
../Release/ps_app.elf:     file format elf32-littlearm

SYMBOL TABLE:
01000000 l    d  .text	00000000 .text
01028d88 l    d  .init	00000000 .init
01028d94 l    d  .fini	00000000 .fini
01028da0 l    d  .rodata	00000000 .rodata
0106dbb0 l    d  .data	00000000 .data
0106ea50 l    d  .eh_frame	00000000 .eh_frame
01070000 l    d  .mmu_tbl	00000000 .mmu_tbl
01074000 l    d  .ARM.exidx	00000000 .ARM.exidx
01074008 l    d  .init_array	00000000 .init_array
0107400c l    d  .fini_array	00000000 .fini_array
01074010 l    d  .ARM.attributes	00000000 .ARM.attributes
01074020 l    d  .bss	00000000 .bss
010c1fe0 l    d  .heap	00000000 .heap
00000000 l    d  .stack	00000000 .stack
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 asm_vectors.o
010000a0 l       .text	00000000 Undefined
010000bc l       .text	00000000 SVCHandler
01000100 l       .text	00000000 PrefetchAbortHandler
010000e0 l       .text	00000000 DataAbortHandler
01000020 l       .text	00000000 IRQHandler
01000060 l       .text	00000000 FIQHandler
0100007c l       .text	00000000 FIQLoop
00000000 l    df *ABS*	00000000 boot.o
f8f02000 l       *ABS*	00000000 PSS_L2CC_BASE_ADDR
f8000000 l       *ABS*	00000000 PSS_SLCR_BASE_ADDR
0fffff00 l       *ABS*	00000000 RESERVED
fe00000f l       *ABS*	00000000 LRemap
f8f0277c l       *ABS*	00000000 L2CCWay
f8f02730 l       *ABS*	00000000 L2CCSync
f8f02100 l       *ABS*	00000000 L2CCCrtl
f8f02104 l       *ABS*	00000000 L2CCAuxCrtl
f8f02108 l       *ABS*	00000000 L2CCTAGLatReg
f8f0210c l       *ABS*	00000000 L2CCDataLatReg
f8f02220 l       *ABS*	00000000 L2CCIntClear
f8f0221c l       *ABS*	00000000 L2CCIntRaw
f8000004 l       *ABS*	00000000 SLCRlockReg
f8000008 l       *ABS*	00000000 SLCRUnlockReg
f8000a1c l       *ABS*	00000000 SLCRL2cRamReg
f8000244 l       *ABS*	00000000 SLCRCPURSTReg
f800d010 l       *ABS*	00000000 EFUSEStaus
00001005 l       *ABS*	00000000 CRValMmuCac
00002000 l       *ABS*	00000000 CRValHiVectorAddr
72360000 l       *ABS*	00000000 L2CCAuxControl
00000001 l       *ABS*	00000000 L2CCControl
00000111 l       *ABS*	00000000 L2CCTAGLatency
00000121 l       *ABS*	00000000 L2CCDataLatency
0000767b l       *ABS*	00000000 SLCRlockKey
0000df0d l       *ABS*	00000000 SLCRUnlockKey
00020202 l       *ABS*	00000000 SLCRL2cRamConfig
40000000 l       *ABS*	00000000 FPEXC_EN
01000144 l       .text	00000000 CheckEFUSE
0100013c l       .text	00000000 EndlessLoop0
0100017c l       .text	00000000 OKToRun
010003c8 l       .text	00000000 invalidate_dcache
01000324 l       .text	00000000 Sync
01000444 l       .text	00000000 finished
010003dc l       .text	00000000 loop1
01000438 l       .text	00000000 skip
01000418 l       .text	00000000 loop2
0100041c l       .text	00000000 loop3
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crti.o
00000000 l    df *ABS*	00000000 crtstuff.c
0106ea50 l     O .eh_frame	00000000 
010004dc l     F .text	00000000 deregister_tm_clones
01000500 l     F .text	00000000 register_tm_clones
0100052c l     F .text	00000000 __do_global_dtors_aux
01074020 l       .bss	00000001 completed.10177
0107400c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
0100055c l     F .text	00000000 frame_dummy
01074024 l       .bss	00000018 object.10182
01074008 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 array.c
00000000 l    df *ABS*	00000000 common.c
00000000 l    df *ABS*	00000000 deque.c
01001a94 l     F .text	000000b8 expand_capacity
00000000 l    df *ABS*	00000000 hashset.c
00000000 l    df *ABS*	00000000 hashtable.c
00000000 l    df *ABS*	00000000 list.c
010043c4 l     F .text	000001f0 split
010045b4 l     F .text	00000170 list_add_all_at.part.3
00000000 l    df *ABS*	00000000 pqueue.c
00000000 l    df *ABS*	00000000 queue.c
00000000 l    df *ABS*	00000000 ring_buffer.c
00000000 l    df *ABS*	00000000 slist.c
00000000 l    df *ABS*	00000000 stack.c
00000000 l    df *ABS*	00000000 treeset.c
00000000 l    df *ABS*	00000000 treetable.c
01008788 l     F .text	00000434 remove_node
01008bbc l     F .text	00000104 treetable_test
01008cc0 l     F .text	00000048 tree_destroy.part.0
00000000 l    df *ABS*	00000000 acq_ctrl.c
00000000 l    df *ABS*	00000000 acq_debug.c
0100aa18 l     F .text	000000e8 acq_debug_dump_wordline.constprop.0
00000000 l    df *ABS*	00000000 acq_hacks.c
00000000 l    df *ABS*	00000000 acquire.c
00000000 l    df *ABS*	00000000 clkwiz_interface.c
00000000 l    df *ABS*	00000000 dma_bd.c
00000000 l    df *ABS*	00000000 fabric_config.c
00000000 l    df *ABS*	00000000 hal.c
0100f88c l     F .text	0000012c d_printf.constprop.8
0100f9b8 l     F .text	0000000c d_printf.constprop.9
0100f9c4 l     F .text	0000012c d_printf.constprop.10
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 memtest.c
00000000 l    df *ABS*	00000000 mipi_csi.c
01074040 l     O .bss	00000004 match_ctr.9646
00000000 l    df *ABS*	00000000 mipi_csi_hw.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 spi.c
00000000 l    df *ABS*	00000000 spi_commands.c
00000000 l    df *ABS*	00000000 system_control.c
00000000 l    df *ABS*	00000000 test_patterns.c
00000000 l    df *ABS*	00000000 tests.c
00000000 l    df *ABS*	00000000 trigger.c
00000000 l    df *ABS*	00000000 xaxidma.c
00000000 l    df *ABS*	00000000 xaxidma_sinit.c
00000000 l    df *ABS*	00000000 xaxidma_selftest.c
00000000 l    df *ABS*	00000000 xaxidma_bdring.c
00000000 l    df *ABS*	00000000 xaxidma_g.c
00000000 l    df *ABS*	00000000 xclk_wiz.c
01016b90 l     F .text	00000028 StubErrCallBack
00000000 l    df *ABS*	00000000 xclk_wiz_sinit.c
00000000 l    df *ABS*	00000000 xgpiops.c
00000000 l    df *ABS*	00000000 xgpiops_sinit.c
00000000 l    df *ABS*	00000000 xgpiops_intr.c
00000000 l    df *ABS*	00000000 xgpiops_g.c
00000000 l    df *ABS*	00000000 xscugic_intr.c
00000000 l    df *ABS*	00000000 xscugic.c
0101883c l     F .text	00000050 StubHandler
0107404c l     O .bss	00000004 CpuId
00000000 l    df *ABS*	00000000 xscugic_sinit.c
00000000 l    df *ABS*	00000000 xscugic_selftest.c
00000000 l    df *ABS*	00000000 xscutimer.c
00000000 l    df *ABS*	00000000 xscutimer_selftest.c
00000000 l    df *ABS*	00000000 xscutimer_sinit.c
00000000 l    df *ABS*	00000000 xscutimer_g.c
00000000 l    df *ABS*	00000000 xspips.c
010197b0 l     F .text	00000028 StubStatusHandler
00000000 l    df *ABS*	00000000 xspips_sinit.c
00000000 l    df *ABS*	00000000 xspips_g.c
00000000 l    df *ABS*	00000000 xspips_selftest.c
00000000 l    df *ABS*	00000000 xil_assert.c
01074050 l     O .bss	00000004 Xil_AssertCallbackRoutine
00000000 l    df *ABS*	00000000 print.c
00000000 l    df *ABS*	00000000 xil_cache.c
0101ac14 l     F .text	00000058 Xil_L2CacheEnable.part.0
00000000 l    df *ABS*	00000000 outbyte.c
00000000 l    df *ABS*	00000000 xplatform_info.c
00000000 l    df *ABS*	00000000 xil_printf.c
0101ae44 l     F .text	0000009c getnum
0101aee0 l     F .text	00000034 padding.part.0
0101af14 l     F .text	00000164 outnum
00000000 l    df *ABS*	00000000 xil_exception.c
0101b504 l     F .text	00000004 Xil_ExceptionNullHandler
00000000 l    df *ABS*	00000000 xttcps.c
0101b5e8 l     F .text	00000028 StubStatusHandler
00000000 l    df *ABS*	00000000 xttcps_sinit.c
00000000 l    df *ABS*	00000000 xttcps_g.c
00000000 l    df *ABS*	00000000 xttcps_options.c
01069100 l     O .rodata	00000054 TmrCtrOptionsTable
00000000 l    df *ABS*	00000000 xuartps_hw.c
00000000 l    df *ABS*	00000000 xclk_wiz_g.c
00000000 l    df *ABS*	00000000 xscugic_g.c
00000000 l    df *ABS*	00000000 xspips_options.c
01069154 l     O .rodata	00000030 OptionsTable
00000000 l    df *ABS*	00000000 vectors.c
00000000 l    df *ABS*	00000000 xil-crt0.S
00000000 l    df *ABS*	00000000 translation_table.o
00000000 l       *ABS*	00000000 SECT
00100000 l       *ABS*	00000000 DDR_START
0fffffff l       *ABS*	00000000 DDR_END
0ff00000 l       *ABS*	00000000 DDR_SIZE
000000ff l       *ABS*	00000000 DDR_REG
00000300 l       *ABS*	00000000 UNDEF_REG
00000000 l    df *ABS*	00000000 cpu_init.o
00000000 l    df *ABS*	00000000 xtime_l.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0101c3f0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _divsi3.o
0101c66e l       .text	00000000 .divsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 calloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 impure.c
0106e088 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 locale.c
0101d1b8 l     F .text	0000006c currentlocale
01069188 l     O .rodata	0000001c categories
01074054 l     O .bss	000000e7 global_locale_string
0107413c l     O .bss	000000e0 new_categories.6704
0107421c l     O .bss	000000e0 saved_categories.6705
00000000 l    df *ABS*	00000000 malign.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
01069310 l     O .rodata	00000048 JIS_state_table
01069358 l     O .rodata	00000048 JIS_action_table
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mstats.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 qsort.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strncasecmp.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtol.c
0101fe5c l     F .text	00000120 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 vfprintf.c
010693a0 l     O .rodata	00000010 blanks.8644
010693b0 l     O .rodata	00000010 zeroes.8645
00000000 l    df *ABS*	00000000 vfprintf.c
01023704 l     F .text	0000006a __sbprintf
010693c0 l     O .rodata	00000010 blanks.8659
010693d0 l     O .rodata	00000010 zeroes.8660
00000000 l    df *ABS*	00000000 vsnprintf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wcsrtombs.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 dtoa.c
01023cc8 l     F .text	00000148 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
01024cc4 l     F .text	00000004 __fp_lock
01024cd4 l     F .text	000000e4 __sinit.part.0
01024db8 l     F .text	00000004 __fp_unlock
00000000 l    df *ABS*	00000000 fiprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 getenv_r.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mprec.c
010694e8 l     O .rodata	0000000c p05.7430
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 vfprintf.c
01069610 l     O .rodata	00000010 blanks.8623
01069620 l     O .rodata	00000010 zeroes.8624
00000000 l    df *ABS*	00000000 vfprintf.c
01027608 l     F .text	00000074 __sprint_r.part.0
01028628 l     F .text	0000006a __sbprintf
01069630 l     O .rodata	00000010 blanks.8637
01069640 l     O .rodata	00000010 zeroes.8638
00000000 l    df *ABS*	00000000 wcsnrtombs.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 environ.c
01074334 l     O .bss	00000004 initial_env
00000000 l    df *ABS*	00000000 envlock.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 _sbrk.c
01074338 l     O .bss	00000004 heap.5714
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 write.c
01028be0 l     F .text	0000006c write.localalias.0
00000000 l    df *ABS*	00000000 read.c
01028c50 l     F .text	0000005c read.localalias.0
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 inbyte.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 crtstuff.c
0106ea50 l     O .eh_frame	00000000 __FRAME_END__
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crtn.o
01028d68 l     F .text	00000008 __free_from_arm
01028d70 l     F .text	00000008 __memset_from_arm
01028d78 l     F .text	00000008 __qsort_from_arm
01028d80 l     F .text	00000008 __strcmp_from_arm
010079ac g     F .text	00000124 slist_copy_shallow
010199b8 g     F .text	00000284 XSpiPs_PolledTransfer
010083c8 g     F .text	00000004 stack_conf_init
01026180 g     F .text	00000028 _mprec_log10
01004c80 g     F .text	00000038 list_add_all_at
00010400 g       .stack	00000000 _supervisor_stack_end
01000cac g     F .text	000000c4 array_subarray
01008110 g     F .text	00000030 slist_zip_iter_init
01003428 g     F .text	0000000c deque_zip_iter_index
010261f0 g     F .text	0000005a __any_on
01028a2c g     F .text	00000026 _isatty_r
010168c0 g     F .text	00000218 XAxiDma_BdRingCheck
010695c0 g     O .rodata	00000028 __mprec_tinytens
0101aa5c g     F .text	00000048 Xil_L1ICacheInvalidateRange
0106dd20 g     O .data	00000058 XClk_Wiz_ConfigTable
01005a90 g     F .text	00000050 list_contains_value
0101fadc g     F .text	000000c2 strcpy
01009554 g     F .text	00000034 treetable_get_first_key
010021d8 g     F .text	000001fc deque_remove_at
010265c0 g     F .text	0000001a cleanup_glue
01016340 g     F .text	000000d8 XAxiDma_BdRingUnAlloc
01005c34 g     F .text	00000094 list_filter_mut
0101ef28 g     F .text	00000068 _puts_r
01015128 g     F .text	000000a0 trig_calculate_corrected_position
010083cc g     F .text	00000088 stack_new
01012588 g     F .text	000003a4 spi_isr_handler
010015d0 g     F .text	00000010 array_zip_iter_init
01028a54 g     F .text	0000002c _lseek_r
01000000 g       .text	00000000 _vector_table
01007bfc g     F .text	00000034 slist_contains
0101aaa4 g     F .text	00000074 Xil_L2CacheDisable
0106ea54 g       .eh_frame	00000000 __eh_framehdr_start
0100a3a0 g     F .text	000000ac treetable_foreach_value
0100eadc g     F .text	00000220 dma_bd_add_zero_sg_entry
0106ea50 g       .data	00000000 ___CTORS_LIST___
01005870 g     F .text	00000178 list_copy_deep
01014e68 g     F .text	000001ac trig_dump_state
0101433c g     F .text	00000004 spicmd_csi_setup_trigpos_range
0101a6f0 g     F .text	00000058 Xil_ICacheInvalidateRange
01006dfc g     F .text	00000098 slist_destroy_cb
01003574 g     F .text	00000008 hashset_remove
0100f068 g     F .text	00000118 dma_bd_start
0101a908 g     F .text	00000018 Xil_L1DCacheDisable
01010410 g     F .text	000000d4 d_dump_malloc_info
00000400 g       *ABS*	00000000 _ABORT_STACK_SIZE
0101a498 g     F .text	00000028 print
0101cc38 g     F .text	0000005a .hidden __floatdidf
01005b38 g     F .text	00000008 list_size
0100642c g     F .text	0000003c pqueue_conf_init
01019e64 g     F .text	0000005c XSpiPs_Abort
01006a74 g     F .text	00000004 queue_iter_next
01006600 g     F .text	00000054 pqueue_destroy_cb
0100e3b4 g     F .text	000001ac dma_bd_allocate
01006a28 g     F .text	0000001c queue_destroy_cb
0101eefc g     F .text	0000002a printf
0101c1dc g     F .text	0000009c XSpiPs_GetDelays
010237fc g     F .text	00000054 _wcrtomb_r
01001574 g     F .text	00000050 array_iter_replace
01026750 g     F .text	00000020 __sseek
01024e8c g     F .text	00000008 __sinit
0100d728 g     F .text	000000b8 acq_get_ll_pointer
0101680c g     F .text	000000b4 XAxiDma_BdRingFree
01028aac g     F .text	000000b0 __swbuf_r
01016bb8 g     F .text	000000c8 XClk_Wiz_CfgInitialize
0101b538 g     F .text	00000030 Xil_PrefetchAbortHandler
010173d8 g     F .text	000000e4 XGpioPs_ReadPin
0101d8f8 g     F .text	00000244 _setlocale_r
01010fc0 g     F .text	00000610 memtest_ddr
01024dbc g     F .text	0000002e __sfmoreglue
010040e4 g     F .text	00000014 hashtable_iter_remove
01076cb8 g     O .bss	000007c8 g_mipi_csi_state
0101acd8 g     F .text	00000014 Xil_L2CacheInvalidateLine
0101ee54 g     F .text	00000002 __malloc_unlock
010171e4 g     F .text	000000b8 XGpioPs_GetOutputEnable
01001db0 g     F .text	000000e0 deque_add_first
01015014 g     F .text	00000094 trig_init
010195c8 g     F .text	00000088 XScuTimer_SetPrescaler
0100d7e0 g     F .text	00000064 acq_get_ll_pointer_in_base
01007c30 g     F .text	00000050 slist_contains_value
0101a428 g     F .text	0000005c Xil_Assert
0100a564 g     F .text	000000e4 treetable_assert_rb_rules
01000b84 g     F .text	00000038 array_remove_last
010192d0 g     F .text	00000050 XScuGic_SetCpuID
0101915c g     F .text	00000174 XScuGic_CfgInitialize
01014218 g     F .text	00000040 spicmd_csi_set_params
01023cb4 g     F .text	0000000e __set_ctype
01012574 g     F .text	00000004 enable_caches
0100bc4c g     F .text	00000070 acq_hacks_init
0101ece0 g     F .text	000000ce memmove
01024e74 g     F .text	00000016 _cleanup
00010c00 g       .stack	00000000 __supervisor_stack
0101f600 g     F .text	00000090 snprintf
0101db64 g     F .text	00000020 __locale_ctype_ptr
0101425c g     F .text	0000002c spicmd_csi_status
0100c6e4 g     F .text	000005a8 acq_prepare_triggered
01025950 g     F .text	0000004c _Balloc
01004d7c g     F .text	00000188 list_splice_at
010158e8 g     F .text	00000028 XAxiDma_SelectKeyHole
01074008 g       .ARM.exidx	00000000 __exidx_end
010175bc g     F .text	00000124 XGpioPs_SetDirectionPin
0101bda8 g     F .text	00000018 XUartPs_SendByte
010142f8 g     F .text	00000038 spicmd_acq_stop
0100da18 g     F .text	000000d4 clkwiz_init
01007cd0 g     F .text	00000064 slist_to_array
0101ee94 g     F .text	0000001e _mstats_r
01018c48 g     F .text	0000012c XScuGic_GetPriorityTriggerType
00011400 g       .stack	00000000 _undef_stack_end
0101b894 g     F .text	000000b0 XTtcPs_SetPrescaler
01006770 g     F .text	00000020 pqueue_top
010015e0 g     F .text	00000068 array_zip_iter_next
010051d0 g     F .text	00000108 list_remove_all_cb
010013d4 g     F .text	000001a0 array_iter_add
01028cc0  w    F .text	00000010 __errno
01011a64 g     F .text	000003dc mipi_csi_generate_sg_list_for_waves
0101b588 g     F .text	00000004 Xil_ExceptionInit
010064f4 g     F .text	000000e8 pqueue_new_conf
01014c2c g     F .text	00000040 trig_configure_always
010257ac g     F .text	00000034 _mallinfo_r
01019f44 g     F .text	000000d0 XSpiPs_CfgInitialize
01074340 g     O .bss	00000038 g_acq_ctrl_state
0101ee70 g     F .text	0000000e malloc_stats
01025618 g     F .text	00000004 __localeconv_l
010c1f60 g     O .bss	00000038 g_sysctrl_state
01013a4c g     F .text	0000002c spicmd_acq_start
010085f4 g     F .text	00000088 treeset_new_conf
0100388c g     F .text	00000208 hashtable_add
0100fcd8 g     F .text	000001b4 bogo_calibrate
010239c8 g     F .text	00000054 __sjis_wctomb
01009520 g     F .text	00000034 treetable_get_last_value
01006c00 g     F .text	00000010 rbuf_is_empty
0100073c g     F .text	00000054 array_destroy_cb
01074010 g       .ARM.attributes	00000000 __sbss_start
01028a00 g     F .text	0000002a _fstat_r
010034c4 g     F .text	00000088 hashset_new_conf
01019dc4 g     F .text	000000a0 XSpiPs_SetStatusHandler
010065dc g     F .text	00000024 pqueue_destroy
010026cc g     F .text	00000144 deque_copy_deep
010c1fdc g     O .bss	00000004 errno
010130b4 g     F .text	00000090 spi_command_pack_response_simple
0102670c g     F .text	00000004 __seofread
0101c2dc g     F .text	00000014 PrefetchAbortInterrupt
01003434 g     F .text	00000004 hashset_conf_init
0101bdc0 g     F .text	0000001c XUartPs_RecvByte
01006bdc g     F .text	00000024 rbuf_destroy
010060d4 g     F .text	00000044 list_diter_next
010024e0 g     F .text	00000014 deque_remove_all
01005ae0 g     F .text	00000058 list_index_of
0100d990 g     F .text	00000030 acq_get_wave_size_bytes
0100d5dc g     F .text	00000070 acq_stop
01003148 g     F .text	0000000c deque_iter_index
0101cca0 g     F .text	00000160 .hidden __aeabi_fadd
0101cc9c g     F .text	00000164 .hidden __subsf3
01008e5c g     F .text	00000614 treetable_destroy
0106ea50 g       .data	00000000 __fixup_start
01007f70 g     F .text	0000001c slist_iter_init
0100499c g     F .text	0000005c list_add
010094ec g     F .text	00000034 treetable_get_first_value
0101ae3c g     F .text	00000008 XGetPlatform_Info
01008140 g     F .text	0000007c slist_zip_iter_next
0101efa0 g     F .text	000005b4 qsort
0101a920 g     F .text	0000005c Xil_DCacheFlush
01008104 g     F .text	0000000c slist_iter_index
0100012c g       .text	00000000 _boot
0101abc4 g     F .text	00000020 Xil_DCacheInvalidate
01000790 g     F .text	000000ac array_add
01018b10 g     F .text	00000138 XScuGic_SetPriorityTriggerType
010019e4 g     F .text	000000a0 array_zip_iter_replace
01013aa8 g     F .text	0000002c spicmd_trig_configure_edge
01001e90 g     F .text	00000064 deque_add_last
01008018 g     F .text	00000070 slist_iter_add
01017ea4 g     F .text	000000b8 XGpioPs_IntrGetStatus
01004360 g     F .text	00000064 hashtable_hash_ptr
01023a1c g     F .text	00000070 __eucjp_wctomb
01001218 g     F .text	00000008 array_capacity
0100d9f0 g     F .text	00000028 acq_get_wave_bit_packed_depth
0100bcc0 g     F .text	00000184 _acq_irq_fifo_gen_rst
0106dc88 g     O .data	00000008 XScuTimer_ConfigTable
01013adc g     F .text	00000004 spicmd_trig_arm
0106ea50 g       .data	00000000 __fixup_end
0100e0e8 g     F .text	00000074 dma_bd_init
01001744 g     F .text	000002a0 array_zip_iter_add
010012f0 g     F .text	00000010 array_iter_init
01007e14 g     F .text	000000d4 slist_filter
01015bbc g     F .text	00000184 XAxiDma_UpdateBdRingCDesc
0101e700 g     F .text	000005e0 memcpy
01016e78 g     F .text	000000b4 XGpioPs_Read
01003dc0 g     F .text	000000c4 hashtable_get_values
0106dbe8 g     O .data	00000010 patterns
010025f4 g     F .text	000000d8 deque_copy_shallow
01008d08 g     F .text	00000028 treetable_conf_init
01019ec0 g     F .text	00000084 XSpiPs_Reset
0106ea50 g     O .data	00000000 .hidden __TMC_END__
01008750 g     F .text	00000008 treeset_iter_init
0100babc g     F .text	000000d8 acq_dma_address_helper
01024cc8 g     F .text	0000000c _cleanup_r
01001a84 g     F .text	0000000c array_zip_iter_index
0101fff8 g     F .text	00001b4c _svfprintf_r
0101cbc0 g     F .text	00000022 .hidden __floatsidf
0101b568 g     F .text	00000020 Xil_UndefinedExceptionHandler
0101210c g     F .text	0000007c mipi_csi_get_status
0100083c g     F .text	0000019c array_add_at
01070000 g       .mmu_tbl	00000000 __mmu_tbl_start
01012e28 g     F .text	000000c8 spi_command_lut_gen
01011e40 g     F .text	00000134 mipi_csi_process_queue_item
01074010 g       .ARM.attributes	00000000 __sdata_start
0101eeb4 g     F .text	00000026 mstats
0106ea50 g       .data	00000000 __DTOR_END__
0100b22c g     F .text	000000a0 acq_debug_dump_waveraw
0101ceb0 g     F .text	00000000 .hidden __aeabi_uldivmod
0101abe4 g     F .text	00000030 Xil_ICacheInvalidate
0101ef90 g     F .text	00000010 puts
01012580 g     F .text	00000004 init_platform
010035a4 g     F .text	00000008 hashset_iter_init
01008d30 g     F .text	00000094 treetable_new
00011000 g       .stack	00000000 __abort_stack
01074010 g       .fini_array	00000000 __fini_array_end
01007520 g     F .text	000000a4 slist_remove_last
0106dbb0 g       .rodata	00000000 __rodata_end
0100b644 g     F .text	00000254 acq_debug_dump_wave_pointer
0101b610 g     F .text	0000011c XTtcPs_CfgInitialize
01008454 g     F .text	00000080 stack_new_conf
01002a7c g     F .text	00000008 deque_size
01026120 g     F .text	00000060 __ratio
0101acec g     F .text	00000068 Xil_L2CacheInvalidateRange
0100a44c g     F .text	00000030 treetable_iter_init
010096b4 g     F .text	000000f4 treetable_get_lesser_than
0100dddc g     F .text	00000278 clkwiz_dump_state
0101dca0 g     F .text	00000010 malloc
010144e0 g     F .text	00000018 systick_get_time_us_nonirq
0101eedc g     F .text	00000020 _printf_r
0101c3f0 g     F .text	0000025c .hidden __udivsi3
01028cd4  w    F .text	00000008 isatty
010081bc g     F .text	000000d4 slist_zip_iter_add
0100a47c g     F .text	000000a4 treetable_iter_next
01028cb0  w    F .text	00000010 _fstat
0106ea50 g       .data	00000000 __data1_start
0101292c g     F .text	00000440 spi_init
0101ce08 g     F .text	0000001c .hidden __aeabi_i2f
0100bb94 g     F .text	000000b8 acq_dma_address_helper_debug
010037c0 g     F .text	00000060 hashtable_conf_init
010694f8 g     O .rodata	000000c8 __mprec_tens
01002a84 g     F .text	00000008 deque_capacity
0106dbb0 g       .data	00000000 __sbss2_end
0100edb4 g     F .text	000002b4 dma_bd_debug_dump
010050b4 g     F .text	00000074 list_remove_last
01014aa8 g     F .text	00000034 trig_zero_levels
010237dc g     F .text	0000001e vsnprintf
010c1fd0 g     O .bss	00000004 UndefinedExceptionAddr
01013a78 g     F .text	00000004 spicmd_acq_rewind
010103d0 g     F .text	00000040 d_dump_timing_ex
01005f14 g     F .text	0000000c list_iter_index
0101bf34 g     F .text	000000b4 XSpiPs_GetOptions
01003d3c g     F .text	00000008 hashtable_size
01008558 g     F .text	00000004 stack_zip_iter_replace
01074300 g     O .bss	00000004 __malloc_top_pad
01009bd8 g     F .text	00000090 treetable_remove
0100fef0 g     F .text	000001d8 d_printf
0100869c g     F .text	00000008 treeset_add
0107403c g     O .bss	00000004 test_sizeptr
01001348 g     F .text	0000008c array_iter_remove
0106dbb0 g     O .data	00000000 .hidden __dso_handle
0101cba0 g     F .text	0000001e .hidden __aeabi_ui2d
0100e5c4 g     F .text	00000074 dma_bd_free
00010400 g       .stack	00000000 __irq_stack
010121d8 g     F .text	00000024 mcsi_get_task_done
0102561c g     F .text	0000001e _localeconv_r
01002490 g     F .text	00000050 deque_remove_last
01005ee8 g     F .text	0000002c list_iter_replace
01025b74 g     F .text	00000012 __i2b
010251bc g     F .text	0000032c __sfvwrite_r
01003594 g     F .text	00000008 hashset_capacity
0101a5e0 g     F .text	0000004c Xil_DCacheFlushLine
0101257c g     F .text	00000004 init_uart
0100e6b0 g     F .text	00000040 dma_bd_rewind
01001110 g     F .text	00000078 array_trim_capacity
0101cf88 g     F .text	00000116 .hidden __udivmoddi4
0101c91c g     F .text	00000000 .hidden __aeabi_drsub
0101f554 g     F .text	00000026 _sbrk_r
0101879c g     F .text	00000028 StubHandler
01001d4c g     F .text	00000064 deque_add
0101c368 g       .text	00000000 __cpu_init
0106dd78 g     O .data	00000304 XScuGic_ConfigTable
01010114 g     F .text	00000028 d_read_global_timer
01028a80 g     F .text	0000002c _read_r
01016284 g     F .text	0000001c XAxiDma_BdRingGetCoalesce
01001bd8 g     F .text	000000b4 deque_new_conf
01000fac g     F .text	00000110 array_filter
0102884c g     F .text	00000088 _fclose_r
01004a58 g     F .text	0000005c list_add_last
01006118 g     F .text	00000030 list_zip_iter_init
01004894 g     F .text	00000108 list_destroy_cb
0101ac6c g     F .text	00000018 Xil_L2CacheEnable
01008738 g     F .text	00000008 treeset_contains
01024c9c g     F .text	00000028 fflush
0107432c g     O .bss	00000004 __malloc_max_sbrked_mem
01015910 g     F .text	00000028 XAxiDma_SelectCyclicMode
01019320 g     F .text	00000010 XScuGic_GetCpuID
0101cbe4 g     F .text	00000042 .hidden __extendsfdf2
01014288 g     F .text	0000002c spicmd_ac_setup_acq_and_stream
0100550c g     F .text	000001f8 list_sublist
0101c928 g     F .text	00000276 .hidden __adddf3
0101013c g     F .text	00000070 d_start_timing
00000800 g       *ABS*	00000000 _SUPERVISOR_STACK_SIZE
0e8c1fe0 g       .heap	00000000 _heap_end
01025fbc g     F .text	000000ae __b2d
01074000 g       .ARM.exidx	00000000 __exidx_start
01025754 g     F .text	00000056 __malloc_update_mallinfo
01028bb0  w    F .text	00000018 lseek
0100bf4c g     F .text	00000028 _acq_fast_dma_start
0100fc6c g     F .text	0000006c gpio_read_ps_irq
01028cdc  w    F .text	00000008 _isatty
0101c28c g     F .text	00000014 IRQInterrupt
01015564 g     F .text	000000b0 XAxiDma_Pause
01069184 g     O .rodata	00000004 _global_impure_ptr
01015b44 g     F .text	00000078 XAxiDma_Selftest
0102624c g     F .text	00000372 _realloc_r
01005cc8 g     F .text	000000dc list_filter
0101fcdc g     F .text	0000005a strncasecmp
0101d168 g     F .text	00000050 __libc_init_array
010c1fe0 g       .bss	00000000 __bss_end
01014dec g     F .text	0000007c trig_configure_holdoff
01000b10 g     F .text	00000074 array_remove_at
0101ffa4 g     F .text	0000001e strtol_l
010287b8 g     F .text	00000036 wcsnrtombs
010c1fb8 g     O .bss	00000014 g_trig_cur_state
0106dbb0 g       .data	00000000 __rodata1_start
01019d1c g     F .text	000000a8 XSpiPs_GetSlaveSelect
01016f2c g     F .text	000000a8 XGpioPs_Write
010072b8 g     F .text	000000a0 slist_splice_at
01004cb8 g     F .text	000000c4 list_splice
01028994 g     F .text	00000026 _fputwc_r
010695e8 g     O .rodata	00000028 __mprec_bigtens
01014258 g     F .text	00000004 spicmd_csi_stream_stop
01076206 g       .ARM.attributes	00000000 __ARM.attributes_end
01025a40 g     F .text	00000098 __s2b
0101c2b4 g     F .text	00000014 SWInterrupt
0101cba0 g     F .text	0000001e .hidden __floatunsidf
01013ae4 g     F .text	00000734 spicmd_csi_setup_testpatt
01002a10 g     F .text	0000006c deque_index_of
01001a90 g     F .text	00000004 cc_common_cmp_str
01028b70  w    F .text	00000040 _sbrk
01025e28 g     F .text	0000003a __mcmp
01009cb4 g     F .text	00000038 treetable_remove_last
01074010 g       .ARM.attributes	00000000 __tbss_start
0100c248 g     F .text	000000bc acq_get_next_alloc
0106dbf8 g     O .data	00000088 XAxiDma_ConfigTable
01024ea4 g     F .text	00000016 __fp_lock_all
0100a74c g     F .text	000002ac acq_ctrl_tick
01019330 g     F .text	0000001c XScuGic_LookupConfig
01028d88 g     F .init	00000000 _init
01006c80 g     F .text	00000058 rbuf_dequeue
0101ad54 g     F .text	00000044 Xil_L2CacheFlush
01012ef0 g     F .text	00000150 spi_transmit_packet_nonblock
0101ffc4 g     F .text	00000030 strtol
0100a520 g     F .text	00000044 treetable_iter_remove
0101a62c g     F .text	00000054 Xil_DCacheFlushRange
01000c4c g     F .text	00000008 array_get_buffer
0100ab00 g     F .text	00000698 acq_debug_dump
01004050 g     F .text	00000094 hashtable_iter_next
010122e0 g     F .text	00000098 mipi_csi_send_eof
01002eb4 g     F .text	00000210 deque_iter_remove
0100e15c g     F .text	000001a4 dma_bd_create_ring
010049f8 g     F .text	00000060 list_add_first
0101cf48 g     F .text	00000040 .hidden __aeabi_d2ulz
0101cc9c g     F .text	00000164 .hidden __aeabi_fsub
010062f4 g     F .text	000000dc list_zip_iter_remove
0101d138 g     F .text	00000030 __libc_fini_array
01002ae0 g     F .text	00000224 deque_filter_mut
01006ce8 g     F .text	00000020 slist_conf_init
01001cb4 g     F .text	00000024 deque_destroy
01023a8c g     F .text	00000082 __jis_wctomb
010181d0 g     F .text	000000c8 XGpioPs_SetIntrType
01011738 g     F .text	000000b8 memtest_block_verify
01019080 g     F .text	000000dc XScuGic_Stop
01018ebc g     F .text	00000074 XScuGic_InterruptUnmapFromCpu
01004744 g     F .text	00000054 list_new
01025844 g     F .text	0000005e _malloc_stats_r
010265dc g     F .text	00000088 _reclaim_reent
00011400 g       .stack	00000000 __fiq_stack
01025ad8 g     F .text	0000003e __hi0bits
0101b58c g     F .text	00000018 Xil_ExceptionRegisterHandler
01028da0 g     O .rodata	00000018 fabcfg_dummy_tests
01008740 g     F .text	00000008 treeset_size
0101d0a0 g     F .text	00000012 calloc
0106dc9c g     O .data	00000004 Xil_AssertWait
010c1fe0 g       .heap	00000000 _heap_start
010177c8 g     F .text	00000124 XGpioPs_SetOutputEnablePin
0101a2a0 g     F .text	0000001c XSpiPs_LookupConfig
00000400 g       *ABS*	00000000 _IRQ_STACK_SIZE
0101ce34 g     F .text	0000007c .hidden __floatdisf
01074010 g       .ARM.attributes	00000000 __sbss_end
0101a81c g     F .text	00000018 Xil_L1DCacheInvalidateLine
01003ff0 g     F .text	00000060 hashtable_iter_init
01017c24 g     F .text	000000dc XGpioPs_IntrDisablePin
01003154 g     F .text	00000010 deque_zip_iter_init
0101a97c g     F .text	00000018 Xil_L1DCacheFlushLine
00000400 g       *ABS*	00000000 _FIQ_STACK_SIZE
010047dc g     F .text	000000b8 list_destroy
01028be0  w    F .text	0000006c write
010024f4 g     F .text	0000005c deque_remove_all_cb
0100012c g       .text	00000000 _prestart
01006d08 g     F .text	00000054 slist_new
01018044 g     F .text	000000ac XGpioPs_IntrClear
0100c304 g     F .text	00000140 acq_append_next_alloc
0106ea4c g     O .data	00000004 environ
01003f9c g     F .text	00000054 hashtable_foreach_value
01015d40 g     F .text	00000218 XAxiDma_BdRingCreate
0101c928 g     F .text	00000276 .hidden __aeabi_dadd
0101a494 g     F .text	00000004 XNullHandler
01007724 g     F .text	00000020 slist_get_last
01006a08 g     F .text	00000020 queue_destroy
0101f6d4 g     F .text	00000040 strcat
0100354c g     F .text	00000020 hashset_destroy
01003f48 g     F .text	00000054 hashtable_foreach_key
0101b078 g     F .text	0000048c xil_printf
0101cf08 g     F .text	00000040 .hidden __aeabi_f2ulz
0100d844 g     F .text	0000005c acq_next_ll_pointer
01025cc8 g     F .text	000000a2 __pow5mult
0101cc28 g     F .text	0000006a .hidden __aeabi_ul2d
00011800 g       .stack	00000000 __undef_stack
0100d64c g     F .text	00000020 acq_abort_done
010083bc g     F .text	0000000c slist_zip_iter_index
0100be44 g     F .text	00000084 _acq_irq_error_dma
0101cee0 g     F .text	00000028 .hidden __popcountsi2
01016c80 g     F .text	00000060 XClk_Wiz_GetInterruptSettings
01012188 g     F .text	00000050 mipi_csi_get_size_report
01001220 g     F .text	00000018 array_sort
01009c68 g     F .text	0000004c treetable_remove_first
010084f4 g     F .text	0000001c stack_destroy_cb
0101c668 g     F .text	00000000 .hidden __aeabi_idiv
01008dc4 g     F .text	00000098 treetable_new_conf
010100d4 g     F .text	00000020 d_iskeypress
01019540 g     F .text	00000088 XScuTimer_Stop
010691a4 g     O .rodata	0000016c __C_locale
01009cec g     F .text	00000608 treetable_remove_all
01003820 g     F .text	0000006c hashtable_destroy
01029100 g     O .rodata	00040000 testpatt_norway_512x512_grey
0101850c g     F .text	0000010c XGpioPs_GetIntrTypePin
010196d8 g     F .text	000000bc XScuTimer_SelfTest
010101ac g     F .text	00000090 d_stop_timing
0100609c g     F .text	0000002c list_diter_replace
010035e4 g     F .text	00000034 hashtable_hash_string
010c1fd4 g     O .bss	00000004 PrefetchAbortAddr
010158cc g     F .text	0000001c XAxiDma_Busy
01018960 g     F .text	000000cc XScuGic_Disconnect
010053a4 g     F .text	00000078 list_get_at
0106ea50 g       .data	00000000 __CTOR_LIST__
010011bc g     F .text	00000054 array_contains_value
010023d4 g     F .text	0000006c deque_remove
0101b7d8 g     F .text	000000bc XTtcPs_GetMatchValue
0101babc g     F .text	00000060 XTtcPs_InterruptHandler
01070000 g       .mmu_tbl	00000000 MMUTable
01006790 g     F .text	0000017c pqueue_pop
01005dc0 g     F .text	00000084 list_iter_remove
0101f57c g     F .text	00000084 _snprintf_r
0106dbb0 g       .data	00000000 __sbss2_start
01002900 g     F .text	0000005c deque_reverse
0101d8a4 g     F .text	00000054 __get_locale_env
0101aa44 g     F .text	00000018 Xil_L1ICacheInvalidateLine
01024e94 g     F .text	00000002 __sfp_lock_acquire
010258b0 g     F .text	00000000 memchr
01012da0 g     F .text	00000088 spi_crc_lut_gen
010150ec g     F .text	00000018 trig_disarm
01024fcc g     F .text	000001f0 _free_r
0101db3c g     F .text	00000020 __locale_mb_cur_max
010238a8 g     F .text	00000016 _wcsrtombs_r
0101a9f4 g     F .text	0000001c Xil_L1ICacheEnable
0100bcbc g     F .text	00000004 acq_hacks_run
01013ad4 g     F .text	00000004 spicmd_trig_configure_always
0100bf34 g     F .text	00000018 _acq_wait_for_ndone
01023bd8 g     F .text	000000dc __call_exitprocs
0106dc90 g     O .data	0000000c XSpiPs_ConfigTable
0100d688 g     F .text	000000a0 acq_make_status
01074378 g     O .bss	00000fa0 test_sizes
0100359c g     F .text	00000008 hashset_foreach
0101c924 g     F .text	0000027a .hidden __aeabi_dsub
01014334 g     F .text	00000004 spicmd_csi_setup_wave_range
0106e61c g     O .data	00000020 __default_locale
010145ec g     F .text	00000004 sysctrl_xadc_tick
0106ea44 g     O .data	00000004 __malloc_sbrk_base
0101c304 g       .text	00000064 _start
01075bb8 g     O .bss	00000004 g_void_zone
0101a4f8 g     F .text	000000e8 Xil_DCacheInvalidateRange
01028ddc g     O .rodata	00000014 pattern_counter
01001188 g     F .text	00000034 array_contains
01013928 g     F .text	00000030 spicmd_hello
01013040 g     F .text	00000048 spi_command_find_free_slot
0101cc28 g     F .text	0000006a .hidden __floatundidf
01028bc8  w    F .text	00000018 _lseek
010036d4 g     F .text	000000ec hashtable_new_conf
010086e4 g     F .text	0000001c treeset_get_last
01002180 g     F .text	00000058 deque_replace_at
0101aa10 g     F .text	0000001c Xil_L1ICacheDisable
01007704 g     F .text	00000020 slist_get_first
01028da0 g       .rodata	00000000 __rodata_start
01009588 g     F .text	00000034 treetable_get_last_key
0106dbd0 g     O .data	00000018 acq_substate_to_str
0100836c g     F .text	00000050 slist_zip_iter_replace
01025d6c g     F .text	000000ba __lshift
01002440 g     F .text	00000050 deque_remove_first
01003210 g     F .text	000000bc deque_zip_iter_add
01028c50  w    F .text	0000005c read
010178ec g     F .text	000000e8 XGpioPs_GetOutputEnablePin
0101ce08 g     F .text	0000001c .hidden __floatsisf
0100358c g     F .text	00000008 hashset_size
01026778 g     F .text	000000f8 __ssprint_r
01028e04 g     O .rodata	00000014 pattern_all_ones
010150a8 g     F .text	0000002c trig_has_trigd
01008560 g     F .text	00000094 treeset_new
01000d70 g     F .text	000000a0 array_copy_shallow
01074010 g       *ABS*	00000000 _SDA_BASE_
0101e478 g     F .text	00000082 __sjis_mbtowc
0101fba0 g     F .text	00000056 strlcpy
0100fb34 g     F .text	000000d4 gpio_set_ps_irq_direction
01006fa0 g     F .text	000000b4 slist_add_at
0101fd38 g     F .text	000000a2 strncmp
010142dc g     F .text	0000001c spicmd_ac_reset
01004f88 g     F .text	000000b8 list_remove_at
0101a6b8 g     F .text	00000038 Xil_ICacheInvalidateLine
010238c0 g     F .text	00000022 wcsrtombs
0106ea50 g       .data	00000000 __data_end
01018298 g     F .text	000000d4 XGpioPs_GetIntrType
01000718 g     F .text	00000024 array_destroy
01016fd4 g     F .text	000000ac XGpioPs_SetDirection
01025b88 g     F .text	0000013e __multiply
01010318 g     F .text	000000b8 d_dump_timing
0101729c g     F .text	0000013c XGpioPs_GetBankPin
01006a64 g     F .text	00000008 queue_foreach
010c1fe0 g       .heap	00000000 HeapBase
01005f20 g     F .text	00000044 list_iter_next
0101469c g     F .text	000002d0 test_timing_many_mallocs
0101fddc g     F .text	0000007e strncpy
01074304 g     O .bss	00000028 __malloc_current_mallinfo
01003618 g     F .text	000000bc hashtable_new
0102606c g     F .text	000000b2 __d2b
0100ecfc g     F .text	0000002c dma_bd_flush_to_ram
0101f690 g     F .text	00000044 strcasecmp
01077480 g     O .bss	00000010 g_version_resp
01018f30 g     F .text	000000d4 XScuGic_Disable
01008554 g     F .text	00000004 stack_zip_iter_next
01004ab4 g     F .text	000000e8 list_add_at
01010298 g     F .text	00000080 d_read_timing_us
0100bfcc g     F .text	000000b8 acq_write_training
01081f60 g     O .bss	00040000 testpatt_buffer
01006148 g     F .text	0000006c list_zip_iter_next
01003a94 g     F .text	000000c0 hashtable_get
010030e8 g     F .text	00000060 deque_iter_replace
01014340 g     F .text	00000004 spicmd_csi_setup_bitpack_wave
0101b944 g     F .text	00000098 XTtcPs_GetPrescaler
01000a64 g     F .text	000000ac array_remove
01000608 g     F .text	000000d8 array_new_conf
010060c8 g     F .text	0000000c list_diter_index
01003d44 g     F .text	00000008 hashtable_capacity
01001648 g     F .text	000000fc array_zip_iter_remove
0102881c g     F .text	00000026 _close_r
0106dcd8 g     O .data	00000048 XTtcPs_ConfigTable
0101c2a0 g     F .text	00000014 UndefinedException
010c1fd8 g     O .bss	00000004 DataAbortAddr
0101cbc0 g     F .text	00000022 .hidden __aeabi_i2d
01007358 g     F .text	000000c4 slist_remove
010117f0 g     F .text	00000208 mipi_csi_init
01008528 g     F .text	00000008 stack_size
01016ce0 g     F .text	0000001c XClk_Wiz_LookupConfig
01014330 g     F .text	00000004 spicmd_csi_setup_trigpos_all
01006a6c g     F .text	00000008 queue_iter_init
01006654 g     F .text	0000011c pqueue_push
0101934c g     F .text	000000b4 XScuGic_SelfTest
0101ab34 g     F .text	00000024 Xil_ICacheDisable
010080b4 g     F .text	00000050 slist_iter_next
0101ab18 g     F .text	0000001c Xil_DCacheDisable
00010000 g       .stack	00000000 _irq_stack_end
0101ce24 g     F .text	0000008c .hidden __floatundisf
01023b10 g     F .text	000000c6 __swsetup_r
0101c918  w    F .text	00000002 .hidden __aeabi_ldiv0
01075318 g     O .bss	000008a0 g_acq_state
01024dec g     F .text	00000086 __sfp
010261a8 g     F .text	00000046 __copybits
010097a8 g     F .text	00000008 treetable_size
01013924 g     F .text	00000004 spicmd_csi_setup_addr_range
0106e63c g     O .data	00000408 __malloc_av_
0101ce00 g     F .text	00000024 .hidden __aeabi_ui2f
01009470 g     F .text	0000007c treetable_get
010142b8 g     F .text	00000024 spicmd_ac_start
01024ea0 g     F .text	00000002 __sinit_lock_release
01000c54 g     F .text	00000058 array_index_of
0100a738 g     F .text	00000014 acq_ctrl_stop
01023770 g     F .text	0000006a _vsnprintf_r
0106ea54 g       .eh_frame	00000000 __eh_framehdr_end
010266e8 g     F .text	00000022 __sread
0101ae2c g     F .text	00000010 outbyte
0100daec g     F .text	000002f0 clkwiz_change_mipi_freq
010131a8 g     F .text	0000077c spi_command_tick
0100a2f4 g     F .text	000000ac treetable_foreach_key
01077490 g     O .bss	00007f00 spi_resp_buffer
0101c0a8 g     F .text	00000088 XSpiPs_GetClkPrescaler
0101ee50 g     F .text	00000002 __malloc_lock
0107400c g       .fini_array	00000000 __fini_array_start
01010a44 g     F .text	00000020 d_trap_handle
010086c8 g     F .text	0000001c treeset_get_first
01024c68 g     F .text	00000032 _fflush_r
0101e270 g     F .text	00000208 __utf8_mbtowc
01008758 g     F .text	0000002c treeset_iter_next
010035ac g     F .text	00000034 hashset_iter_next
0101d0b4 g     F .text	00000062 _calloc_r
0101a7fc g     F .text	00000020 Xil_L1DCacheEnable
01016418 g     F .text	000002a0 XAxiDma_BdRingToHw
01015f58 g     F .text	00000138 XAxiDma_BdRingClone
01012220 g     F .text	000000c0 mipi_csi_send_sof
01016ad8 g     F .text	000000b8 XAxiDma_BdRingDumpRegs
0100b920 g     F .text	0000019c acq_copy_slow_mipi
010c1f98 g     O .bss	00000020 g_sysctrl_health
01074020 g       .bss	00000000 __bss_start
00010000 g       *ABS*	00000000 _STACK_SIZE
01074010 g       .ARM.attributes	00000000 __tdata_start
01074010 g       .ARM.attributes	00000000 __tdata_end
0101edb0 g     F .text	000000a0 memset
01028cf8 g     F .text	00000070 main
01006a44 g     F .text	00000008 queue_peek
01015938 g     F .text	000001ac XAxiDma_SimpleTransfer
010100c8 g     F .text	0000000c d_waitkey
01074048 g     O .bss	00000004 test_counter
01074330 g     O .bss	00000004 __malloc_max_total_mem
0d800000 g       *ABS*	00000000 _HEAP_SIZE
010095bc g     F .text	000000f8 treetable_get_greater_than
01006018 g     F .text	00000084 list_diter_remove
0101ce34 g     F .text	0000007c .hidden __aeabi_l2f
01028b5c g     F .text	00000012 __swbuf
01007620 g     F .text	00000098 slist_remove_all_cb
01000c08 g     F .text	00000020 array_get_at
0101e4fc g     F .text	000000b6 __eucjp_mbtowc
010032cc g     F .text	00000090 deque_zip_iter_remove
01005e44 g     F .text	000000a4 list_iter_add
0101c3f0 g     F .text	00000000 .hidden __aeabi_uidiv
01006b20 g     F .text	00000094 rbuf_conf_new
01019400 g     F .text	000000b0 XScuTimer_CfgInitialize
01013088 g     F .text	0000002c spi_command_count_allocated
01026770 g     F .text	00000008 __sclose
010194b0 g     F .text	00000090 XScuTimer_Start
01005704 g     F .text	0000016c list_copy_shallow
0101ee80 g     F .text	00000012 mallopt
010288d4 g     F .text	00000010 fclose
0100d66c g     F .text	0000001c acq_is_done
0101ff7c g     F .text	00000028 _strtol_r
01006eec g     F .text	0000005c slist_add_first
01025580 g     F .text	00000088 _findenv_r
01008520 g     F .text	00000008 stack_pop
0107400c g       .init_array	00000000 __init_array_end
01012578 g     F .text	00000004 disable_caches
01023e10 g     F .text	00000d0c _dtoa_r
01012378 g     F .text	000000a0 mipi_csi_stop
0101dcc0 g     F .text	00000564 _malloc_r
0101a748 g     F .text	000000b4 Xil_L1DCacheInvalidate
0100fc08 g     F .text	00000064 gpio_write_ps_irq
010257e0 g     F .text	00000064 _mallopt_r
0102390c g     F .text	00000018 __ascii_wctomb
0101bcf0 g     F .text	000000b8 XTtcPs_GetOptions
0100a648 g     F .text	00000064 acq_ctrl_init
010097b0 g     F .text	00000074 treetable_contains_key
0100ed28 g     F .text	0000008c dma_bd_finalise
0100c60c g     F .text	000000d8 acq_swap
01002e38 g     F .text	00000010 deque_iter_init
01002d04 g     F .text	00000134 deque_filter
0101cc38 g     F .text	0000005a .hidden __aeabi_l2d
01074044 g     O .bss	00000004 g_frame_ctr
01023924 g     F .text	000000a4 __utf8_wctomb
01017a9c g     F .text	000000dc XGpioPs_IntrEnablePin
010174bc g     F .text	00000100 XGpioPs_WritePin
01017b78 g     F .text	000000ac XGpioPs_IntrDisable
01024ed4 g     F .text	0000001e _fiprintf_r
0101b9dc g     F .text	000000e0 XTtcPs_CalcIntervalFromFreq
01028848 g     F .text	00000002 __env_unlock
010254e8 g     F .text	00000048 _fwalk
00000000 g       .stack	00000000 _stack_end
010c1fcc g     O .bss	00000004 Xil_AssertStatus
0100bf74 g     F .text	00000058 _acq_core_dma_start
01007de8 g     F .text	0000002c slist_foreach
010076b8 g     F .text	0000004c slist_replace_at
0100b198 g     F .text	00000094 acq_debug_ll_dump
0101e224 g     F .text	00000026 _mbtowc_r
01014560 g     F .text	0000008c sysctrl_led_tick
01028e18 g     O .rodata	000002e4 spi_command_defs
0101ce24 g     F .text	0000008c .hidden __aeabi_ul2f
01004798 g     F .text	00000044 list_new_conf
0101cf08 g     F .text	00000040 .hidden __fixunssfdi
01005384 g     F .text	00000020 list_get_last
010161bc g     F .text	00000054 XAxiDma_BdRingStart
0106ea50 g       .data	00000000 ___DTORS_END___
0101c668 g     F .text	00000294 .hidden __divsi3
0101a994 g     F .text	00000048 Xil_L1DCacheFlushRange
0101c3a4 g     F .text	00000024 XTime_SetTime
01006a8c g     F .text	00000004 queue_zip_iter_replace
01074010 g       .ARM.attributes	00000000 __sdata_end
01024f20 g     F .text	000000aa _malloc_trim_r
01028694 g     F .text	000000f4 _wcsnrtombs_l
0106dbb0 g       .data	00000000 __sdata2_start
0100e6f0 g     F .text	000001cc dma_bd_add_raw_sg_entry
0100855c g     F .text	00000004 treeset_conf_init
01005da4 g     F .text	0000001c list_iter_init
0106ea50 g       .data	00000000 __CTOR_END__
0106ea50 g       .data	00000000 ___DTORS_LIST___
0100f700 g     F .text	00000164 fabcfg_init
01005364 g     F .text	00000020 list_get_first
0101f808 g     F .text	000002dc strcmp
0101a9dc g     F .text	00000018 Xil_L1DCacheStoreLine
0101023c g     F .text	0000005c d_read_timing
01019794 g     F .text	0000001c XScuTimer_LookupConfig
0101a2bc g     F .text	0000016c XSpiPs_SelfTest
01016210 g     F .text	00000074 XAxiDma_BdRingSetCoalesce
0106ea50 g       .data	00000000 __DTOR_LIST__
0101496c g     F .text	0000013c test_timing_dma_bd
01013ae0 g     F .text	00000004 spicmd_trig_disarm
0102860c g     F .text	0000001a vfiprintf
01013958 g     F .text	00000010 spicmd_version
01008784 g     F .text	00000004 treeset_iter_remove
01003d4c g     F .text	00000074 hashtable_contains_key
01006cd8 g     F .text	00000010 rbuf_peek
01006a5c g     F .text	00000008 queue_size
01015328 g     F .text	0000023c XAxiDma_CfgInitialize
0101cf48 g     F .text	00000040 .hidden __fixunsdfdi
01010a64 g     F .text	0000055c memtest_ocm
01006a4c g     F .text	00000008 queue_poll
01028d94 g     F .fini	00000000 _fini
01000edc g     F .text	000000d0 array_filter_mut
01012418 g     F .text	0000015c mipi_csi_transfer_packet
0100e8bc g     F .text	00000220 dma_bd_add_large_sg_entry
010115d0 g     F .text	00000168 memtest_block_write
0101aca8 g     F .text	00000030 Xil_ICacheEnable
0101db98 g     F .text	00000012 memalign
01008700 g     F .text	0000001c treeset_get_greater_than
01015614 g     F .text	000002b8 XAxiDma_Resume
010144f8 g     F .text	00000068 sysctrl_led_mode
0101ae18 g     F .text	00000014 Xil_L2CacheStoreLine
010742fc g     O .bss	00000004 _PathLocale
01002a8c g     F .text	00000008 deque_get_buffer
01004b9c g     F .text	000000e4 list_add_all
01008538 g     F .text	00000008 stack_iter_init
01013144 g     F .text	00000064 spi_command_pack_response_pre_alloc
00010c00 g       .stack	00000000 _abort_stack_end
01028788 g     F .text	00000030 _wcsnrtombs_r
010287f0 g     F .text	0000002c _write_r
0100ce00 g     F .text	000007dc _acq_irq_rx_handler
01007ee8 g     F .text	00000088 slist_filter_mut
0100f868 g     F .text	00000024 irq_xscutimer
010030c4 g     F .text	00000024 deque_iter_add
0101db84 g     F .text	00000012 setlocale
010151c8 g     F .text	00000114 XAxiDma_Reset
01008088 g     F .text	0000002c slist_iter_replace
0101cc94 g     F .text	0000016c .hidden __aeabi_frsub
0107f390 g     O .bss	00000bc8 g_spi_state
010059e8 g     F .text	00000074 list_to_array
010015c4 g     F .text	0000000c array_iter_index
010121fc g     F .text	00000024 mipi_csi_send_fifo_reset
010025bc g     F .text	00000038 deque_get_last
0100867c g     F .text	00000020 treeset_destroy
01008748 g     F .text	00000008 treeset_foreach
0106e080 g     O .data	00000004 _impure_ptr
010061b4 g     F .text	00000140 list_zip_iter_add
01006a7c g     F .text	0000000c queue_zip_iter_init
01024b1c g     F .text	0000014a __sflush_r
01008540 g     F .text	00000004 stack_iter_next
01019c3c g     F .text	000000e0 XSpiPs_SetSlaveSelect
01001ef4 g     F .text	0000028c deque_add_at
0100356c g     F .text	00000008 hashset_add
01007744 g     F .text	00000044 slist_get_at
01007260 g     F .text	00000058 slist_splice
0100e300 g     F .text	000000b4 dma_bd_destroy_ring
01000e10 g     F .text	000000cc array_copy_deep
01074008 g       .init_array	00000000 __preinit_array_end
01005128 g     F .text	000000a8 list_remove_all
01026870 g     F .text	00000d96 _svfiprintf_r
0101d224 g     F .text	00000680 __loadlocale
010119f8 g     F .text	0000006c mipi_csi_set_datatype_and_frame_wct
0106dbb4 g     O .data	0000001c acq_state_to_str
01001300 g     F .text	00000048 array_iter_next
0106dbb0 g       .data	00000000 __sdata2_end
010006e0 g     F .text	00000038 array_conf_init
0100357c g     F .text	00000008 hashset_remove_all
01007790 g     F .text	00000044 slist_reverse
0101e24c g     F .text	00000024 __ascii_mbtowc
01025f6c g     F .text	00000050 __ulp
01024ebc g     F .text	00000016 __fp_unlock_all
01017138 g     F .text	000000ac XGpioPs_SetOutputEnable
01006990 g     F .text	00000078 queue_new_conf
01011f74 g     F .text	00000198 mipi_csi_tick
0100b898 g     F .text	00000088 acq_debug_dump_wave
010040f8 g     F .text	00000268 hashtable_hash
010098dc g     F .text	000002fc treetable_add
01005b40 g     F .text	000000b8 list_sort
01028ce4 g     F .text	0000000c inbyte
0101ee58 g     F .text	00000016 mallinfo
01014348 g     F .text	00000050 sysctrl_tick_irq
01028db8 g     O .rodata	00000010 gpio_ps_pins
01014338 g     F .text	00000004 spicmd_csi_setup_wave_all
01012d6c g     F .text	00000034 spi_reset_hw
0100f53c g     F .text	000001c4 fabcfg_dump_state
0100690c g     F .text	00000004 queue_conf_init
01018de8 g     F .text	000000d4 XScuGic_Enable
0106dca0 g     O .data	00000038 XExc_VectorTable
0100b2cc g     F .text	00000378 acq_debug_dump_wordline
0100295c g     F .text	0000004c deque_contains
01006bb4 g     F .text	00000028 rbuf_conf_init
01006a88 g     F .text	00000004 queue_zip_iter_next
010179d4 g     F .text	0000001c XGpioPs_LookupConfig
01005f64 g     F .text	00000020 list_diter_init
01008518 g     F .text	00000008 stack_peek
01000c28 g     F .text	00000024 array_get_last
0102563c g     F .text	0000001e localeconv
01028dc8 g     O .rodata	00000014 pattern_alternate
010145f0 g     F .text	000000ac sysctrl_main_loop
0100a6ac g     F .text	00000064 acq_ctrl_setup_auto_period
0106ea50 g       .data	00000000 ___CTORS_END___
0102565c g     F .text	0000005c __swhatbuf_r
010077d4 g     F .text	000001d8 slist_sublist
00010000 g       .stack	00000000 __stack
01008290 g     F .text	000000dc slist_zip_iter_remove
01006468 g     F .text	0000008c pqueue_new
0101c64c g     F .text	0000001a .hidden __aeabi_uidivmod
01005040 g     F .text	00000074 list_remove_first
010010bc g     F .text	00000054 array_reverse
0101b5c4 g     F .text	00000024 Xil_ExceptionRemoveHandler
0e8c1fe0 g       .heap	00000000 HeapLimit
01028c4c  w    F .text	00000004 _write
0100bf08 g     F .text	0000002c _acq_reset_trigger
01002550 g     F .text	00000044 deque_get_at
00011800 g       .stack	00000000 _end
010035e0 g     F .text	00000004 hashset_iter_remove
01007f8c g     F .text	0000008c slist_iter_remove
0101bddc g     F .text	00000054 XUartPs_ResetHw
0106dc80 g     O .data	00000008 XGpioPs_ConfigTable
0106dbb0 g       .data	00000000 __rodata1_end
01012584 g     F .text	00000004 cleanup_platform
010288e4 g     F .text	000000ae __fputwc
01013ad8 g     F .text	00000004 spicmd_trig_force
01018618 g     F .text	000000a0 XGpioPs_SetCallbackHandler
0106ea50 g       .data	00000000 __data1_end
01007ad0 g     F .text	0000012c slist_copy_deep
01003cc8 g     F .text	00000074 hashtable_remove_all
0101c2c8 g     F .text	00000014 DataAbortInterrupt
010162a0 g     F .text	000000a0 XAxiDma_BdRingAlloc
01001210 g     F .text	00000008 array_size
0100e560 g     F .text	00000064 dma_bd_free_from
01008548 g     F .text	0000000c stack_zip_iter_init
0100741c g     F .text	000000a4 slist_remove_at
010029a8 g     F .text	00000068 deque_contains_value
010009d8 g     F .text	00000044 array_replace_at
010186b8 g     F .text	000000e4 XGpioPs_IntrHandler
010176e0 g     F .text	000000e8 XGpioPs_GetDirectionPin
01005bf8 g     F .text	00000010 list_sort_in_place
01026710 g     F .text	0000003e __swrite
01014adc g     F .text	00000150 trig_write_levels
0106ea48 g     O .data	00000004 __malloc_trim_threshold
01014398 g     F .text	00000148 sysctrl_init
01003e84 g     F .text	000000c4 hashtable_get_keys
010c1fe0 g       .heap	00000000 _heap
0100335c g     F .text	000000cc deque_zip_iter_replace
0101d118 g     F .text	00000020 exit
01024ef4 g     F .text	0000002a fiprintf
01027690 g     F .text	00000f7c _vfiprintf_r
01075bc0 g     O .bss	000010f8 g_hal
010074c0 g     F .text	00000060 slist_remove_first
01025530 g     F .text	00000050 _fwalk_reent
0101e5b4 g     F .text	00000126 __jis_mbtowc
01007788 g     F .text	00000008 slist_size
01005c08 g     F .text	0000002c list_foreach
01003b54 g     F .text	00000174 hashtable_remove
0101ce00 g     F .text	00000024 .hidden __floatunsisf
01025e64 g     F .text	00000106 __mdiff
0100a9f8 g     F .text	00000020 acq_ctrl_reset
01008544 g     F .text	00000004 stack_iter_replace
0100c444 g     F .text	00000064 acq_free_all_alloc_core
01013a7c g     F .text	0000002c spicmd_acq_status
010180f0 g     F .text	000000e0 XGpioPs_IntrClearPin
0101bbfc g     F .text	000000f4 XTtcPs_SetOptions
0101dbac g     F .text	000000f4 _memalign_r
01019004 g     F .text	0000007c XScuGic_UnmapAllInterruptsFromCpu
01074010 g       .ARM.attributes	00000000 __tbss_end
01006f48 g     F .text	00000058 slist_add_last
01006d5c g     F .text	00000044 slist_new_conf
01024e98 g     F .text	00000002 __sfp_lock_release
0100bec8 g     F .text	00000040 _acq_reset_PL_fifo
01008510 g     F .text	00000008 stack_push
0100fe8c g     F .text	00000064 bogo_delay
01003584 g     F .text	00000008 hashset_contains
010693e0 g     O .rodata	00000101 _ctype_
0101c130 g     F .text	000000ac XSpiPs_SetDelays
010150d4 g     F .text	00000018 trig_arm
01007054 g     F .text	000000e4 slist_add_all
01028cac  w    F .text	00000004 _read
0101c918  w    F .text	00000002 .hidden __aeabi_idiv0
01074008 g       .init_array	00000000 __init_array_start
01002a94 g     F .text	0000004c deque_foreach
01005f84 g     F .text	00000094 list_diter_add
01016cfc g     F .text	0000017c XGpioPs_CfgInitialize
01005a5c g     F .text	00000034 list_contains
01019650 g     F .text	00000088 XScuTimer_GetPrescaler
0101836c g     F .text	000001a0 XGpioPs_SetIntrTypePin
01003438 g     F .text	0000008c hashset_new
010166b8 g     F .text	00000154 XAxiDma_BdRingFromHw
01028cd0  w    F .text	00000004 _exit
01006a90 g     F .text	00000090 rbuf_new
0100e638 g     F .text	00000078 dma_bd_trim
0101a4c0 g     F .text	00000038 Xil_DCacheInvalidateLine
01006420 g     F .text	0000000c list_zip_iter_index
0100d9c0 g     F .text	00000030 acq_get_wave_bit_depth
01015ae4 g     F .text	00000030 XAxiDma_LookupConfig
01013968 g     F .text	00000068 spicmd_stats
0100a710 g     F .text	00000028 acq_ctrl_start
010256b8 g     F .text	0000009a __smakebuf_r
0101c278 g     F .text	00000014 FIQInterrupt
01018a2c g     F .text	000000e4 XScuGic_SoftwareIntr
010142b4 g     F .text	00000004 spicmd_ac_stop
0101fc00 g     F .text	000000dc strlen
01002810 g     F .text	000000f0 deque_trim_capacity
0100e054 g     F .text	00000094 clkwiz_commit
0100541c g     F .text	000000f0 list_reverse
0101db5c g     F .text	00000006 __locale_ctype_ptr_l
0107ff58 g     O .bss	00002000 g_spi_command_lut
01000bc8 g     F .text	00000040 array_remove_all_free
0100c5a0 g     F .text	0000006c acq_rewind
00010000 g       .stack	00000000 _stack
010152dc g     F .text	0000004c XAxiDma_ResetIsDone
0101bfe8 g     F .text	000000c0 XSpiPs_SetClkPrescaler
0100d8a0 g     F .text	000000f0 acq_dma_clipped_address_helper
01000584 g     F .text	00000084 array_new
01004724 g     F .text	00000020 list_conf_init
01017080 g     F .text	000000b8 XGpioPs_GetDirection
010086c0 g     F .text	00000008 treeset_remove_all
0102767c g     F .text	00000012 __sprint_r
010197d8 g     F .text	000001e0 XSpiPs_Transfer
01006c10 g     F .text	00000008 rbuf_size
0101f714 g     F .text	000000e4 strchr
01003164 g     F .text	000000ac deque_zip_iter_next
0101a484 g     F .text	00000010 Xil_AssertSetCallback
0101cbe4 g     F .text	00000042 .hidden __aeabi_f2d
010187c4 g     F .text	00000078 XScuGic_InterruptHandler
010086a4 g     F .text	0000001c treeset_remove
01008530 g     F .text	00000008 stack_map
0106dbb0 g       .data	00000000 __data_start
0101adb0 g     F .text	00000068 Xil_L2CacheFlushRange
0101888c g     F .text	000000d4 XScuGic_Connect
01001274 g     F .text	0000007c array_reduce
01006a78 g     F .text	00000004 queue_iter_replace
010075c4 g     F .text	0000005c slist_remove_all
010052d8 g     F .text	0000008c list_replace_at
0101a680 g     F .text	00000038 Xil_DCacheStoreLine
01016090 g     F .text	0000012c XAxiDma_StartBdRingHw
01006910 g     F .text	00000080 queue_new
01006e94 g     F .text	00000058 slist_add
0101ab58 g     F .text	0000006c Xil_L2CacheInvalidate
010238e4 g     F .text	00000026 _wctomb_r
01028844 g     F .text	00000002 __env_lock
00011000 g       .stack	00000000 _fiq_stack_end
01007138 g     F .text	00000128 slist_add_all_at
010100f4 g     F .text	00000020 d_getkey
0101c924 g     F .text	0000027a .hidden __subdf3
01021b48 g     F .text	00001ba0 _vfprintf_r
01001c8c g     F .text	00000028 deque_conf_init
0101b72c g     F .text	000000ac XTtcPs_SetMatchValue
0101a87c g     F .text	0000008c Xil_L1DCacheFlush
01074008 g       .init_array	00000000 __preinit_array_start
00000400 g       *ABS*	00000000 _UNDEF_STACK_SIZE
01000a1c g     F .text	00000048 array_swap_at
01015104 g     F .text	00000024 trig_force
01004f04 g     F .text	00000084 list_remove
01017f5c g     F .text	000000e8 XGpioPs_IntrGetStatusPin
01000bbc g     F .text	0000000c array_remove_all
0101aa2c g     F .text	00000018 Xil_L1ICacheInvalidate
01006c18 g     F .text	00000068 rbuf_enqueue
01006da0 g     F .text	0000005c slist_destroy
01025b18 g     F .text	0000005c __lo0bits
01007c80 g     F .text	00000050 slist_index_of
0101c8fc g     F .text	0000001a .hidden __aeabi_idivmod
0100c084 g     F .text	000001c4 acq_init
01018d74 g     F .text	00000074 XScuGic_InterruptMaptoCpu
0100871c g     F .text	0000001c treeset_get_lesser_than
0101ad98 g     F .text	00000018 Xil_L2CacheFlushLine
0101bb1c g     F .text	000000a0 XTtcPs_SetStatusHandler
01015b14 g     F .text	00000030 XAxiDma_LookupConfigBaseAddr
0101b508 g     F .text	00000030 Xil_DataAbortHandler
0106dbb0 g       *ABS*	00000000 _SDA2_BASE_
0101c3c8 g     F .text	00000028 XTime_GetTime
01002e48 g     F .text	0000006c deque_iter_next
01023850 g     F .text	00000056 wcrtomb
01007d34 g     F .text	000000b4 slist_sort
0100c4a8 g     F .text	000000f8 acq_free_all_alloc
0100cc8c g     F .text	00000174 acq_start
0101b5a4 g     F .text	00000020 Xil_GetExceptionRegisterHandler
0100faf0 g     F .text	00000018 d_xilinx_assert
01026668 g     F .text	00000080 frexp
010084d4 g     F .text	00000020 stack_destroy
010179f0 g     F .text	000000ac XGpioPs_IntrEnable
0100fb08 g     F .text	0000002c fabric_led_ctrl
0101cca0 g     F .text	00000160 .hidden __addsf3
01017dbc g     F .text	000000e8 XGpioPs_IntrGetEnabledPin
01074000 g       .mmu_tbl	00000000 __mmu_tbl_end
01014c6c g     F .text	00000180 trig_configure_edge
01006a54 g     F .text	00000008 queue_enqueue
01002594 g     F .text	00000028 deque_get_first
0106e4b0 g     O .data	0000016c __global_locale
01017d00 g     F .text	000000bc XGpioPs_IntrGetEnabled
0101bbbc g     F .text	00000040 XTtcPs_LookupConfig
0101ac84 g     F .text	00000024 Xil_DCacheEnable
010104e4 g     F .text	00000560 hal_init
0101a014 g     F .text	0000028c XSpiPs_InterruptHandler
01009824 g     F .text	000000b8 treetable_contains_value
01074010 g       .ARM.attributes	00000000 __ARM.attributes_start
010236e8 g     F .text	0000001a vfprintf
01001b4c g     F .text	0000008c deque_new
01001238 g     F .text	0000003c array_map
0101a834 g     F .text	00000048 Xil_L1DCacheInvalidateRange
010139d0 g     F .text	0000007c spicmd_acq_setup_trigd
010289bc g     F .text	00000042 fputwc
01028cf0  w    F .text	00000008 _close
0101dcb0 g     F .text	00000010 free
01024e9c g     F .text	00000002 __sinit_lock_acquire
010063d0 g     F .text	00000050 list_zip_iter_replace
010259b0 g     F .text	00000090 __multadd
01028df0 g     O .rodata	00000014 pattern_all_zeroes
0102599c g     F .text	00000012 _Bfree
01025608 g     F .text	00000010 _getenv_r
0101be30 g     F .text	00000104 XSpiPs_SetOptions
01001cd8 g     F .text	00000074 deque_destroy_cb
0100f180 g     F .text	000003bc dma_bd_test



Disassembly of section .text:

01000000 <_vector_table>:

.globl _vector_table

.section .vectors
_vector_table:
	B	_boot
 1000000:	ea000049 	b	100012c <_boot>
	B	Undefined
 1000004:	ea000025 	b	10000a0 <Undefined>
	B	SVCHandler
 1000008:	ea00002b 	b	10000bc <SVCHandler>
	B	PrefetchAbortHandler
 100000c:	ea00003b 	b	1000100 <PrefetchAbortHandler>
	B	DataAbortHandler
 1000010:	ea000032 	b	10000e0 <DataAbortHandler>
	NOP	/* Placeholder for address exception vector*/
 1000014:	e320f000 	nop	{0}
	B	IRQHandler
 1000018:	ea000000 	b	1000020 <IRQHandler>
	B	FIQHandler
 100001c:	ea00000f 	b	1000060 <FIQHandler>

01000020 <IRQHandler>:


IRQHandler:					/* IRQ vector handler */

	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code*/
 1000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000024:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000028:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100002c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000030:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000034:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000038:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	ldr	r2, =prof_pc
	subs	r3, lr, #0
	str	r3, [r2]
#endif

	bl	IRQInterrupt			/* IRQ vector */
 100003c:	eb007092 	bl	101c28c <IRQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000040:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000044:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000048:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100004c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000050:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000054:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000058:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}


	subs	pc, lr, #4			/* adjust return */
 100005c:	e25ef004 	subs	pc, lr, #4

01000060 <FIQHandler>:


FIQHandler:					/* FIQ vector handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000060:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000064:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000068:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100006c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000070:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000074:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000078:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)

0100007c <FIQLoop>:
#endif

FIQLoop:
	bl	FIQInterrupt			/* FIQ vector */
 100007c:	eb00707d 	bl	101c278 <FIQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000080:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000084:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000088:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100008c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000090:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000094:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000098:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4			/* adjust return */
 100009c:	e25ef004 	subs	pc, lr, #4

010000a0 <Undefined>:


Undefined:					/* Undefined handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000a0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =UndefinedExceptionAddr
 10000a4:	e59f0074 	ldr	r0, [pc, #116]	; 1000120 <PrefetchAbortHandler+0x20>
	sub     r1, lr, #4
 10000a8:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Store address of instruction causing undefined exception */
 10000ac:	e5801000 	str	r1, [r0]

	bl	UndefinedException		/* UndefinedException: call C function here */
 10000b0:	eb00707a 	bl	101c2a0 <UndefinedException>
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	movs	pc, lr
 10000b8:	e1b0f00e 	movs	pc, lr

010000bc <SVCHandler>:

SVCHandler:					/* SWI handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000bc:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	tst	r0, #0x20			/* check the T bit */
 10000c0:	e3100020 	tst	r0, #32
	ldrneh	r0, [lr,#-2]			/* Thumb mode */
 10000c4:	115e00b2 	ldrhne	r0, [lr, #-2]
	bicne	r0, r0, #0xff00			/* Thumb mode */
 10000c8:	13c00cff 	bicne	r0, r0, #65280	; 0xff00
	ldreq	r0, [lr,#-4]			/* ARM mode */
 10000cc:	051e0004 	ldreq	r0, [lr, #-4]
	biceq	r0, r0, #0xff000000		/* ARM mode */
 10000d0:	03c004ff 	biceq	r0, r0, #-16777216	; 0xff000000

	bl	SWInterrupt			/* SWInterrupt: call C function here */
 10000d4:	eb007076 	bl	101c2b4 <SWInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000d8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	movs	pc, lr		/*return to the next instruction after the SWI instruction */
 10000dc:	e1b0f00e 	movs	pc, lr

010000e0 <DataAbortHandler>:


DataAbortHandler:				/* Data Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 10000e0:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000e4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =DataAbortAddr
 10000e8:	e59f0034 	ldr	r0, [pc, #52]	; 1000124 <PrefetchAbortHandler+0x24>
	sub     r1, lr, #8
 10000ec:	e24e1008 	sub	r1, lr, #8
	str     r1, [r0]            		/* Stores instruction causing data abort */
 10000f0:	e5801000 	str	r1, [r0]

	bl	DataAbortInterrupt		/*DataAbortInterrupt :call C function here */
 10000f4:	eb007073 	bl	101c2c8 <DataAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000f8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #8			/* points to the instruction that caused the Data Abort exception */
 10000fc:	e25ef008 	subs	pc, lr, #8

01000100 <PrefetchAbortHandler>:

PrefetchAbortHandler:				/* Prefetch Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 1000100:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000104:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =PrefetchAbortAddr
 1000108:	e59f0018 	ldr	r0, [pc, #24]	; 1000128 <PrefetchAbortHandler+0x28>
	sub     r1, lr, #4
 100010c:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Stores instruction causing prefetch abort */
 1000110:	e5801000 	str	r1, [r0]

	bl	PrefetchAbortInterrupt		/* PrefetchAbortInterrupt: call C function here */
 1000114:	eb007070 	bl	101c2dc <PrefetchAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000118:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #4			/* points to the instruction that caused the Prefetch Abort exception */
 100011c:	e25ef004 	subs	pc, lr, #4
	ldr     r0, =UndefinedExceptionAddr
 1000120:	010c1fd0 	.word	0x010c1fd0
	ldr     r0, =DataAbortAddr
 1000124:	010c1fd8 	.word	0x010c1fd8
	ldr     r0, =PrefetchAbortAddr
 1000128:	010c1fd4 	.word	0x010c1fd4

0100012c <_boot>:
_prestart:
_boot:

#if XPAR_CPU_ID==0
        /* only allow cpu0 through */
	mrc	p15,0,r1,c0,c0,5
 100012c:	ee101fb0 	mrc	15, 0, r1, cr0, cr0, {5}
	and	r1, r1, #0xf
 1000130:	e201100f 	and	r1, r1, #15
        cmp	r1, #0
 1000134:	e3510000 	cmp	r1, #0
	beq	CheckEFUSE
 1000138:	0a000001 	beq	1000144 <CheckEFUSE>

0100013c <EndlessLoop0>:
	EndlessLoop0:
		wfe
 100013c:	e320f002 	wfe
	b	EndlessLoop0
 1000140:	eafffffd 	b	100013c <EndlessLoop0>

01000144 <CheckEFUSE>:

CheckEFUSE:
        ldr r0,=EFUSEStaus
 1000144:	e59f030c 	ldr	r0, [pc, #780]	; 1000458 <finished+0x14>
        ldr r1,[r0]                             /* Read eFuse setting */
 1000148:	e5901000 	ldr	r1, [r0]
        ands r1,r1,#0x80                        /* Check whether device is having single core */
 100014c:	e2111080 	ands	r1, r1, #128	; 0x80
	beq OKToRun
 1000150:	0a000009 	beq	100017c <OKToRun>

 /* single core device, reset cpu1 */
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 1000154:	e59f0300 	ldr	r0, [pc, #768]	; 100045c <finished+0x18>
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000158:	e59f1300 	ldr	r1, [pc, #768]	; 1000460 <finished+0x1c>
        str     r1, [r0]                        /* Unlock SLCR */
 100015c:	e5801000 	str	r1, [r0]

	ldr r0,=SLCRCPURSTReg
 1000160:	e59f02fc 	ldr	r0, [pc, #764]	; 1000464 <finished+0x20>
	ldr r1,[r0]                             /* Read CPU Software Reset Control register */
 1000164:	e5901000 	ldr	r1, [r0]
	orr r1,r1,#0x22
 1000168:	e3811022 	orr	r1, r1, #34	; 0x22
        str r1,[r0]                             /* Reset CPU1 */
 100016c:	e5801000 	str	r1, [r0]

        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000170:	e59f02f0 	ldr	r0, [pc, #752]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 1000174:	e59f12f0 	ldr	r1, [pc, #752]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000178:	e5801000 	str	r1, [r0]

0100017c <OKToRun>:
	        wfe
	b	EndlessLoop1
#endif

OKToRun:
	mrc     p15, 0, r0, c0, c0, 0		/* Get the revision */
 100017c:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	and     r5, r0, #0x00f00000
 1000180:	e200560f 	and	r5, r0, #15728640	; 0xf00000
	and     r6, r0, #0x0000000f
 1000184:	e200600f 	and	r6, r0, #15
	orr     r6, r6, r5, lsr #20-4
 1000188:	e1866825 	orr	r6, r6, r5, lsr #16

#ifdef CONFIG_ARM_ERRATA_742230
        cmp     r6, #0x22                       /* only present up to r2p2 */
 100018c:	e3560022 	cmp	r6, #34	; 0x22
        mrcle   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 1000190:	de1faf30 	mrcle	15, 0, sl, cr15, cr0, {1}
        orrle   r10, r10, #1 << 4               /* set bit #4 */
 1000194:	d38aa010 	orrle	sl, sl, #16
        mcrle   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 1000198:	de0faf30 	mcrle	15, 0, sl, cr15, cr0, {1}
#endif

#ifdef CONFIG_ARM_ERRATA_743622
	teq     r5, #0x00200000                 /* only present in r2p* */
 100019c:	e3350602 	teq	r5, #2097152	; 0x200000
	mrceq   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 10001a0:	0e1faf30 	mrceq	15, 0, sl, cr15, cr0, {1}
	orreq   r10, r10, #1 << 6               /* set bit #6 */
 10001a4:	038aa040 	orreq	sl, sl, #64	; 0x40
	mcreq   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 10001a8:	0e0faf30 	mcreq	15, 0, sl, cr15, cr0, {1}
#endif

	/* set VBAR to the _vector_table address in linker script */
	ldr	r0, =vector_base
 10001ac:	e59f02bc 	ldr	r0, [pc, #700]	; 1000470 <finished+0x2c>
	mcr	p15, 0, r0, c12, c0, 0
 10001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	/*invalidate scu*/
	ldr	r7, =0xf8f0000c
 10001b4:	e59f72b8 	ldr	r7, [pc, #696]	; 1000474 <finished+0x30>
	ldr	r6, =0xffff
 10001b8:	e59f62b8 	ldr	r6, [pc, #696]	; 1000478 <finished+0x34>
	str	r6, [r7]
 10001bc:	e5876000 	str	r6, [r7]

	/* Invalidate caches and TLBs */
	mov	r0,#0				/* r0 = 0  */
 10001c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c8, c7, 0		/* invalidate TLBs */
 10001c4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
	mcr	p15, 0, r0, c7, c5, 0		/* invalidate icache */
 10001c8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
	mcr	p15, 0, r0, c7, c5, 6		/* Invalidate branch predictor array */
 10001cc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
	bl	invalidate_dcache		/* invalidate dcache */
 10001d0:	eb00007c 	bl	10003c8 <invalidate_dcache>

	/* Disable MMU, if enabled */
	mrc	p15, 0, r0, c1, c0, 0		/* read CP15 register 1 */
 10001d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	bic	r0, r0, #0x1			/* clear bit 0 */
 10001d8:	e3c00001 	bic	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 0		/* write value back */
 10001dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	add	r2, r2, #0x100000		/* next section */
	subs	r3, r3, #1
	bge	shareable_loop			/* loop till 1G is covered */
#endif

	mrs	r0, cpsr			/* get the current PSR */
 10001e0:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the irq stack pointer */
 10001e4:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 10001e8:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x12			/* IRQ mode */
 10001ec:	e3822012 	orr	r2, r2, #18
	msr	cpsr, r2
 10001f0:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 10001f4:	e59fd280 	ldr	sp, [pc, #640]	; 100047c <finished+0x38>
	bic r2, r2, #(0x1 << 9)    		 /* Set EE bit to little-endian */
 10001f8:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 10001fc:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000200:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the supervisor stack pointer */
 1000204:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000208:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x13			/* supervisor mode */
 100020c:	e3822013 	orr	r2, r2, #19
	msr	cpsr, r2
 1000210:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000214:	e59fd264 	ldr	sp, [pc, #612]	; 1000480 <finished+0x3c>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000218:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100021c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000220:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Abort  stack pointer */
 1000224:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000228:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x17			/* Abort mode */
 100022c:	e3822017 	orr	r2, r2, #23
	msr	cpsr, r2
 1000230:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000234:	e59fd248 	ldr	sp, [pc, #584]	; 1000484 <finished+0x40>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000238:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100023c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000240:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the FIQ stack pointer */
 1000244:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000248:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x11			/* FIQ mode */
 100024c:	e3822011 	orr	r2, r2, #17
	msr	cpsr, r2
 1000250:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000254:	e59fd22c 	ldr	sp, [pc, #556]	; 1000488 <finished+0x44>
	bic r2, r2, #(0x1 << 9)    		/* Set EE bit to little-endian */
 1000258:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100025c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000260:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Undefine stack pointer */
 1000264:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000268:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1b			/* Undefine mode */
 100026c:	e382201b 	orr	r2, r2, #27
	msr	cpsr, r2
 1000270:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 1000274:	e59fd210 	ldr	sp, [pc, #528]	; 100048c <finished+0x48>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000278:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100027c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000280:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the system stack pointer */
 1000284:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000288:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1F			/* SYS mode */
 100028c:	e382201f 	orr	r2, r2, #31
	msr	cpsr, r2
 1000290:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000294:	e59fd1f4 	ldr	sp, [pc, #500]	; 1000490 <finished+0x4c>

	/*set scu enable bit in scu*/
	ldr	r7, =0xf8f00000
 1000298:	e59f71f4 	ldr	r7, [pc, #500]	; 1000494 <finished+0x50>
	ldr	r0, [r7]
 100029c:	e5970000 	ldr	r0, [r7]
	orr	r0, r0, #0x1
 10002a0:	e3800001 	orr	r0, r0, #1
	str	r0, [r7]
 10002a4:	e5870000 	str	r0, [r7]

	/* enable MMU and cache */

	ldr	r0,=TblBase			/* Load MMU translation table base */
 10002a8:	e59f01e8 	ldr	r0, [pc, #488]	; 1000498 <finished+0x54>
	orr	r0, r0, #0x5B			/* Outer-cacheable, WB */
 10002ac:	e380005b 	orr	r0, r0, #91	; 0x5b
	mcr	15, 0, r0, c2, c0, 0		/* TTB0 */
 10002b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mvn	r0,#0				/* Load MMU domains -- all ones=manager */
 10002b4:	e3e00000 	mvn	r0, #0
	mcr	p15,0,r0,c3,c0,0
 10002b8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}

	/* Enable mmu, icahce and dcache */
	ldr	r0,=CRValMmuCac
 10002bc:	e59f01d8 	ldr	r0, [pc, #472]	; 100049c <finished+0x58>
	mcr	p15,0,r0,c1,c0,0		/* Enable cache and MMU */
 10002c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	dsb					/* dsb	allow the MMU to start up */
 10002c4:	f57ff04f 	dsb	sy
	isb					/* isb	flush prefetch buffer */
 10002c8:	f57ff06f 	isb	sy

	/* Write to ACTLR */
	mrc	p15, 0, r0, c1, c0, 1		/* Read ACTLR*/
 10002cc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x01 << 6)		/* set SMP bit */
 10002d0:	e3800040 	orr	r0, r0, #64	; 0x40
	orr	r0, r0, #(0x01 )		/* Cache/TLB maintenance broadcast */
 10002d4:	e3800001 	orr	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 1		/* Write ACTLR*/
 10002d8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

/* Invalidate L2 Cache and enable L2 Cache*/
/* For AMP, assume running on CPU1. Don't initialize L2 Cache (up to Linux) */
#if USE_AMP!=1
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10002dc:	e59f01bc 	ldr	r0, [pc, #444]	; 10004a0 <finished+0x5c>
	mov	r1, #0				/* force the disable bit */
 10002e0:	e3a01000 	mov	r1, #0
	str	r1, [r0]			/* disable the L2 Caches */
 10002e4:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10002e8:	e59f01b4 	ldr	r0, [pc, #436]	; 10004a4 <finished+0x60>
	ldr	r1,[r0]				/* read the register */
 10002ec:	e5901000 	ldr	r1, [r0]
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10002f0:	e59f21b0 	ldr	r2, [pc, #432]	; 10004a8 <finished+0x64>
	orr	r1,r1,r2
 10002f4:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* store the Aux Control Register */
 10002f8:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10002fc:	e59f01a8 	ldr	r0, [pc, #424]	; 10004ac <finished+0x68>
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 1000300:	e59f11a8 	ldr	r1, [pc, #424]	; 10004b0 <finished+0x6c>
	str	r1, [r0]			/* store the TAG Latency register Register */
 1000304:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 1000308:	e59f01a4 	ldr	r0, [pc, #420]	; 10004b4 <finished+0x70>
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 100030c:	e59f11a4 	ldr	r1, [pc, #420]	; 10004b8 <finished+0x74>
	str	r1, [r0]			/* store the Data Latency register Register */
 1000310:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 1000314:	e59f01a0 	ldr	r0, [pc, #416]	; 10004bc <finished+0x78>
	ldr	r2, =0xFFFF
 1000318:	e59f2158 	ldr	r2, [pc, #344]	; 1000478 <finished+0x34>
	str	r2, [r0]			/* force invalidate */
 100031c:	e5802000 	str	r2, [r0]

	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 1000320:	e59f0198 	ldr	r0, [pc, #408]	; 10004c0 <finished+0x7c>

01000324 <Sync>:
						/* Load L2CC base address base + sync register*/
	/* poll for completion */
Sync:	ldr	r1, [r0]
 1000324:	e5901000 	ldr	r1, [r0]
	cmp	r1, #0
 1000328:	e3510000 	cmp	r1, #0
	bne	Sync
 100032c:	1afffffc 	bne	1000324 <Sync>

	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 1000330:	e59f018c 	ldr	r0, [pc, #396]	; 10004c4 <finished+0x80>
	ldr	r1,[r0]
 1000334:	e5901000 	ldr	r1, [r0]
	ldr	r0,=L2CCIntClear
 1000338:	e59f0188 	ldr	r0, [pc, #392]	; 10004c8 <finished+0x84>
	str	r1,[r0]
 100033c:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRUnlockReg		/* Load SLCR base address base + unlock register */
 1000340:	e59f0114 	ldr	r0, [pc, #276]	; 100045c <finished+0x18>
	ldr	r1,=SLCRUnlockKey	    	/* set unlock key */
 1000344:	e59f1114 	ldr	r1, [pc, #276]	; 1000460 <finished+0x1c>
	str	r1, [r0]		    	/* Unlock SLCR */
 1000348:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 100034c:	e59f0178 	ldr	r0, [pc, #376]	; 10004cc <finished+0x88>
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 1000350:	e59f1178 	ldr	r1, [pc, #376]	; 10004d0 <finished+0x8c>
	str	r1, [r0]	        	/* store the L2c Ram Control Register */
 1000354:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000358:	e59f0108 	ldr	r0, [pc, #264]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100035c:	e59f1108 	ldr	r1, [pc, #264]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000360:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 1000364:	e59f0134 	ldr	r0, [pc, #308]	; 10004a0 <finished+0x5c>
	ldr	r1,[r0]				/* read the register */
 1000368:	e5901000 	ldr	r1, [r0]
	mov	r2, #L2CCControl		/* set the enable bit */
 100036c:	e3a02001 	mov	r2, #1
	orr	r1,r1,r2
 1000370:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* enable the L2 Caches */
 1000374:	e5801000 	str	r1, [r0]
#endif

	mov	r0, r0
 1000378:	e1a00000 	nop			; (mov r0, r0)
	mrc	p15, 0, r1, c1, c0, 2		/* read cp access control register (CACR) into r1 */
 100037c:	ee111f50 	mrc	15, 0, r1, cr1, cr0, {2}
	orr	r1, r1, #(0xf << 20)		/* enable full access for p10 & p11 */
 1000380:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
	mcr	p15, 0, r1, c1, c0, 2		/* write back into CACR */
 1000384:	ee011f50 	mcr	15, 0, r1, cr1, cr0, {2}

	/* enable vfp */
	fmrx	r1, FPEXC			/* read the exception register */
 1000388:	eef81a10 	vmrs	r1, fpexc
	orr	r1,r1, #FPEXC_EN		/* set VFP enable bit, leave the others in orig state */
 100038c:	e3811101 	orr	r1, r1, #1073741824	; 0x40000000
	fmxr	FPEXC, r1			/* write back the exception register */
 1000390:	eee81a10 	vmsr	fpexc, r1

	mrc	p15,0,r0,c1,c0,0		/* flow prediction enable */
 1000394:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	orr	r0, r0, #(0x01 << 11)		/* #0x8000 */
 1000398:	e3800b02 	orr	r0, r0, #2048	; 0x800
	mcr	p15,0,r0,c1,c0,0
 100039c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc	p15,0,r0,c1,c0,1		/* read Auxiliary Control Register */
 10003a0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x1 << 2)		/* enable Dside prefetch */
 10003a4:	e3800004 	orr	r0, r0, #4
	orr	r0, r0, #(0x1 << 1)		/* enable L2 Prefetch hint */
 10003a8:	e3800002 	orr	r0, r0, #2
	mcr	p15,0,r0,c1,c0,1		/* write Auxiliary Control Register */
 10003ac:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

	mrs	r0, cpsr			/* get the current PSR */
 10003b0:	e10f0000 	mrs	r0, CPSR
	bic	r0, r0, #0x100			/* enable asynchronous abort exception */
 10003b4:	e3c00c01 	bic	r0, r0, #256	; 0x100
	msr	cpsr_xsf, r0
 10003b8:	e12ef000 	msr	CPSR_fsx, r0


	b	_start				/* jump to C startup code */
 10003bc:	ea006fd0 	b	101c304 <_start>
	and	r0, r0, r0			/* no op */
 10003c0:	e0000000 	and	r0, r0, r0

.Ldone:	b	.Ldone				/* Paranoia: we should never get here */
 10003c4:	eafffffe 	b	10003c4 <Sync+0xa0>

010003c8 <invalidate_dcache>:
 * the whole D-cache. Need to invalidate each line.
 *
 *************************************************************************
 */
invalidate_dcache:
	mrc	p15, 1, r0, c0, c0, 1		/* read CLIDR */
 10003c8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
	ands	r3, r0, #0x7000000
 10003cc:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
	mov	r3, r3, lsr #23			/* cache level value (naturally aligned) */
 10003d0:	e1a03ba3 	lsr	r3, r3, #23
	beq	finished
 10003d4:	0a00001a 	beq	1000444 <finished>
	mov	r10, #0				/* start with level 0 */
 10003d8:	e3a0a000 	mov	sl, #0

010003dc <loop1>:
loop1:
	add	r2, r10, r10, lsr #1		/* work out 3xcachelevel */
 10003dc:	e08a20aa 	add	r2, sl, sl, lsr #1
	mov	r1, r0, lsr r2			/* bottom 3 bits are the Cache type for this level */
 10003e0:	e1a01230 	lsr	r1, r0, r2
	and	r1, r1, #7			/* get those 3 bits alone */
 10003e4:	e2011007 	and	r1, r1, #7
	cmp	r1, #2
 10003e8:	e3510002 	cmp	r1, #2
	blt	skip				/* no cache or only instruction cache at this level */
 10003ec:	ba000011 	blt	1000438 <skip>
	mcr	p15, 2, r10, c0, c0, 0		/* write the Cache Size selection register */
 10003f0:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	isb					/* isb to sync the change to the CacheSizeID reg */
 10003f4:	f57ff06f 	isb	sy
	mrc	p15, 1, r1, c0, c0, 0		/* reads current Cache Size ID register */
 10003f8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
	and	r2, r1, #7			/* extract the line length field */
 10003fc:	e2012007 	and	r2, r1, #7
	add	r2, r2, #4			/* add 4 for the line length offset (log2 16 bytes) */
 1000400:	e2822004 	add	r2, r2, #4
	ldr	r4, =0x3ff
 1000404:	e59f40c8 	ldr	r4, [pc, #200]	; 10004d4 <finished+0x90>
	ands	r4, r4, r1, lsr #3		/* r4 is the max number on the way size (right aligned) */
 1000408:	e01441a1 	ands	r4, r4, r1, lsr #3
	clz	r5, r4				/* r5 is the bit position of the way size increment */
 100040c:	e16f5f14 	clz	r5, r4
	ldr	r7, =0x7fff
 1000410:	e59f70c0 	ldr	r7, [pc, #192]	; 10004d8 <finished+0x94>
	ands	r7, r7, r1, lsr #13		/* r7 is the max number of the index size (right aligned) */
 1000414:	e01776a1 	ands	r7, r7, r1, lsr #13

01000418 <loop2>:
loop2:
	mov	r9, r4				/* r9 working copy of the max way size (right aligned) */
 1000418:	e1a09004 	mov	r9, r4

0100041c <loop3>:
loop3:
	orr	r11, r10, r9, lsl r5		/* factor in the way number and cache number into r11 */
 100041c:	e18ab519 	orr	fp, sl, r9, lsl r5
	orr	r11, r11, r7, lsl r2		/* factor in the index number */
 1000420:	e18bb217 	orr	fp, fp, r7, lsl r2
	mcr	p15, 0, r11, c7, c6, 2		/* invalidate by set/way */
 1000424:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
	subs	r9, r9, #1			/* decrement the way number */
 1000428:	e2599001 	subs	r9, r9, #1
	bge	loop3
 100042c:	aafffffa 	bge	100041c <loop3>
	subs	r7, r7, #1			/* decrement the index */
 1000430:	e2577001 	subs	r7, r7, #1
	bge	loop2
 1000434:	aafffff7 	bge	1000418 <loop2>

01000438 <skip>:
skip:
	add	r10, r10, #2			/* increment the cache number */
 1000438:	e28aa002 	add	sl, sl, #2
	cmp	r3, r10
 100043c:	e153000a 	cmp	r3, sl
	bgt	loop1
 1000440:	caffffe5 	bgt	10003dc <loop1>

01000444 <finished>:

finished:
	mov	r10, #0				/* switch back to cache level 0 */
 1000444:	e3a0a000 	mov	sl, #0
	mcr	p15, 2, r10, c0, c0, 0		/* select current cache level in cssr */
 1000448:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	dsb
 100044c:	f57ff04f 	dsb	sy
	isb
 1000450:	f57ff06f 	isb	sy

	bx	lr
 1000454:	e12fff1e 	bx	lr
        ldr r0,=EFUSEStaus
 1000458:	f800d010 	.word	0xf800d010
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 100045c:	f8000008 	.word	0xf8000008
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000460:	0000df0d 	.word	0x0000df0d
	ldr r0,=SLCRCPURSTReg
 1000464:	f8000244 	.word	0xf8000244
        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000468:	f8000004 	.word	0xf8000004
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100046c:	0000767b 	.word	0x0000767b
	ldr	r0, =vector_base
 1000470:	01000000 	.word	0x01000000
	ldr	r7, =0xf8f0000c
 1000474:	f8f0000c 	.word	0xf8f0000c
	ldr	r6, =0xffff
 1000478:	0000ffff 	.word	0x0000ffff
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 100047c:	00010400 	.word	0x00010400
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000480:	00010c00 	.word	0x00010c00
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000484:	00011000 	.word	0x00011000
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000488:	00011400 	.word	0x00011400
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 100048c:	00011800 	.word	0x00011800
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000490:	00010000 	.word	0x00010000
	ldr	r7, =0xf8f00000
 1000494:	f8f00000 	.word	0xf8f00000
	ldr	r0,=TblBase			/* Load MMU translation table base */
 1000498:	01070000 	.word	0x01070000
	ldr	r0,=CRValMmuCac
 100049c:	00001005 	.word	0x00001005
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10004a0:	f8f02100 	.word	0xf8f02100
	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10004a4:	f8f02104 	.word	0xf8f02104
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10004a8:	72360000 	.word	0x72360000
	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10004ac:	f8f02108 	.word	0xf8f02108
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 10004b0:	00000111 	.word	0x00000111
	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 10004b4:	f8f0210c 	.word	0xf8f0210c
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 10004b8:	00000121 	.word	0x00000121
	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 10004bc:	f8f0277c 	.word	0xf8f0277c
	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 10004c0:	f8f02730 	.word	0xf8f02730
	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 10004c4:	f8f0221c 	.word	0xf8f0221c
	ldr	r0,=L2CCIntClear
 10004c8:	f8f02220 	.word	0xf8f02220
	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 10004cc:	f8000a1c 	.word	0xf8000a1c
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 10004d0:	00020202 	.word	0x00020202
	ldr	r4, =0x3ff
 10004d4:	000003ff 	.word	0x000003ff
	ldr	r7, =0x7fff
 10004d8:	00007fff 	.word	0x00007fff

010004dc <deregister_tm_clones>:
 10004dc:	f64e 2050 	movw	r0, #59984	; 0xea50
 10004e0:	f2c0 1006 	movt	r0, #262	; 0x106
 10004e4:	f64e 2350 	movw	r3, #59984	; 0xea50
 10004e8:	f2c0 1306 	movt	r3, #262	; 0x106
 10004ec:	4283      	cmp	r3, r0
 10004ee:	d005      	beq.n	10004fc <deregister_tm_clones+0x20>
 10004f0:	f240 0300 	movw	r3, #0
 10004f4:	f2c0 0300 	movt	r3, #0
 10004f8:	b103      	cbz	r3, 10004fc <deregister_tm_clones+0x20>
 10004fa:	4718      	bx	r3
 10004fc:	4770      	bx	lr
 10004fe:	bf00      	nop

01000500 <register_tm_clones>:
 1000500:	f64e 2050 	movw	r0, #59984	; 0xea50
 1000504:	f2c0 1006 	movt	r0, #262	; 0x106
 1000508:	f64e 2150 	movw	r1, #59984	; 0xea50
 100050c:	f2c0 1106 	movt	r1, #262	; 0x106
 1000510:	1a09      	subs	r1, r1, r0
 1000512:	1089      	asrs	r1, r1, #2
 1000514:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 1000518:	1049      	asrs	r1, r1, #1
 100051a:	d005      	beq.n	1000528 <register_tm_clones+0x28>
 100051c:	f240 0300 	movw	r3, #0
 1000520:	f2c0 0300 	movt	r3, #0
 1000524:	b103      	cbz	r3, 1000528 <register_tm_clones+0x28>
 1000526:	4718      	bx	r3
 1000528:	4770      	bx	lr
 100052a:	bf00      	nop

0100052c <__do_global_dtors_aux>:
 100052c:	b510      	push	{r4, lr}
 100052e:	f244 0420 	movw	r4, #16416	; 0x4020
 1000532:	f2c0 1407 	movt	r4, #263	; 0x107
 1000536:	7823      	ldrb	r3, [r4, #0]
 1000538:	b973      	cbnz	r3, 1000558 <__do_global_dtors_aux+0x2c>
 100053a:	f7ff ffcf 	bl	10004dc <deregister_tm_clones>
 100053e:	f240 0300 	movw	r3, #0
 1000542:	f2c0 0300 	movt	r3, #0
 1000546:	b12b      	cbz	r3, 1000554 <__do_global_dtors_aux+0x28>
 1000548:	f64e 2050 	movw	r0, #59984	; 0xea50
 100054c:	f2c0 1006 	movt	r0, #262	; 0x106
 1000550:	f3af 8000 	nop.w
 1000554:	2301      	movs	r3, #1
 1000556:	7023      	strb	r3, [r4, #0]
 1000558:	bd10      	pop	{r4, pc}
 100055a:	bf00      	nop

0100055c <frame_dummy>:
 100055c:	b508      	push	{r3, lr}
 100055e:	f240 0300 	movw	r3, #0
 1000562:	f2c0 0300 	movt	r3, #0
 1000566:	b14b      	cbz	r3, 100057c <frame_dummy+0x20>
 1000568:	f244 0124 	movw	r1, #16420	; 0x4024
 100056c:	f64e 2050 	movw	r0, #59984	; 0xea50
 1000570:	f2c0 1107 	movt	r1, #263	; 0x107
 1000574:	f2c0 1006 	movt	r0, #262	; 0x106
 1000578:	f3af 8000 	nop.w
 100057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 1000580:	e7be      	b.n	1000500 <register_tm_clones>
 1000582:	bf00      	nop

01000584 <array_new>:
 *
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new Array structure failed.
 */
enum cc_stat array_new(Array **out)
{
 1000584:	e92d4070 	push	{r4, r5, r6, lr}
    /* Needed to avoid an integer overflow on the first resize and
     * to easily check for any future overflows. */
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
        return CC_ERR_INVALID_CAPACITY;

    Array *ar = conf->mem_calloc(1, sizeof(Array));
 1000588:	e3a0101c 	mov	r1, #28
{
 100058c:	e1a05000 	mov	r5, r0
    Array *ar = conf->mem_calloc(1, sizeof(Array));
 1000590:	e3a00001 	mov	r0, #1
 1000594:	fa0072c1 	blx	101d0a0 <calloc>

    if (!ar)
 1000598:	e2504000 	subs	r4, r0, #0
 100059c:	0a000017 	beq	1000600 <array_new+0x7c>
        return CC_ERR_ALLOC;

    void **buff = conf->mem_alloc(conf->capacity * sizeof(void*));
 10005a0:	e3a00020 	mov	r0, #32
 10005a4:	fa0075bd 	blx	101dca0 <malloc>

    if (!buff) {
 10005a8:	e3500000 	cmp	r0, #0
 10005ac:	0a00000f 	beq	10005f0 <array_new+0x6c>
    }

    ar->buffer     = buff;
    ar->exp_factor = ex;
    ar->capacity   = conf->capacity;
    ar->mem_alloc  = conf->mem_alloc;
 10005b0:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    ar->mem_calloc = conf->mem_calloc;
 10005b4:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    ar->mem_alloc  = conf->mem_alloc;
 10005b8:	e3401101 	movt	r1, #257	; 0x101
    ar->mem_free   = conf->mem_free;
 10005bc:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    ar->mem_calloc = conf->mem_calloc;
 10005c0:	e3402101 	movt	r2, #257	; 0x101
    ar->mem_free   = conf->mem_free;
 10005c4:	e3403101 	movt	r3, #257	; 0x101
    ar->capacity   = conf->capacity;
 10005c8:	e3a0c008 	mov	ip, #8
    ar->mem_alloc  = conf->mem_alloc;
 10005cc:	e5841010 	str	r1, [r4, #16]
    ar->exp_factor = ex;
 10005d0:	e3a01101 	mov	r1, #1073741824	; 0x40000000
    ar->buffer     = buff;
 10005d4:	e584000c 	str	r0, [r4, #12]

    *out = ar;
 10005d8:	e5854000 	str	r4, [r5]
    return CC_OK;
 10005dc:	e3a00000 	mov	r0, #0
    ar->mem_free   = conf->mem_free;
 10005e0:	e1c421f4 	strd	r2, [r4, #20]
    ar->exp_factor = ex;
 10005e4:	e5841008 	str	r1, [r4, #8]
    ar->capacity   = conf->capacity;
 10005e8:	e584c004 	str	ip, [r4, #4]
    return CC_OK;
 10005ec:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(ar);
 10005f0:	e1a00004 	mov	r0, r4
 10005f4:	fa0075ad 	blx	101dcb0 <free>
        return CC_ERR_ALLOC;
 10005f8:	e3a00001 	mov	r0, #1
 10005fc:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1000600:	e3a00001 	mov	r0, #1
}
 1000604:	e8bd8070 	pop	{r4, r5, r6, pc}

01000608 <array_new_conf>:
{
 1000608:	e92d4070 	push	{r4, r5, r6, lr}
 100060c:	ed2d8b02 	vpush	{d8}
    if (conf->exp_factor <= 1)
 1000610:	ed908a01 	vldr	s16, [r0, #4]
 1000614:	eeb77a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
 1000618:	e5903000 	ldr	r3, [r0]
        ex = DEFAULT_EXPANSION_FACTOR;
 100061c:	eef07a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 1000620:	eeb48a47 	vcmp.f32	s16, s14
 1000624:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1000628:	9eb08a67 	vmovls.f32	s16, s15
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
 100062c:	e3530000 	cmp	r3, #0
 1000630:	0a000022 	beq	10006c0 <array_new_conf+0xb8>
 1000634:	e1a06001 	mov	r6, r1
 1000638:	e1a04000 	mov	r4, r0
 100063c:	e1a01003 	mov	r1, r3
 1000640:	e3e00001 	mvn	r0, #1
 1000644:	fa006f69 	blx	101c3f0 <__udivsi3>
 1000648:	ee070a90 	vmov	s15, r0
 100064c:	eef87a67 	vcvt.f32.u32	s15, s15
 1000650:	eef47ac8 	vcmpe.f32	s15, s16
 1000654:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1000658:	9a000018 	bls	10006c0 <array_new_conf+0xb8>
    Array *ar = conf->mem_calloc(1, sizeof(Array));
 100065c:	e594300c 	ldr	r3, [r4, #12]
 1000660:	e3a0101c 	mov	r1, #28
 1000664:	e3a00001 	mov	r0, #1
 1000668:	e12fff33 	blx	r3
    if (!ar)
 100066c:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 1000670:	03a00001 	moveq	r0, #1
    if (!ar)
 1000674:	0a00000f 	beq	10006b8 <array_new_conf+0xb0>
    void **buff = conf->mem_alloc(conf->capacity * sizeof(void*));
 1000678:	e5940000 	ldr	r0, [r4]
 100067c:	e5943008 	ldr	r3, [r4, #8]
 1000680:	e1a00100 	lsl	r0, r0, #2
 1000684:	e12fff33 	blx	r3
    if (!buff) {
 1000688:	e2503000 	subs	r3, r0, #0
 100068c:	0a00000e 	beq	10006cc <array_new_conf+0xc4>
    ar->capacity   = conf->capacity;
 1000690:	e5942000 	ldr	r2, [r4]
    ar->mem_alloc  = conf->mem_alloc;
 1000694:	e2841008 	add	r1, r4, #8
    ar->buffer     = buff;
 1000698:	e585300c 	str	r3, [r5, #12]
    return CC_OK;
 100069c:	e3a00000 	mov	r0, #0
    ar->exp_factor = ex;
 10006a0:	ed858a02 	vstr	s16, [r5, #8]
    ar->capacity   = conf->capacity;
 10006a4:	e5852004 	str	r2, [r5, #4]
    ar->mem_alloc  = conf->mem_alloc;
 10006a8:	e891000e 	ldm	r1, {r1, r2, r3}
 10006ac:	e5851010 	str	r1, [r5, #16]
 10006b0:	e1c521f4 	strd	r2, [r5, #20]
    *out = ar;
 10006b4:	e5865000 	str	r5, [r6]
}
 10006b8:	ecbd8b02 	vpop	{d8}
 10006bc:	e8bd8070 	pop	{r4, r5, r6, pc}
 10006c0:	ecbd8b02 	vpop	{d8}
        return CC_ERR_INVALID_CAPACITY;
 10006c4:	e3a00002 	mov	r0, #2
}
 10006c8:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(ar);
 10006cc:	e1a00005 	mov	r0, r5
 10006d0:	e5943010 	ldr	r3, [r4, #16]
 10006d4:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10006d8:	e3a00001 	mov	r0, #1
 10006dc:	eafffff5 	b	10006b8 <array_new_conf+0xb0>

010006e0 <array_conf_init>:
 */
void array_conf_init(ArrayConf *conf)
{
    conf->exp_factor = DEFAULT_EXPANSION_FACTOR;
    conf->capacity   = DEFAULT_CAPACITY;
    conf->mem_alloc  = malloc;
 10006e0:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 10006e4:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 10006e8:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
{
 10006ec:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    conf->mem_alloc  = malloc;
 10006f0:	e3401101 	movt	r1, #257	; 0x101
    conf->exp_factor = DEFAULT_EXPANSION_FACTOR;
 10006f4:	e3a0e101 	mov	lr, #1073741824	; 0x40000000
    conf->mem_calloc = calloc;
 10006f8:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 10006fc:	e3403101 	movt	r3, #257	; 0x101
    conf->capacity   = DEFAULT_CAPACITY;
 1000700:	e3a0c008 	mov	ip, #8
    conf->exp_factor = DEFAULT_EXPANSION_FACTOR;
 1000704:	e580e004 	str	lr, [r0, #4]
    conf->capacity   = DEFAULT_CAPACITY;
 1000708:	e580c000 	str	ip, [r0]
    conf->mem_alloc  = malloc;
 100070c:	e5801008 	str	r1, [r0, #8]
    conf->mem_free   = free;
 1000710:	e1c020fc 	strd	r2, [r0, #12]
}
 1000714:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01000718 <array_destroy>:
 * Destroys the Array structure, but leaves the data it used to hold intact.
 *
 * @param[in] ar the array that is to be destroyed
 */
void array_destroy(Array *ar)
{
 1000718:	e92d4010 	push	{r4, lr}
 100071c:	e1a04000 	mov	r4, r0
    ar->mem_free(ar->buffer);
 1000720:	e5903018 	ldr	r3, [r0, #24]
 1000724:	e590000c 	ldr	r0, [r0, #12]
 1000728:	e12fff33 	blx	r3
    ar->mem_free(ar);
 100072c:	e5943018 	ldr	r3, [r4, #24]
 1000730:	e1a00004 	mov	r0, r4
}
 1000734:	e8bd4010 	pop	{r4, lr}
    ar->mem_free(ar);
 1000738:	e12fff13 	bx	r3

0100073c <array_destroy_cb>:
 * @param[in] ar the array that is being destroyed
 */
void array_destroy_cb(Array *ar, void (*cb) (void*))
{
    size_t i;
    for (i = 0; i < ar->size; i++)
 100073c:	e5903000 	ldr	r3, [r0]
{
 1000740:	e92d4070 	push	{r4, r5, r6, lr}
 1000744:	e1a05000 	mov	r5, r0
    for (i = 0; i < ar->size; i++)
 1000748:	e3530000 	cmp	r3, #0
 100074c:	0a000008 	beq	1000774 <array_destroy_cb+0x38>
 1000750:	e1a06001 	mov	r6, r1
 1000754:	e3a04000 	mov	r4, #0
        cb(ar->buffer[i]);
 1000758:	e595300c 	ldr	r3, [r5, #12]
 100075c:	e7930104 	ldr	r0, [r3, r4, lsl #2]
    for (i = 0; i < ar->size; i++)
 1000760:	e2844001 	add	r4, r4, #1
        cb(ar->buffer[i]);
 1000764:	e12fff36 	blx	r6
    for (i = 0; i < ar->size; i++)
 1000768:	e5953000 	ldr	r3, [r5]
 100076c:	e1530004 	cmp	r3, r4
 1000770:	8afffff8 	bhi	1000758 <array_destroy_cb+0x1c>
    ar->mem_free(ar->buffer);
 1000774:	e5953018 	ldr	r3, [r5, #24]
 1000778:	e595000c 	ldr	r0, [r5, #12]
 100077c:	e12fff33 	blx	r3
    ar->mem_free(ar);
 1000780:	e5953018 	ldr	r3, [r5, #24]
 1000784:	e1a00005 	mov	r0, r5

    array_destroy(ar);
}
 1000788:	e8bd4070 	pop	{r4, r5, r6, lr}
    ar->mem_free(ar);
 100078c:	e12fff13 	bx	r3

01000790 <array_add>:
 * memory allocation for the new element failed, or CC_ERR_MAX_CAPACITY if the
 * array is already at maximum capacity.
 */
enum cc_stat array_add(Array *ar, void *element)
{
    if (ar->size >= ar->capacity) {
 1000790:	e5903000 	ldr	r3, [r0]
 1000794:	e5902004 	ldr	r2, [r0, #4]
{
 1000798:	e92d4070 	push	{r4, r5, r6, lr}
 100079c:	e1a04000 	mov	r4, r0
 10007a0:	e1a06001 	mov	r6, r1
    if (ar->size >= ar->capacity) {
 10007a4:	e1530002 	cmp	r3, r2
 10007a8:	2a000005 	bcs	10007c4 <array_add+0x34>
 10007ac:	e590500c 	ldr	r5, [r0, #12]
        if (status != CC_OK)
            return status;
    }

    ar->buffer[ar->size] = element;
    ar->size++;
 10007b0:	e2832001 	add	r2, r3, #1
    ar->buffer[ar->size] = element;
 10007b4:	e7856103 	str	r6, [r5, r3, lsl #2]

    return CC_OK;
 10007b8:	e3a00000 	mov	r0, #0
    ar->size++;
 10007bc:	e5842000 	str	r2, [r4]
    return CC_OK;
 10007c0:	e8bd8070 	pop	{r4, r5, r6, pc}
 * the memory allocation for the new buffer failed, or CC_ERR_MAX_CAPACITY
 * if the array is already at maximum capacity.
 */
static enum cc_stat expand_capacity(Array *ar)
{
    if (ar->capacity == CC_MAX_ELEMENTS)
 10007c4:	e3720002 	cmn	r2, #2
 10007c8:	0a000019 	beq	1000834 <array_add+0xa4>
        return CC_ERR_MAX_CAPACITY;

    size_t new_capacity = ar->capacity * ar->exp_factor;
 10007cc:	ee072a90 	vmov	s15, r2
 10007d0:	ed907a02 	vldr	s14, [r0, #8]
 10007d4:	eef87a67 	vcvt.f32.u32	s15, s15
    if (new_capacity <= ar->capacity)
        ar->capacity = CC_MAX_ELEMENTS;
    else
        ar->capacity = new_capacity;

    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10007d8:	e5901010 	ldr	r1, [r0, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 10007dc:	ee677a87 	vmul.f32	s15, s15, s14
 10007e0:	eefc7ae7 	vcvt.u32.f32	s15, s15
 10007e4:	ee173a90 	vmov	r3, s15
    if (new_capacity <= ar->capacity)
 10007e8:	e1520003 	cmp	r2, r3
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10007ec:	e1a00103 	lsl	r0, r3, #2
        ar->capacity = CC_MAX_ELEMENTS;
 10007f0:	23e03001 	mvncs	r3, #1
 10007f4:	e5843004 	str	r3, [r4, #4]
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10007f8:	e12fff31 	blx	r1

    if (!new_buff)
 10007fc:	e2505000 	subs	r5, r0, #0
 1000800:	0a000009 	beq	100082c <array_add+0x9c>
        return CC_ERR_ALLOC;

    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 1000804:	e5942000 	ldr	r2, [r4]
 1000808:	e594100c 	ldr	r1, [r4, #12]
 100080c:	e1a02102 	lsl	r2, r2, #2
 1000810:	eb0077ba 	bl	101e700 <memcpy>

    ar->mem_free(ar->buffer);
 1000814:	e5943018 	ldr	r3, [r4, #24]
 1000818:	e594000c 	ldr	r0, [r4, #12]
 100081c:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 1000820:	e5943000 	ldr	r3, [r4]
 1000824:	e584500c 	str	r5, [r4, #12]
        if (status != CC_OK)
 1000828:	eaffffe0 	b	10007b0 <array_add+0x20>
        return CC_ERR_ALLOC;
 100082c:	e3a00001 	mov	r0, #1
}
 1000830:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_MAX_CAPACITY;
 1000834:	e3a00004 	mov	r0, #4
 1000838:	e8bd8070 	pop	{r4, r5, r6, pc}

0100083c <array_add_at>:
{
 100083c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1000840:	e1a05002 	mov	r5, r2
    if (index == ar->size)
 1000844:	e5902000 	ldr	r2, [r0]
{
 1000848:	e1a04000 	mov	r4, r0
 100084c:	e1a06001 	mov	r6, r1
    if (index == ar->size)
 1000850:	e1520005 	cmp	r2, r5
 1000854:	0a00003a 	beq	1000944 <array_add_at+0x108>
    if ((ar->size == 0 && index != 0) || index > (ar->size - 1))
 1000858:	e2953000 	adds	r3, r5, #0
 100085c:	13a03001 	movne	r3, #1
 1000860:	e3520000 	cmp	r2, #0
 1000864:	13a03000 	movne	r3, #0
 1000868:	e3530000 	cmp	r3, #0
 100086c:	1a000030 	bne	1000934 <array_add_at+0xf8>
 1000870:	e2423001 	sub	r3, r2, #1
 1000874:	e1530005 	cmp	r3, r5
 1000878:	3a00002d 	bcc	1000934 <array_add_at+0xf8>
    if (ar->size >= ar->capacity) {
 100087c:	e5903004 	ldr	r3, [r0, #4]
 1000880:	e1520003 	cmp	r2, r3
 1000884:	3a00001a 	bcc	10008f4 <array_add_at+0xb8>
    if (ar->capacity == CC_MAX_ELEMENTS)
 1000888:	e3730002 	cmn	r3, #2
 100088c:	0a000035 	beq	1000968 <array_add_at+0x12c>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1000890:	ee073a90 	vmov	s15, r3
 1000894:	ed907a02 	vldr	s14, [r0, #8]
 1000898:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 100089c:	e5902010 	ldr	r2, [r0, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 10008a0:	ee677a87 	vmul.f32	s15, s15, s14
 10008a4:	eefc7ae7 	vcvt.u32.f32	s15, s15
 10008a8:	ee170a90 	vmov	r0, s15
        ar->capacity = CC_MAX_ELEMENTS;
 10008ac:	e1530000 	cmp	r3, r0
 10008b0:	31a03000 	movcc	r3, r0
 10008b4:	23e03001 	mvncs	r3, #1
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10008b8:	e1a00100 	lsl	r0, r0, #2
 10008bc:	e5843004 	str	r3, [r4, #4]
 10008c0:	e12fff32 	blx	r2
    if (!new_buff)
 10008c4:	e2507000 	subs	r7, r0, #0
 10008c8:	0a00001b 	beq	100093c <array_add_at+0x100>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 10008cc:	e5942000 	ldr	r2, [r4]
 10008d0:	e594100c 	ldr	r1, [r4, #12]
 10008d4:	e1a02102 	lsl	r2, r2, #2
 10008d8:	eb007788 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 10008dc:	e5943018 	ldr	r3, [r4, #24]
 10008e0:	e594000c 	ldr	r0, [r4, #12]
 10008e4:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 10008e8:	e5942000 	ldr	r2, [r4]
 10008ec:	e584700c 	str	r7, [r4, #12]
        if (status != CC_OK)
 10008f0:	ea000000 	b	10008f8 <array_add_at+0xbc>
 10008f4:	e590700c 	ldr	r7, [r0, #12]
    memmove(&(ar->buffer[index + 1]),
 10008f8:	e2850001 	add	r0, r5, #1
    size_t shift = (ar->size - index) * sizeof(void*);
 10008fc:	e0422005 	sub	r2, r2, r5
    memmove(&(ar->buffer[index + 1]),
 1000900:	e1a00100 	lsl	r0, r0, #2
 1000904:	e1a02102 	lsl	r2, r2, #2
            &(ar->buffer[index]),
 1000908:	e2405004 	sub	r5, r0, #4
    memmove(&(ar->buffer[index + 1]),
 100090c:	e0870000 	add	r0, r7, r0
 1000910:	e0871005 	add	r1, r7, r5
 1000914:	fa0078f1 	blx	101ece0 <memmove>
    ar->size++;
 1000918:	e5943000 	ldr	r3, [r4]
 100091c:	e3a00000 	mov	r0, #0
    ar->buffer[index] = element;
 1000920:	e594200c 	ldr	r2, [r4, #12]
    ar->size++;
 1000924:	e2833001 	add	r3, r3, #1
    ar->buffer[index] = element;
 1000928:	e7826005 	str	r6, [r2, r5]
    ar->size++;
 100092c:	e5843000 	str	r3, [r4]
    return CC_OK;
 1000930:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 1000934:	e3a00008 	mov	r0, #8
 1000938:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 100093c:	e3a00001 	mov	r0, #1
 1000940:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (ar->size >= ar->capacity) {
 1000944:	e5903004 	ldr	r3, [r0, #4]
 1000948:	e1550003 	cmp	r5, r3
 100094c:	2a000007 	bcs	1000970 <array_add_at+0x134>
 1000950:	e590700c 	ldr	r7, [r0, #12]
    ar->size++;
 1000954:	e2853001 	add	r3, r5, #1
    ar->buffer[ar->size] = element;
 1000958:	e7876105 	str	r6, [r7, r5, lsl #2]
    return CC_OK;
 100095c:	e3a00000 	mov	r0, #0
    ar->size++;
 1000960:	e5843000 	str	r3, [r4]
    return CC_OK;
 1000964:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_MAX_CAPACITY;
 1000968:	e3a00004 	mov	r0, #4
}
 100096c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (ar->capacity == CC_MAX_ELEMENTS)
 1000970:	e3730002 	cmn	r3, #2
 1000974:	0afffffb 	beq	1000968 <array_add_at+0x12c>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1000978:	ee073a90 	vmov	s15, r3
 100097c:	ed907a02 	vldr	s14, [r0, #8]
 1000980:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1000984:	e5901010 	ldr	r1, [r0, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1000988:	ee677a87 	vmul.f32	s15, s15, s14
 100098c:	eefc7ae7 	vcvt.u32.f32	s15, s15
 1000990:	ee172a90 	vmov	r2, s15
        ar->capacity = CC_MAX_ELEMENTS;
 1000994:	e1530002 	cmp	r3, r2
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1000998:	e1a00102 	lsl	r0, r2, #2
        ar->capacity = CC_MAX_ELEMENTS;
 100099c:	23e02001 	mvncs	r2, #1
 10009a0:	e5842004 	str	r2, [r4, #4]
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10009a4:	e12fff31 	blx	r1
    if (!new_buff)
 10009a8:	e2507000 	subs	r7, r0, #0
 10009ac:	0affffe2 	beq	100093c <array_add_at+0x100>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 10009b0:	e5942000 	ldr	r2, [r4]
 10009b4:	e594100c 	ldr	r1, [r4, #12]
 10009b8:	e1a02102 	lsl	r2, r2, #2
 10009bc:	eb00774f 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 10009c0:	e5943018 	ldr	r3, [r4, #24]
 10009c4:	e594000c 	ldr	r0, [r4, #12]
 10009c8:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 10009cc:	e5945000 	ldr	r5, [r4]
 10009d0:	e584700c 	str	r7, [r4, #12]
        if (status != CC_OK)
 10009d4:	eaffffde 	b	1000954 <array_add_at+0x118>

010009d8 <array_replace_at>:
    if (index >= ar->size)
 10009d8:	e590c000 	ldr	ip, [r0]
 10009dc:	e15c0002 	cmp	ip, r2
 10009e0:	9a00000b 	bls	1000a14 <array_replace_at+0x3c>
{
 10009e4:	e92d4010 	push	{r4, lr}
    if (out)
 10009e8:	e3530000 	cmp	r3, #0
 10009ec:	e590400c 	ldr	r4, [r0, #12]
 10009f0:	e1a0e102 	lsl	lr, r2, #2
        *out = ar->buffer[index];
 10009f4:	17942102 	ldrne	r2, [r4, r2, lsl #2]
 10009f8:	e084c00e 	add	ip, r4, lr
 10009fc:	15832000 	strne	r2, [r3]
 1000a00:	1590c00c 	ldrne	ip, [r0, #12]
    return CC_OK;
 1000a04:	e3a00000 	mov	r0, #0
 1000a08:	108cc00e 	addne	ip, ip, lr
    ar->buffer[index] = element;
 1000a0c:	e58c1000 	str	r1, [ip]
}
 1000a10:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 1000a14:	e3a00008 	mov	r0, #8
}
 1000a18:	e12fff1e 	bx	lr

01000a1c <array_swap_at>:
    if(index1 >= ar->size || index2 >= ar->size)
 1000a1c:	e5903000 	ldr	r3, [r0]
 1000a20:	e1530001 	cmp	r3, r1
 1000a24:	81530002 	cmphi	r3, r2
 1000a28:	93a03001 	movls	r3, #1
 1000a2c:	83a03000 	movhi	r3, #0
 1000a30:	9a000008 	bls	1000a58 <array_swap_at+0x3c>
    tmp = ar->buffer[index1];
 1000a34:	e590c00c 	ldr	ip, [r0, #12]
{
 1000a38:	e92d4010 	push	{r4, lr}
    ar->buffer[index1] = ar->buffer[index2];
 1000a3c:	e79c4102 	ldr	r4, [ip, r2, lsl #2]
    tmp = ar->buffer[index1];
 1000a40:	e79ce101 	ldr	lr, [ip, r1, lsl #2]
    ar->buffer[index1] = ar->buffer[index2];
 1000a44:	e78c4101 	str	r4, [ip, r1, lsl #2]
    ar->buffer[index2] = tmp;
 1000a48:	e590100c 	ldr	r1, [r0, #12]
}
 1000a4c:	e1a00003 	mov	r0, r3
    ar->buffer[index2] = tmp;
 1000a50:	e781e102 	str	lr, [r1, r2, lsl #2]
}
 1000a54:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 1000a58:	e3a03008 	mov	r3, #8
}
 1000a5c:	e1a00003 	mov	r0, r3
 1000a60:	e12fff1e 	bx	lr

01000a64 <array_remove>:
{
 1000a64:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    for (i = 0; i < ar->size; i++) {
 1000a68:	e5905000 	ldr	r5, [r0]
 1000a6c:	e3550000 	cmp	r5, #0
 1000a70:	0a00000e 	beq	1000ab0 <array_remove+0x4c>
        if (ar->buffer[i] == element) {
 1000a74:	e590800c 	ldr	r8, [r0, #12]
 1000a78:	e5983000 	ldr	r3, [r8]
 1000a7c:	e1510003 	cmp	r1, r3
 1000a80:	1288c004 	addne	ip, r8, #4
    for (i = 0; i < ar->size; i++) {
 1000a84:	13a03000 	movne	r3, #0
        if (ar->buffer[i] == element) {
 1000a88:	1a000003 	bne	1000a9c <array_remove+0x38>
 1000a8c:	ea000009 	b	1000ab8 <array_remove+0x54>
 1000a90:	e59e4000 	ldr	r4, [lr]
 1000a94:	e1510004 	cmp	r1, r4
 1000a98:	0a000008 	beq	1000ac0 <array_remove+0x5c>
    for (i = 0; i < ar->size; i++) {
 1000a9c:	e2833001 	add	r3, r3, #1
        if (ar->buffer[i] == element) {
 1000aa0:	e1a0e00c 	mov	lr, ip
    for (i = 0; i < ar->size; i++) {
 1000aa4:	e1550003 	cmp	r5, r3
 1000aa8:	e28cc004 	add	ip, ip, #4
 1000aac:	1afffff7 	bne	1000a90 <array_remove+0x2c>
        return CC_ERR_VALUE_NOT_FOUND;
 1000ab0:	e3a00007 	mov	r0, #7
 1000ab4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        if (ar->buffer[i] == element) {
 1000ab8:	e1a0e008 	mov	lr, r8
    for (i = 0; i < ar->size; i++) {
 1000abc:	e3a03000 	mov	r3, #0
 1000ac0:	e1a06002 	mov	r6, r2
    if (index != ar->size - 1) {
 1000ac4:	e2452001 	sub	r2, r5, #1
 1000ac8:	e1520003 	cmp	r2, r3
 1000acc:	e1a04001 	mov	r4, r1
 1000ad0:	e1a07000 	mov	r7, r0
 1000ad4:	0a000008 	beq	1000afc <array_remove+0x98>
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 1000ad8:	e2455107 	sub	r5, r5, #-1073741823	; 0xc0000001
        memmove(&(ar->buffer[index]),
 1000adc:	e2831001 	add	r1, r3, #1
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 1000ae0:	e0453003 	sub	r3, r5, r3
        memmove(&(ar->buffer[index]),
 1000ae4:	e0881101 	add	r1, r8, r1, lsl #2
 1000ae8:	e1a02103 	lsl	r2, r3, #2
 1000aec:	e1a0000e 	mov	r0, lr
 1000af0:	fa00787a 	blx	101ece0 <memmove>
 1000af4:	e5973000 	ldr	r3, [r7]
 1000af8:	e2433001 	sub	r3, r3, #1
    if (out)
 1000afc:	e3560000 	cmp	r6, #0
    ar->size--;
 1000b00:	e5873000 	str	r3, [r7]
    return CC_OK;
 1000b04:	e3a00000 	mov	r0, #0
        *out = element;
 1000b08:	15864000 	strne	r4, [r6]
 1000b0c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01000b10 <array_remove_at>:
    if (index >= ar->size)
 1000b10:	e5903000 	ldr	r3, [r0]
 1000b14:	e1530001 	cmp	r3, r1
 1000b18:	9a000017 	bls	1000b7c <array_remove_at+0x6c>
    if (out)
 1000b1c:	e3520000 	cmp	r2, #0
{
 1000b20:	e92d4010 	push	{r4, lr}
 1000b24:	e1a04000 	mov	r4, r0
        *out = ar->buffer[index];
 1000b28:	1590000c 	ldrne	r0, [r0, #12]
 1000b2c:	17900101 	ldrne	r0, [r0, r1, lsl #2]
 1000b30:	15820000 	strne	r0, [r2]
    if (index != ar->size - 1) {
 1000b34:	e2432001 	sub	r2, r3, #1
 1000b38:	e1520001 	cmp	r2, r1
 1000b3c:	1a000002 	bne	1000b4c <array_remove_at+0x3c>
    ar->size--;
 1000b40:	e5841000 	str	r1, [r4]
    return CC_OK;
 1000b44:	e3a00000 	mov	r0, #0
}
 1000b48:	e8bd8010 	pop	{r4, pc}
        memmove(&(ar->buffer[index]),
 1000b4c:	e1a00101 	lsl	r0, r1, #2
 1000b50:	e594c00c 	ldr	ip, [r4, #12]
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 1000b54:	e0431001 	sub	r1, r3, r1
 1000b58:	e2412107 	sub	r2, r1, #-1073741823	; 0xc0000001
        memmove(&(ar->buffer[index]),
 1000b5c:	e2801004 	add	r1, r0, #4
 1000b60:	e08c1001 	add	r1, ip, r1
 1000b64:	e1a02102 	lsl	r2, r2, #2
 1000b68:	e08c0000 	add	r0, ip, r0
 1000b6c:	fa00785b 	blx	101ece0 <memmove>
 1000b70:	e5941000 	ldr	r1, [r4]
 1000b74:	e2411001 	sub	r1, r1, #1
 1000b78:	eafffff0 	b	1000b40 <array_remove_at+0x30>
        return CC_ERR_OUT_OF_RANGE;
 1000b7c:	e3a00008 	mov	r0, #8
}
 1000b80:	e12fff1e 	bx	lr

01000b84 <array_remove_last>:
    return array_remove_at(ar, ar->size - 1, out);
 1000b84:	e5903000 	ldr	r3, [r0]
 1000b88:	e3e02000 	mvn	r2, #0
 1000b8c:	e0933002 	adds	r3, r3, r2
 1000b90:	2a000002 	bcs	1000ba0 <array_remove_last+0x1c>
        return CC_ERR_OUT_OF_RANGE;
 1000b94:	e3a02008 	mov	r2, #8
}
 1000b98:	e1a00002 	mov	r0, r2
 1000b9c:	e12fff1e 	bx	lr
    if (out)
 1000ba0:	e3510000 	cmp	r1, #0
        *out = ar->buffer[index];
 1000ba4:	1590200c 	ldrne	r2, [r0, #12]
 1000ba8:	17922103 	ldrne	r2, [r2, r3, lsl #2]
 1000bac:	15812000 	strne	r2, [r1]
    return CC_OK;
 1000bb0:	e3a02000 	mov	r2, #0
    ar->size--;
 1000bb4:	e5803000 	str	r3, [r0]
    return CC_OK;
 1000bb8:	eafffff6 	b	1000b98 <array_remove_last+0x14>

01000bbc <array_remove_all>:
    ar->size = 0;
 1000bbc:	e3a03000 	mov	r3, #0
 1000bc0:	e5803000 	str	r3, [r0]
}
 1000bc4:	e12fff1e 	bx	lr

01000bc8 <array_remove_all_free>:
    for (i = 0; i < ar->size; i++)
 1000bc8:	e5903000 	ldr	r3, [r0]
{
 1000bcc:	e92d4070 	push	{r4, r5, r6, lr}
 1000bd0:	e1a05000 	mov	r5, r0
    for (i = 0; i < ar->size; i++)
 1000bd4:	e3530000 	cmp	r3, #0
 1000bd8:	0a000007 	beq	1000bfc <array_remove_all_free+0x34>
 1000bdc:	e3a04000 	mov	r4, #0
        free(ar->buffer[i]);
 1000be0:	e595300c 	ldr	r3, [r5, #12]
 1000be4:	e7930104 	ldr	r0, [r3, r4, lsl #2]
    for (i = 0; i < ar->size; i++)
 1000be8:	e2844001 	add	r4, r4, #1
        free(ar->buffer[i]);
 1000bec:	fa00742f 	blx	101dcb0 <free>
    for (i = 0; i < ar->size; i++)
 1000bf0:	e5953000 	ldr	r3, [r5]
 1000bf4:	e1530004 	cmp	r3, r4
 1000bf8:	8afffff8 	bhi	1000be0 <array_remove_all_free+0x18>
    ar->size = 0;
 1000bfc:	e3a03000 	mov	r3, #0
 1000c00:	e5853000 	str	r3, [r5]
}
 1000c04:	e8bd8070 	pop	{r4, r5, r6, pc}

01000c08 <array_get_at>:
    if (index >= ar->size)
 1000c08:	e5903000 	ldr	r3, [r0]
 1000c0c:	e1530001 	cmp	r3, r1
    *out = ar->buffer[index];
 1000c10:	8590300c 	ldrhi	r3, [r0, #12]
    return CC_OK;
 1000c14:	83a00000 	movhi	r0, #0
        return CC_ERR_OUT_OF_RANGE;
 1000c18:	93a00008 	movls	r0, #8
    *out = ar->buffer[index];
 1000c1c:	87933101 	ldrhi	r3, [r3, r1, lsl #2]
 1000c20:	85823000 	strhi	r3, [r2]
}
 1000c24:	e12fff1e 	bx	lr

01000c28 <array_get_last>:
    if (ar->size == 0)
 1000c28:	e5903000 	ldr	r3, [r0]
 1000c2c:	e3530000 	cmp	r3, #0
    *out = ar->buffer[index];
 1000c30:	1590200c 	ldrne	r2, [r0, #12]
 1000c34:	12433001 	subne	r3, r3, #1
    return array_get_at(ar, ar->size - 1, out);
 1000c38:	13a00000 	movne	r0, #0
        return CC_ERR_VALUE_NOT_FOUND;
 1000c3c:	03a00007 	moveq	r0, #7
    *out = ar->buffer[index];
 1000c40:	17923103 	ldrne	r3, [r2, r3, lsl #2]
 1000c44:	15813000 	strne	r3, [r1]
}
 1000c48:	e12fff1e 	bx	lr

01000c4c <array_get_buffer>:
}
 1000c4c:	e590000c 	ldr	r0, [r0, #12]
 1000c50:	e12fff1e 	bx	lr

01000c54 <array_index_of>:
{
 1000c54:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    for (i = 0; i < ar->size; i++) {
 1000c58:	e590e000 	ldr	lr, [r0]
 1000c5c:	e35e0000 	cmp	lr, #0
 1000c60:	0a00000b 	beq	1000c94 <array_index_of+0x40>
        if (ar->buffer[i] == element) {
 1000c64:	e590000c 	ldr	r0, [r0, #12]
 1000c68:	e5903000 	ldr	r3, [r0]
 1000c6c:	e1510003 	cmp	r1, r3
    for (i = 0; i < ar->size; i++) {
 1000c70:	13a03000 	movne	r3, #0
        if (ar->buffer[i] == element) {
 1000c74:	1a000003 	bne	1000c88 <array_index_of+0x34>
 1000c78:	ea000007 	b	1000c9c <array_index_of+0x48>
 1000c7c:	e5b0c004 	ldr	ip, [r0, #4]!
 1000c80:	e15c0001 	cmp	ip, r1
 1000c84:	0a000005 	beq	1000ca0 <array_index_of+0x4c>
    for (i = 0; i < ar->size; i++) {
 1000c88:	e2833001 	add	r3, r3, #1
 1000c8c:	e153000e 	cmp	r3, lr
 1000c90:	1afffff9 	bne	1000c7c <array_index_of+0x28>
    return CC_ERR_OUT_OF_RANGE;
 1000c94:	e3a00008 	mov	r0, #8
}
 1000c98:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
    for (i = 0; i < ar->size; i++) {
 1000c9c:	e3a03000 	mov	r3, #0
            *index = i;
 1000ca0:	e5823000 	str	r3, [r2]
            return CC_OK;
 1000ca4:	e3a00000 	mov	r0, #0
 1000ca8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01000cac <array_subarray>:
    if (b > e || e >= ar->size)
 1000cac:	e1510002 	cmp	r1, r2
 1000cb0:	8a000025 	bhi	1000d4c <array_subarray+0xa0>
 1000cb4:	e590c000 	ldr	ip, [r0]
 1000cb8:	e15c0002 	cmp	ip, r2
 1000cbc:	9a000022 	bls	1000d4c <array_subarray+0xa0>
{
 1000cc0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1000cc4:	e1a07003 	mov	r7, r3
 1000cc8:	e1a06000 	mov	r6, r0
    Array *sub_ar = ar->mem_calloc(1, sizeof(Array));
 1000ccc:	e5903014 	ldr	r3, [r0, #20]
 1000cd0:	e1a08001 	mov	r8, r1
 1000cd4:	e3a00001 	mov	r0, #1
 1000cd8:	e3a0101c 	mov	r1, #28
 1000cdc:	e1a05002 	mov	r5, r2
 1000ce0:	e12fff33 	blx	r3
    if (!sub_ar)
 1000ce4:	e2504000 	subs	r4, r0, #0
 1000ce8:	0a00001e 	beq	1000d68 <array_subarray+0xbc>
    if (!(sub_ar->buffer = ar->mem_alloc(ar->capacity * sizeof(void*)))) {
 1000cec:	e5960004 	ldr	r0, [r6, #4]
 1000cf0:	e5963010 	ldr	r3, [r6, #16]
 1000cf4:	e1a00100 	lsl	r0, r0, #2
 1000cf8:	e12fff33 	blx	r3
 1000cfc:	e3500000 	cmp	r0, #0
 1000d00:	e584000c 	str	r0, [r4, #12]
 1000d04:	0a000012 	beq	1000d54 <array_subarray+0xa8>
    sub_ar->mem_alloc  = ar->mem_alloc;
 1000d08:	e5961014 	ldr	r1, [r6, #20]
    sub_ar->size       = e - b + 1;
 1000d0c:	e2852001 	add	r2, r5, #1
    sub_ar->mem_alloc  = ar->mem_alloc;
 1000d10:	e596e010 	ldr	lr, [r6, #16]
    sub_ar->size       = e - b + 1;
 1000d14:	e042c008 	sub	ip, r2, r8
    sub_ar->mem_alloc  = ar->mem_alloc;
 1000d18:	e5963018 	ldr	r3, [r6, #24]
    memcpy(sub_ar->buffer,
 1000d1c:	e1a0210c 	lsl	r2, ip, #2
    sub_ar->mem_alloc  = ar->mem_alloc;
 1000d20:	e5841014 	str	r1, [r4, #20]
 1000d24:	e584e010 	str	lr, [r4, #16]
 1000d28:	e5843018 	str	r3, [r4, #24]
           &(ar->buffer[b]),
 1000d2c:	e596100c 	ldr	r1, [r6, #12]
    sub_ar->size       = e - b + 1;
 1000d30:	e584c000 	str	ip, [r4]
    sub_ar->capacity   = sub_ar->size;
 1000d34:	e584c004 	str	ip, [r4, #4]
    memcpy(sub_ar->buffer,
 1000d38:	e0811108 	add	r1, r1, r8, lsl #2
 1000d3c:	eb00766f 	bl	101e700 <memcpy>
    *out = sub_ar;
 1000d40:	e5874000 	str	r4, [r7]
    return CC_OK;
 1000d44:	e3a00000 	mov	r0, #0
 1000d48:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_INVALID_RANGE;
 1000d4c:	e3a00003 	mov	r0, #3
}
 1000d50:	e12fff1e 	bx	lr
        ar->mem_free(sub_ar);
 1000d54:	e1a00004 	mov	r0, r4
 1000d58:	e5963018 	ldr	r3, [r6, #24]
 1000d5c:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1000d60:	e3a00001 	mov	r0, #1
 1000d64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 1000d68:	e3a00001 	mov	r0, #1
}
 1000d6c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01000d70 <array_copy_shallow>:
{
 1000d70:	e92d4070 	push	{r4, r5, r6, lr}
 1000d74:	e1a04000 	mov	r4, r0
    Array *copy = ar->mem_alloc(sizeof(Array));
 1000d78:	e5943010 	ldr	r3, [r4, #16]
 1000d7c:	e3a0001c 	mov	r0, #28
{
 1000d80:	e1a06001 	mov	r6, r1
    Array *copy = ar->mem_alloc(sizeof(Array));
 1000d84:	e12fff33 	blx	r3
    if (!copy)
 1000d88:	e2505000 	subs	r5, r0, #0
 1000d8c:	0a00001d 	beq	1000e08 <array_copy_shallow+0x98>
    if (!(copy->buffer = ar->mem_calloc(ar->capacity, sizeof(void*)))) {
 1000d90:	e5943014 	ldr	r3, [r4, #20]
 1000d94:	e3a01004 	mov	r1, #4
 1000d98:	e5940004 	ldr	r0, [r4, #4]
 1000d9c:	e12fff33 	blx	r3
 1000da0:	e3500000 	cmp	r0, #0
 1000da4:	e585000c 	str	r0, [r5, #12]
 1000da8:	0a000011 	beq	1000df4 <array_copy_shallow+0x84>
    copy->exp_factor = ar->exp_factor;
 1000dac:	e5941008 	ldr	r1, [r4, #8]
    copy->capacity   = ar->capacity;
 1000db0:	e5943004 	ldr	r3, [r4, #4]
    copy->size       = ar->size;
 1000db4:	e5942000 	ldr	r2, [r4]
    copy->mem_alloc  = ar->mem_alloc;
 1000db8:	e594c010 	ldr	ip, [r4, #16]
    copy->exp_factor = ar->exp_factor;
 1000dbc:	e5851008 	str	r1, [r5, #8]
    copy->mem_calloc = ar->mem_calloc;
 1000dc0:	e5941014 	ldr	r1, [r4, #20]
    copy->capacity   = ar->capacity;
 1000dc4:	e5853004 	str	r3, [r5, #4]
    copy->mem_free   = ar->mem_free;
 1000dc8:	e5943018 	ldr	r3, [r4, #24]
    copy->size       = ar->size;
 1000dcc:	e5852000 	str	r2, [r5]
    memcpy(copy->buffer,
 1000dd0:	e1a02102 	lsl	r2, r2, #2
    copy->mem_calloc = ar->mem_calloc;
 1000dd4:	e5851014 	str	r1, [r5, #20]
    copy->mem_alloc  = ar->mem_alloc;
 1000dd8:	e585c010 	str	ip, [r5, #16]
    copy->mem_free   = ar->mem_free;
 1000ddc:	e5853018 	str	r3, [r5, #24]
    memcpy(copy->buffer,
 1000de0:	e594100c 	ldr	r1, [r4, #12]
 1000de4:	eb007645 	bl	101e700 <memcpy>
    *out = copy;
 1000de8:	e5865000 	str	r5, [r6]
    return CC_OK;
 1000dec:	e3a00000 	mov	r0, #0
 1000df0:	e8bd8070 	pop	{r4, r5, r6, pc}
        ar->mem_free(copy);
 1000df4:	e1a00005 	mov	r0, r5
 1000df8:	e5943018 	ldr	r3, [r4, #24]
 1000dfc:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1000e00:	e3a00001 	mov	r0, #1
 1000e04:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1000e08:	e3a00001 	mov	r0, #1
}
 1000e0c:	e8bd8070 	pop	{r4, r5, r6, pc}

01000e10 <array_copy_deep>:
{
 1000e10:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1000e14:	e1a06000 	mov	r6, r0
    Array *copy = ar->mem_alloc(sizeof(Array));
 1000e18:	e5963010 	ldr	r3, [r6, #16]
 1000e1c:	e3a0001c 	mov	r0, #28
{
 1000e20:	e1a08001 	mov	r8, r1
 1000e24:	e1a09002 	mov	r9, r2
    Array *copy = ar->mem_alloc(sizeof(Array));
 1000e28:	e12fff33 	blx	r3
    if (!copy)
 1000e2c:	e2505000 	subs	r5, r0, #0
 1000e30:	0a000022 	beq	1000ec0 <array_copy_deep+0xb0>
    if (!(copy->buffer = ar->mem_calloc(ar->capacity, sizeof(void*)))) {
 1000e34:	e5963014 	ldr	r3, [r6, #20]
 1000e38:	e3a01004 	mov	r1, #4
 1000e3c:	e5960004 	ldr	r0, [r6, #4]
 1000e40:	e12fff33 	blx	r3
 1000e44:	e3500000 	cmp	r0, #0
 1000e48:	e1a07000 	mov	r7, r0
 1000e4c:	e585000c 	str	r0, [r5, #12]
 1000e50:	0a00001c 	beq	1000ec8 <array_copy_deep+0xb8>
    copy->size       = ar->size;
 1000e54:	e5963000 	ldr	r3, [r6]
    copy->exp_factor = ar->exp_factor;
 1000e58:	e596c008 	ldr	ip, [r6, #8]
    copy->capacity   = ar->capacity;
 1000e5c:	e5960004 	ldr	r0, [r6, #4]
    copy->mem_alloc  = ar->mem_alloc;
 1000e60:	e5961010 	ldr	r1, [r6, #16]
    for (i = 0; i < copy->size; i++)
 1000e64:	e3530000 	cmp	r3, #0
    copy->mem_calloc = ar->mem_calloc;
 1000e68:	e5962014 	ldr	r2, [r6, #20]
    copy->size       = ar->size;
 1000e6c:	e5853000 	str	r3, [r5]
    copy->mem_free   = ar->mem_free;
 1000e70:	e5963018 	ldr	r3, [r6, #24]
    copy->exp_factor = ar->exp_factor;
 1000e74:	e585c008 	str	ip, [r5, #8]
    copy->capacity   = ar->capacity;
 1000e78:	e5850004 	str	r0, [r5, #4]
    copy->mem_alloc  = ar->mem_alloc;
 1000e7c:	e5851010 	str	r1, [r5, #16]
    copy->mem_free   = ar->mem_free;
 1000e80:	e1c521f4 	strd	r2, [r5, #20]
    for (i = 0; i < copy->size; i++)
 1000e84:	0a00000a 	beq	1000eb4 <array_copy_deep+0xa4>
 1000e88:	e3a04000 	mov	r4, #0
 1000e8c:	ea000000 	b	1000e94 <array_copy_deep+0x84>
 1000e90:	e595700c 	ldr	r7, [r5, #12]
        copy->buffer[i] = cp(ar->buffer[i]);
 1000e94:	e596300c 	ldr	r3, [r6, #12]
 1000e98:	e7930104 	ldr	r0, [r3, r4, lsl #2]
 1000e9c:	e12fff38 	blx	r8
    for (i = 0; i < copy->size; i++)
 1000ea0:	e5953000 	ldr	r3, [r5]
        copy->buffer[i] = cp(ar->buffer[i]);
 1000ea4:	e7870104 	str	r0, [r7, r4, lsl #2]
    for (i = 0; i < copy->size; i++)
 1000ea8:	e2844001 	add	r4, r4, #1
 1000eac:	e1530004 	cmp	r3, r4
 1000eb0:	8afffff6 	bhi	1000e90 <array_copy_deep+0x80>
    *out = copy;
 1000eb4:	e5895000 	str	r5, [r9]
    return CC_OK;
 1000eb8:	e3a00000 	mov	r0, #0
 1000ebc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 1000ec0:	e3a00001 	mov	r0, #1
}
 1000ec4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        ar->mem_free(copy);
 1000ec8:	e1a00005 	mov	r0, r5
 1000ecc:	e5963018 	ldr	r3, [r6, #24]
 1000ed0:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1000ed4:	e3a00001 	mov	r0, #1
 1000ed8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01000edc <array_filter_mut>:
{
 1000edc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    if (ar->size == 0)
 1000ee0:	e5904000 	ldr	r4, [r0]
 1000ee4:	e3540000 	cmp	r4, #0
 1000ee8:	0a00002d 	beq	1000fa4 <array_filter_mut+0xc8>
    size_t keep = 0;
 1000eec:	e3a07000 	mov	r7, #0
 1000ef0:	e1a08001 	mov	r8, r1
 1000ef4:	e1a06000 	mov	r6, r0
    for (size_t i = ar->size - 1; i != ((size_t) - 1); i--) {
 1000ef8:	e2444001 	sub	r4, r4, #1
    size_t rm   = 0;
 1000efc:	e1a05007 	mov	r5, r7
        if (!pred(ar->buffer[i])) {
 1000f00:	e596300c 	ldr	r3, [r6, #12]
 1000f04:	e1a09104 	lsl	r9, r4, #2
 1000f08:	e7930104 	ldr	r0, [r3, r4, lsl #2]
 1000f0c:	e12fff38 	blx	r8
 1000f10:	e3500000 	cmp	r0, #0
            rm++;
 1000f14:	02855001 	addeq	r5, r5, #1
        if (!pred(ar->buffer[i])) {
 1000f18:	0a000008 	beq	1000f40 <array_filter_mut+0x64>
        if (rm > 0) {
 1000f1c:	e3550000 	cmp	r5, #0
 1000f20:	0a000004 	beq	1000f38 <array_filter_mut+0x5c>
            if (keep > 0) {
 1000f24:	e3570000 	cmp	r7, #0
 1000f28:	1a00000a 	bne	1000f58 <array_filter_mut+0x7c>
            ar->size -= rm;
 1000f2c:	e5963000 	ldr	r3, [r6]
 1000f30:	e0435005 	sub	r5, r3, r5
 1000f34:	e5865000 	str	r5, [r6]
        keep++;
 1000f38:	e2877001 	add	r7, r7, #1
 1000f3c:	e3a05000 	mov	r5, #0
    for (size_t i = ar->size - 1; i != ((size_t) - 1); i--) {
 1000f40:	e2544001 	subs	r4, r4, #1
 1000f44:	2affffed 	bcs	1000f00 <array_filter_mut+0x24>
    if (rm > 0) {
 1000f48:	e3550000 	cmp	r5, #0
 1000f4c:	1a00000a 	bne	1000f7c <array_filter_mut+0xa0>
    return CC_OK;
 1000f50:	e1a00005 	mov	r0, r5
}
 1000f54:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                memmove(&(ar->buffer[i + 1]),
 1000f58:	e596100c 	ldr	r1, [r6, #12]
                        &(ar->buffer[i + 1 + rm]),
 1000f5c:	e0853004 	add	r3, r5, r4
                memmove(&(ar->buffer[i + 1]),
 1000f60:	e2890004 	add	r0, r9, #4
                        &(ar->buffer[i + 1 + rm]),
 1000f64:	e2833001 	add	r3, r3, #1
                memmove(&(ar->buffer[i + 1]),
 1000f68:	e1a02107 	lsl	r2, r7, #2
 1000f6c:	e0810000 	add	r0, r1, r0
 1000f70:	e0811103 	add	r1, r1, r3, lsl #2
 1000f74:	fa007759 	blx	101ece0 <memmove>
 1000f78:	eaffffeb 	b	1000f2c <array_filter_mut+0x50>
        memmove(&(ar->buffer[0]),
 1000f7c:	e596100c 	ldr	r1, [r6, #12]
 1000f80:	e1a02107 	lsl	r2, r7, #2
 1000f84:	e1a00001 	mov	r0, r1
 1000f88:	e0811105 	add	r1, r1, r5, lsl #2
 1000f8c:	fa007753 	blx	101ece0 <memmove>
        ar->size -= rm;
 1000f90:	e5963000 	ldr	r3, [r6]
    return CC_OK;
 1000f94:	e3a00000 	mov	r0, #0
        ar->size -= rm;
 1000f98:	e0435005 	sub	r5, r3, r5
 1000f9c:	e5865000 	str	r5, [r6]
 1000fa0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_OUT_OF_RANGE;
 1000fa4:	e3a00008 	mov	r0, #8
 1000fa8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01000fac <array_filter>:
    if (ar->size == 0)
 1000fac:	e5903000 	ldr	r3, [r0]
 1000fb0:	e3530000 	cmp	r3, #0
 1000fb4:	0a000037 	beq	1001098 <array_filter+0xec>
{
 1000fb8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1000fbc:	e1a05000 	mov	r5, r0
    Array *filtered = ar->mem_alloc(sizeof(Array));
 1000fc0:	e5903010 	ldr	r3, [r0, #16]
 1000fc4:	e3a0001c 	mov	r0, #28
 1000fc8:	e1a09002 	mov	r9, r2
 1000fcc:	e1a08001 	mov	r8, r1
 1000fd0:	e12fff33 	blx	r3
    if (!filtered)
 1000fd4:	e2506000 	subs	r6, r0, #0
 1000fd8:	0a000030 	beq	10010a0 <array_filter+0xf4>
    if (!(filtered->buffer = ar->mem_calloc(ar->capacity, sizeof(void*)))) {
 1000fdc:	e5953014 	ldr	r3, [r5, #20]
 1000fe0:	e3a01004 	mov	r1, #4
 1000fe4:	e5950004 	ldr	r0, [r5, #4]
 1000fe8:	e12fff33 	blx	r3
 1000fec:	e3500000 	cmp	r0, #0
 1000ff0:	e586000c 	str	r0, [r6, #12]
 1000ff4:	0a00002b 	beq	10010a8 <array_filter+0xfc>
    filtered->size       = 0;
 1000ff8:	e3a04000 	mov	r4, #0
    filtered->exp_factor = ar->exp_factor;
 1000ffc:	e5951008 	ldr	r1, [r5, #8]
    filtered->size       = 0;
 1001000:	e5864000 	str	r4, [r6]
    filtered->capacity   = ar->capacity;
 1001004:	e1c520d0 	ldrd	r2, [r5]
    filtered->exp_factor = ar->exp_factor;
 1001008:	e5861008 	str	r1, [r6, #8]
    filtered->mem_alloc  = ar->mem_alloc;
 100100c:	e5951010 	ldr	r1, [r5, #16]
    for (size_t i = 0; i < ar->size; i++) {
 1001010:	e1520004 	cmp	r2, r4
    filtered->mem_calloc = ar->mem_calloc;
 1001014:	e5952014 	ldr	r2, [r5, #20]
    filtered->capacity   = ar->capacity;
 1001018:	e5863004 	str	r3, [r6, #4]
    filtered->mem_free   = ar->mem_free;
 100101c:	e5953018 	ldr	r3, [r5, #24]
    filtered->mem_alloc  = ar->mem_alloc;
 1001020:	e5861010 	str	r1, [r6, #16]
    filtered->mem_free   = ar->mem_free;
 1001024:	e1c621f4 	strd	r2, [r6, #20]
    for (size_t i = 0; i < ar->size; i++) {
 1001028:	0a000012 	beq	1001078 <array_filter+0xcc>
    size_t f = 0;
 100102c:	e1a07004 	mov	r7, r4
        if (pred(ar->buffer[i])) {
 1001030:	e595300c 	ldr	r3, [r5, #12]
 1001034:	e7930104 	ldr	r0, [r3, r4, lsl #2]
 1001038:	e12fff38 	blx	r8
 100103c:	e3500000 	cmp	r0, #0
            filtered->buffer[f++] = ar->buffer[i];
 1001040:	e2872001 	add	r2, r7, #1
        if (pred(ar->buffer[i])) {
 1001044:	0a00000e 	beq	1001084 <array_filter+0xd8>
            filtered->buffer[f++] = ar->buffer[i];
 1001048:	e595000c 	ldr	r0, [r5, #12]
            filtered->size++;
 100104c:	e5963000 	ldr	r3, [r6]
            filtered->buffer[f++] = ar->buffer[i];
 1001050:	e596100c 	ldr	r1, [r6, #12]
 1001054:	e7900104 	ldr	r0, [r0, r4, lsl #2]
    for (size_t i = 0; i < ar->size; i++) {
 1001058:	e2844001 	add	r4, r4, #1
            filtered->size++;
 100105c:	e2833001 	add	r3, r3, #1
            filtered->buffer[f++] = ar->buffer[i];
 1001060:	e7810107 	str	r0, [r1, r7, lsl #2]
 1001064:	e1a07002 	mov	r7, r2
            filtered->size++;
 1001068:	e5863000 	str	r3, [r6]
    for (size_t i = 0; i < ar->size; i++) {
 100106c:	e5953000 	ldr	r3, [r5]
 1001070:	e1530004 	cmp	r3, r4
 1001074:	8affffed 	bhi	1001030 <array_filter+0x84>
    *out = filtered;
 1001078:	e5896000 	str	r6, [r9]
    return CC_OK;
 100107c:	e3a00000 	mov	r0, #0
 1001080:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    for (size_t i = 0; i < ar->size; i++) {
 1001084:	e5953000 	ldr	r3, [r5]
 1001088:	e2844001 	add	r4, r4, #1
 100108c:	e1530004 	cmp	r3, r4
 1001090:	8affffe6 	bhi	1001030 <array_filter+0x84>
 1001094:	eafffff7 	b	1001078 <array_filter+0xcc>
        return CC_ERR_OUT_OF_RANGE;
 1001098:	e3a00008 	mov	r0, #8
}
 100109c:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 10010a0:	e3a00001 	mov	r0, #1
}
 10010a4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        ar->mem_free(filtered);
 10010a8:	e1a00006 	mov	r0, r6
 10010ac:	e5953018 	ldr	r3, [r5, #24]
 10010b0:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10010b4:	e3a00001 	mov	r0, #1
 10010b8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

010010bc <array_reverse>:
    if (ar->size == 0)
 10010bc:	e5902000 	ldr	r2, [r0]
 10010c0:	e3520000 	cmp	r2, #0
 10010c4:	012fff1e 	bxeq	lr
{
 10010c8:	e92d4010 	push	{r4, lr}
    for (i = 0, j = ar->size - 1; i < (ar->size - 1) / 2; i++, j--) {
 10010cc:	e2424001 	sub	r4, r2, #1
 10010d0:	e1b040a4 	lsrs	r4, r4, #1
 10010d4:	08bd8010 	popeq	{r4, pc}
 10010d8:	e2422107 	sub	r2, r2, #-1073741823	; 0xc0000001
 10010dc:	e3a03000 	mov	r3, #0
 10010e0:	e1a02102 	lsl	r2, r2, #2
        void *tmp = ar->buffer[i];
 10010e4:	e590100c 	ldr	r1, [r0, #12]
        ar->buffer[i] = ar->buffer[j];
 10010e8:	e791e002 	ldr	lr, [r1, r2]
        void *tmp = ar->buffer[i];
 10010ec:	e791c103 	ldr	ip, [r1, r3, lsl #2]
        ar->buffer[i] = ar->buffer[j];
 10010f0:	e781e103 	str	lr, [r1, r3, lsl #2]
    for (i = 0, j = ar->size - 1; i < (ar->size - 1) / 2; i++, j--) {
 10010f4:	e2833001 	add	r3, r3, #1
        ar->buffer[j] = tmp;
 10010f8:	e590100c 	ldr	r1, [r0, #12]
    for (i = 0, j = ar->size - 1; i < (ar->size - 1) / 2; i++, j--) {
 10010fc:	e1530004 	cmp	r3, r4
        ar->buffer[j] = tmp;
 1001100:	e781c002 	str	ip, [r1, r2]
 1001104:	e2422004 	sub	r2, r2, #4
    for (i = 0, j = ar->size - 1; i < (ar->size - 1) / 2; i++, j--) {
 1001108:	1afffff5 	bne	10010e4 <array_reverse+0x28>
 100110c:	e8bd8010 	pop	{r4, pc}

01001110 <array_trim_capacity>:
{
 1001110:	e92d4070 	push	{r4, r5, r6, lr}
 1001114:	e1a04000 	mov	r4, r0
    if (ar->size == ar->capacity)
 1001118:	e5943004 	ldr	r3, [r4, #4]
 100111c:	e5900000 	ldr	r0, [r0]
 1001120:	e1500003 	cmp	r0, r3
 1001124:	0a000013 	beq	1001178 <array_trim_capacity+0x68>
    void **new_buff = ar->mem_calloc(ar->size, sizeof(void*));
 1001128:	e5943014 	ldr	r3, [r4, #20]
 100112c:	e3a01004 	mov	r1, #4
 1001130:	e12fff33 	blx	r3
    if (!new_buff)
 1001134:	e2505000 	subs	r5, r0, #0
 1001138:	0a000010 	beq	1001180 <array_trim_capacity+0x70>
    size_t size = ar->size < 1 ? 1 : ar->size;
 100113c:	e5942000 	ldr	r2, [r4]
    memcpy(new_buff, ar->buffer, size * sizeof(void*));
 1001140:	e1a00005 	mov	r0, r5
 1001144:	e594100c 	ldr	r1, [r4, #12]
    size_t size = ar->size < 1 ? 1 : ar->size;
 1001148:	e3520000 	cmp	r2, #0
 100114c:	11a02102 	lslne	r2, r2, #2
 1001150:	03a02004 	moveq	r2, #4
    memcpy(new_buff, ar->buffer, size * sizeof(void*));
 1001154:	eb007569 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 1001158:	e5943018 	ldr	r3, [r4, #24]
 100115c:	e594000c 	ldr	r0, [r4, #12]
 1001160:	e12fff33 	blx	r3
    ar->capacity = ar->size;
 1001164:	e5943000 	ldr	r3, [r4]
    return CC_OK;
 1001168:	e3a00000 	mov	r0, #0
    ar->buffer   = new_buff;
 100116c:	e584500c 	str	r5, [r4, #12]
    ar->capacity = ar->size;
 1001170:	e5843004 	str	r3, [r4, #4]
    return CC_OK;
 1001174:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_OK;
 1001178:	e3a00000 	mov	r0, #0
 100117c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1001180:	e3a00001 	mov	r0, #1
}
 1001184:	e8bd8070 	pop	{r4, r5, r6, pc}

01001188 <array_contains>:
{
 1001188:	e1a03000 	mov	r3, r0
    for (i = 0; i < ar->size; i++) {
 100118c:	e5900000 	ldr	r0, [r0]
 1001190:	e3500000 	cmp	r0, #0
 1001194:	012fff1e 	bxeq	lr
 1001198:	e593300c 	ldr	r3, [r3, #12]
 100119c:	e083c100 	add	ip, r3, r0, lsl #2
    size_t o = 0;
 10011a0:	e3a00000 	mov	r0, #0
        if (ar->buffer[i] == element)
 10011a4:	e4932004 	ldr	r2, [r3], #4
 10011a8:	e1510002 	cmp	r1, r2
            o++;
 10011ac:	02800001 	addeq	r0, r0, #1
    for (i = 0; i < ar->size; i++) {
 10011b0:	e153000c 	cmp	r3, ip
 10011b4:	1afffffa 	bne	10011a4 <array_contains+0x1c>
 10011b8:	e12fff1e 	bx	lr

010011bc <array_contains_value>:
{
 10011bc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    for (i = 0; i < ar->size; i++) {
 10011c0:	e5906000 	ldr	r6, [r0]
 10011c4:	e3560000 	cmp	r6, #0
 10011c8:	0a00000e 	beq	1001208 <array_contains_value+0x4c>
 10011cc:	e3a04000 	mov	r4, #0
 10011d0:	e1a08002 	mov	r8, r2
 10011d4:	e1a07001 	mov	r7, r1
 10011d8:	e1a05000 	mov	r5, r0
    size_t o = 0;
 10011dc:	e1a06004 	mov	r6, r4
        if (cmp(element, ar->buffer[i]) == 0)
 10011e0:	e595300c 	ldr	r3, [r5, #12]
 10011e4:	e1a00007 	mov	r0, r7
 10011e8:	e7931104 	ldr	r1, [r3, r4, lsl #2]
    for (i = 0; i < ar->size; i++) {
 10011ec:	e2844001 	add	r4, r4, #1
        if (cmp(element, ar->buffer[i]) == 0)
 10011f0:	e12fff38 	blx	r8
    for (i = 0; i < ar->size; i++) {
 10011f4:	e5953000 	ldr	r3, [r5]
        if (cmp(element, ar->buffer[i]) == 0)
 10011f8:	e3500000 	cmp	r0, #0
            o++;
 10011fc:	02866001 	addeq	r6, r6, #1
    for (i = 0; i < ar->size; i++) {
 1001200:	e1530004 	cmp	r3, r4
 1001204:	8afffff5 	bhi	10011e0 <array_contains_value+0x24>
}
 1001208:	e1a00006 	mov	r0, r6
 100120c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01001210 <array_size>:
}
 1001210:	e5900000 	ldr	r0, [r0]
 1001214:	e12fff1e 	bx	lr

01001218 <array_capacity>:
}
 1001218:	e5900004 	ldr	r0, [r0, #4]
 100121c:	e12fff1e 	bx	lr

01001220 <array_sort>:
{
 1001220:	e1a0c000 	mov	ip, r0
    qsort(ar->buffer, ar->size, sizeof(void*), cmp);
 1001224:	e1a03001 	mov	r3, r1
 1001228:	e590000c 	ldr	r0, [r0, #12]
 100122c:	e3a02004 	mov	r2, #4
 1001230:	e59c1000 	ldr	r1, [ip]
 1001234:	ea009ecf 	b	1028d78 <__qsort_from_arm>

01001238 <array_map>:
 *               element
 */
void array_map(Array *ar, void (*fn) (void *e))
{
    size_t i;
    for (i = 0; i < ar->size; i++)
 1001238:	e5903000 	ldr	r3, [r0]
 100123c:	e3530000 	cmp	r3, #0
 1001240:	012fff1e 	bxeq	lr
{
 1001244:	e92d4070 	push	{r4, r5, r6, lr}
 1001248:	e1a06001 	mov	r6, r1
 100124c:	e1a05000 	mov	r5, r0
    for (i = 0; i < ar->size; i++)
 1001250:	e3a04000 	mov	r4, #0
        fn(ar->buffer[i]);
 1001254:	e595300c 	ldr	r3, [r5, #12]
 1001258:	e7930104 	ldr	r0, [r3, r4, lsl #2]
    for (i = 0; i < ar->size; i++)
 100125c:	e2844001 	add	r4, r4, #1
        fn(ar->buffer[i]);
 1001260:	e12fff36 	blx	r6
    for (i = 0; i < ar->size; i++)
 1001264:	e5953000 	ldr	r3, [r5]
 1001268:	e1530004 	cmp	r3, r4
 100126c:	8afffff8 	bhi	1001254 <array_map+0x1c>
 1001270:	e8bd8070 	pop	{r4, r5, r6, pc}

01001274 <array_reduce>:
 *               element
 * @param[in] result the pointer which will collect the end result
 */
void array_reduce(Array *ar, void (*fn) (void*, void*, void*), void *result)
{
    if (ar->size == 1) {
 1001274:	e5903000 	ldr	r3, [r0]
{
 1001278:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100127c:	e1a07001 	mov	r7, r1
    if (ar->size == 1) {
 1001280:	e3530001 	cmp	r3, #1
 1001284:	0a000013 	beq	10012d8 <array_reduce+0x64>
        fn(ar->buffer[0], NULL, result);
        return;
    }
    if (ar->size > 1)
 1001288:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
        fn(ar->buffer[0], ar->buffer[1], result);
 100128c:	e590300c 	ldr	r3, [r0, #12]
 1001290:	e1a05000 	mov	r5, r0
 1001294:	e1a06002 	mov	r6, r2
 1001298:	e1c300d0 	ldrd	r0, [r3]
 100129c:	e12fff37 	blx	r7

    for (size_t i = 2; i < ar->size; i++)
 10012a0:	e5953000 	ldr	r3, [r5]
 10012a4:	e3530002 	cmp	r3, #2
 10012a8:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
 10012ac:	e3a04002 	mov	r4, #2
        fn(result, ar->buffer[i], result);
 10012b0:	e595300c 	ldr	r3, [r5, #12]
 10012b4:	e1a02006 	mov	r2, r6
 10012b8:	e1a00006 	mov	r0, r6
 10012bc:	e7931104 	ldr	r1, [r3, r4, lsl #2]
    for (size_t i = 2; i < ar->size; i++)
 10012c0:	e2844001 	add	r4, r4, #1
        fn(result, ar->buffer[i], result);
 10012c4:	e12fff37 	blx	r7
    for (size_t i = 2; i < ar->size; i++)
 10012c8:	e5953000 	ldr	r3, [r5]
 10012cc:	e1530004 	cmp	r3, r4
 10012d0:	8afffff6 	bhi	10012b0 <array_reduce+0x3c>
 10012d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        fn(ar->buffer[0], NULL, result);
 10012d8:	e590300c 	ldr	r3, [r0, #12]
 10012dc:	e3a01000 	mov	r1, #0
 10012e0:	e5930000 	ldr	r0, [r3]
 10012e4:	e1a03007 	mov	r3, r7
}
 10012e8:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
        fn(ar->buffer[0], NULL, result);
 10012ec:	e12fff13 	bx	r3

010012f0 <array_iter_init>:
 * @param[in] ar the array to iterate over
 */
void array_iter_init(ArrayIter *iter, Array *ar)
{
    iter->ar    = ar;
    iter->index = 0;
 10012f0:	e3a03000 	mov	r3, #0
 10012f4:	e880000a 	stm	r0, {r1, r3}
    iter->last_removed = false;
 10012f8:	e5c03008 	strb	r3, [r0, #8]
}
 10012fc:	e12fff1e 	bx	lr

01001300 <array_iter_next>:
 *
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the Array has been reached.
 */
enum cc_stat array_iter_next(ArrayIter *iter, void **out)
{
 1001300:	e1a03000 	mov	r3, r0
    if (iter->index >= iter->ar->size)
 1001304:	e5900000 	ldr	r0, [r0]
 1001308:	e5932004 	ldr	r2, [r3, #4]
 100130c:	e590c000 	ldr	ip, [r0]
 1001310:	e152000c 	cmp	r2, ip
 1001314:	2a000009 	bcs	1001340 <array_iter_next+0x40>
        return CC_ITER_END;

    *out = iter->ar->buffer[iter->index];
 1001318:	e590000c 	ldr	r0, [r0, #12]

    iter->index++;
    iter->last_removed = false;
 100131c:	e3a0c000 	mov	ip, #0
{
 1001320:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    iter->index++;
 1001324:	e282e001 	add	lr, r2, #1
    *out = iter->ar->buffer[iter->index];
 1001328:	e7902102 	ldr	r2, [r0, r2, lsl #2]

    return CC_OK;
 100132c:	e1a0000c 	mov	r0, ip
    *out = iter->ar->buffer[iter->index];
 1001330:	e5812000 	str	r2, [r1]
    iter->index++;
 1001334:	e583e004 	str	lr, [r3, #4]
    iter->last_removed = false;
 1001338:	e5c3c008 	strb	ip, [r3, #8]
}
 100133c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
        return CC_ITER_END;
 1001340:	e3a00009 	mov	r0, #9
}
 1001344:	e12fff1e 	bx	lr

01001348 <array_iter_remove>:
 */
enum cc_stat array_iter_remove(ArrayIter *iter, void **out)
{
    enum cc_stat status = CC_ERR_VALUE_NOT_FOUND;

    if (!iter->last_removed) {
 1001348:	e5d03008 	ldrb	r3, [r0, #8]
 100134c:	e3530000 	cmp	r3, #0
 1001350:	0a000001 	beq	100135c <array_iter_remove+0x14>
    enum cc_stat status = CC_ERR_VALUE_NOT_FOUND;
 1001354:	e3a00007 	mov	r0, #7
        status = array_remove_at(iter->ar, iter->index - 1, out);
        if (status == CC_OK)
            iter->last_removed = true;
    }
    return status;
}
 1001358:	e12fff1e 	bx	lr
{
 100135c:	e92d4070 	push	{r4, r5, r6, lr}
        status = array_remove_at(iter->ar, iter->index - 1, out);
 1001360:	e8901020 	ldm	r0, {r5, ip}
    if (index >= ar->size)
 1001364:	e5952000 	ldr	r2, [r5]
        status = array_remove_at(iter->ar, iter->index - 1, out);
 1001368:	e24c3001 	sub	r3, ip, #1
    if (index >= ar->size)
 100136c:	e1530002 	cmp	r3, r2
 1001370:	2a000015 	bcs	10013cc <array_iter_remove+0x84>
    if (out)
 1001374:	e3510000 	cmp	r1, #0
        *out = ar->buffer[index];
 1001378:	e1a04000 	mov	r4, r0
 100137c:	1595e00c 	ldrne	lr, [r5, #12]
 1001380:	179ee103 	ldrne	lr, [lr, r3, lsl #2]
 1001384:	1581e000 	strne	lr, [r1]
    if (index != ar->size - 1) {
 1001388:	e15c0002 	cmp	ip, r2
 100138c:	1a000005 	bne	10013a8 <array_iter_remove+0x60>
    ar->size--;
 1001390:	e2422001 	sub	r2, r2, #1
            iter->last_removed = true;
 1001394:	e3a03001 	mov	r3, #1
    ar->size--;
 1001398:	e5852000 	str	r2, [r5]
        status = array_remove_at(iter->ar, iter->index - 1, out);
 100139c:	e3a00000 	mov	r0, #0
            iter->last_removed = true;
 10013a0:	e5c43008 	strb	r3, [r4, #8]
 10013a4:	e8bd8070 	pop	{r4, r5, r6, pc}
        memmove(&(ar->buffer[index]),
 10013a8:	e595000c 	ldr	r0, [r5, #12]
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 10013ac:	e2422107 	sub	r2, r2, #-1073741823	; 0xc0000001
 10013b0:	e0422003 	sub	r2, r2, r3
        memmove(&(ar->buffer[index]),
 10013b4:	e1a02102 	lsl	r2, r2, #2
 10013b8:	e080110c 	add	r1, r0, ip, lsl #2
 10013bc:	e0800103 	add	r0, r0, r3, lsl #2
 10013c0:	fa007646 	blx	101ece0 <memmove>
 10013c4:	e5952000 	ldr	r2, [r5]
 10013c8:	eafffff0 	b	1001390 <array_iter_remove+0x48>
        return CC_ERR_OUT_OF_RANGE;
 10013cc:	e3a00008 	mov	r0, #8
}
 10013d0:	e8bd8070 	pop	{r4, r5, r6, pc}

010013d4 <array_iter_add>:
 * @return CC_OK if the element was successfully added, CC_ERR_ALLOC if the
 * memory allocation for the new element failed, or CC_ERR_MAX_CAPACITY if
 * the array is already at maximum capacity.
 */
enum cc_stat array_iter_add(ArrayIter *iter, void *element)
{
 10013d4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10013d8:	e1a07001 	mov	r7, r1
    return array_add_at(iter->ar, element, iter->index++);
 10013dc:	e1c040d0 	ldrd	r4, [r0]
    if (index == ar->size)
 10013e0:	e5943000 	ldr	r3, [r4]
    return array_add_at(iter->ar, element, iter->index++);
 10013e4:	e2856001 	add	r6, r5, #1
 10013e8:	e5806004 	str	r6, [r0, #4]
    if (index == ar->size)
 10013ec:	e1550003 	cmp	r5, r3
 10013f0:	0a00003a 	beq	10014e0 <array_iter_add+0x10c>
    if ((ar->size == 0 && index != 0) || index > (ar->size - 1))
 10013f4:	e1a02003 	mov	r2, r3
 10013f8:	e2953000 	adds	r3, r5, #0
 10013fc:	13a03001 	movne	r3, #1
 1001400:	e3520000 	cmp	r2, #0
 1001404:	13a03000 	movne	r3, #0
 1001408:	e3530000 	cmp	r3, #0
 100140c:	1a00002f 	bne	10014d0 <array_iter_add+0xfc>
 1001410:	e2423001 	sub	r3, r2, #1
 1001414:	e1550003 	cmp	r5, r3
 1001418:	8a00002c 	bhi	10014d0 <array_iter_add+0xfc>
    if (ar->size >= ar->capacity) {
 100141c:	e5943004 	ldr	r3, [r4, #4]
 1001420:	e1520003 	cmp	r2, r3
 1001424:	3a00001a 	bcc	1001494 <array_iter_add+0xc0>
    if (ar->capacity == CC_MAX_ELEMENTS)
 1001428:	e3730002 	cmn	r3, #2
 100142c:	0a000034 	beq	1001504 <array_iter_add+0x130>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001430:	ee073a90 	vmov	s15, r3
 1001434:	ed947a02 	vldr	s14, [r4, #8]
 1001438:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 100143c:	e5942010 	ldr	r2, [r4, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001440:	ee677a87 	vmul.f32	s15, s15, s14
 1001444:	eefc7ae7 	vcvt.u32.f32	s15, s15
 1001448:	ee170a90 	vmov	r0, s15
        ar->capacity = CC_MAX_ELEMENTS;
 100144c:	e1530000 	cmp	r3, r0
 1001450:	31a03000 	movcc	r3, r0
 1001454:	23e03001 	mvncs	r3, #1
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001458:	e1a00100 	lsl	r0, r0, #2
 100145c:	e5843004 	str	r3, [r4, #4]
 1001460:	e12fff32 	blx	r2
    if (!new_buff)
 1001464:	e2508000 	subs	r8, r0, #0
 1001468:	0a00001a 	beq	10014d8 <array_iter_add+0x104>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 100146c:	e5942000 	ldr	r2, [r4]
 1001470:	e594100c 	ldr	r1, [r4, #12]
 1001474:	e1a02102 	lsl	r2, r2, #2
 1001478:	eb0074a0 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 100147c:	e5943018 	ldr	r3, [r4, #24]
 1001480:	e594000c 	ldr	r0, [r4, #12]
 1001484:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 1001488:	e5942000 	ldr	r2, [r4]
 100148c:	e584800c 	str	r8, [r4, #12]
        if (status != CC_OK)
 1001490:	ea000000 	b	1001498 <array_iter_add+0xc4>
 1001494:	e594800c 	ldr	r8, [r4, #12]
    memmove(&(ar->buffer[index + 1]),
 1001498:	e1a00106 	lsl	r0, r6, #2
    size_t shift = (ar->size - index) * sizeof(void*);
 100149c:	e0422005 	sub	r2, r2, r5
    memmove(&(ar->buffer[index + 1]),
 10014a0:	e1a02102 	lsl	r2, r2, #2
            &(ar->buffer[index]),
 10014a4:	e2405004 	sub	r5, r0, #4
    memmove(&(ar->buffer[index + 1]),
 10014a8:	e0881005 	add	r1, r8, r5
 10014ac:	e0880000 	add	r0, r8, r0
 10014b0:	fa00760a 	blx	101ece0 <memmove>
    ar->size++;
 10014b4:	e5943000 	ldr	r3, [r4]
 10014b8:	e3a00000 	mov	r0, #0
    ar->buffer[index] = element;
 10014bc:	e594200c 	ldr	r2, [r4, #12]
    ar->size++;
 10014c0:	e2833001 	add	r3, r3, #1
    ar->buffer[index] = element;
 10014c4:	e7827005 	str	r7, [r2, r5]
    ar->size++;
 10014c8:	e5843000 	str	r3, [r4]
    return CC_OK;
 10014cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 10014d0:	e3a00008 	mov	r0, #8
 10014d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 10014d8:	e3a00001 	mov	r0, #1
 10014dc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (ar->size >= ar->capacity) {
 10014e0:	e5942004 	ldr	r2, [r4, #4]
 10014e4:	e1530002 	cmp	r3, r2
 10014e8:	2a000007 	bcs	100150c <array_iter_add+0x138>
    ar->buffer[ar->size] = element;
 10014ec:	e594100c 	ldr	r1, [r4, #12]
    ar->size++;
 10014f0:	e2832001 	add	r2, r3, #1
    return CC_OK;
 10014f4:	e3a00000 	mov	r0, #0
    ar->buffer[ar->size] = element;
 10014f8:	e7817103 	str	r7, [r1, r3, lsl #2]
    ar->size++;
 10014fc:	e5842000 	str	r2, [r4]
    return CC_OK;
 1001500:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_MAX_CAPACITY;
 1001504:	e3a00004 	mov	r0, #4
}
 1001508:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (ar->capacity == CC_MAX_ELEMENTS)
 100150c:	e3720002 	cmn	r2, #2
 1001510:	0afffffb 	beq	1001504 <array_iter_add+0x130>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001514:	ee072a90 	vmov	s15, r2
 1001518:	ed947a02 	vldr	s14, [r4, #8]
 100151c:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001520:	e5941010 	ldr	r1, [r4, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001524:	ee677a87 	vmul.f32	s15, s15, s14
 1001528:	eefc7ae7 	vcvt.u32.f32	s15, s15
 100152c:	ee173a90 	vmov	r3, s15
        ar->capacity = CC_MAX_ELEMENTS;
 1001530:	e1520003 	cmp	r2, r3
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001534:	e1a00103 	lsl	r0, r3, #2
        ar->capacity = CC_MAX_ELEMENTS;
 1001538:	23e03001 	mvncs	r3, #1
 100153c:	e5843004 	str	r3, [r4, #4]
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001540:	e12fff31 	blx	r1
    if (!new_buff)
 1001544:	e2505000 	subs	r5, r0, #0
 1001548:	0affffe2 	beq	10014d8 <array_iter_add+0x104>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 100154c:	e5942000 	ldr	r2, [r4]
 1001550:	e594100c 	ldr	r1, [r4, #12]
 1001554:	e1a02102 	lsl	r2, r2, #2
 1001558:	eb007468 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 100155c:	e5943018 	ldr	r3, [r4, #24]
 1001560:	e594000c 	ldr	r0, [r4, #12]
 1001564:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 1001568:	e5943000 	ldr	r3, [r4]
 100156c:	e584500c 	str	r5, [r4, #12]
        if (status != CC_OK)
 1001570:	eaffffdd 	b	10014ec <array_iter_add+0x118>

01001574 <array_iter_replace>:
 * @return CC_OK if the element was replaced successfully, or
 * CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat array_iter_replace(ArrayIter *iter, void *element, void **out)
{
    return array_replace_at(iter->ar, element, iter->index - 1, out);
 1001574:	e590c000 	ldr	ip, [r0]
 1001578:	e5903004 	ldr	r3, [r0, #4]
    if (index >= ar->size)
 100157c:	e59c0000 	ldr	r0, [ip]
    return array_replace_at(iter->ar, element, iter->index - 1, out);
 1001580:	e2433001 	sub	r3, r3, #1
    if (index >= ar->size)
 1001584:	e1530000 	cmp	r3, r0
 1001588:	2a00000b 	bcs	10015bc <array_iter_replace+0x48>
{
 100158c:	e92d4010 	push	{r4, lr}
    if (out)
 1001590:	e3520000 	cmp	r2, #0
 1001594:	e59c400c 	ldr	r4, [ip, #12]
 1001598:	e1a0e103 	lsl	lr, r3, #2
        *out = ar->buffer[index];
 100159c:	17943103 	ldrne	r3, [r4, r3, lsl #2]
 10015a0:	e084000e 	add	r0, r4, lr
 10015a4:	15823000 	strne	r3, [r2]
 10015a8:	159c000c 	ldrne	r0, [ip, #12]
 10015ac:	1080000e 	addne	r0, r0, lr
    ar->buffer[index] = element;
 10015b0:	e5801000 	str	r1, [r0]
    return CC_OK;
 10015b4:	e3a00000 	mov	r0, #0
}
 10015b8:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 10015bc:	e3a00008 	mov	r0, #8
}
 10015c0:	e12fff1e 	bx	lr

010015c4 <array_iter_index>:
 *
 * @return the index.
 */
size_t array_iter_index(ArrayIter *iter)
{
    return iter->index - 1;
 10015c4:	e5900004 	ldr	r0, [r0, #4]
}
 10015c8:	e2400001 	sub	r0, r0, #1
 10015cc:	e12fff1e 	bx	lr

010015d0 <array_zip_iter_init>:
 */
void array_zip_iter_init(ArrayZipIter *iter, Array *ar1, Array *ar2)
{
    iter->ar1 = ar1;
    iter->ar2 = ar2;
    iter->index = 0;
 10015d0:	e3a03000 	mov	r3, #0
 10015d4:	e880000e 	stm	r0, {r1, r2, r3}
    iter->last_removed = false;
 10015d8:	e5c0300c 	strb	r3, [r0, #12]
}
 10015dc:	e12fff1e 	bx	lr

010015e0 <array_zip_iter_next>:
 *
 * @return CC_OK if a next element pair is returned, or CC_ITER_END if the end of one
 * of the arrays has been reached.
 */
enum cc_stat array_zip_iter_next(ArrayZipIter *iter, void **out1, void **out2)
{
 10015e0:	e1a03000 	mov	r3, r0
    if (iter->index >= iter->ar1->size || iter->index >= iter->ar2->size)
 10015e4:	e5900000 	ldr	r0, [r0]
{
 10015e8:	e92d4030 	push	{r4, r5, lr}
    if (iter->index >= iter->ar1->size || iter->index >= iter->ar2->size)
 10015ec:	e593c008 	ldr	ip, [r3, #8]
 10015f0:	e590e000 	ldr	lr, [r0]
 10015f4:	e15c000e 	cmp	ip, lr
 10015f8:	2a000010 	bcs	1001640 <array_zip_iter_next+0x60>
 10015fc:	e593e004 	ldr	lr, [r3, #4]
 1001600:	e59ee000 	ldr	lr, [lr]
 1001604:	e15c000e 	cmp	ip, lr
 1001608:	2a00000c 	bcs	1001640 <array_zip_iter_next+0x60>
        return CC_ITER_END;

    *out1 = iter->ar1->buffer[iter->index];
 100160c:	e590000c 	ldr	r0, [r0, #12]
    *out2 = iter->ar2->buffer[iter->index];

    iter->index++;
    iter->last_removed = false;
 1001610:	e3a0e000 	mov	lr, #0
    iter->index++;
 1001614:	e28c4001 	add	r4, ip, #1
    *out1 = iter->ar1->buffer[iter->index];
 1001618:	e790510c 	ldr	r5, [r0, ip, lsl #2]

    return CC_OK;
 100161c:	e1a0000e 	mov	r0, lr
    *out1 = iter->ar1->buffer[iter->index];
 1001620:	e5815000 	str	r5, [r1]
    *out2 = iter->ar2->buffer[iter->index];
 1001624:	e5931004 	ldr	r1, [r3, #4]
 1001628:	e591100c 	ldr	r1, [r1, #12]
 100162c:	e791110c 	ldr	r1, [r1, ip, lsl #2]
 1001630:	e5821000 	str	r1, [r2]
    iter->index++;
 1001634:	e5834008 	str	r4, [r3, #8]
    iter->last_removed = false;
 1001638:	e5c3e00c 	strb	lr, [r3, #12]
    return CC_OK;
 100163c:	e8bd8030 	pop	{r4, r5, pc}
        return CC_ITER_END;
 1001640:	e3a00009 	mov	r0, #9
}
 1001644:	e8bd8030 	pop	{r4, r5, pc}

01001648 <array_zip_iter_remove>:
 * @return CC_OK if the element was successfully removed, CC_ERR_OUT_OF_RANGE if the
 * state of the iterator is invalid, or CC_ERR_VALUE_NOT_FOUND if the element was
 * already removed.
 */
enum cc_stat array_zip_iter_remove(ArrayZipIter *iter, void **out1, void **out2)
{
 1001648:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    if ((iter->index - 1) >= iter->ar1->size || (iter->index - 1) >= iter->ar2->size)
 100164c:	e5905000 	ldr	r5, [r0]
 1001650:	e590e008 	ldr	lr, [r0, #8]
 1001654:	e595c000 	ldr	ip, [r5]
 1001658:	e24e3001 	sub	r3, lr, #1
 100165c:	e153000c 	cmp	r3, ip
 1001660:	2a000008 	bcs	1001688 <array_zip_iter_remove+0x40>
 1001664:	e5904004 	ldr	r4, [r0, #4]
 1001668:	e5944000 	ldr	r4, [r4]
 100166c:	e1530004 	cmp	r3, r4
 1001670:	2a000004 	bcs	1001688 <array_zip_iter_remove+0x40>
        return CC_ERR_OUT_OF_RANGE;

    if (!iter->last_removed) {
 1001674:	e5d0400c 	ldrb	r4, [r0, #12]
 1001678:	e3540000 	cmp	r4, #0
 100167c:	0a000003 	beq	1001690 <array_zip_iter_remove+0x48>
        array_remove_at(iter->ar1, iter->index - 1, out1);
        array_remove_at(iter->ar2, iter->index - 1, out2);
        iter->last_removed = true;
        return CC_OK;
    }
    return CC_ERR_VALUE_NOT_FOUND;
 1001680:	e3a00007 	mov	r0, #7
}
 1001684:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 1001688:	e3a00008 	mov	r0, #8
 100168c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (out)
 1001690:	e3510000 	cmp	r1, #0
        *out = ar->buffer[index];
 1001694:	e1a06002 	mov	r6, r2
 1001698:	1595400c 	ldrne	r4, [r5, #12]
 100169c:	17944103 	ldrne	r4, [r4, r3, lsl #2]
 10016a0:	15814000 	strne	r4, [r1]
    if (index != ar->size - 1) {
 10016a4:	e15e000c 	cmp	lr, ip
 10016a8:	e1a04000 	mov	r4, r0
 10016ac:	01a0200c 	moveq	r2, ip
 10016b0:	0a000009 	beq	10016dc <array_zip_iter_remove+0x94>
        memmove(&(ar->buffer[index]),
 10016b4:	e595000c 	ldr	r0, [r5, #12]
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 10016b8:	e24c2107 	sub	r2, ip, #-1073741823	; 0xc0000001
 10016bc:	e0422003 	sub	r2, r2, r3
        memmove(&(ar->buffer[index]),
 10016c0:	e1a02102 	lsl	r2, r2, #2
 10016c4:	e080110e 	add	r1, r0, lr, lsl #2
 10016c8:	e0800103 	add	r0, r0, r3, lsl #2
 10016cc:	fa007583 	blx	101ece0 <memmove>
 10016d0:	e594c008 	ldr	ip, [r4, #8]
 10016d4:	e5952000 	ldr	r2, [r5]
 10016d8:	e24c3001 	sub	r3, ip, #1
        array_remove_at(iter->ar2, iter->index - 1, out2);
 10016dc:	e5947004 	ldr	r7, [r4, #4]
    ar->size--;
 10016e0:	e2422001 	sub	r2, r2, #1
 10016e4:	e5852000 	str	r2, [r5]
    if (index >= ar->size)
 10016e8:	e5972000 	ldr	r2, [r7]
 10016ec:	e1520003 	cmp	r2, r3
 10016f0:	9a00000f 	bls	1001734 <array_zip_iter_remove+0xec>
    if (out)
 10016f4:	e3560000 	cmp	r6, #0
        *out = ar->buffer[index];
 10016f8:	1597100c 	ldrne	r1, [r7, #12]
 10016fc:	17911103 	ldrne	r1, [r1, r3, lsl #2]
 1001700:	15861000 	strne	r1, [r6]
    if (index != ar->size - 1) {
 1001704:	e152000c 	cmp	r2, ip
 1001708:	0a000007 	beq	100172c <array_zip_iter_remove+0xe4>
        memmove(&(ar->buffer[index]),
 100170c:	e597000c 	ldr	r0, [r7, #12]
        size_t block_size = (ar->size - 1 - index) * sizeof(void*);
 1001710:	e2422107 	sub	r2, r2, #-1073741823	; 0xc0000001
 1001714:	e0422003 	sub	r2, r2, r3
        memmove(&(ar->buffer[index]),
 1001718:	e1a02102 	lsl	r2, r2, #2
 100171c:	e080110c 	add	r1, r0, ip, lsl #2
 1001720:	e0800103 	add	r0, r0, r3, lsl #2
 1001724:	fa00756d 	blx	101ece0 <memmove>
 1001728:	e597c000 	ldr	ip, [r7]
    ar->size--;
 100172c:	e24cc001 	sub	ip, ip, #1
 1001730:	e587c000 	str	ip, [r7]
        iter->last_removed = true;
 1001734:	e3a03001 	mov	r3, #1
        return CC_OK;
 1001738:	e3a00000 	mov	r0, #0
        iter->last_removed = true;
 100173c:	e5c4300c 	strb	r3, [r4, #12]
        return CC_OK;
 1001740:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01001744 <array_zip_iter_add>:
 *
 * @return CC_OK if the element pair was successfully added to the arrays, or
 * CC_ERR_ALLOC if the memory allocation for the new elements failed.
 */
enum cc_stat array_zip_iter_add(ArrayZipIter *iter, void *e1, void *e2)
{
 1001744:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1001748:	e1a08002 	mov	r8, r2
    size_t index = iter->index++;
    Array  *ar1  = iter->ar1;
 100174c:	e5906000 	ldr	r6, [r0]
{
 1001750:	e1a09001 	mov	r9, r1
    Array  *ar2  = iter->ar2;
 1001754:	e1c040d4 	ldrd	r4, [r0, #4]

    /* Make sure both array buffers have room */
    if ((ar1->size == ar1->capacity && (expand_capacity(ar1) != CC_OK)) ||
 1001758:	e5962004 	ldr	r2, [r6, #4]
 100175c:	e5963000 	ldr	r3, [r6]
    size_t index = iter->index++;
 1001760:	e2857001 	add	r7, r5, #1
 1001764:	e5807008 	str	r7, [r0, #8]
    if ((ar1->size == ar1->capacity && (expand_capacity(ar1) != CC_OK)) ||
 1001768:	e1530002 	cmp	r3, r2
 100176c:	0a00005d 	beq	10018e8 <array_zip_iter_add+0x1a4>
            (ar2->size == ar2->capacity && (expand_capacity(ar2) != CC_OK)))
 1001770:	e5942004 	ldr	r2, [r4, #4]
    if ((ar1->size == ar1->capacity && (expand_capacity(ar1) != CC_OK)) ||
 1001774:	e5943000 	ldr	r3, [r4]
 1001778:	e1530002 	cmp	r3, r2
 100177c:	0a00003f 	beq	1001880 <array_zip_iter_add+0x13c>
        return CC_ERR_ALLOC;

    array_add_at(ar1, e1, index);
 1001780:	e1a02005 	mov	r2, r5
 1001784:	e1a01009 	mov	r1, r9
 1001788:	e1a00006 	mov	r0, r6
 100178c:	ebfffc2a 	bl	100083c <array_add_at>
    if (index == ar->size)
 1001790:	e5943000 	ldr	r3, [r4]
 1001794:	e1550003 	cmp	r5, r3
 1001798:	e1a02003 	mov	r2, r3
 100179c:	0a00006d 	beq	1001958 <array_zip_iter_add+0x214>
    if ((ar->size == 0 && index != 0) || index > (ar->size - 1))
 10017a0:	e2953000 	adds	r3, r5, #0
 10017a4:	13a03001 	movne	r3, #1
 10017a8:	e3520000 	cmp	r2, #0
 10017ac:	13a03000 	movne	r3, #0
 10017b0:	e3530000 	cmp	r3, #0
 10017b4:	1a00002f 	bne	1001878 <array_zip_iter_add+0x134>
 10017b8:	e2423001 	sub	r3, r2, #1
 10017bc:	e1550003 	cmp	r5, r3
 10017c0:	8a00002c 	bhi	1001878 <array_zip_iter_add+0x134>
    if (ar->size >= ar->capacity) {
 10017c4:	e5943004 	ldr	r3, [r4, #4]
 10017c8:	e1520003 	cmp	r2, r3
 10017cc:	3a00001a 	bcc	100183c <array_zip_iter_add+0xf8>
    if (ar->capacity == CC_MAX_ELEMENTS)
 10017d0:	e3730002 	cmn	r3, #2
 10017d4:	0a000027 	beq	1001878 <array_zip_iter_add+0x134>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 10017d8:	ee073a90 	vmov	s15, r3
 10017dc:	ed947a02 	vldr	s14, [r4, #8]
 10017e0:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10017e4:	e5942010 	ldr	r2, [r4, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 10017e8:	ee677a87 	vmul.f32	s15, s15, s14
 10017ec:	eefc7ae7 	vcvt.u32.f32	s15, s15
 10017f0:	ee170a90 	vmov	r0, s15
        ar->capacity = CC_MAX_ELEMENTS;
 10017f4:	e1530000 	cmp	r3, r0
 10017f8:	31a03000 	movcc	r3, r0
 10017fc:	23e03001 	mvncs	r3, #1
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001800:	e1a00100 	lsl	r0, r0, #2
 1001804:	e5843004 	str	r3, [r4, #4]
 1001808:	e12fff32 	blx	r2
    if (!new_buff)
 100180c:	e2506000 	subs	r6, r0, #0
 1001810:	0a000018 	beq	1001878 <array_zip_iter_add+0x134>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 1001814:	e5942000 	ldr	r2, [r4]
 1001818:	e594100c 	ldr	r1, [r4, #12]
 100181c:	e1a02102 	lsl	r2, r2, #2
 1001820:	eb0073b6 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 1001824:	e5943018 	ldr	r3, [r4, #24]
 1001828:	e594000c 	ldr	r0, [r4, #12]
 100182c:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 1001830:	e5942000 	ldr	r2, [r4]
 1001834:	e584600c 	str	r6, [r4, #12]
        if (status != CC_OK)
 1001838:	ea000000 	b	1001840 <array_zip_iter_add+0xfc>
 100183c:	e594600c 	ldr	r6, [r4, #12]
    memmove(&(ar->buffer[index + 1]),
 1001840:	e1a00107 	lsl	r0, r7, #2
    size_t shift = (ar->size - index) * sizeof(void*);
 1001844:	e0422005 	sub	r2, r2, r5
    memmove(&(ar->buffer[index + 1]),
 1001848:	e1a02102 	lsl	r2, r2, #2
            &(ar->buffer[index]),
 100184c:	e2405004 	sub	r5, r0, #4
    memmove(&(ar->buffer[index + 1]),
 1001850:	e0861005 	add	r1, r6, r5
 1001854:	e0860000 	add	r0, r6, r0
 1001858:	fa007520 	blx	101ece0 <memmove>
    ar->size++;
 100185c:	e5943000 	ldr	r3, [r4]
    array_add_at(ar2, e2, index);

    return CC_OK;
 1001860:	e3a00000 	mov	r0, #0
    ar->buffer[index] = element;
 1001864:	e594200c 	ldr	r2, [r4, #12]
    ar->size++;
 1001868:	e2833001 	add	r3, r3, #1
    ar->buffer[index] = element;
 100186c:	e7828005 	str	r8, [r2, r5]
    ar->size++;
 1001870:	e5843000 	str	r3, [r4]
}
 1001874:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    return CC_OK;
 1001878:	e3a00000 	mov	r0, #0
 100187c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (ar->capacity == CC_MAX_ELEMENTS)
 1001880:	e3730002 	cmn	r3, #2
 1001884:	0a000019 	beq	10018f0 <array_zip_iter_add+0x1ac>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001888:	ee073a90 	vmov	s15, r3
 100188c:	ed947a02 	vldr	s14, [r4, #8]
 1001890:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001894:	e5942010 	ldr	r2, [r4, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001898:	ee677a87 	vmul.f32	s15, s15, s14
 100189c:	eefc7ae7 	vcvt.u32.f32	s15, s15
 10018a0:	ee170a90 	vmov	r0, s15
        ar->capacity = CC_MAX_ELEMENTS;
 10018a4:	e1530000 	cmp	r3, r0
 10018a8:	31a03000 	movcc	r3, r0
 10018ac:	23e03001 	mvncs	r3, #1
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10018b0:	e1a00100 	lsl	r0, r0, #2
 10018b4:	e5843004 	str	r3, [r4, #4]
 10018b8:	e12fff32 	blx	r2
    if (!new_buff)
 10018bc:	e250a000 	subs	sl, r0, #0
 10018c0:	0a00000a 	beq	10018f0 <array_zip_iter_add+0x1ac>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 10018c4:	e5942000 	ldr	r2, [r4]
 10018c8:	e594100c 	ldr	r1, [r4, #12]
 10018cc:	e1a02102 	lsl	r2, r2, #2
 10018d0:	eb00738a 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 10018d4:	e5943018 	ldr	r3, [r4, #24]
 10018d8:	e594000c 	ldr	r0, [r4, #12]
 10018dc:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 10018e0:	e584a00c 	str	sl, [r4, #12]
    return CC_OK;
 10018e4:	eaffffa5 	b	1001780 <array_zip_iter_add+0x3c>
    if (ar->capacity == CC_MAX_ELEMENTS)
 10018e8:	e3730002 	cmn	r3, #2
 10018ec:	1a000001 	bne	10018f8 <array_zip_iter_add+0x1b4>
        return CC_ERR_ALLOC;
 10018f0:	e3a00001 	mov	r0, #1
 10018f4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    size_t new_capacity = ar->capacity * ar->exp_factor;
 10018f8:	ee073a90 	vmov	s15, r3
 10018fc:	ed967a02 	vldr	s14, [r6, #8]
 1001900:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001904:	e5962010 	ldr	r2, [r6, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001908:	ee677a87 	vmul.f32	s15, s15, s14
 100190c:	eefc7ae7 	vcvt.u32.f32	s15, s15
 1001910:	ee170a90 	vmov	r0, s15
        ar->capacity = CC_MAX_ELEMENTS;
 1001914:	e1530000 	cmp	r3, r0
 1001918:	31a03000 	movcc	r3, r0
 100191c:	23e03001 	mvncs	r3, #1
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001920:	e1a00100 	lsl	r0, r0, #2
 1001924:	e5863004 	str	r3, [r6, #4]
 1001928:	e12fff32 	blx	r2
    if (!new_buff)
 100192c:	e250a000 	subs	sl, r0, #0
 1001930:	0affffee 	beq	10018f0 <array_zip_iter_add+0x1ac>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 1001934:	e5962000 	ldr	r2, [r6]
 1001938:	e596100c 	ldr	r1, [r6, #12]
 100193c:	e1a02102 	lsl	r2, r2, #2
 1001940:	eb00736e 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 1001944:	e5963018 	ldr	r3, [r6, #24]
 1001948:	e596000c 	ldr	r0, [r6, #12]
 100194c:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 1001950:	e586a00c 	str	sl, [r6, #12]
    return CC_OK;
 1001954:	eaffff85 	b	1001770 <array_zip_iter_add+0x2c>
    if (ar->size >= ar->capacity) {
 1001958:	e5942004 	ldr	r2, [r4, #4]
 100195c:	e1530002 	cmp	r3, r2
 1001960:	2a000005 	bcs	100197c <array_zip_iter_add+0x238>
    ar->buffer[ar->size] = element;
 1001964:	e594100c 	ldr	r1, [r4, #12]
    ar->size++;
 1001968:	e2832001 	add	r2, r3, #1
    return CC_OK;
 100196c:	e3a00000 	mov	r0, #0
    ar->buffer[ar->size] = element;
 1001970:	e7818103 	str	r8, [r1, r3, lsl #2]
    ar->size++;
 1001974:	e5842000 	str	r2, [r4]
    return CC_OK;
 1001978:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (ar->capacity == CC_MAX_ELEMENTS)
 100197c:	e3720002 	cmn	r2, #2
 1001980:	0affffbc 	beq	1001878 <array_zip_iter_add+0x134>
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001984:	ee072a90 	vmov	s15, r2
 1001988:	ed947a02 	vldr	s14, [r4, #8]
 100198c:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 1001990:	e5941010 	ldr	r1, [r4, #16]
    size_t new_capacity = ar->capacity * ar->exp_factor;
 1001994:	ee677a87 	vmul.f32	s15, s15, s14
 1001998:	eefc7ae7 	vcvt.u32.f32	s15, s15
 100199c:	ee173a90 	vmov	r3, s15
        ar->capacity = CC_MAX_ELEMENTS;
 10019a0:	e1520003 	cmp	r2, r3
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10019a4:	e1a00103 	lsl	r0, r3, #2
        ar->capacity = CC_MAX_ELEMENTS;
 10019a8:	23e03001 	mvncs	r3, #1
 10019ac:	e5843004 	str	r3, [r4, #4]
    void **new_buff = ar->mem_alloc(new_capacity * sizeof(void*));
 10019b0:	e12fff31 	blx	r1
    if (!new_buff)
 10019b4:	e2505000 	subs	r5, r0, #0
 10019b8:	0affffae 	beq	1001878 <array_zip_iter_add+0x134>
    memcpy(new_buff, ar->buffer, ar->size * sizeof(void*));
 10019bc:	e5942000 	ldr	r2, [r4]
 10019c0:	e594100c 	ldr	r1, [r4, #12]
 10019c4:	e1a02102 	lsl	r2, r2, #2
 10019c8:	eb00734c 	bl	101e700 <memcpy>
    ar->mem_free(ar->buffer);
 10019cc:	e5943018 	ldr	r3, [r4, #24]
 10019d0:	e594000c 	ldr	r0, [r4, #12]
 10019d4:	e12fff33 	blx	r3
    ar->buffer = new_buff;
 10019d8:	e5943000 	ldr	r3, [r4]
 10019dc:	e584500c 	str	r5, [r4, #12]
        if (status != CC_OK)
 10019e0:	eaffffdf 	b	1001964 <array_zip_iter_add+0x220>

010019e4 <array_zip_iter_replace>:
 * @param[out] out2 output of the replaced element from the second array
 *
 * @return CC_OK if the element was successfully replaced, or CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat array_zip_iter_replace(ArrayZipIter *iter, void *e1, void *e2, void **out1, void **out2)
{
 10019e4:	e92d4070 	push	{r4, r5, r6, lr}
    if ((iter->index - 1) >= iter->ar1->size || (iter->index - 1) >= iter->ar2->size)
 10019e8:	e5905000 	ldr	r5, [r0]
 10019ec:	e590c008 	ldr	ip, [r0, #8]
 10019f0:	e595e000 	ldr	lr, [r5]
 10019f4:	e24cc001 	sub	ip, ip, #1
 10019f8:	e15c000e 	cmp	ip, lr
 10019fc:	2a00001c 	bcs	1001a74 <array_zip_iter_replace+0x90>
 1001a00:	e590e004 	ldr	lr, [r0, #4]
 1001a04:	e59ee000 	ldr	lr, [lr]
 1001a08:	e15c000e 	cmp	ip, lr
 1001a0c:	2a000018 	bcs	1001a74 <array_zip_iter_replace+0x90>
    if (out)
 1001a10:	e595600c 	ldr	r6, [r5, #12]
 1001a14:	e1a0410c 	lsl	r4, ip, #2
 1001a18:	e3530000 	cmp	r3, #0
 1001a1c:	e086e004 	add	lr, r6, r4
        *out = ar->buffer[index];
 1001a20:	1796e10c 	ldrne	lr, [r6, ip, lsl #2]
 1001a24:	1583e000 	strne	lr, [r3]
 1001a28:	1595e00c 	ldrne	lr, [r5, #12]
 1001a2c:	108ee004 	addne	lr, lr, r4
    ar->buffer[index] = element;
 1001a30:	e58e1000 	str	r1, [lr]
        return CC_ERR_OUT_OF_RANGE;

    array_replace_at(iter->ar1, e1, iter->index - 1, out1);
    array_replace_at(iter->ar2, e2, iter->index - 1, out2);
 1001a34:	e5903004 	ldr	r3, [r0, #4]
    if (index >= ar->size)
 1001a38:	e5931000 	ldr	r1, [r3]
 1001a3c:	e15c0001 	cmp	ip, r1
 1001a40:	2a00000d 	bcs	1001a7c <array_zip_iter_replace+0x98>
    if (out)
 1001a44:	e59d1010 	ldr	r1, [sp, #16]
 1001a48:	e593000c 	ldr	r0, [r3, #12]
 1001a4c:	e3510000 	cmp	r1, #0
 1001a50:	e0801004 	add	r1, r0, r4
        *out = ar->buffer[index];
 1001a54:	1790110c 	ldrne	r1, [r0, ip, lsl #2]
 1001a58:	159d0010 	ldrne	r0, [sp, #16]
 1001a5c:	15801000 	strne	r1, [r0]

    return CC_OK;
 1001a60:	e3a00000 	mov	r0, #0
 1001a64:	1593100c 	ldrne	r1, [r3, #12]
 1001a68:	10811004 	addne	r1, r1, r4
    ar->buffer[index] = element;
 1001a6c:	e5812000 	str	r2, [r1]
    return CC_OK;
 1001a70:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_OUT_OF_RANGE;
 1001a74:	e3a00008 	mov	r0, #8
 1001a78:	e8bd8070 	pop	{r4, r5, r6, pc}
    return CC_OK;
 1001a7c:	e3a00000 	mov	r0, #0
}
 1001a80:	e8bd8070 	pop	{r4, r5, r6, pc}

01001a84 <array_zip_iter_index>:
 *
 * @return current iterator index.
 */
size_t array_zip_iter_index(ArrayZipIter *iter)
{
    return iter->index - 1;
 1001a84:	e5900008 	ldr	r0, [r0, #8]
}
 1001a88:	e2400001 	sub	r0, r0, #1
 1001a8c:	e12fff1e 	bx	lr

01001a90 <cc_common_cmp_str>:
 *
 * @return
 */
int cc_common_cmp_str(const void *str1, const void *str2)
{
    return strcmp((const char*) str1, (const char*) str2);
 1001a90:	ea009cba 	b	1028d80 <__strcmp_from_arm>

01001a94 <expand_capacity>:
 * the memory allocation for the new buffer failed, or CC_ERR_MAX_CAPACITY
 * if the Deque is already at maximum capacity.
 */
static enum cc_stat expand_capacity(Deque *deque)
{
    if (deque->capacity == MAX_POW_TWO)
 1001a94:	e5903004 	ldr	r3, [r0, #4]
 1001a98:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 1001a9c:	0a000028 	beq	1001b44 <expand_capacity+0xb0>
{
 1001aa0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
        return CC_ERR_MAX_CAPACITY;

    size_t new_capacity = deque->capacity << 1;
 1001aa4:	e1a05083 	lsl	r5, r3, #1
    void **new_buffer = deque->mem_calloc(new_capacity, sizeof(void*));
 1001aa8:	e1a04000 	mov	r4, r0
 1001aac:	e5903018 	ldr	r3, [r0, #24]
 1001ab0:	e3a01004 	mov	r1, #4
 1001ab4:	e1a00005 	mov	r0, r5
 1001ab8:	e12fff33 	blx	r3

    if (!new_buffer)
 1001abc:	e2507000 	subs	r7, r0, #0
 1001ac0:	0a00001d 	beq	1001b3c <expand_capacity+0xa8>
        if (deque->last > deque->first) {
 1001ac4:	e5943008 	ldr	r3, [r4, #8]
 1001ac8:	e594800c 	ldr	r8, [r4, #12]
 1001acc:	e5941010 	ldr	r1, [r4, #16]
 1001ad0:	e1580003 	cmp	r8, r3
 1001ad4:	e0811103 	add	r1, r1, r3, lsl #2
 1001ad8:	8a000013 	bhi	1001b2c <expand_capacity+0x98>
            size_t e = deque->capacity - deque->first;
 1001adc:	e5946004 	ldr	r6, [r4, #4]
 1001ae0:	e0466003 	sub	r6, r6, r3
            memcpy(buff,
 1001ae4:	e1a06106 	lsl	r6, r6, #2
 1001ae8:	e1a02006 	mov	r2, r6
 1001aec:	eb007303 	bl	101e700 <memcpy>
            memcpy(&(buff[e]),
 1001af0:	e0870006 	add	r0, r7, r6
 1001af4:	e1a02108 	lsl	r2, r8, #2
 1001af8:	e5941010 	ldr	r1, [r4, #16]
 1001afc:	eb0072ff 	bl	101e700 <memcpy>
        return CC_ERR_ALLOC;

    copy_buffer(deque, new_buffer, NULL);
    deque->mem_free(deque->buffer);
 1001b00:	e594301c 	ldr	r3, [r4, #28]
 1001b04:	e5940010 	ldr	r0, [r4, #16]
 1001b08:	e12fff33 	blx	r3

    deque->first    = 0;
    deque->last     = deque->size;
 1001b0c:	e5942000 	ldr	r2, [r4]
    deque->first    = 0;
 1001b10:	e3a03000 	mov	r3, #0
    deque->capacity = new_capacity;
 1001b14:	e5845004 	str	r5, [r4, #4]
    deque->buffer   = new_buffer;

    return CC_OK;
 1001b18:	e1a00003 	mov	r0, r3
    deque->buffer   = new_buffer;
 1001b1c:	e5847010 	str	r7, [r4, #16]
    deque->last     = deque->size;
 1001b20:	e584200c 	str	r2, [r4, #12]
    deque->first    = 0;
 1001b24:	e5843008 	str	r3, [r4, #8]
    return CC_OK;
 1001b28:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
            memcpy(buff,
 1001b2c:	e5942000 	ldr	r2, [r4]
 1001b30:	e1a02102 	lsl	r2, r2, #2
 1001b34:	eb0072f1 	bl	101e700 <memcpy>
 1001b38:	eafffff0 	b	1001b00 <expand_capacity+0x6c>
        return CC_ERR_ALLOC;
 1001b3c:	e3a00001 	mov	r0, #1
}
 1001b40:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_MAX_CAPACITY;
 1001b44:	e3a00004 	mov	r0, #4
}
 1001b48:	e12fff1e 	bx	lr

01001b4c <deque_new>:
{
 1001b4c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    Deque *deque = conf->mem_calloc(1, sizeof(Deque));
 1001b50:	e3a01020 	mov	r1, #32
{
 1001b54:	e1a05000 	mov	r5, r0
    Deque *deque = conf->mem_calloc(1, sizeof(Deque));
 1001b58:	e3a00001 	mov	r0, #1
 1001b5c:	fa006d4f 	blx	101d0a0 <calloc>
    if (!deque)
 1001b60:	e2504000 	subs	r4, r0, #0
 1001b64:	0a000015 	beq	1001bc0 <deque_new+0x74>
    if (!(deque->buffer = conf->mem_alloc(conf->capacity * sizeof(void*)))) {
 1001b68:	e3a00020 	mov	r0, #32
 1001b6c:	fa00704b 	blx	101dca0 <malloc>
 1001b70:	e3500000 	cmp	r0, #0
 1001b74:	e5840010 	str	r0, [r4, #16]
 1001b78:	0a000012 	beq	1001bc8 <deque_new+0x7c>
    deque->mem_alloc  = conf->mem_alloc;
 1001b7c:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    deque->mem_calloc = conf->mem_calloc;
 1001b80:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    deque->mem_free   = conf->mem_free;
 1001b84:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    deque->mem_alloc  = conf->mem_alloc;
 1001b88:	e3401101 	movt	r1, #257	; 0x101
    deque->mem_calloc = conf->mem_calloc;
 1001b8c:	e3402101 	movt	r2, #257	; 0x101
    deque->mem_free   = conf->mem_free;
 1001b90:	e3403101 	movt	r3, #257	; 0x101
    deque->size       = 0;
 1001b94:	e3a06000 	mov	r6, #0
 1001b98:	e3a07008 	mov	r7, #8
 1001b9c:	e3a08000 	mov	r8, #0
 1001ba0:	e3a09000 	mov	r9, #0
    *d = deque;
 1001ba4:	e5854000 	str	r4, [r5]
    return CC_OK;
 1001ba8:	e3a00000 	mov	r0, #0
    deque->mem_alloc  = conf->mem_alloc;
 1001bac:	e5841014 	str	r1, [r4, #20]
    deque->mem_free   = conf->mem_free;
 1001bb0:	e1c421f8 	strd	r2, [r4, #24]
    deque->size       = 0;
 1001bb4:	e1c460f0 	strd	r6, [r4]
 1001bb8:	e1c480f8 	strd	r8, [r4, #8]
    return CC_OK;
 1001bbc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 1001bc0:	e3a00001 	mov	r0, #1
}
 1001bc4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        conf->mem_free(deque);
 1001bc8:	e1a00004 	mov	r0, r4
 1001bcc:	fa007037 	blx	101dcb0 <free>
        return CC_ERR_ALLOC;
 1001bd0:	e3a00001 	mov	r0, #1
 1001bd4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01001bd8 <deque_new_conf>:
{
 1001bd8:	e92d4070 	push	{r4, r5, r6, lr}
 1001bdc:	e1a06000 	mov	r6, r0
    Deque *deque = conf->mem_calloc(1, sizeof(Deque));
 1001be0:	e5903008 	ldr	r3, [r0, #8]
{
 1001be4:	e1a04001 	mov	r4, r1
    Deque *deque = conf->mem_calloc(1, sizeof(Deque));
 1001be8:	e3a00001 	mov	r0, #1
 1001bec:	e3a01020 	mov	r1, #32
 1001bf0:	e12fff33 	blx	r3
    if (!deque)
 1001bf4:	e2505000 	subs	r5, r0, #0
 1001bf8:	0a00001c 	beq	1001c70 <deque_new_conf+0x98>
    if (!(deque->buffer = conf->mem_alloc(conf->capacity * sizeof(void*)))) {
 1001bfc:	e8960009 	ldm	r6, {r0, r3}
 1001c00:	e1a00100 	lsl	r0, r0, #2
 1001c04:	e12fff33 	blx	r3
 1001c08:	e3500000 	cmp	r0, #0
 1001c0c:	e5850010 	str	r0, [r5, #16]
 1001c10:	0a000018 	beq	1001c78 <deque_new_conf+0xa0>
    deque->mem_alloc  = conf->mem_alloc;
 1001c14:	e996000e 	ldmib	r6, {r1, r2, r3}
 1001c18:	e5851014 	str	r1, [r5, #20]
 1001c1c:	e1c521f8 	strd	r2, [r5, #24]
    deque->capacity   = upper_pow_two(conf->capacity);
 1001c20:	e5963000 	ldr	r3, [r6]
 *
 * @return the nearest upper power of two
 */
static INLINE size_t upper_pow_two(size_t n)
{
    if (n >= MAX_POW_TWO)
 1001c24:	e3530000 	cmp	r3, #0
        return MAX_POW_TWO;
 1001c28:	b3a03102 	movlt	r3, #-2147483648	; 0x80000000
    if (n >= MAX_POW_TWO)
 1001c2c:	ba000007 	blt	1001c50 <deque_new_conf+0x78>
    /**
     * taken from:
     * http://graphics.stanford.edu/~seander/
     * bithacks.html#RoundUpPowerOf2Float
     */
    n--;
 1001c30:	12433001 	subne	r3, r3, #1
        return 2;
 1001c34:	03a03002 	moveq	r3, #2
    n |= n >> 1;
 1001c38:	118330a3 	orrne	r3, r3, r3, lsr #1
    n |= n >> 2;
 1001c3c:	11833123 	orrne	r3, r3, r3, lsr #2
    n |= n >> 4;
 1001c40:	11833223 	orrne	r3, r3, r3, lsr #4
    n |= n >> 8;
 1001c44:	11833423 	orrne	r3, r3, r3, lsr #8
    n |= n >> 16;
 1001c48:	11833823 	orrne	r3, r3, r3, lsr #16
    n++;
 1001c4c:	12833001 	addne	r3, r3, #1
    deque->first      = 0;
 1001c50:	e3a02000 	mov	r2, #0
    deque->capacity   = upper_pow_two(conf->capacity);
 1001c54:	e5853004 	str	r3, [r5, #4]
    deque->first      = 0;
 1001c58:	e5852008 	str	r2, [r5, #8]
    return CC_OK;
 1001c5c:	e1a00002 	mov	r0, r2
    deque->last       = 0;
 1001c60:	e585200c 	str	r2, [r5, #12]
    deque->size       = 0;
 1001c64:	e5852000 	str	r2, [r5]
    *d = deque;
 1001c68:	e5845000 	str	r5, [r4]
    return CC_OK;
 1001c6c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1001c70:	e3a00001 	mov	r0, #1
}
 1001c74:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(deque);
 1001c78:	e1a00005 	mov	r0, r5
 1001c7c:	e596300c 	ldr	r3, [r6, #12]
 1001c80:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1001c84:	e3a00001 	mov	r0, #1
 1001c88:	e8bd8070 	pop	{r4, r5, r6, pc}

01001c8c <deque_conf_init>:
    conf->mem_alloc  = malloc;
 1001c8c:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 1001c90:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 1001c94:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->capacity   = DEFAULT_CAPACITY;
 1001c98:	e3a0c008 	mov	ip, #8
    conf->mem_alloc  = malloc;
 1001c9c:	e3401101 	movt	r1, #257	; 0x101
    conf->mem_calloc = calloc;
 1001ca0:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 1001ca4:	e3403101 	movt	r3, #257	; 0x101
    conf->capacity   = DEFAULT_CAPACITY;
 1001ca8:	e580c000 	str	ip, [r0]
    conf->mem_free   = free;
 1001cac:	e980000e 	stmib	r0, {r1, r2, r3}
}
 1001cb0:	e12fff1e 	bx	lr

01001cb4 <deque_destroy>:
{
 1001cb4:	e92d4010 	push	{r4, lr}
 1001cb8:	e1a04000 	mov	r4, r0
    deque->mem_free(deque->buffer);
 1001cbc:	e590301c 	ldr	r3, [r0, #28]
 1001cc0:	e5900010 	ldr	r0, [r0, #16]
 1001cc4:	e12fff33 	blx	r3
    deque->mem_free(deque);
 1001cc8:	e594301c 	ldr	r3, [r4, #28]
 1001ccc:	e1a00004 	mov	r0, r4
}
 1001cd0:	e8bd4010 	pop	{r4, lr}
    deque->mem_free(deque);
 1001cd4:	e12fff13 	bx	r3

01001cd8 <deque_destroy_cb>:
    for (i = 0; i < deque->size; i++) {
 1001cd8:	e5903000 	ldr	r3, [r0]
{
 1001cdc:	e92d4070 	push	{r4, r5, r6, lr}
 1001ce0:	e1a04000 	mov	r4, r0
    for (i = 0; i < deque->size; i++) {
 1001ce4:	e3530000 	cmp	r3, #0
 1001ce8:	0a00000c 	beq	1001d20 <deque_destroy_cb+0x48>
 1001cec:	e1a06001 	mov	r6, r1
 1001cf0:	e3a05000 	mov	r5, #0
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1001cf4:	e1c420d4 	ldrd	r2, [r4, #4]
        fn(deque->buffer[p]);
 1001cf8:	e5941010 	ldr	r1, [r4, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1001cfc:	e0853003 	add	r3, r5, r3
 1001d00:	e2422001 	sub	r2, r2, #1
 1001d04:	e0033002 	and	r3, r3, r2
    for (i = 0; i < deque->size; i++) {
 1001d08:	e2855001 	add	r5, r5, #1
        fn(deque->buffer[p]);
 1001d0c:	e7910103 	ldr	r0, [r1, r3, lsl #2]
 1001d10:	e12fff36 	blx	r6
    for (i = 0; i < deque->size; i++) {
 1001d14:	e5943000 	ldr	r3, [r4]
 1001d18:	e1550003 	cmp	r5, r3
 1001d1c:	3afffff4 	bcc	1001cf4 <deque_destroy_cb+0x1c>
    deque->first = 0;
 1001d20:	e3a03000 	mov	r3, #0
    deque->mem_free(deque->buffer);
 1001d24:	e5940010 	ldr	r0, [r4, #16]
    deque->first = 0;
 1001d28:	e5843008 	str	r3, [r4, #8]
    deque->last  = 0;
 1001d2c:	e584300c 	str	r3, [r4, #12]
    deque->size  = 0;
 1001d30:	e5843000 	str	r3, [r4]
    deque->mem_free(deque->buffer);
 1001d34:	e594201c 	ldr	r2, [r4, #28]
 1001d38:	e12fff32 	blx	r2
    deque->mem_free(deque);
 1001d3c:	e594301c 	ldr	r3, [r4, #28]
 1001d40:	e1a00004 	mov	r0, r4
}
 1001d44:	e8bd4070 	pop	{r4, r5, r6, lr}
    deque->mem_free(deque);
 1001d48:	e12fff13 	bx	r3

01001d4c <deque_add>:
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001d4c:	e5902004 	ldr	r2, [r0, #4]
 1001d50:	e5903000 	ldr	r3, [r0]
{
 1001d54:	e92d4070 	push	{r4, r5, r6, lr}
 1001d58:	e1a04000 	mov	r4, r0
 1001d5c:	e1a05001 	mov	r5, r1
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001d60:	e1520003 	cmp	r2, r3
 1001d64:	0a00000a 	beq	1001d94 <deque_add+0x48>
    deque->buffer[deque->last] = element;
 1001d68:	e594c00c 	ldr	ip, [r4, #12]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001d6c:	e2422001 	sub	r2, r2, #1
    deque->buffer[deque->last] = element;
 1001d70:	e5941010 	ldr	r1, [r4, #16]
    deque->size++;
 1001d74:	e2833001 	add	r3, r3, #1
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001d78:	e28c0001 	add	r0, ip, #1
 1001d7c:	e0022000 	and	r2, r2, r0
    deque->buffer[deque->last] = element;
 1001d80:	e781510c 	str	r5, [r1, ip, lsl #2]
    return CC_OK;
 1001d84:	e3a00000 	mov	r0, #0
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001d88:	e584200c 	str	r2, [r4, #12]
    deque->size++;
 1001d8c:	e5843000 	str	r3, [r4]
    return CC_OK;
 1001d90:	e8bd8070 	pop	{r4, r5, r6, pc}
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001d94:	ebffff3e 	bl	1001a94 <expand_capacity>
 1001d98:	e3500000 	cmp	r0, #0
 1001d9c:	05942004 	ldreq	r2, [r4, #4]
 1001da0:	05943000 	ldreq	r3, [r4]
 1001da4:	0affffef 	beq	1001d68 <deque_add+0x1c>
        return CC_ERR_ALLOC;
 1001da8:	e3a00001 	mov	r0, #1
}
 1001dac:	e8bd8070 	pop	{r4, r5, r6, pc}

01001db0 <deque_add_first>:
{
 1001db0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1001db4:	e1a05000 	mov	r5, r0
    if (deque->size >= deque->capacity && expand_capacity(deque) != CC_OK)
 1001db8:	e8900018 	ldm	r0, {r3, r4}
{
 1001dbc:	e1a07001 	mov	r7, r1
    if (deque->size >= deque->capacity && expand_capacity(deque) != CC_OK)
 1001dc0:	e1530004 	cmp	r3, r4
 1001dc4:	2a00000a 	bcs	1001df4 <deque_add_first+0x44>
 1001dc8:	e5902008 	ldr	r2, [r0, #8]
 1001dcc:	e5906010 	ldr	r6, [r0, #16]
 1001dd0:	e2422001 	sub	r2, r2, #1
    deque->first = (deque->first - 1) & (deque->capacity - 1);
 1001dd4:	e2444001 	sub	r4, r4, #1
    deque->size++;
 1001dd8:	e2833001 	add	r3, r3, #1
    deque->first = (deque->first - 1) & (deque->capacity - 1);
 1001ddc:	e0044002 	and	r4, r4, r2
    return CC_OK;
 1001de0:	e3a00000 	mov	r0, #0
    deque->first = (deque->first - 1) & (deque->capacity - 1);
 1001de4:	e5854008 	str	r4, [r5, #8]
    deque->buffer[deque->first] = element;
 1001de8:	e7867104 	str	r7, [r6, r4, lsl #2]
    deque->size++;
 1001dec:	e5853000 	str	r3, [r5]
}
 1001df0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (deque->capacity == MAX_POW_TWO)
 1001df4:	e3540102 	cmp	r4, #-2147483648	; 0x80000000
 1001df8:	0a000018 	beq	1001e60 <deque_add_first+0xb0>
    size_t new_capacity = deque->capacity << 1;
 1001dfc:	e1a04084 	lsl	r4, r4, #1
    void **new_buffer = deque->mem_calloc(new_capacity, sizeof(void*));
 1001e00:	e5903018 	ldr	r3, [r0, #24]
 1001e04:	e3a01004 	mov	r1, #4
 1001e08:	e1a00004 	mov	r0, r4
 1001e0c:	e12fff33 	blx	r3
    if (!new_buffer)
 1001e10:	e2506000 	subs	r6, r0, #0
 1001e14:	0a000011 	beq	1001e60 <deque_add_first+0xb0>
        if (deque->last > deque->first) {
 1001e18:	e5953008 	ldr	r3, [r5, #8]
 1001e1c:	e595900c 	ldr	r9, [r5, #12]
 1001e20:	e5951010 	ldr	r1, [r5, #16]
 1001e24:	e1590003 	cmp	r9, r3
 1001e28:	e0811103 	add	r1, r1, r3, lsl #2
 1001e2c:	9a00000d 	bls	1001e68 <deque_add_first+0xb8>
            memcpy(buff,
 1001e30:	e5952000 	ldr	r2, [r5]
 1001e34:	e1a02102 	lsl	r2, r2, #2
 1001e38:	eb007230 	bl	101e700 <memcpy>
    deque->mem_free(deque->buffer);
 1001e3c:	e595301c 	ldr	r3, [r5, #28]
 1001e40:	e5950010 	ldr	r0, [r5, #16]
 1001e44:	e12fff33 	blx	r3
    deque->last     = deque->size;
 1001e48:	e5953000 	ldr	r3, [r5]
    deque->buffer   = new_buffer;
 1001e4c:	e3e02000 	mvn	r2, #0
    deque->capacity = new_capacity;
 1001e50:	e5854004 	str	r4, [r5, #4]
    deque->buffer   = new_buffer;
 1001e54:	e5856010 	str	r6, [r5, #16]
    deque->last     = deque->size;
 1001e58:	e585300c 	str	r3, [r5, #12]
    return CC_OK;
 1001e5c:	eaffffdc 	b	1001dd4 <deque_add_first+0x24>
        return CC_ERR_ALLOC;
 1001e60:	e3a00001 	mov	r0, #1
 1001e64:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            size_t e = deque->capacity - deque->first;
 1001e68:	e5958004 	ldr	r8, [r5, #4]
 1001e6c:	e0488003 	sub	r8, r8, r3
            memcpy(buff,
 1001e70:	e1a08108 	lsl	r8, r8, #2
 1001e74:	e1a02008 	mov	r2, r8
 1001e78:	eb007220 	bl	101e700 <memcpy>
            memcpy(&(buff[e]),
 1001e7c:	e0860008 	add	r0, r6, r8
 1001e80:	e1a02109 	lsl	r2, r9, #2
 1001e84:	e5951010 	ldr	r1, [r5, #16]
 1001e88:	eb00721c 	bl	101e700 <memcpy>
 1001e8c:	eaffffea 	b	1001e3c <deque_add_first+0x8c>

01001e90 <deque_add_last>:
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001e90:	e5902004 	ldr	r2, [r0, #4]
 1001e94:	e5903000 	ldr	r3, [r0]
{
 1001e98:	e92d4070 	push	{r4, r5, r6, lr}
 1001e9c:	e1a04000 	mov	r4, r0
 1001ea0:	e1a05001 	mov	r5, r1
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001ea4:	e1520003 	cmp	r2, r3
 1001ea8:	0a00000a 	beq	1001ed8 <deque_add_last+0x48>
    deque->buffer[deque->last] = element;
 1001eac:	e594c00c 	ldr	ip, [r4, #12]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001eb0:	e2422001 	sub	r2, r2, #1
    deque->buffer[deque->last] = element;
 1001eb4:	e5941010 	ldr	r1, [r4, #16]
    deque->size++;
 1001eb8:	e2833001 	add	r3, r3, #1
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001ebc:	e28c0001 	add	r0, ip, #1
 1001ec0:	e0022000 	and	r2, r2, r0
    deque->buffer[deque->last] = element;
 1001ec4:	e781510c 	str	r5, [r1, ip, lsl #2]
    return CC_OK;
 1001ec8:	e3a00000 	mov	r0, #0
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1001ecc:	e584200c 	str	r2, [r4, #12]
    deque->size++;
 1001ed0:	e5843000 	str	r3, [r4]
    return CC_OK;
 1001ed4:	e8bd8070 	pop	{r4, r5, r6, pc}
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001ed8:	ebfffeed 	bl	1001a94 <expand_capacity>
 1001edc:	e3500000 	cmp	r0, #0
 1001ee0:	05942004 	ldreq	r2, [r4, #4]
 1001ee4:	05943000 	ldreq	r3, [r4]
 1001ee8:	0affffef 	beq	1001eac <deque_add_last+0x1c>
        return CC_ERR_ALLOC;
 1001eec:	e3a00001 	mov	r0, #1
}
 1001ef0:	e8bd8070 	pop	{r4, r5, r6, pc}

01001ef4 <deque_add_at>:
    if (index >= deque->size)
 1001ef4:	e5903000 	ldr	r3, [r0]
 1001ef8:	e1530002 	cmp	r3, r2
 1001efc:	9a000056 	bls	100205c <deque_add_at+0x168>
{
 1001f00:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1001f04:	e1a04000 	mov	r4, r0
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1001f08:	e590e004 	ldr	lr, [r0, #4]
 1001f0c:	e1a08001 	mov	r8, r1
 1001f10:	e1a05002 	mov	r5, r2
 1001f14:	e153000e 	cmp	r3, lr
 1001f18:	0a000060 	beq	10020a0 <deque_add_at+0x1ac>
    if (index == 0)
 1001f1c:	e3550000 	cmp	r5, #0
    const size_t c = deque->capacity - 1;
 1001f20:	e24e6001 	sub	r6, lr, #1
    const size_t f = deque->first & c;
 1001f24:	e5942008 	ldr	r2, [r4, #8]
    if (index == 0)
 1001f28:	0a000064 	beq	10020c0 <deque_add_at+0x1cc>
    if (index == c)
 1001f2c:	e1550006 	cmp	r5, r6
    const size_t l = deque->last & c;
 1001f30:	e594a00c 	ldr	sl, [r4, #12]
    if (index == c)
 1001f34:	0a00006e 	beq	10020f4 <deque_add_at+0x200>
    if (index <= (deque->size / 2) - 1) {
 1001f38:	e1a010a3 	lsr	r1, r3, #1
    const size_t p = (deque->first + index) & c;
 1001f3c:	e0827005 	add	r7, r2, r5
 1001f40:	e0077006 	and	r7, r7, r6
    if (index <= (deque->size / 2) - 1) {
 1001f44:	e594c010 	ldr	ip, [r4, #16]
 1001f48:	e2411001 	sub	r1, r1, #1
 1001f4c:	e1a09107 	lsl	r9, r7, #2
 1001f50:	e1510005 	cmp	r1, r5
 1001f54:	3a000020 	bcc	1001fdc <deque_add_at+0xe8>
    const size_t f = deque->first & c;
 1001f58:	e0022006 	and	r2, r2, r6
        if (p < f || f == 0) {
 1001f5c:	e16f3f12 	clz	r3, r2
 1001f60:	e1a032a3 	lsr	r3, r3, #5
 1001f64:	e1520007 	cmp	r2, r7
 1001f68:	83833001 	orrhi	r3, r3, #1
 1001f6c:	e3530000 	cmp	r3, #0
 1001f70:	0a000042 	beq	1002080 <deque_add_at+0x18c>
            const size_t r_move = (f != 0) ? c - f + 1 : 0;
 1001f74:	e3520000 	cmp	r2, #0
 1001f78:	e59c5000 	ldr	r5, [ip]
 1001f7c:	0a000008 	beq	1001fa4 <deque_add_at+0xb0>
                memmove(&(deque->buffer[f - 1]),
 1001f80:	e2420107 	sub	r0, r2, #-1073741823	; 0xc0000001
            const size_t r_move = (f != 0) ? c - f + 1 : 0;
 1001f84:	e04e2002 	sub	r2, lr, r2
                memmove(&(deque->buffer[f - 1]),
 1001f88:	e1a00100 	lsl	r0, r0, #2
 1001f8c:	e1a02102 	lsl	r2, r2, #2
                        &(deque->buffer[f]),
 1001f90:	e2801004 	add	r1, r0, #4
                memmove(&(deque->buffer[f - 1]),
 1001f94:	e08c0000 	add	r0, ip, r0
 1001f98:	e08c1001 	add	r1, ip, r1
 1001f9c:	fa00734f 	blx	101ece0 <memmove>
 1001fa0:	e594c010 	ldr	ip, [r4, #16]
            if (p != 0) {
 1001fa4:	e3570000 	cmp	r7, #0
 1001fa8:	1a00005c 	bne	1002120 <deque_add_at+0x22c>
            deque->buffer[c] = e_first;
 1001fac:	e78c5106 	str	r5, [ip, r6, lsl #2]
        deque->first = (deque->first - 1) & c;
 1001fb0:	e5943008 	ldr	r3, [r4, #8]
 1001fb4:	e2433001 	sub	r3, r3, #1
 1001fb8:	e0066003 	and	r6, r6, r3
 1001fbc:	e5846008 	str	r6, [r4, #8]
    deque->size++;
 1001fc0:	e5943000 	ldr	r3, [r4]
    return CC_OK;
 1001fc4:	e3a00000 	mov	r0, #0
    deque->buffer[p] = element;
 1001fc8:	e5942010 	ldr	r2, [r4, #16]
    deque->size++;
 1001fcc:	e2833001 	add	r3, r3, #1
    deque->buffer[p] = element;
 1001fd0:	e7828107 	str	r8, [r2, r7, lsl #2]
    deque->size++;
 1001fd4:	e5843000 	str	r3, [r4]
}
 1001fd8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    const size_t l = deque->last & c;
 1001fdc:	e00aa006 	and	sl, sl, r6
        if (p > l || l == c) {
 1001fe0:	e046200a 	sub	r2, r6, sl
 1001fe4:	e16f2f12 	clz	r2, r2
 1001fe8:	e1a022a2 	lsr	r2, r2, #5
 1001fec:	e15a0007 	cmp	sl, r7
 1001ff0:	33822001 	orrcc	r2, r2, #1
 1001ff4:	e3520000 	cmp	r2, #0
 1001ff8:	0a000019 	beq	1002064 <deque_add_at+0x170>
            if (p != c) {
 1001ffc:	e1560007 	cmp	r6, r7
            void* e_last = deque->buffer[c];
 1002000:	e79c5106 	ldr	r5, [ip, r6, lsl #2]
            if (p != c) {
 1002004:	0a000006 	beq	1002024 <deque_add_at+0x130>
                        (c - p) * sizeof(void*));
 1002008:	e0462007 	sub	r2, r6, r7
                memmove(&(deque->buffer[p + 1]),
 100200c:	e2890004 	add	r0, r9, #4
 1002010:	e08c0000 	add	r0, ip, r0
 1002014:	e08c1009 	add	r1, ip, r9
 1002018:	e1a02102 	lsl	r2, r2, #2
 100201c:	fa00732f 	blx	101ece0 <memmove>
 1002020:	e594c010 	ldr	ip, [r4, #16]
            if (l != c) {
 1002024:	e156000a 	cmp	r6, sl
 1002028:	0a000005 	beq	1002044 <deque_add_at+0x150>
                memmove(&(deque->buffer[1]),
 100202c:	e28aa001 	add	sl, sl, #1
 1002030:	e1a0100c 	mov	r1, ip
 1002034:	e28c0004 	add	r0, ip, #4
 1002038:	e1a0210a 	lsl	r2, sl, #2
 100203c:	fa007327 	blx	101ece0 <memmove>
 1002040:	e594c010 	ldr	ip, [r4, #16]
            deque->buffer[0] = e_last;
 1002044:	e58c5000 	str	r5, [ip]
        deque->last = (deque->last + 1) & c;
 1002048:	e594300c 	ldr	r3, [r4, #12]
 100204c:	e2833001 	add	r3, r3, #1
 1002050:	e0066003 	and	r6, r6, r3
 1002054:	e584600c 	str	r6, [r4, #12]
 1002058:	eaffffd8 	b	1001fc0 <deque_add_at+0xcc>
        return CC_ERR_OUT_OF_RANGE;
 100205c:	e3a00008 	mov	r0, #8
}
 1002060:	e12fff1e 	bx	lr
                    (deque->size - index) * sizeof(void*));
 1002064:	e0432005 	sub	r2, r3, r5
            memmove(&(deque->buffer[p + 1]),
 1002068:	e2890004 	add	r0, r9, #4
 100206c:	e1a02102 	lsl	r2, r2, #2
 1002070:	e08c0000 	add	r0, ip, r0
 1002074:	e08c1009 	add	r1, ip, r9
 1002078:	fa007318 	blx	101ece0 <memmove>
 100207c:	eafffff1 	b	1002048 <deque_add_at+0x154>
            memmove(&(deque->buffer[f - 1]),
 1002080:	e2420107 	sub	r0, r2, #-1073741823	; 0xc0000001
 1002084:	e1a02105 	lsl	r2, r5, #2
 1002088:	e1a00100 	lsl	r0, r0, #2
                    &(deque->buffer[f]),
 100208c:	e2801004 	add	r1, r0, #4
            memmove(&(deque->buffer[f - 1]),
 1002090:	e08c0000 	add	r0, ip, r0
 1002094:	e08c1001 	add	r1, ip, r1
 1002098:	fa007310 	blx	101ece0 <memmove>
 100209c:	eaffffc3 	b	1001fb0 <deque_add_at+0xbc>
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 10020a0:	ebfffe7b 	bl	1001a94 <expand_capacity>
 10020a4:	e3500000 	cmp	r0, #0
 10020a8:	1a00000f 	bne	10020ec <deque_add_at+0x1f8>
 10020ac:	e8944008 	ldm	r4, {r3, lr}
    if (index == 0)
 10020b0:	e3550000 	cmp	r5, #0
    const size_t f = deque->first & c;
 10020b4:	e5942008 	ldr	r2, [r4, #8]
    const size_t c = deque->capacity - 1;
 10020b8:	e24e6001 	sub	r6, lr, #1
    if (index == 0)
 10020bc:	1affff9a 	bne	1001f2c <deque_add_at+0x38>
    if (deque->size >= deque->capacity && expand_capacity(deque) != CC_OK)
 10020c0:	e15e0003 	cmp	lr, r3
 10020c4:	9a00001b 	bls	1002138 <deque_add_at+0x244>
    deque->buffer[deque->first] = element;
 10020c8:	e5941010 	ldr	r1, [r4, #16]
    deque->first = (deque->first - 1) & (deque->capacity - 1);
 10020cc:	e2422001 	sub	r2, r2, #1
 10020d0:	e0066002 	and	r6, r6, r2
    deque->size++;
 10020d4:	e2833001 	add	r3, r3, #1
    deque->first = (deque->first - 1) & (deque->capacity - 1);
 10020d8:	e5846008 	str	r6, [r4, #8]
    return CC_OK;
 10020dc:	e3a00000 	mov	r0, #0
    deque->buffer[deque->first] = element;
 10020e0:	e7818106 	str	r8, [r1, r6, lsl #2]
    deque->size++;
 10020e4:	e5843000 	str	r3, [r4]
    return CC_OK;
 10020e8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 10020ec:	e3a00001 	mov	r0, #1
 10020f0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 10020f4:	e15e0003 	cmp	lr, r3
 10020f8:	0a000017 	beq	100215c <deque_add_at+0x268>
    deque->buffer[deque->last] = element;
 10020fc:	e5942010 	ldr	r2, [r4, #16]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002100:	e28a1001 	add	r1, sl, #1
    deque->size++;
 1002104:	e2833001 	add	r3, r3, #1
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002108:	e0066001 	and	r6, r6, r1
    return CC_OK;
 100210c:	e3a00000 	mov	r0, #0
    deque->buffer[deque->last] = element;
 1002110:	e782810a 	str	r8, [r2, sl, lsl #2]
    deque->size++;
 1002114:	e5843000 	str	r3, [r4]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002118:	e584600c 	str	r6, [r4, #12]
    return CC_OK;
 100211c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                memmove(&(deque->buffer[0]),
 1002120:	e28c1004 	add	r1, ip, #4
 1002124:	e1a0000c 	mov	r0, ip
 1002128:	e1a02009 	mov	r2, r9
 100212c:	fa0072eb 	blx	101ece0 <memmove>
 1002130:	e594c010 	ldr	ip, [r4, #16]
 1002134:	eaffff9c 	b	1001fac <deque_add_at+0xb8>
    if (deque->size >= deque->capacity && expand_capacity(deque) != CC_OK)
 1002138:	e1a00004 	mov	r0, r4
 100213c:	ebfffe54 	bl	1001a94 <expand_capacity>
 1002140:	e3500000 	cmp	r0, #0
 1002144:	1affffe8 	bne	10020ec <deque_add_at+0x1f8>
 1002148:	e5946004 	ldr	r6, [r4, #4]
 100214c:	e5942008 	ldr	r2, [r4, #8]
 1002150:	e5943000 	ldr	r3, [r4]
 1002154:	e2466001 	sub	r6, r6, #1
 1002158:	eaffffda 	b	10020c8 <deque_add_at+0x1d4>
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 100215c:	e1a00004 	mov	r0, r4
 1002160:	ebfffe4b 	bl	1001a94 <expand_capacity>
 1002164:	e3500000 	cmp	r0, #0
 1002168:	1affffdf 	bne	10020ec <deque_add_at+0x1f8>
 100216c:	e5946004 	ldr	r6, [r4, #4]
 1002170:	e594a00c 	ldr	sl, [r4, #12]
 1002174:	e5943000 	ldr	r3, [r4]
 1002178:	e2466001 	sub	r6, r6, #1
 100217c:	eaffffde 	b	10020fc <deque_add_at+0x208>

01002180 <deque_replace_at>:
    if (index >= deque->size)
 1002180:	e590c000 	ldr	ip, [r0]
 1002184:	e15c0002 	cmp	ip, r2
 1002188:	9a000010 	bls	10021d0 <deque_replace_at+0x50>
    size_t i = (deque->first + index) & (deque->capacity - 1);
 100218c:	e590c004 	ldr	ip, [r0, #4]
    if (out)
 1002190:	e3530000 	cmp	r3, #0
{
 1002194:	e92d4010 	push	{r4, lr}
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1002198:	e590e008 	ldr	lr, [r0, #8]
 100219c:	e24cc001 	sub	ip, ip, #1
 10021a0:	e5904010 	ldr	r4, [r0, #16]
 10021a4:	e082200e 	add	r2, r2, lr
 10021a8:	e002200c 	and	r2, r2, ip
 10021ac:	e1a0e102 	lsl	lr, r2, #2
        *out = deque->buffer[i];
 10021b0:	17942102 	ldrne	r2, [r4, r2, lsl #2]
 10021b4:	e084c00e 	add	ip, r4, lr
 10021b8:	15832000 	strne	r2, [r3]
 10021bc:	1590c010 	ldrne	ip, [r0, #16]
    return CC_OK;
 10021c0:	e3a00000 	mov	r0, #0
 10021c4:	108cc00e 	addne	ip, ip, lr
    deque->buffer[i] = element;
 10021c8:	e58c1000 	str	r1, [ip]
}
 10021cc:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 10021d0:	e3a00008 	mov	r0, #8
}
 10021d4:	e12fff1e 	bx	lr

010021d8 <deque_remove_at>:
    if (index >= deque->size)
 10021d8:	e5903000 	ldr	r3, [r0]
 10021dc:	e1530001 	cmp	r3, r1
 10021e0:	9a000037 	bls	10022c4 <deque_remove_at+0xec>
{
 10021e4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    if (index == 0)
 10021e8:	e3510000 	cmp	r1, #0
    const size_t c = deque->capacity - 1;
 10021ec:	e5905004 	ldr	r5, [r0, #4]
    const size_t f = deque->first & c;
 10021f0:	e590c008 	ldr	ip, [r0, #8]
    void *removed  = deque->buffer[index];
 10021f4:	e590e010 	ldr	lr, [r0, #16]
    const size_t c = deque->capacity - 1;
 10021f8:	e2455001 	sub	r5, r5, #1
    if (index == 0)
 10021fc:	0a000023 	beq	1002290 <deque_remove_at+0xb8>
    if (index == c)
 1002200:	e1510005 	cmp	r1, r5
    const size_t l = deque->last & c;
 1002204:	e590900c 	ldr	r9, [r0, #12]
    if (index == c)
 1002208:	0a00004f 	beq	100234c <deque_remove_at+0x174>
    if (index <= (deque->size / 2) - 1) {
 100220c:	e1a030a3 	lsr	r3, r3, #1
    const size_t p = (deque->first + index) & c;
 1002210:	e08c7001 	add	r7, ip, r1
 1002214:	e1a06002 	mov	r6, r2
    void *removed  = deque->buffer[index];
 1002218:	e79e8101 	ldr	r8, [lr, r1, lsl #2]
    if (index <= (deque->size / 2) - 1) {
 100221c:	e2433001 	sub	r3, r3, #1
 1002220:	e1a04000 	mov	r4, r0
 1002224:	e1530001 	cmp	r3, r1
    const size_t p = (deque->first + index) & c;
 1002228:	e0077005 	and	r7, r7, r5
    void *removed  = deque->buffer[index];
 100222c:	e1a02101 	lsl	r2, r1, #2
    if (index <= (deque->size / 2) - 1) {
 1002230:	3a000025 	bcc	10022cc <deque_remove_at+0xf4>
    const size_t f = deque->first & c;
 1002234:	e00cc005 	and	ip, ip, r5
        if (p < f) {
 1002238:	e15c0007 	cmp	ip, r7
 100223c:	9a00004d 	bls	1002378 <deque_remove_at+0x1a0>
            if (f != c) {
 1002240:	e155000c 	cmp	r5, ip
            void *e = deque->buffer[c];
 1002244:	e79e9105 	ldr	r9, [lr, r5, lsl #2]
            if (f != c) {
 1002248:	0a000008 	beq	1002270 <deque_remove_at+0x98>
                memmove(&(deque->buffer[f + 1]),
 100224c:	e28c0001 	add	r0, ip, #1
                        (c - f) * sizeof(void*));
 1002250:	e045c00c 	sub	ip, r5, ip
                memmove(&(deque->buffer[f + 1]),
 1002254:	e1a00100 	lsl	r0, r0, #2
 1002258:	e1a0210c 	lsl	r2, ip, #2
                        &(deque->buffer[f]),
 100225c:	e2401004 	sub	r1, r0, #4
                memmove(&(deque->buffer[f + 1]),
 1002260:	e08e0000 	add	r0, lr, r0
 1002264:	e08e1001 	add	r1, lr, r1
 1002268:	fa00729c 	blx	101ece0 <memmove>
 100226c:	e594e010 	ldr	lr, [r4, #16]
            if (p != 0) {
 1002270:	e3570000 	cmp	r7, #0
 1002274:	1a000050 	bne	10023bc <deque_remove_at+0x1e4>
            deque->buffer[0] = e;
 1002278:	e58e9000 	str	r9, [lr]
        deque->first = (deque->first + 1) & c;
 100227c:	e5943008 	ldr	r3, [r4, #8]
 1002280:	e2833001 	add	r3, r3, #1
 1002284:	e0055003 	and	r5, r5, r3
 1002288:	e5845008 	str	r5, [r4, #8]
 100228c:	ea000026 	b	100232c <deque_remove_at+0x154>
    if (deque->size == 0)
 1002290:	e3530000 	cmp	r3, #0
 1002294:	0a000046 	beq	10023b4 <deque_remove_at+0x1dc>
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002298:	e28c4001 	add	r4, ip, #1
    if (out)
 100229c:	e3520000 	cmp	r2, #0
    deque->size--;
 10022a0:	e2433001 	sub	r3, r3, #1
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 10022a4:	e0055004 	and	r5, r5, r4
    void *element = deque->buffer[deque->first];
 10022a8:	e79ec10c 	ldr	ip, [lr, ip, lsl #2]
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 10022ac:	e5805008 	str	r5, [r0, #8]
    deque->size--;
 10022b0:	e5803000 	str	r3, [r0]
    if (out)
 10022b4:	0a000000 	beq	10022bc <deque_remove_at+0xe4>
        *out = element;
 10022b8:	e582c000 	str	ip, [r2]
    return CC_OK;
 10022bc:	e3a00000 	mov	r0, #0
 10022c0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_OUT_OF_RANGE;
 10022c4:	e3a00008 	mov	r0, #8
}
 10022c8:	e12fff1e 	bx	lr
    const size_t l = deque->last & c;
 10022cc:	e0099005 	and	r9, r9, r5
        if (p > l) {
 10022d0:	e1590007 	cmp	r9, r7
 10022d4:	2a00002e 	bcs	1002394 <deque_remove_at+0x1bc>
            if (p != c) {
 10022d8:	e1550007 	cmp	r5, r7
            void *e = deque->buffer[0];
 10022dc:	e59ea000 	ldr	sl, [lr]
            if (p != c) {
 10022e0:	0a000007 	beq	1002304 <deque_remove_at+0x12c>
                memmove(&(deque->buffer[p]),
 10022e4:	e1a00107 	lsl	r0, r7, #2
                        (c - p) * sizeof(void*));
 10022e8:	e0452007 	sub	r2, r5, r7
                memmove(&(deque->buffer[p]),
 10022ec:	e1a02102 	lsl	r2, r2, #2
 10022f0:	e2801004 	add	r1, r0, #4
 10022f4:	e08e1001 	add	r1, lr, r1
 10022f8:	e08e0000 	add	r0, lr, r0
 10022fc:	fa007277 	blx	101ece0 <memmove>
 1002300:	e594e010 	ldr	lr, [r4, #16]
                memmove(&(deque->buffer[1]),
 1002304:	e1a02109 	lsl	r2, r9, #2
 1002308:	e1a0100e 	mov	r1, lr
 100230c:	e28e0004 	add	r0, lr, #4
 1002310:	fa007272 	blx	101ece0 <memmove>
            deque->buffer[c] = e;
 1002314:	e5943010 	ldr	r3, [r4, #16]
 1002318:	e783a105 	str	sl, [r3, r5, lsl #2]
        deque->last = (deque->last- 1) & c;
 100231c:	e594300c 	ldr	r3, [r4, #12]
 1002320:	e2433001 	sub	r3, r3, #1
 1002324:	e0055003 	and	r5, r5, r3
 1002328:	e584500c 	str	r5, [r4, #12]
    deque->size--;
 100232c:	e5943000 	ldr	r3, [r4]
    if (out)
 1002330:	e3560000 	cmp	r6, #0
    deque->size--;
 1002334:	e2433001 	sub	r3, r3, #1
 1002338:	e5843000 	str	r3, [r4]
    if (out)
 100233c:	0affffde 	beq	10022bc <deque_remove_at+0xe4>
        *out = removed;
 1002340:	e5868000 	str	r8, [r6]
    return CC_OK;
 1002344:	e3a00000 	mov	r0, #0
 1002348:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (deque->size == 0)
 100234c:	e3530000 	cmp	r3, #0
 1002350:	0a000017 	beq	10023b4 <deque_remove_at+0x1dc>
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 1002354:	e2499001 	sub	r9, r9, #1
    if (out)
 1002358:	e3520000 	cmp	r2, #0
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 100235c:	e0011009 	and	r1, r1, r9
    deque->size--;
 1002360:	e2433001 	sub	r3, r3, #1
    void   *element = deque->buffer[last];
 1002364:	e79ec101 	ldr	ip, [lr, r1, lsl #2]
    deque->last = last;
 1002368:	e580100c 	str	r1, [r0, #12]
    deque->size--;
 100236c:	e5803000 	str	r3, [r0]
    if (out)
 1002370:	1affffd0 	bne	10022b8 <deque_remove_at+0xe0>
 1002374:	eaffffd0 	b	10022bc <deque_remove_at+0xe4>
            memmove(&(deque->buffer[f + 1]),
 1002378:	e28cc001 	add	ip, ip, #1
 100237c:	e1a0010c 	lsl	r0, ip, #2
                    &(deque->buffer[f]),
 1002380:	e2401004 	sub	r1, r0, #4
            memmove(&(deque->buffer[f + 1]),
 1002384:	e08e0000 	add	r0, lr, r0
 1002388:	e08e1001 	add	r1, lr, r1
 100238c:	fa007253 	blx	101ece0 <memmove>
 1002390:	eaffffb9 	b	100227c <deque_remove_at+0xa4>
            memmove(&(deque->buffer[p]),
 1002394:	e1a00107 	lsl	r0, r7, #2
                    (l - p) * sizeof(void*));
 1002398:	e0499007 	sub	r9, r9, r7
            memmove(&(deque->buffer[p]),
 100239c:	e1a02109 	lsl	r2, r9, #2
 10023a0:	e2801004 	add	r1, r0, #4
 10023a4:	e08e1001 	add	r1, lr, r1
 10023a8:	e08e0000 	add	r0, lr, r0
 10023ac:	fa00724b 	blx	101ece0 <memmove>
 10023b0:	eaffffd9 	b	100231c <deque_remove_at+0x144>
        return CC_ERR_OUT_OF_RANGE;
 10023b4:	e3a00008 	mov	r0, #8
}
 10023b8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                memmove(&(deque->buffer[1]),
 10023bc:	e1a0100e 	mov	r1, lr
 10023c0:	e28e0004 	add	r0, lr, #4
 10023c4:	e1a02107 	lsl	r2, r7, #2
 10023c8:	fa007244 	blx	101ece0 <memmove>
 10023cc:	e594e010 	ldr	lr, [r4, #16]
 10023d0:	eaffffa8 	b	1002278 <deque_remove_at+0xa0>

010023d4 <deque_remove>:
{
 10023d4:	e92d4070 	push	{r4, r5, r6, lr}
    for (i = 0; i < deque->size; i++) {
 10023d8:	e5904000 	ldr	r4, [r0]
 10023dc:	e3540000 	cmp	r4, #0
 10023e0:	0a000011 	beq	100242c <deque_remove+0x58>
        size_t p = (deque->first + i) & (deque->capacity - 1);
 10023e4:	e590e004 	ldr	lr, [r0, #4]
 10023e8:	e5905008 	ldr	r5, [r0, #8]
        if (deque->buffer[p] == element) {
 10023ec:	e5906010 	ldr	r6, [r0, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 10023f0:	e24ee001 	sub	lr, lr, #1
 10023f4:	e005300e 	and	r3, r5, lr
        if (deque->buffer[p] == element) {
 10023f8:	e7963103 	ldr	r3, [r6, r3, lsl #2]
 10023fc:	e1510003 	cmp	r1, r3
    for (i = 0; i < deque->size; i++) {
 1002400:	e3a03000 	mov	r3, #0
        if (deque->buffer[p] == element) {
 1002404:	1a000003 	bne	1002418 <deque_remove+0x44>
 1002408:	ea000009 	b	1002434 <deque_remove+0x60>
 100240c:	e796c10c 	ldr	ip, [r6, ip, lsl #2]
 1002410:	e151000c 	cmp	r1, ip
 1002414:	0a000006 	beq	1002434 <deque_remove+0x60>
    for (i = 0; i < deque->size; i++) {
 1002418:	e2833001 	add	r3, r3, #1
 100241c:	e1530004 	cmp	r3, r4
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002420:	e083c005 	add	ip, r3, r5
 1002424:	e00cc00e 	and	ip, ip, lr
    for (i = 0; i < deque->size; i++) {
 1002428:	1afffff7 	bne	100240c <deque_remove+0x38>
}
 100242c:	e3a00008 	mov	r0, #8
 1002430:	e8bd8070 	pop	{r4, r5, r6, pc}
    return deque_remove_at(deque, index, out);
 1002434:	e1a01003 	mov	r1, r3
}
 1002438:	e8bd4070 	pop	{r4, r5, r6, lr}
    return deque_remove_at(deque, index, out);
 100243c:	eaffff65 	b	10021d8 <deque_remove_at>

01002440 <deque_remove_first>:
    if (deque->size == 0)
 1002440:	e5902000 	ldr	r2, [r0]
 1002444:	e3520000 	cmp	r2, #0
 1002448:	0a00000e 	beq	1002488 <deque_remove_first+0x48>
    void *element = deque->buffer[deque->first];
 100244c:	e590c008 	ldr	ip, [r0, #8]
    if (out)
 1002450:	e3510000 	cmp	r1, #0
{
 1002454:	e92d4010 	push	{r4, lr}
    deque->size--;
 1002458:	e2422001 	sub	r2, r2, #1
    void *element = deque->buffer[deque->first];
 100245c:	e590e010 	ldr	lr, [r0, #16]
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002460:	e28c4001 	add	r4, ip, #1
 1002464:	e5903004 	ldr	r3, [r0, #4]
    void *element = deque->buffer[deque->first];
 1002468:	e79ec10c 	ldr	ip, [lr, ip, lsl #2]
    deque->size--;
 100246c:	e5802000 	str	r2, [r0]
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002470:	e2433001 	sub	r3, r3, #1
 1002474:	e0033004 	and	r3, r3, r4
 1002478:	e5803008 	str	r3, [r0, #8]
    return CC_OK;
 100247c:	e3a00000 	mov	r0, #0
        *out = element;
 1002480:	1581c000 	strne	ip, [r1]
 1002484:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 1002488:	e3a00008 	mov	r0, #8
}
 100248c:	e12fff1e 	bx	lr

01002490 <deque_remove_last>:
    if (deque->size == 0)
 1002490:	e5902000 	ldr	r2, [r0]
 1002494:	e3520000 	cmp	r2, #0
 1002498:	0a00000e 	beq	10024d8 <deque_remove_last+0x48>
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 100249c:	e590300c 	ldr	r3, [r0, #12]
    if (out)
 10024a0:	e3510000 	cmp	r1, #0
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 10024a4:	e590c004 	ldr	ip, [r0, #4]
    deque->size--;
 10024a8:	e2422001 	sub	r2, r2, #1
{
 10024ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    void   *element = deque->buffer[last];
 10024b0:	e590e010 	ldr	lr, [r0, #16]
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 10024b4:	e2433001 	sub	r3, r3, #1
 10024b8:	e24cc001 	sub	ip, ip, #1
 10024bc:	e003300c 	and	r3, r3, ip
    void   *element = deque->buffer[last];
 10024c0:	e79ec103 	ldr	ip, [lr, r3, lsl #2]
    deque->size--;
 10024c4:	e5802000 	str	r2, [r0]
    deque->last = last;
 10024c8:	e580300c 	str	r3, [r0, #12]
    return CC_OK;
 10024cc:	e3a00000 	mov	r0, #0
        *out = element;
 10024d0:	1581c000 	strne	ip, [r1]
 10024d4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
        return CC_ERR_OUT_OF_RANGE;
 10024d8:	e3a00008 	mov	r0, #8
}
 10024dc:	e12fff1e 	bx	lr

010024e0 <deque_remove_all>:
    deque->first = 0;
 10024e0:	e3a03000 	mov	r3, #0
 10024e4:	e5803008 	str	r3, [r0, #8]
    deque->last  = 0;
 10024e8:	e580300c 	str	r3, [r0, #12]
    deque->size  = 0;
 10024ec:	e5803000 	str	r3, [r0]
}
 10024f0:	e12fff1e 	bx	lr

010024f4 <deque_remove_all_cb>:
    for (i = 0; i < deque->size; i++) {
 10024f4:	e5903000 	ldr	r3, [r0]
{
 10024f8:	e92d4070 	push	{r4, r5, r6, lr}
 10024fc:	e1a04000 	mov	r4, r0
    for (i = 0; i < deque->size; i++) {
 1002500:	e3530000 	cmp	r3, #0
 1002504:	0a00000c 	beq	100253c <deque_remove_all_cb+0x48>
 1002508:	e1a06001 	mov	r6, r1
 100250c:	e3a05000 	mov	r5, #0
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002510:	e1c420d4 	ldrd	r2, [r4, #4]
        fn(deque->buffer[p]);
 1002514:	e5941010 	ldr	r1, [r4, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002518:	e0853003 	add	r3, r5, r3
 100251c:	e2422001 	sub	r2, r2, #1
 1002520:	e0033002 	and	r3, r3, r2
    for (i = 0; i < deque->size; i++) {
 1002524:	e2855001 	add	r5, r5, #1
        fn(deque->buffer[p]);
 1002528:	e7910103 	ldr	r0, [r1, r3, lsl #2]
 100252c:	e12fff36 	blx	r6
    for (i = 0; i < deque->size; i++) {
 1002530:	e5943000 	ldr	r3, [r4]
 1002534:	e1550003 	cmp	r5, r3
 1002538:	3afffff4 	bcc	1002510 <deque_remove_all_cb+0x1c>
    deque->first = 0;
 100253c:	e3a03000 	mov	r3, #0
 1002540:	e5843008 	str	r3, [r4, #8]
    deque->last  = 0;
 1002544:	e584300c 	str	r3, [r4, #12]
    deque->size  = 0;
 1002548:	e5843000 	str	r3, [r4]
}
 100254c:	e8bd8070 	pop	{r4, r5, r6, pc}

01002550 <deque_get_at>:
{
 1002550:	e1a03000 	mov	r3, r0
    if (index > deque->size)
 1002554:	e5900000 	ldr	r0, [r0]
 1002558:	e1500001 	cmp	r0, r1
 100255c:	3a00000a 	bcc	100258c <deque_get_at+0x3c>
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1002560:	e593c004 	ldr	ip, [r3, #4]
    return CC_OK;
 1002564:	e3a00000 	mov	r0, #0
{
 1002568:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    size_t i = (deque->first + index) & (deque->capacity - 1);
 100256c:	e593e008 	ldr	lr, [r3, #8]
 1002570:	e24cc001 	sub	ip, ip, #1
    *out = deque->buffer[i];
 1002574:	e5933010 	ldr	r3, [r3, #16]
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1002578:	e081100e 	add	r1, r1, lr
 100257c:	e001100c 	and	r1, r1, ip
    *out = deque->buffer[i];
 1002580:	e7933101 	ldr	r3, [r3, r1, lsl #2]
 1002584:	e5823000 	str	r3, [r2]
}
 1002588:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
        return CC_ERR_OUT_OF_RANGE;
 100258c:	e3a00008 	mov	r0, #8
}
 1002590:	e12fff1e 	bx	lr

01002594 <deque_get_first>:
    if (deque->size == 0)
 1002594:	e5902000 	ldr	r2, [r0]
{
 1002598:	e1a03000 	mov	r3, r0
    if (deque->size == 0)
 100259c:	e3520000 	cmp	r2, #0
    *out = deque->buffer[deque->first];
 10025a0:	15902008 	ldrne	r2, [r0, #8]
    return CC_OK;
 10025a4:	13a00000 	movne	r0, #0
    *out = deque->buffer[deque->first];
 10025a8:	15933010 	ldrne	r3, [r3, #16]
        return CC_ERR_OUT_OF_RANGE;
 10025ac:	03a00008 	moveq	r0, #8
    *out = deque->buffer[deque->first];
 10025b0:	17933102 	ldrne	r3, [r3, r2, lsl #2]
 10025b4:	15813000 	strne	r3, [r1]
}
 10025b8:	e12fff1e 	bx	lr

010025bc <deque_get_last>:
    if (deque->size == 0)
 10025bc:	e5903000 	ldr	r3, [r0]
{
 10025c0:	e1a02000 	mov	r2, r0
    if (deque->size == 0)
 10025c4:	e3530000 	cmp	r3, #0
    size_t last = (deque->last - 1) & (deque->capacity - 1);
 10025c8:	1590300c 	ldrne	r3, [r0, #12]
    return CC_OK;
 10025cc:	13a00000 	movne	r0, #0
    size_t last = (deque->last - 1) & (deque->capacity - 1);
 10025d0:	1592c004 	ldrne	ip, [r2, #4]
        return CC_ERR_OUT_OF_RANGE;
 10025d4:	03a00008 	moveq	r0, #8
    *out = deque->buffer[last];
 10025d8:	15922010 	ldrne	r2, [r2, #16]
    size_t last = (deque->last - 1) & (deque->capacity - 1);
 10025dc:	12433001 	subne	r3, r3, #1
 10025e0:	124cc001 	subne	ip, ip, #1
 10025e4:	1003300c 	andne	r3, r3, ip
    *out = deque->buffer[last];
 10025e8:	17923103 	ldrne	r3, [r2, r3, lsl #2]
 10025ec:	15813000 	strne	r3, [r1]
}
 10025f0:	e12fff1e 	bx	lr

010025f4 <deque_copy_shallow>:
{
 10025f4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10025f8:	e1a04000 	mov	r4, r0
    Deque *copy = deque->mem_alloc(sizeof(Deque));
 10025fc:	e5943014 	ldr	r3, [r4, #20]
 1002600:	e3a00020 	mov	r0, #32
{
 1002604:	e1a07001 	mov	r7, r1
    Deque *copy = deque->mem_alloc(sizeof(Deque));
 1002608:	e12fff33 	blx	r3
    if (!copy)
 100260c:	e2505000 	subs	r5, r0, #0
 1002610:	0a00002b 	beq	10026c4 <deque_copy_shallow+0xd0>
    if (!(copy->buffer = deque->mem_alloc(deque->capacity * sizeof(void*)))) {
 1002614:	e5940004 	ldr	r0, [r4, #4]
 1002618:	e5943014 	ldr	r3, [r4, #20]
 100261c:	e1a00100 	lsl	r0, r0, #2
 1002620:	e12fff33 	blx	r3
 1002624:	e3500000 	cmp	r0, #0
 1002628:	e1a06000 	mov	r6, r0
 100262c:	e5850010 	str	r0, [r5, #16]
 1002630:	0a00001e 	beq	10026b0 <deque_copy_shallow+0xbc>
    copy->size       = deque->size;
 1002634:	e1c420d0 	ldrd	r2, [r4]
    copy->mem_alloc  = deque->mem_alloc;
 1002638:	e2841014 	add	r1, r4, #20
    copy->size       = deque->size;
 100263c:	e1c520f0 	strd	r2, [r5]
    copy->mem_alloc  = deque->mem_alloc;
 1002640:	e891000e 	ldm	r1, {r1, r2, r3}
 1002644:	e5851014 	str	r1, [r5, #20]
 1002648:	e1c521f8 	strd	r2, [r5, #24]
        if (deque->last > deque->first) {
 100264c:	e5943008 	ldr	r3, [r4, #8]
 1002650:	e594900c 	ldr	r9, [r4, #12]
 1002654:	e5941010 	ldr	r1, [r4, #16]
 1002658:	e1590003 	cmp	r9, r3
 100265c:	e0811103 	add	r1, r1, r3, lsl #2
 1002660:	8a00000e 	bhi	10026a0 <deque_copy_shallow+0xac>
            size_t e = deque->capacity - deque->first;
 1002664:	e5948004 	ldr	r8, [r4, #4]
 1002668:	e0488003 	sub	r8, r8, r3
            memcpy(buff,
 100266c:	e1a08108 	lsl	r8, r8, #2
 1002670:	e1a02008 	mov	r2, r8
 1002674:	eb007021 	bl	101e700 <memcpy>
            memcpy(&(buff[e]),
 1002678:	e0860008 	add	r0, r6, r8
 100267c:	e1a02109 	lsl	r2, r9, #2
 1002680:	e5941010 	ldr	r1, [r4, #16]
 1002684:	eb00701d 	bl	101e700 <memcpy>
    copy->last  = copy->size;
 1002688:	e5953000 	ldr	r3, [r5]
    copy->first = 0;
 100268c:	e3a00000 	mov	r0, #0
 1002690:	e5850008 	str	r0, [r5, #8]
    copy->last  = copy->size;
 1002694:	e585300c 	str	r3, [r5, #12]
    *out = copy;
 1002698:	e5875000 	str	r5, [r7]
    return CC_OK;
 100269c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            memcpy(buff,
 10026a0:	e5942000 	ldr	r2, [r4]
 10026a4:	e1a02102 	lsl	r2, r2, #2
 10026a8:	eb007014 	bl	101e700 <memcpy>
 10026ac:	eafffff5 	b	1002688 <deque_copy_shallow+0x94>
        deque->mem_free(copy);
 10026b0:	e1a00005 	mov	r0, r5
 10026b4:	e594301c 	ldr	r3, [r4, #28]
 10026b8:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10026bc:	e3a00001 	mov	r0, #1
 10026c0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 10026c4:	e3a00001 	mov	r0, #1
}
 10026c8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

010026cc <deque_copy_deep>:
{
 10026cc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10026d0:	e1a04000 	mov	r4, r0
    Deque *copy = deque->mem_alloc(sizeof(Deque));
 10026d4:	e5943014 	ldr	r3, [r4, #20]
 10026d8:	e3a00020 	mov	r0, #32
{
 10026dc:	e1a07001 	mov	r7, r1
 10026e0:	e1a08002 	mov	r8, r2
    Deque *copy = deque->mem_alloc(sizeof(Deque));
 10026e4:	e12fff33 	blx	r3
    if (!copy)
 10026e8:	e2505000 	subs	r5, r0, #0
 10026ec:	0a00003a 	beq	10027dc <deque_copy_deep+0x110>
    if (!(copy->buffer = deque->mem_alloc(deque->capacity * sizeof(void*)))) {
 10026f0:	e5940004 	ldr	r0, [r4, #4]
 10026f4:	e5943014 	ldr	r3, [r4, #20]
 10026f8:	e1a00100 	lsl	r0, r0, #2
 10026fc:	e12fff33 	blx	r3
 1002700:	e3500000 	cmp	r0, #0
 1002704:	e1a06000 	mov	r6, r0
 1002708:	e5850010 	str	r0, [r5, #16]
 100270c:	0a000022 	beq	100279c <deque_copy_deep+0xd0>
    copy->capacity   = deque->capacity;
 1002710:	e5942004 	ldr	r2, [r4, #4]
    if (cp == NULL) {
 1002714:	e3570000 	cmp	r7, #0
    copy->size       = deque->size;
 1002718:	e5943000 	ldr	r3, [r4]
    copy->mem_alloc  = deque->mem_alloc;
 100271c:	e594c014 	ldr	ip, [r4, #20]
    copy->mem_calloc = deque->mem_calloc;
 1002720:	e5941018 	ldr	r1, [r4, #24]
    copy->capacity   = deque->capacity;
 1002724:	e5852004 	str	r2, [r5, #4]
    copy->mem_free   = deque->mem_free;
 1002728:	e594201c 	ldr	r2, [r4, #28]
    copy->size       = deque->size;
 100272c:	e5853000 	str	r3, [r5]
    copy->mem_alloc  = deque->mem_alloc;
 1002730:	e585c014 	str	ip, [r5, #20]
    copy->mem_calloc = deque->mem_calloc;
 1002734:	e5851018 	str	r1, [r5, #24]
    copy->mem_free   = deque->mem_free;
 1002738:	e585201c 	str	r2, [r5, #28]
    if (cp == NULL) {
 100273c:	0a00001b 	beq	10027b0 <deque_copy_deep+0xe4>
        for (i = 0; i < deque->size; i++) {
 1002740:	e5942000 	ldr	r2, [r4]
 1002744:	e3520000 	cmp	r2, #0
 1002748:	12409004 	subne	r9, r0, #4
 100274c:	13a06000 	movne	r6, #0
 1002750:	0a00000c 	beq	1002788 <deque_copy_deep+0xbc>
            size_t p = (deque->first + i) & (deque->capacity - 1);
 1002754:	e1c420d4 	ldrd	r2, [r4, #4]
            buff[i]  = cp(deque->buffer[p]);
 1002758:	e5941010 	ldr	r1, [r4, #16]
            size_t p = (deque->first + i) & (deque->capacity - 1);
 100275c:	e0863003 	add	r3, r6, r3
 1002760:	e2422001 	sub	r2, r2, #1
 1002764:	e0033002 	and	r3, r3, r2
        for (i = 0; i < deque->size; i++) {
 1002768:	e2866001 	add	r6, r6, #1
            buff[i]  = cp(deque->buffer[p]);
 100276c:	e7910103 	ldr	r0, [r1, r3, lsl #2]
 1002770:	e12fff37 	blx	r7
        for (i = 0; i < deque->size; i++) {
 1002774:	e5943000 	ldr	r3, [r4]
            buff[i]  = cp(deque->buffer[p]);
 1002778:	e5a90004 	str	r0, [r9, #4]!
        for (i = 0; i < deque->size; i++) {
 100277c:	e1560003 	cmp	r6, r3
 1002780:	3afffff3 	bcc	1002754 <deque_copy_deep+0x88>
 1002784:	e5953000 	ldr	r3, [r5]
    copy->first = 0;
 1002788:	e3a00000 	mov	r0, #0
    copy->last  = copy->size;
 100278c:	e585300c 	str	r3, [r5, #12]
    copy->first = 0;
 1002790:	e5850008 	str	r0, [r5, #8]
    *out = copy;
 1002794:	e5885000 	str	r5, [r8]
    return CC_OK;
 1002798:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        deque->mem_free(copy);
 100279c:	e1a00005 	mov	r0, r5
 10027a0:	e594301c 	ldr	r3, [r4, #28]
 10027a4:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10027a8:	e3a00001 	mov	r0, #1
 10027ac:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        if (deque->last > deque->first) {
 10027b0:	e5943008 	ldr	r3, [r4, #8]
 10027b4:	e594900c 	ldr	r9, [r4, #12]
 10027b8:	e5941010 	ldr	r1, [r4, #16]
 10027bc:	e1590003 	cmp	r9, r3
 10027c0:	e0811103 	add	r1, r1, r3, lsl #2
 10027c4:	9a000006 	bls	10027e4 <deque_copy_deep+0x118>
            memcpy(buff,
 10027c8:	e5942000 	ldr	r2, [r4]
 10027cc:	e1a02102 	lsl	r2, r2, #2
 10027d0:	eb006fca 	bl	101e700 <memcpy>
 10027d4:	e5953000 	ldr	r3, [r5]
 10027d8:	eaffffea 	b	1002788 <deque_copy_deep+0xbc>
        return CC_ERR_ALLOC;
 10027dc:	e3a00001 	mov	r0, #1
}
 10027e0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            size_t e = deque->capacity - deque->first;
 10027e4:	e5947004 	ldr	r7, [r4, #4]
 10027e8:	e0477003 	sub	r7, r7, r3
            memcpy(buff,
 10027ec:	e1a07107 	lsl	r7, r7, #2
 10027f0:	e1a02007 	mov	r2, r7
 10027f4:	eb006fc1 	bl	101e700 <memcpy>
            memcpy(&(buff[e]),
 10027f8:	e0860007 	add	r0, r6, r7
 10027fc:	e1a02109 	lsl	r2, r9, #2
 1002800:	e5941010 	ldr	r1, [r4, #16]
 1002804:	eb006fbd 	bl	101e700 <memcpy>
 1002808:	e5953000 	ldr	r3, [r5]
 100280c:	eaffffdd 	b	1002788 <deque_copy_deep+0xbc>

01002810 <deque_trim_capacity>:
    if (deque->capacity == deque->size)
 1002810:	e5902004 	ldr	r2, [r0, #4]
 1002814:	e5903000 	ldr	r3, [r0]
 1002818:	e1520003 	cmp	r2, r3
 100281c:	0a000031 	beq	10028e8 <deque_trim_capacity+0xd8>
    if (n >= MAX_POW_TWO)
 1002820:	e3530000 	cmp	r3, #0
{
 1002824:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
        return MAX_POW_TWO;
 1002828:	b3a04102 	movlt	r4, #-2147483648	; 0x80000000
    if (n >= MAX_POW_TWO)
 100282c:	ba000007 	blt	1002850 <deque_trim_capacity+0x40>
    n--;
 1002830:	12434001 	subne	r4, r3, #1
        return 2;
 1002834:	03a04002 	moveq	r4, #2
    n |= n >> 1;
 1002838:	118440a4 	orrne	r4, r4, r4, lsr #1
    n |= n >> 2;
 100283c:	11844124 	orrne	r4, r4, r4, lsr #2
    n |= n >> 4;
 1002840:	11844224 	orrne	r4, r4, r4, lsr #4
    n |= n >> 8;
 1002844:	11844424 	orrne	r4, r4, r4, lsr #8
    n |= n >> 16;
 1002848:	11844824 	orrne	r4, r4, r4, lsr #16
    n++;
 100284c:	12844001 	addne	r4, r4, #1
    if (new_size == deque->capacity)
 1002850:	e1520004 	cmp	r2, r4
 1002854:	0a000027 	beq	10028f8 <deque_trim_capacity+0xe8>
    void **new_buff = deque->mem_alloc(sizeof(void*) * new_size);
 1002858:	e5903014 	ldr	r3, [r0, #20]
 100285c:	e1a05000 	mov	r5, r0
 1002860:	e1a00104 	lsl	r0, r4, #2
 1002864:	e12fff33 	blx	r3
    if (!new_buff)
 1002868:	e2507000 	subs	r7, r0, #0
 100286c:	0a00001f 	beq	10028f0 <deque_trim_capacity+0xe0>
        if (deque->last > deque->first) {
 1002870:	e5953008 	ldr	r3, [r5, #8]
 1002874:	e595800c 	ldr	r8, [r5, #12]
 1002878:	e5951010 	ldr	r1, [r5, #16]
 100287c:	e1580003 	cmp	r8, r3
 1002880:	e0811103 	add	r1, r1, r3, lsl #2
 1002884:	9a00000d 	bls	10028c0 <deque_trim_capacity+0xb0>
            memcpy(buff,
 1002888:	e5952000 	ldr	r2, [r5]
 100288c:	e1a02102 	lsl	r2, r2, #2
 1002890:	eb006f9a 	bl	101e700 <memcpy>
    deque->mem_free(deque->buffer);
 1002894:	e595301c 	ldr	r3, [r5, #28]
 1002898:	e5950010 	ldr	r0, [r5, #16]
 100289c:	e12fff33 	blx	r3
    deque->last     = deque->size;
 10028a0:	e5952000 	ldr	r2, [r5]
    deque->first    = 0;
 10028a4:	e3a03000 	mov	r3, #0
    deque->buffer   = new_buff;
 10028a8:	e5857010 	str	r7, [r5, #16]
    return CC_OK;
 10028ac:	e1a00003 	mov	r0, r3
    deque->capacity = new_size;
 10028b0:	e5854004 	str	r4, [r5, #4]
    deque->last     = deque->size;
 10028b4:	e585200c 	str	r2, [r5, #12]
    deque->first    = 0;
 10028b8:	e5853008 	str	r3, [r5, #8]
    return CC_OK;
 10028bc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
            size_t e = deque->capacity - deque->first;
 10028c0:	e5956004 	ldr	r6, [r5, #4]
 10028c4:	e0466003 	sub	r6, r6, r3
            memcpy(buff,
 10028c8:	e1a06106 	lsl	r6, r6, #2
 10028cc:	e1a02006 	mov	r2, r6
 10028d0:	eb006f8a 	bl	101e700 <memcpy>
            memcpy(&(buff[e]),
 10028d4:	e0870006 	add	r0, r7, r6
 10028d8:	e1a02108 	lsl	r2, r8, #2
 10028dc:	e5951010 	ldr	r1, [r5, #16]
 10028e0:	eb006f86 	bl	101e700 <memcpy>
 10028e4:	eaffffea 	b	1002894 <deque_trim_capacity+0x84>
        return CC_OK;
 10028e8:	e3a00000 	mov	r0, #0
}
 10028ec:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 10028f0:	e3a00001 	mov	r0, #1
}
 10028f4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_OK;
 10028f8:	e3a00000 	mov	r0, #0
 10028fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01002900 <deque_reverse>:
{
 1002900:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    size_t c = deque->capacity - 1;
 1002904:	e8904080 	ldm	r0, {r7, lr}
    size_t first = deque->first;
 1002908:	e5903008 	ldr	r3, [r0, #8]
    for (i = 0, j = s - 1; i < (s - 1) / 2; i++, j--) {
 100290c:	e2476001 	sub	r6, r7, #1
 1002910:	e1b060a6 	lsrs	r6, r6, #1
 1002914:	08bd80f0 	popeq	{r4, r5, r6, r7, pc}
 1002918:	e0877083 	add	r7, r7, r3, lsl #1
 100291c:	e24ee001 	sub	lr, lr, #1
 1002920:	e0836006 	add	r6, r3, r6
 1002924:	e2477001 	sub	r7, r7, #1
        void *tmp = deque->buffer[f];
 1002928:	e5901010 	ldr	r1, [r0, #16]
        size_t l = (first + j) & c;
 100292c:	e0472003 	sub	r2, r7, r3
 1002930:	e002200e 	and	r2, r2, lr
        size_t f = (first + i) & c;
 1002934:	e00ec003 	and	ip, lr, r3
 1002938:	e2833001 	add	r3, r3, #1
        deque->buffer[f] = deque->buffer[l];
 100293c:	e7915102 	ldr	r5, [r1, r2, lsl #2]
    for (i = 0, j = s - 1; i < (s - 1) / 2; i++, j--) {
 1002940:	e1560003 	cmp	r6, r3
        void *tmp = deque->buffer[f];
 1002944:	e791410c 	ldr	r4, [r1, ip, lsl #2]
        deque->buffer[f] = deque->buffer[l];
 1002948:	e781510c 	str	r5, [r1, ip, lsl #2]
        deque->buffer[l] = tmp;
 100294c:	e5901010 	ldr	r1, [r0, #16]
 1002950:	e7814102 	str	r4, [r1, r2, lsl #2]
    for (i = 0, j = s - 1; i < (s - 1) / 2; i++, j--) {
 1002954:	1afffff3 	bne	1002928 <deque_reverse+0x28>
 1002958:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

0100295c <deque_contains>:
{
 100295c:	e1a02000 	mov	r2, r0
    for (i = 0; i < deque->size; i++) {
 1002960:	e5900000 	ldr	r0, [r0]
 1002964:	e3500000 	cmp	r0, #0
 1002968:	012fff1e 	bxeq	lr
        size_t p = (deque->first + i) & (deque->capacity - 1);
 100296c:	e5923008 	ldr	r3, [r2, #8]
 1002970:	e592c004 	ldr	ip, [r2, #4]
{
 1002974:	e92d4010 	push	{r4, lr}
        if (deque->buffer[p] == element)
 1002978:	e5924010 	ldr	r4, [r2, #16]
 100297c:	e083e000 	add	lr, r3, r0
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002980:	e24cc001 	sub	ip, ip, #1
    size_t o = 0;
 1002984:	e3a00000 	mov	r0, #0
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002988:	e00c2003 	and	r2, ip, r3
        if (deque->buffer[p] == element)
 100298c:	e2833001 	add	r3, r3, #1
 1002990:	e7942102 	ldr	r2, [r4, r2, lsl #2]
 1002994:	e1510002 	cmp	r1, r2
            o++;
 1002998:	02800001 	addeq	r0, r0, #1
    for (i = 0; i < deque->size; i++) {
 100299c:	e15e0003 	cmp	lr, r3
 10029a0:	1afffff8 	bne	1002988 <deque_contains+0x2c>
 10029a4:	e8bd8010 	pop	{r4, pc}

010029a8 <deque_contains_value>:
{
 10029a8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    for (i = 0; i < deque->size; i++) {
 10029ac:	e5906000 	ldr	r6, [r0]
 10029b0:	e3560000 	cmp	r6, #0
 10029b4:	0a000013 	beq	1002a08 <deque_contains_value+0x60>
    size_t o = 0;
 10029b8:	e3a06000 	mov	r6, #0
 10029bc:	e1a08002 	mov	r8, r2
 10029c0:	e1a07001 	mov	r7, r1
 10029c4:	e1a04000 	mov	r4, r0
    for (i = 0; i < deque->size; i++) {
 10029c8:	e1a05006 	mov	r5, r6
        size_t p = (deque->first + i) & (deque->capacity - 1);
 10029cc:	e5943008 	ldr	r3, [r4, #8]
        if (cmp(deque->buffer[p], element) == 0)
 10029d0:	e1a01007 	mov	r1, r7
        size_t p = (deque->first + i) & (deque->capacity - 1);
 10029d4:	e5942004 	ldr	r2, [r4, #4]
        if (cmp(deque->buffer[p], element) == 0)
 10029d8:	e5940010 	ldr	r0, [r4, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 10029dc:	e0853003 	add	r3, r5, r3
 10029e0:	e2855001 	add	r5, r5, #1
 10029e4:	e2422001 	sub	r2, r2, #1
 10029e8:	e0033002 	and	r3, r3, r2
        if (cmp(deque->buffer[p], element) == 0)
 10029ec:	e7900103 	ldr	r0, [r0, r3, lsl #2]
 10029f0:	e12fff38 	blx	r8
    for (i = 0; i < deque->size; i++) {
 10029f4:	e5943000 	ldr	r3, [r4]
        if (cmp(deque->buffer[p], element) == 0)
 10029f8:	e3500000 	cmp	r0, #0
            o++;
 10029fc:	02866001 	addeq	r6, r6, #1
    for (i = 0; i < deque->size; i++) {
 1002a00:	e1530005 	cmp	r3, r5
 1002a04:	8afffff0 	bhi	10029cc <deque_contains_value+0x24>
}
 1002a08:	e1a00006 	mov	r0, r6
 1002a0c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01002a10 <deque_index_of>:
{
 1002a10:	e92d4030 	push	{r4, r5, lr}
    for (i = 0; i < deque->size; i++) {
 1002a14:	e590e000 	ldr	lr, [r0]
 1002a18:	e35e0000 	cmp	lr, #0
 1002a1c:	0a000011 	beq	1002a68 <deque_index_of+0x58>
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002a20:	e590c004 	ldr	ip, [r0, #4]
 1002a24:	e5904008 	ldr	r4, [r0, #8]
        if (deque->buffer[p] == element) {
 1002a28:	e5905010 	ldr	r5, [r0, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002a2c:	e24cc001 	sub	ip, ip, #1
 1002a30:	e004300c 	and	r3, r4, ip
        if (deque->buffer[p] == element) {
 1002a34:	e7953103 	ldr	r3, [r5, r3, lsl #2]
 1002a38:	e1510003 	cmp	r1, r3
    for (i = 0; i < deque->size; i++) {
 1002a3c:	e3a03000 	mov	r3, #0
        if (deque->buffer[p] == element) {
 1002a40:	1a000003 	bne	1002a54 <deque_index_of+0x44>
 1002a44:	ea000009 	b	1002a70 <deque_index_of+0x60>
 1002a48:	e7950100 	ldr	r0, [r5, r0, lsl #2]
 1002a4c:	e1500001 	cmp	r0, r1
 1002a50:	0a000006 	beq	1002a70 <deque_index_of+0x60>
    for (i = 0; i < deque->size; i++) {
 1002a54:	e2833001 	add	r3, r3, #1
 1002a58:	e153000e 	cmp	r3, lr
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002a5c:	e0830004 	add	r0, r3, r4
 1002a60:	e000000c 	and	r0, r0, ip
    for (i = 0; i < deque->size; i++) {
 1002a64:	1afffff7 	bne	1002a48 <deque_index_of+0x38>
    return CC_ERR_OUT_OF_RANGE;
 1002a68:	e3a00008 	mov	r0, #8
}
 1002a6c:	e8bd8030 	pop	{r4, r5, pc}
            *index = i;
 1002a70:	e5823000 	str	r3, [r2]
            return CC_OK;
 1002a74:	e3a00000 	mov	r0, #0
 1002a78:	e8bd8030 	pop	{r4, r5, pc}

01002a7c <deque_size>:
}
 1002a7c:	e5900000 	ldr	r0, [r0]
 1002a80:	e12fff1e 	bx	lr

01002a84 <deque_capacity>:
}
 1002a84:	e5900004 	ldr	r0, [r0, #4]
 1002a88:	e12fff1e 	bx	lr

01002a8c <deque_get_buffer>:
}
 1002a8c:	e5900010 	ldr	r0, [r0, #16]
 1002a90:	e12fff1e 	bx	lr

01002a94 <deque_foreach>:
    for (i = 0; i < deque->size; i++) {
 1002a94:	e5903000 	ldr	r3, [r0]
 1002a98:	e3530000 	cmp	r3, #0
 1002a9c:	012fff1e 	bxeq	lr
{
 1002aa0:	e92d4070 	push	{r4, r5, r6, lr}
 1002aa4:	e1a06001 	mov	r6, r1
 1002aa8:	e1a04000 	mov	r4, r0
    for (i = 0; i < deque->size; i++) {
 1002aac:	e3a05000 	mov	r5, #0
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002ab0:	e1c420d4 	ldrd	r2, [r4, #4]
        fn(deque->buffer[p]);
 1002ab4:	e5941010 	ldr	r1, [r4, #16]
        size_t p = (deque->first + i) & (deque->capacity - 1);
 1002ab8:	e0853003 	add	r3, r5, r3
 1002abc:	e2422001 	sub	r2, r2, #1
 1002ac0:	e0033002 	and	r3, r3, r2
    for (i = 0; i < deque->size; i++) {
 1002ac4:	e2855001 	add	r5, r5, #1
        fn(deque->buffer[p]);
 1002ac8:	e7910103 	ldr	r0, [r1, r3, lsl #2]
 1002acc:	e12fff36 	blx	r6
    for (i = 0; i < deque->size; i++) {
 1002ad0:	e5943000 	ldr	r3, [r4]
 1002ad4:	e1530005 	cmp	r3, r5
 1002ad8:	8afffff4 	bhi	1002ab0 <deque_foreach+0x1c>
 1002adc:	e8bd8070 	pop	{r4, r5, r6, pc}

01002ae0 <deque_filter_mut>:
{
 1002ae0:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (deque_size(deque) == 0)
 1002ae4:	e5903000 	ldr	r3, [r0]
 1002ae8:	e3530000 	cmp	r3, #0
 1002aec:	0a000051 	beq	1002c38 <deque_filter_mut+0x158>
    size_t i = 0, c = deque->capacity - 1;
 1002af0:	e5907004 	ldr	r7, [r0, #4]
 1002af4:	e1a06001 	mov	r6, r1
 1002af8:	e1a04000 	mov	r4, r0
 1002afc:	e3a05000 	mov	r5, #0
 1002b00:	e2477001 	sub	r7, r7, #1
    return deque->size;
 1002b04:	ea000003 	b	1002b18 <deque_filter_mut+0x38>
            i++;
 1002b08:	e5940000 	ldr	r0, [r4]
 1002b0c:	e2855001 	add	r5, r5, #1
    while (i < deque_size(deque)) {
 1002b10:	e1550000 	cmp	r5, r0
 1002b14:	2a000045 	bcs	1002c30 <deque_filter_mut+0x150>
        size_t d_index = (deque->first + i) & c;
 1002b18:	e5943008 	ldr	r3, [r4, #8]
        if (!pred(deque->buffer[d_index])) {
 1002b1c:	e5942010 	ldr	r2, [r4, #16]
        size_t d_index = (deque->first + i) & c;
 1002b20:	e0853003 	add	r3, r5, r3
 1002b24:	e0033007 	and	r3, r3, r7
        if (!pred(deque->buffer[d_index])) {
 1002b28:	e7920103 	ldr	r0, [r2, r3, lsl #2]
 1002b2c:	e12fff36 	blx	r6
 1002b30:	e3500000 	cmp	r0, #0
 1002b34:	1afffff3 	bne	1002b08 <deque_filter_mut+0x28>
    if (index >= deque->size)
 1002b38:	e5943000 	ldr	r3, [r4]
 1002b3c:	e1530005 	cmp	r3, r5
 1002b40:	98bd8ff8 	popls	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const size_t c = deque->capacity - 1;
 1002b44:	e5948004 	ldr	r8, [r4, #4]
    if (index == 0)
 1002b48:	e3550000 	cmp	r5, #0
    const size_t f = deque->first & c;
 1002b4c:	e5942008 	ldr	r2, [r4, #8]
    const size_t c = deque->capacity - 1;
 1002b50:	e2488001 	sub	r8, r8, #1
    if (index == 0)
 1002b54:	0a00001a 	beq	1002bc4 <deque_filter_mut+0xe4>
    if (index == c)
 1002b58:	e1580005 	cmp	r8, r5
    const size_t l = deque->last & c;
 1002b5c:	e594100c 	ldr	r1, [r4, #12]
    if (index == c)
 1002b60:	0a000030 	beq	1002c28 <deque_filter_mut+0x148>
    if (index <= (deque->size / 2) - 1) {
 1002b64:	e1a000a3 	lsr	r0, r3, #1
    const size_t p = (deque->first + index) & c;
 1002b68:	e0829005 	add	r9, r2, r5
 1002b6c:	e0099008 	and	r9, r9, r8
    void *removed  = deque->buffer[index];
 1002b70:	e5943010 	ldr	r3, [r4, #16]
    if (index <= (deque->size / 2) - 1) {
 1002b74:	e2400001 	sub	r0, r0, #1
 1002b78:	e1500005 	cmp	r0, r5
 1002b7c:	3a000018 	bcc	1002be4 <deque_filter_mut+0x104>
    const size_t f = deque->first & c;
 1002b80:	e0022008 	and	r2, r2, r8
        if (p < f) {
 1002b84:	e1520009 	cmp	r2, r9
 1002b88:	9a000055 	bls	1002ce4 <deque_filter_mut+0x204>
            if (f != c) {
 1002b8c:	e1580002 	cmp	r8, r2
            void *e = deque->buffer[c];
 1002b90:	e793a108 	ldr	sl, [r3, r8, lsl #2]
            if (f != c) {
 1002b94:	1a00002f 	bne	1002c58 <deque_filter_mut+0x178>
            if (p != 0) {
 1002b98:	e3590000 	cmp	r9, #0
 1002b9c:	1a000042 	bne	1002cac <deque_filter_mut+0x1cc>
            deque->buffer[0] = e;
 1002ba0:	e583a000 	str	sl, [r3]
        deque->first = (deque->first + 1) & c;
 1002ba4:	e5943008 	ldr	r3, [r4, #8]
 1002ba8:	e2833001 	add	r3, r3, #1
 1002bac:	e0088003 	and	r8, r8, r3
 1002bb0:	e5848008 	str	r8, [r4, #8]
    deque->size--;
 1002bb4:	e5940000 	ldr	r0, [r4]
 1002bb8:	e2400001 	sub	r0, r0, #1
 1002bbc:	e5840000 	str	r0, [r4]
    if (out)
 1002bc0:	eaffffd2 	b	1002b10 <deque_filter_mut+0x30>
    if (deque->size == 0)
 1002bc4:	e3530000 	cmp	r3, #0
 1002bc8:	0a000018 	beq	1002c30 <deque_filter_mut+0x150>
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002bcc:	e2822001 	add	r2, r2, #1
    deque->size--;
 1002bd0:	e2430001 	sub	r0, r3, #1
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002bd4:	e0088002 	and	r8, r8, r2
    deque->size--;
 1002bd8:	e5840000 	str	r0, [r4]
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002bdc:	e5848008 	str	r8, [r4, #8]
    if (out)
 1002be0:	eaffffca 	b	1002b10 <deque_filter_mut+0x30>
    const size_t l = deque->last & c;
 1002be4:	e008b001 	and	fp, r8, r1
        if (p > l) {
 1002be8:	e15b0009 	cmp	fp, r9
 1002bec:	2a000034 	bcs	1002cc4 <deque_filter_mut+0x1e4>
            if (p != c) {
 1002bf0:	e1580009 	cmp	r8, r9
            void *e = deque->buffer[0];
 1002bf4:	e593a000 	ldr	sl, [r3]
            if (p != c) {
 1002bf8:	1a000022 	bne	1002c88 <deque_filter_mut+0x1a8>
                memmove(&(deque->buffer[1]),
 1002bfc:	e1a01003 	mov	r1, r3
 1002c00:	e2830004 	add	r0, r3, #4
 1002c04:	e1a0210b 	lsl	r2, fp, #2
 1002c08:	fa007034 	blx	101ece0 <memmove>
            deque->buffer[c] = e;
 1002c0c:	e5943010 	ldr	r3, [r4, #16]
 1002c10:	e783a108 	str	sl, [r3, r8, lsl #2]
        deque->last = (deque->last- 1) & c;
 1002c14:	e594300c 	ldr	r3, [r4, #12]
 1002c18:	e2433001 	sub	r3, r3, #1
 1002c1c:	e0088003 	and	r8, r8, r3
 1002c20:	e584800c 	str	r8, [r4, #12]
 1002c24:	eaffffe2 	b	1002bb4 <deque_filter_mut+0xd4>
    if (deque->size == 0)
 1002c28:	e3530000 	cmp	r3, #0
 1002c2c:	1a000003 	bne	1002c40 <deque_filter_mut+0x160>
    return CC_OK;
 1002c30:	e3a00000 	mov	r0, #0
 1002c34:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return CC_ERR_OUT_OF_RANGE;
 1002c38:	e3a00008 	mov	r0, #8
 1002c3c:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 1002c40:	e2411001 	sub	r1, r1, #1
    deque->size--;
 1002c44:	e2430001 	sub	r0, r3, #1
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 1002c48:	e0011005 	and	r1, r1, r5
    deque->size--;
 1002c4c:	e5840000 	str	r0, [r4]
    deque->last = last;
 1002c50:	e584100c 	str	r1, [r4, #12]
    if (out)
 1002c54:	eaffffad 	b	1002b10 <deque_filter_mut+0x30>
                memmove(&(deque->buffer[f + 1]),
 1002c58:	e2820001 	add	r0, r2, #1
                        (c - f) * sizeof(void*));
 1002c5c:	e0482002 	sub	r2, r8, r2
                memmove(&(deque->buffer[f + 1]),
 1002c60:	e1a00100 	lsl	r0, r0, #2
 1002c64:	e1a02102 	lsl	r2, r2, #2
                        &(deque->buffer[f]),
 1002c68:	e2401004 	sub	r1, r0, #4
                memmove(&(deque->buffer[f + 1]),
 1002c6c:	e0830000 	add	r0, r3, r0
 1002c70:	e0831001 	add	r1, r3, r1
 1002c74:	fa007019 	blx	101ece0 <memmove>
            if (p != 0) {
 1002c78:	e3590000 	cmp	r9, #0
 1002c7c:	e5943010 	ldr	r3, [r4, #16]
 1002c80:	0affffc6 	beq	1002ba0 <deque_filter_mut+0xc0>
 1002c84:	ea000008 	b	1002cac <deque_filter_mut+0x1cc>
                memmove(&(deque->buffer[p]),
 1002c88:	e1a00109 	lsl	r0, r9, #2
                        (c - p) * sizeof(void*));
 1002c8c:	e0482009 	sub	r2, r8, r9
                memmove(&(deque->buffer[p]),
 1002c90:	e1a02102 	lsl	r2, r2, #2
 1002c94:	e2801004 	add	r1, r0, #4
 1002c98:	e0831001 	add	r1, r3, r1
 1002c9c:	e0830000 	add	r0, r3, r0
 1002ca0:	fa00700e 	blx	101ece0 <memmove>
 1002ca4:	e5943010 	ldr	r3, [r4, #16]
 1002ca8:	eaffffd3 	b	1002bfc <deque_filter_mut+0x11c>
                memmove(&(deque->buffer[1]),
 1002cac:	e1a01003 	mov	r1, r3
 1002cb0:	e2830004 	add	r0, r3, #4
 1002cb4:	e1a02109 	lsl	r2, r9, #2
 1002cb8:	fa007008 	blx	101ece0 <memmove>
 1002cbc:	e5943010 	ldr	r3, [r4, #16]
 1002cc0:	eaffffb6 	b	1002ba0 <deque_filter_mut+0xc0>
            memmove(&(deque->buffer[p]),
 1002cc4:	e1a00109 	lsl	r0, r9, #2
                    (l - p) * sizeof(void*));
 1002cc8:	e04b2009 	sub	r2, fp, r9
            memmove(&(deque->buffer[p]),
 1002ccc:	e1a02102 	lsl	r2, r2, #2
 1002cd0:	e2801004 	add	r1, r0, #4
 1002cd4:	e0831001 	add	r1, r3, r1
 1002cd8:	e0830000 	add	r0, r3, r0
 1002cdc:	fa006fff 	blx	101ece0 <memmove>
 1002ce0:	eaffffcb 	b	1002c14 <deque_filter_mut+0x134>
            memmove(&(deque->buffer[f + 1]),
 1002ce4:	e2820001 	add	r0, r2, #1
 1002ce8:	e1a02105 	lsl	r2, r5, #2
 1002cec:	e1a00100 	lsl	r0, r0, #2
                    &(deque->buffer[f]),
 1002cf0:	e2401004 	sub	r1, r0, #4
            memmove(&(deque->buffer[f + 1]),
 1002cf4:	e0830000 	add	r0, r3, r0
 1002cf8:	e0831001 	add	r1, r3, r1
 1002cfc:	fa006ff7 	blx	101ece0 <memmove>
 1002d00:	eaffffa7 	b	1002ba4 <deque_filter_mut+0xc4>

01002d04 <deque_filter>:
    if (deque_size(deque) == 0)
 1002d04:	e5903000 	ldr	r3, [r0]
 1002d08:	e3530000 	cmp	r3, #0
 1002d0c:	0a000040 	beq	1002e14 <deque_filter+0x110>
{
 1002d10:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 1002d14:	e1a07001 	mov	r7, r1
    conf->mem_alloc  = malloc;
 1002d18:	e30d1ca1 	movw	r1, #56481	; 0xdca1
{
 1002d1c:	e24dd01c 	sub	sp, sp, #28
    conf->capacity   = DEFAULT_CAPACITY;
 1002d20:	e3a0c008 	mov	ip, #8
    conf->mem_alloc  = malloc;
 1002d24:	e3401101 	movt	r1, #257	; 0x101
 1002d28:	e1a08002 	mov	r8, r2
    conf->mem_free   = free;
 1002d2c:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->mem_calloc = calloc;
 1002d30:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 1002d34:	e3403101 	movt	r3, #257	; 0x101
    conf->mem_calloc = calloc;
 1002d38:	e3402101 	movt	r2, #257	; 0x101
    Deque *filtered = NULL;
 1002d3c:	e3a06000 	mov	r6, #0
    conf->mem_alloc  = malloc;
 1002d40:	e58d100c 	str	r1, [sp, #12]
 1002d44:	e1a05000 	mov	r5, r0
    return deque_new_conf(&conf, deque);
 1002d48:	e28d1004 	add	r1, sp, #4
 1002d4c:	e08d000c 	add	r0, sp, ip
    conf->mem_free   = free;
 1002d50:	e58d3014 	str	r3, [sp, #20]
    conf->mem_calloc = calloc;
 1002d54:	e58d2010 	str	r2, [sp, #16]
    conf->capacity   = DEFAULT_CAPACITY;
 1002d58:	e98d1040 	stmib	sp, {r6, ip}
    return deque_new_conf(&conf, deque);
 1002d5c:	ebfffb9d 	bl	1001bd8 <deque_new_conf>
    if (!filtered)
 1002d60:	e59d3004 	ldr	r3, [sp, #4]
 1002d64:	e1530006 	cmp	r3, r6
        return CC_ERR_ALLOC;
 1002d68:	03a00001 	moveq	r0, #1
    if (!filtered)
 1002d6c:	0a000004 	beq	1002d84 <deque_filter+0x80>
    for (i = 0; i < deque->size; i++) {
 1002d70:	e5952000 	ldr	r2, [r5]
 1002d74:	e1520006 	cmp	r2, r6
 1002d78:	1a000016 	bne	1002dd8 <deque_filter+0xd4>
    return CC_OK;
 1002d7c:	e3a00000 	mov	r0, #0
    *out = filtered;
 1002d80:	e5883000 	str	r3, [r8]
}
 1002d84:	e28dd01c 	add	sp, sp, #28
 1002d88:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
            deque_add(filtered, deque->buffer[d_index]);
 1002d8c:	e59d9004 	ldr	r9, [sp, #4]
 1002d90:	e5951010 	ldr	r1, [r5, #16]
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1002d94:	e5992004 	ldr	r2, [r9, #4]
 1002d98:	e5993000 	ldr	r3, [r9]
            deque_add(filtered, deque->buffer[d_index]);
 1002d9c:	e7914104 	ldr	r4, [r1, r4, lsl #2]
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1002da0:	e1520003 	cmp	r2, r3
 1002da4:	0a00001c 	beq	1002e1c <deque_filter+0x118>
    deque->buffer[deque->last] = element;
 1002da8:	e599000c 	ldr	r0, [r9, #12]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002dac:	e2422001 	sub	r2, r2, #1
    deque->buffer[deque->last] = element;
 1002db0:	e599c010 	ldr	ip, [r9, #16]
    deque->size++;
 1002db4:	e2833001 	add	r3, r3, #1
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002db8:	e2801001 	add	r1, r0, #1
 1002dbc:	e0022001 	and	r2, r2, r1
    deque->buffer[deque->last] = element;
 1002dc0:	e78c4100 	str	r4, [ip, r0, lsl #2]
    deque->last = (deque->last + 1) & (deque->capacity - 1);
 1002dc4:	e589200c 	str	r2, [r9, #12]
    deque->size++;
 1002dc8:	e5893000 	str	r3, [r9]
    for (i = 0; i < deque->size; i++) {
 1002dcc:	e5953000 	ldr	r3, [r5]
 1002dd0:	e1530006 	cmp	r3, r6
 1002dd4:	9a00000c 	bls	1002e0c <deque_filter+0x108>
        size_t d_index = (deque->first + i) & (deque->capacity - 1);
 1002dd8:	e9950018 	ldmib	r5, {r3, r4}
        if (pred(deque->buffer[d_index])) {
 1002ddc:	e5952010 	ldr	r2, [r5, #16]
        size_t d_index = (deque->first + i) & (deque->capacity - 1);
 1002de0:	e0864004 	add	r4, r6, r4
 1002de4:	e2433001 	sub	r3, r3, #1
 1002de8:	e0044003 	and	r4, r4, r3
 1002dec:	e2866001 	add	r6, r6, #1
        if (pred(deque->buffer[d_index])) {
 1002df0:	e7920104 	ldr	r0, [r2, r4, lsl #2]
 1002df4:	e12fff37 	blx	r7
 1002df8:	e3500000 	cmp	r0, #0
 1002dfc:	1affffe2 	bne	1002d8c <deque_filter+0x88>
    for (i = 0; i < deque->size; i++) {
 1002e00:	e5953000 	ldr	r3, [r5]
 1002e04:	e1530006 	cmp	r3, r6
 1002e08:	8afffff2 	bhi	1002dd8 <deque_filter+0xd4>
 1002e0c:	e59d3004 	ldr	r3, [sp, #4]
 1002e10:	eaffffd9 	b	1002d7c <deque_filter+0x78>
        return CC_ERR_OUT_OF_RANGE;
 1002e14:	e3a00008 	mov	r0, #8
}
 1002e18:	e12fff1e 	bx	lr
    if (deque->capacity == deque->size && expand_capacity(deque) != CC_OK)
 1002e1c:	e1a00009 	mov	r0, r9
 1002e20:	ebfffb1b 	bl	1001a94 <expand_capacity>
 1002e24:	e3500000 	cmp	r0, #0
 1002e28:	1affffe7 	bne	1002dcc <deque_filter+0xc8>
 1002e2c:	e5992004 	ldr	r2, [r9, #4]
 1002e30:	e5993000 	ldr	r3, [r9]
 1002e34:	eaffffdb 	b	1002da8 <deque_filter+0xa4>

01002e38 <deque_iter_init>:
 * @param[in] deque the vector to iterate over
 */
void deque_iter_init(DequeIter *iter, Deque *deque)
{
    iter->deque = deque;
    iter->index = 0;
 1002e38:	e3a03000 	mov	r3, #0
 1002e3c:	e880000a 	stm	r0, {r1, r3}
    iter->last_removed = false;
 1002e40:	e5c03008 	strb	r3, [r0, #8]
}
 1002e44:	e12fff1e 	bx	lr

01002e48 <deque_iter_next>:
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the Deque has been reached.
 */
enum cc_stat deque_iter_next(DequeIter *iter, void **out)
{
    const size_t c     = (iter->deque->capacity - 1);
 1002e48:	e5902000 	ldr	r2, [r0]
{
 1002e4c:	e92d4010 	push	{r4, lr}
    const size_t last  = (iter->deque->last) & c;
    const size_t first = (iter->deque->first) & c;
 1002e50:	e9925008 	ldmib	r2, {r3, ip, lr}
    const size_t c     = (iter->deque->capacity - 1);
 1002e54:	e2433001 	sub	r3, r3, #1
    const size_t last  = (iter->deque->last) & c;
 1002e58:	e00ee003 	and	lr, lr, r3
    const size_t first = (iter->deque->first) & c;
 1002e5c:	e00c4003 	and	r4, ip, r3

    if (last == first || iter->index >= iter->deque->size)
 1002e60:	e15e0004 	cmp	lr, r4
 1002e64:	0a00000f 	beq	1002ea8 <deque_iter_next+0x60>
 1002e68:	e590e004 	ldr	lr, [r0, #4]
 1002e6c:	e5924000 	ldr	r4, [r2]
 1002e70:	e15e0004 	cmp	lr, r4
 1002e74:	2a00000b 	bcs	1002ea8 <deque_iter_next+0x60>

    const size_t i = (iter->deque->first + iter->index) & c;

    iter->index++;
    iter->last_removed = false;
    *out = iter->deque->buffer[i];
 1002e78:	e5924010 	ldr	r4, [r2, #16]
    const size_t i = (iter->deque->first + iter->index) & c;
 1002e7c:	e08cc00e 	add	ip, ip, lr
 1002e80:	e003300c 	and	r3, r3, ip
    iter->last_removed = false;
 1002e84:	e3a02000 	mov	r2, #0
    iter->index++;
 1002e88:	e28ee001 	add	lr, lr, #1
    *out = iter->deque->buffer[i];
 1002e8c:	e794c103 	ldr	ip, [r4, r3, lsl #2]

    return CC_OK;
 1002e90:	e1a03002 	mov	r3, r2
    iter->index++;
 1002e94:	e580e004 	str	lr, [r0, #4]
    iter->last_removed = false;
 1002e98:	e5c02008 	strb	r2, [r0, #8]
}
 1002e9c:	e1a00003 	mov	r0, r3
    *out = iter->deque->buffer[i];
 1002ea0:	e581c000 	str	ip, [r1]
}
 1002ea4:	e8bd8010 	pop	{r4, pc}
        return CC_ITER_END;
 1002ea8:	e3a03009 	mov	r3, #9
}
 1002eac:	e1a00003 	mov	r0, r3
 1002eb0:	e8bd8010 	pop	{r4, pc}

01002eb4 <deque_iter_remove>:
 * @return CC_OK if the element was successfully removed, CC_ERR_OUT_OF_RANGE
 * if the iterator state is invalid, or CC_ERR_VALUE_NOT_FOUND if the value
 * was already removed.
 */
enum cc_stat deque_iter_remove(DequeIter *iter, void **out)
{
 1002eb4:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (iter->last_removed)
 1002eb8:	e5d03008 	ldrb	r3, [r0, #8]
 1002ebc:	e3530000 	cmp	r3, #0
 1002ec0:	1a000029 	bne	1002f6c <deque_iter_remove+0xb8>
        return CC_ERR_VALUE_NOT_FOUND;

    void *rm;
    enum cc_stat status = deque_remove_at(iter->deque, iter->index, &rm);
 1002ec4:	e5905000 	ldr	r5, [r0]
 1002ec8:	e5903004 	ldr	r3, [r0, #4]
    if (index >= deque->size)
 1002ecc:	e5952000 	ldr	r2, [r5]
 1002ed0:	e1530002 	cmp	r3, r2
 1002ed4:	2a000047 	bcs	1002ff8 <deque_iter_remove+0x144>
    const size_t c = deque->capacity - 1;
 1002ed8:	e5957004 	ldr	r7, [r5, #4]
    if (index == 0)
 1002edc:	e3530000 	cmp	r3, #0
 1002ee0:	e1a04000 	mov	r4, r0
    const size_t c = deque->capacity - 1;
 1002ee4:	e1a06001 	mov	r6, r1
    const size_t f = deque->first & c;
 1002ee8:	e5950008 	ldr	r0, [r5, #8]
    void *removed  = deque->buffer[index];
 1002eec:	e595c010 	ldr	ip, [r5, #16]
    const size_t c = deque->capacity - 1;
 1002ef0:	e2477001 	sub	r7, r7, #1
    if (index == 0)
 1002ef4:	0a00001e 	beq	1002f74 <deque_iter_remove+0xc0>
    if (index == c)
 1002ef8:	e1530007 	cmp	r3, r7
    const size_t l = deque->last & c;
 1002efc:	e595e00c 	ldr	lr, [r5, #12]
    if (index == c)
 1002f00:	0a00003e 	beq	1003000 <deque_iter_remove+0x14c>
    if (index <= (deque->size / 2) - 1) {
 1002f04:	e1a010a2 	lsr	r1, r2, #1
    const size_t p = (deque->first + index) & c;
 1002f08:	e0838000 	add	r8, r3, r0
 1002f0c:	e0088007 	and	r8, r8, r7
    void *removed  = deque->buffer[index];
 1002f10:	e1a02103 	lsl	r2, r3, #2
    if (index <= (deque->size / 2) - 1) {
 1002f14:	e2411001 	sub	r1, r1, #1
    void *removed  = deque->buffer[index];
 1002f18:	e79c9103 	ldr	r9, [ip, r3, lsl #2]
    if (index <= (deque->size / 2) - 1) {
 1002f1c:	e1530001 	cmp	r3, r1
 1002f20:	8a000023 	bhi	1002fb4 <deque_iter_remove+0x100>
    const size_t f = deque->first & c;
 1002f24:	e0000007 	and	r0, r0, r7
        if (p < f) {
 1002f28:	e1500008 	cmp	r0, r8
 1002f2c:	9a00004f 	bls	1003070 <deque_iter_remove+0x1bc>
            if (f != c) {
 1002f30:	e1570000 	cmp	r7, r0
            void *e = deque->buffer[c];
 1002f34:	e79ca107 	ldr	sl, [ip, r7, lsl #2]
            if (f != c) {
 1002f38:	1a000039 	bne	1003024 <deque_iter_remove+0x170>
            if (p != 0) {
 1002f3c:	e3580000 	cmp	r8, #0
 1002f40:	1a000059 	bne	10030ac <deque_iter_remove+0x1f8>
            deque->buffer[0] = e;
 1002f44:	e58ca000 	str	sl, [ip]
        deque->first = (deque->first + 1) & c;
 1002f48:	e5953008 	ldr	r3, [r5, #8]
 1002f4c:	e2833001 	add	r3, r3, #1
 1002f50:	e0077003 	and	r7, r7, r3
 1002f54:	e5857008 	str	r7, [r5, #8]
    deque->size--;
 1002f58:	e5952000 	ldr	r2, [r5]
 1002f5c:	e5943004 	ldr	r3, [r4, #4]
 1002f60:	e2422001 	sub	r2, r2, #1
 1002f64:	e5852000 	str	r2, [r5]
    if (status == CC_OK) {
 1002f68:	ea000009 	b	1002f94 <deque_iter_remove+0xe0>
        return CC_ERR_VALUE_NOT_FOUND;
 1002f6c:	e3a00007 	mov	r0, #7
 1002f70:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (deque->size == 0)
 1002f74:	e3520000 	cmp	r2, #0
 1002f78:	0a00001e 	beq	1002ff8 <deque_iter_remove+0x144>
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002f7c:	e2801001 	add	r1, r0, #1
    deque->size--;
 1002f80:	e2422001 	sub	r2, r2, #1
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002f84:	e0077001 	and	r7, r7, r1
    void *element = deque->buffer[deque->first];
 1002f88:	e79c9100 	ldr	r9, [ip, r0, lsl #2]
    deque->first = (deque->first + 1) & (deque->capacity - 1);
 1002f8c:	e5857008 	str	r7, [r5, #8]
    deque->size--;
 1002f90:	e5852000 	str	r2, [r5]
        iter->index--;
        iter->last_removed = true;
        if (out)
 1002f94:	e3560000 	cmp	r6, #0
        iter->index--;
 1002f98:	e2433001 	sub	r3, r3, #1
        iter->last_removed = true;
 1002f9c:	e3a02001 	mov	r2, #1
        iter->index--;
 1002fa0:	e5843004 	str	r3, [r4, #4]
        iter->last_removed = true;
 1002fa4:	e5c42008 	strb	r2, [r4, #8]
            *out = rm;
 1002fa8:	e3a00000 	mov	r0, #0
 1002fac:	15869000 	strne	r9, [r6]
 1002fb0:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const size_t l = deque->last & c;
 1002fb4:	e007b00e 	and	fp, r7, lr
        if (p > l) {
 1002fb8:	e15b0008 	cmp	fp, r8
 1002fbc:	2a000032 	bcs	100308c <deque_iter_remove+0x1d8>
            if (p != c) {
 1002fc0:	e1570008 	cmp	r7, r8
            void *e = deque->buffer[0];
 1002fc4:	e59ca000 	ldr	sl, [ip]
            if (p != c) {
 1002fc8:	1a00001f 	bne	100304c <deque_iter_remove+0x198>
                memmove(&(deque->buffer[1]),
 1002fcc:	e1a0210b 	lsl	r2, fp, #2
 1002fd0:	e1a0100c 	mov	r1, ip
 1002fd4:	e28c0004 	add	r0, ip, #4
 1002fd8:	fa006f40 	blx	101ece0 <memmove>
            deque->buffer[c] = e;
 1002fdc:	e5953010 	ldr	r3, [r5, #16]
 1002fe0:	e783a107 	str	sl, [r3, r7, lsl #2]
        deque->last = (deque->last- 1) & c;
 1002fe4:	e595300c 	ldr	r3, [r5, #12]
 1002fe8:	e2433001 	sub	r3, r3, #1
 1002fec:	e0077003 	and	r7, r7, r3
 1002ff0:	e585700c 	str	r7, [r5, #12]
 1002ff4:	eaffffd7 	b	1002f58 <deque_iter_remove+0xa4>
        return CC_ERR_OUT_OF_RANGE;
 1002ff8:	e3a00008 	mov	r0, #8
 1002ffc:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (deque->size == 0)
 1003000:	e3520000 	cmp	r2, #0
 1003004:	0afffffb 	beq	1002ff8 <deque_iter_remove+0x144>
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 1003008:	e24ee001 	sub	lr, lr, #1
    deque->size--;
 100300c:	e2422001 	sub	r2, r2, #1
    size_t  last    = (deque->last - 1) & (deque->capacity - 1);
 1003010:	e00ee003 	and	lr, lr, r3
    void   *element = deque->buffer[last];
 1003014:	e79c910e 	ldr	r9, [ip, lr, lsl #2]
    deque->last = last;
 1003018:	e585e00c 	str	lr, [r5, #12]
    deque->size--;
 100301c:	e5852000 	str	r2, [r5]
    if (status == CC_OK) {
 1003020:	eaffffdb 	b	1002f94 <deque_iter_remove+0xe0>
                memmove(&(deque->buffer[f + 1]),
 1003024:	e2803001 	add	r3, r0, #1
                        (c - f) * sizeof(void*));
 1003028:	e0472000 	sub	r2, r7, r0
                memmove(&(deque->buffer[f + 1]),
 100302c:	e1a00103 	lsl	r0, r3, #2
 1003030:	e1a02102 	lsl	r2, r2, #2
                        &(deque->buffer[f]),
 1003034:	e2401004 	sub	r1, r0, #4
                memmove(&(deque->buffer[f + 1]),
 1003038:	e08c0000 	add	r0, ip, r0
 100303c:	e08c1001 	add	r1, ip, r1
 1003040:	fa006f26 	blx	101ece0 <memmove>
 1003044:	e595c010 	ldr	ip, [r5, #16]
 1003048:	eaffffbb 	b	1002f3c <deque_iter_remove+0x88>
                memmove(&(deque->buffer[p]),
 100304c:	e1a00108 	lsl	r0, r8, #2
                        (c - p) * sizeof(void*));
 1003050:	e0472008 	sub	r2, r7, r8
                memmove(&(deque->buffer[p]),
 1003054:	e1a02102 	lsl	r2, r2, #2
 1003058:	e2801004 	add	r1, r0, #4
 100305c:	e08c1001 	add	r1, ip, r1
 1003060:	e08c0000 	add	r0, ip, r0
 1003064:	fa006f1d 	blx	101ece0 <memmove>
 1003068:	e595c010 	ldr	ip, [r5, #16]
 100306c:	eaffffd6 	b	1002fcc <deque_iter_remove+0x118>
            memmove(&(deque->buffer[f + 1]),
 1003070:	e2800001 	add	r0, r0, #1
 1003074:	e1a00100 	lsl	r0, r0, #2
                    &(deque->buffer[f]),
 1003078:	e2401004 	sub	r1, r0, #4
            memmove(&(deque->buffer[f + 1]),
 100307c:	e08c0000 	add	r0, ip, r0
 1003080:	e08c1001 	add	r1, ip, r1
 1003084:	fa006f15 	blx	101ece0 <memmove>
 1003088:	eaffffae 	b	1002f48 <deque_iter_remove+0x94>
            memmove(&(deque->buffer[p]),
 100308c:	e1a00108 	lsl	r0, r8, #2
                    (l - p) * sizeof(void*));
 1003090:	e04b2008 	sub	r2, fp, r8
            memmove(&(deque->buffer[p]),
 1003094:	e1a02102 	lsl	r2, r2, #2
 1003098:	e2801004 	add	r1, r0, #4
 100309c:	e08c1001 	add	r1, ip, r1
 10030a0:	e08c0000 	add	r0, ip, r0
 10030a4:	fa006f0d 	blx	101ece0 <memmove>
 10030a8:	eaffffcd 	b	1002fe4 <deque_iter_remove+0x130>
                memmove(&(deque->buffer[1]),
 10030ac:	e1a0100c 	mov	r1, ip
 10030b0:	e28c0004 	add	r0, ip, #4
 10030b4:	e1a02108 	lsl	r2, r8, #2
 10030b8:	fa006f08 	blx	101ece0 <memmove>
 10030bc:	e595c010 	ldr	ip, [r5, #16]
 10030c0:	eaffff9f 	b	1002f44 <deque_iter_remove+0x90>

010030c4 <deque_iter_add>:
 *
 * @return CC_OK if the element was successfully added, or CC_ERR_ALLOC
 * if the memory allocation for the new element failed.
 */
enum cc_stat deque_iter_add(DequeIter *iter, void *element)
{
 10030c4:	e92d4010 	push	{r4, lr}
 10030c8:	e1a04000 	mov	r4, r0
    enum cc_stat status = deque_add_at(iter->deque, element, iter->index);
 10030cc:	e8900005 	ldm	r0, {r0, r2}
 10030d0:	ebfffb87 	bl	1001ef4 <deque_add_at>
    if (status == CC_OK)
 10030d4:	e3500000 	cmp	r0, #0
        iter->index++;
 10030d8:	05943004 	ldreq	r3, [r4, #4]
 10030dc:	02833001 	addeq	r3, r3, #1
 10030e0:	05843004 	streq	r3, [r4, #4]

    return status;
}
 10030e4:	e8bd8010 	pop	{r4, pc}

010030e8 <deque_iter_replace>:
 * @return  CC_OK if the element was replaced successfully, or
 * CC_ERR_VALUE_NOT_FOUND.
 */
enum cc_stat deque_iter_replace(DequeIter *iter, void *replacement, void **out)
{
    return deque_replace_at(iter->deque, replacement, iter->index, out);
 10030e8:	e590c000 	ldr	ip, [r0]
 10030ec:	e5903004 	ldr	r3, [r0, #4]
    if (index >= deque->size)
 10030f0:	e59c0000 	ldr	r0, [ip]
 10030f4:	e1530000 	cmp	r3, r0
 10030f8:	2a000010 	bcs	1003140 <deque_iter_replace+0x58>
{
 10030fc:	e92d4010 	push	{r4, lr}
    if (out)
 1003100:	e3520000 	cmp	r2, #0
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1003104:	e59ce008 	ldr	lr, [ip, #8]
 1003108:	e59c0004 	ldr	r0, [ip, #4]
 100310c:	e59c4010 	ldr	r4, [ip, #16]
 1003110:	e083300e 	add	r3, r3, lr
 1003114:	e2400001 	sub	r0, r0, #1
 1003118:	e0033000 	and	r3, r3, r0
 100311c:	e1a0e103 	lsl	lr, r3, #2
        *out = deque->buffer[i];
 1003120:	17943103 	ldrne	r3, [r4, r3, lsl #2]
 1003124:	e084000e 	add	r0, r4, lr
 1003128:	15823000 	strne	r3, [r2]
 100312c:	159c0010 	ldrne	r0, [ip, #16]
 1003130:	1080000e 	addne	r0, r0, lr
    deque->buffer[i] = element;
 1003134:	e5801000 	str	r1, [r0]
    return CC_OK;
 1003138:	e3a00000 	mov	r0, #0
}
 100313c:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_OUT_OF_RANGE;
 1003140:	e3a00008 	mov	r0, #8
}
 1003144:	e12fff1e 	bx	lr

01003148 <deque_iter_index>:
 *
 * @return the index
 */
size_t deque_iter_index(DequeIter *iter)
{
    return iter->index - 1;
 1003148:	e5900004 	ldr	r0, [r0, #4]
}
 100314c:	e2400001 	sub	r0, r0, #1
 1003150:	e12fff1e 	bx	lr

01003154 <deque_zip_iter_init>:
 */
void deque_zip_iter_init(DequeZipIter *iter, Deque *d1, Deque *d2)
{
    iter->d1    = d1;
    iter->d2    = d2;
    iter->index = 0;
 1003154:	e3a03000 	mov	r3, #0
 1003158:	e880000e 	stm	r0, {r1, r2, r3}
    iter->last_removed = false;
 100315c:	e5c0300c 	strb	r3, [r0, #12]
}
 1003160:	e12fff1e 	bx	lr

01003164 <deque_zip_iter_next>:
 * @return CC_OK if a next element pair is returned, or CC_ITER_END if the end of one
 * of the deques has been reached.
 */
enum cc_stat deque_zip_iter_next(DequeZipIter *iter, void **out1, void **out2)
{
    const size_t d1_capacity = (iter->d1->capacity - 1);
 1003164:	e590c000 	ldr	ip, [r0]
{
 1003168:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
    const size_t d1_last     = (iter->d1->last) & d1_capacity;
    const size_t d1_first    = (iter->d1->first) & d1_capacity;
 100316c:	e99c4018 	ldmib	ip, {r3, r4, lr}
    const size_t d1_capacity = (iter->d1->capacity - 1);
 1003170:	e2433001 	sub	r3, r3, #1
    const size_t d1_last     = (iter->d1->last) & d1_capacity;
 1003174:	e00ee003 	and	lr, lr, r3
    const size_t d1_first    = (iter->d1->first) & d1_capacity;
 1003178:	e0045003 	and	r5, r4, r3

    if (d1_last == d1_first || iter->index >= iter->d1->size)
 100317c:	e15e0005 	cmp	lr, r5
 1003180:	0a00001f 	beq	1003204 <deque_zip_iter_next+0xa0>
 1003184:	e590e008 	ldr	lr, [r0, #8]
 1003188:	e59c5000 	ldr	r5, [ip]
 100318c:	e15e0005 	cmp	lr, r5
 1003190:	2a00001b 	bcs	1003204 <deque_zip_iter_next+0xa0>
        return CC_ITER_END;

    const size_t d2_capacity = (iter->d2->capacity - 1);
 1003194:	e5907004 	ldr	r7, [r0, #4]
    const size_t d2_last     = (iter->d2->last) & d2_capacity;
    const size_t d2_first    = (iter->d2->first) & d2_capacity;
 1003198:	e9970160 	ldmib	r7, {r5, r6, r8}
    const size_t d2_capacity = (iter->d2->capacity - 1);
 100319c:	e2455001 	sub	r5, r5, #1
    const size_t d2_last     = (iter->d2->last) & d2_capacity;
 10031a0:	e0088005 	and	r8, r8, r5
    const size_t d2_first    = (iter->d2->first) & d2_capacity;
 10031a4:	e0069005 	and	r9, r6, r5

    if (d2_last == d2_first || iter->index >= iter->d2->size)
 10031a8:	e1580009 	cmp	r8, r9
 10031ac:	0a000014 	beq	1003204 <deque_zip_iter_next+0xa0>
 10031b0:	e5977000 	ldr	r7, [r7]
 10031b4:	e15e0007 	cmp	lr, r7
 10031b8:	2a000011 	bcs	1003204 <deque_zip_iter_next+0xa0>
         return CC_ITER_END;

    const size_t d1_index = (iter->d1->first + iter->index) & d1_capacity;
    const size_t d2_index = (iter->d2->first + iter->index) & d2_capacity;

    *out1 = iter->d1->buffer[d1_index];
 10031bc:	e59cc010 	ldr	ip, [ip, #16]
    const size_t d1_index = (iter->d1->first + iter->index) & d1_capacity;
 10031c0:	e084400e 	add	r4, r4, lr
 10031c4:	e0033004 	and	r3, r3, r4
    const size_t d2_index = (iter->d2->first + iter->index) & d2_capacity;
 10031c8:	e08e6006 	add	r6, lr, r6
 10031cc:	e0055006 	and	r5, r5, r6
    *out2 = iter->d2->buffer[d2_index];

    iter->index++;
 10031d0:	e28ee001 	add	lr, lr, #1
    *out1 = iter->d1->buffer[d1_index];
 10031d4:	e79c4103 	ldr	r4, [ip, r3, lsl #2]
    iter->last_removed = false;
 10031d8:	e3a0c000 	mov	ip, #0

    return CC_OK;
 10031dc:	e1a0300c 	mov	r3, ip
    *out1 = iter->d1->buffer[d1_index];
 10031e0:	e5814000 	str	r4, [r1]
    *out2 = iter->d2->buffer[d2_index];
 10031e4:	e5901004 	ldr	r1, [r0, #4]
 10031e8:	e5911010 	ldr	r1, [r1, #16]
 10031ec:	e7911105 	ldr	r1, [r1, r5, lsl #2]
 10031f0:	e5821000 	str	r1, [r2]
    iter->index++;
 10031f4:	e580e008 	str	lr, [r0, #8]
    iter->last_removed = false;
 10031f8:	e5c0c00c 	strb	ip, [r0, #12]
}
 10031fc:	e1a00003 	mov	r0, r3
 1003200:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
        return CC_ITER_END;
 1003204:	e3a03009 	mov	r3, #9
}
 1003208:	e1a00003 	mov	r0, r3
 100320c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}

01003210 <deque_zip_iter_add>:
 * @return CC_OK if the element pair was successfully added to the deques, or
 * CC_ERR_ALLOC if the memory allocation for the new elements failed.
 */
enum cc_stat deque_zip_iter_add(DequeZipIter *iter, void *e1, void *e2)
{
    if (iter->index >= iter->d1->size || iter->index >= iter->d2->size)
 1003210:	e5903000 	ldr	r3, [r0]
{
 1003214:	e92d4070 	push	{r4, r5, r6, lr}
    if (iter->index >= iter->d1->size || iter->index >= iter->d2->size)
 1003218:	e590c008 	ldr	ip, [r0, #8]
 100321c:	e593e000 	ldr	lr, [r3]
 1003220:	e15c000e 	cmp	ip, lr
 1003224:	2a000021 	bcs	10032b0 <deque_zip_iter_add+0xa0>
 1003228:	e5904004 	ldr	r4, [r0, #4]
 100322c:	e5944000 	ldr	r4, [r4]
 1003230:	e15c0004 	cmp	ip, r4
 1003234:	2a00001d 	bcs	10032b0 <deque_zip_iter_add+0xa0>
 1003238:	e1a06002 	mov	r6, r2
        return CC_ERR_OUT_OF_RANGE;

    /* While this check is performed by a call to deque_add_at, it is necessary to know
       in advance whether both deque buffers have enough room before inserting new elements
       because this operation must insert either both elements, or none.*/
    if ((iter->d1->capacity == iter->d1->size && expand_capacity(iter->d1) != CC_OK) &&
 100323c:	e5932004 	ldr	r2, [r3, #4]
 1003240:	e1a05001 	mov	r5, r1
 1003244:	e1a04000 	mov	r4, r0
 1003248:	e15e0002 	cmp	lr, r2
 100324c:	0a00000b 	beq	1003280 <deque_zip_iter_add+0x70>
        (iter->d2->capacity == iter->d2->size && expand_capacity(iter->d2) != CC_OK)) {
        return CC_ERR_ALLOC;
    }

    /* The retun status can be ignored since the checks have already been made. */
    deque_add_at(iter->d1, e1, iter->index);
 1003250:	e1a0200c 	mov	r2, ip
 1003254:	e1a01005 	mov	r1, r5
 1003258:	e1a00003 	mov	r0, r3
 100325c:	ebfffb24 	bl	1001ef4 <deque_add_at>
    deque_add_at(iter->d2, e2, iter->index);
 1003260:	e1a01006 	mov	r1, r6
 1003264:	e9940005 	ldmib	r4, {r0, r2}
 1003268:	ebfffb21 	bl	1001ef4 <deque_add_at>

    iter->index++;
 100326c:	e5943008 	ldr	r3, [r4, #8]
    return CC_OK;
 1003270:	e3a00000 	mov	r0, #0
    iter->index++;
 1003274:	e2833001 	add	r3, r3, #1
 1003278:	e5843008 	str	r3, [r4, #8]
    return CC_OK;
 100327c:	e8bd8070 	pop	{r4, r5, r6, pc}
    if ((iter->d1->capacity == iter->d1->size && expand_capacity(iter->d1) != CC_OK) &&
 1003280:	e1a00003 	mov	r0, r3
 1003284:	ebfffa02 	bl	1001a94 <expand_capacity>
 1003288:	e3500000 	cmp	r0, #0
 100328c:	0a000004 	beq	10032a4 <deque_zip_iter_add+0x94>
        (iter->d2->capacity == iter->d2->size && expand_capacity(iter->d2) != CC_OK)) {
 1003290:	e5940004 	ldr	r0, [r4, #4]
    if ((iter->d1->capacity == iter->d1->size && expand_capacity(iter->d1) != CC_OK) &&
 1003294:	e5902004 	ldr	r2, [r0, #4]
 1003298:	e5903000 	ldr	r3, [r0]
 100329c:	e1520003 	cmp	r2, r3
 10032a0:	0a000004 	beq	10032b8 <deque_zip_iter_add+0xa8>
 10032a4:	e5943000 	ldr	r3, [r4]
 10032a8:	e594c008 	ldr	ip, [r4, #8]
 10032ac:	eaffffe7 	b	1003250 <deque_zip_iter_add+0x40>
        return CC_ERR_OUT_OF_RANGE;
 10032b0:	e3a00008 	mov	r0, #8
 10032b4:	e8bd8070 	pop	{r4, r5, r6, pc}
        (iter->d2->capacity == iter->d2->size && expand_capacity(iter->d2) != CC_OK)) {
 10032b8:	ebfff9f5 	bl	1001a94 <expand_capacity>
 10032bc:	e3500000 	cmp	r0, #0
 10032c0:	0afffff7 	beq	10032a4 <deque_zip_iter_add+0x94>
        return CC_ERR_ALLOC;
 10032c4:	e3a00001 	mov	r0, #1
}
 10032c8:	e8bd8070 	pop	{r4, r5, r6, pc}

010032cc <deque_zip_iter_remove>:
 * @return CC_OK if the element was successfully removed, CC_ERR_OUT_OF_RANGE if the
 * iterator is in an invalid state, or CC_ERR_VALUE_NOT_FOUND if the value was already
 * removed.
 */
enum cc_stat deque_zip_iter_remove(DequeZipIter *iter, void **out1, void **out2)
{
 10032cc:	e92d4070 	push	{r4, r5, r6, lr}
    if (iter->last_removed)
 10032d0:	e5d0500c 	ldrb	r5, [r0, #12]
 10032d4:	e3550000 	cmp	r5, #0
 10032d8:	1a00001d 	bne	1003354 <deque_zip_iter_remove+0x88>
        return CC_ERR_VALUE_NOT_FOUND;

    if ((iter->index - 1) >= iter->d1->size || (iter->index - 1) >= iter->d2->size)
 10032dc:	e590c000 	ldr	ip, [r0]
 10032e0:	e5903008 	ldr	r3, [r0, #8]
 10032e4:	e59ce000 	ldr	lr, [ip]
 10032e8:	e2433001 	sub	r3, r3, #1
 10032ec:	e153000e 	cmp	r3, lr
 10032f0:	2a000015 	bcs	100334c <deque_zip_iter_remove+0x80>
 10032f4:	e590e004 	ldr	lr, [r0, #4]
 10032f8:	e59ee000 	ldr	lr, [lr]
 10032fc:	e153000e 	cmp	r3, lr
 1003300:	2a000011 	bcs	100334c <deque_zip_iter_remove+0x80>
        return CC_ERR_OUT_OF_RANGE;

    deque_remove_at(iter->d1, iter->index - 1, out1);
 1003304:	e1a04000 	mov	r4, r0
 1003308:	e1a06002 	mov	r6, r2
 100330c:	e1a0000c 	mov	r0, ip
 1003310:	e1a02001 	mov	r2, r1
 1003314:	e1a01003 	mov	r1, r3
 1003318:	ebfffbae 	bl	10021d8 <deque_remove_at>
    deque_remove_at(iter->d2, iter->index - 1, out2);
 100331c:	e5941008 	ldr	r1, [r4, #8]
 1003320:	e1a02006 	mov	r2, r6
 1003324:	e5940004 	ldr	r0, [r4, #4]
 1003328:	e2411001 	sub	r1, r1, #1
 100332c:	ebfffba9 	bl	10021d8 <deque_remove_at>

    iter->index--;
 1003330:	e5943008 	ldr	r3, [r4, #8]
    iter->last_removed = true;
 1003334:	e3a02001 	mov	r2, #1

    return CC_OK;
 1003338:	e1a00005 	mov	r0, r5
    iter->last_removed = true;
 100333c:	e5c4200c 	strb	r2, [r4, #12]
    iter->index--;
 1003340:	e2433001 	sub	r3, r3, #1
 1003344:	e5843008 	str	r3, [r4, #8]
    return CC_OK;
 1003348:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_OUT_OF_RANGE;
 100334c:	e3a00008 	mov	r0, #8
}
 1003350:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1003354:	e3a00007 	mov	r0, #7
 1003358:	e8bd8070 	pop	{r4, r5, r6, pc}

0100335c <deque_zip_iter_replace>:
 * @param[out] out2 Output of the replaced element from the second deque
 *
 * @return CC_OK if the element was successfully replaced, or CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat deque_zip_iter_replace(DequeZipIter *iter, void *e1, void *e2, void **out1, void **out2)
{
 100335c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    if ((iter->index - 1) >= iter->d1->size || (iter->index - 1) >= iter->d2->size)
 1003360:	e590e000 	ldr	lr, [r0]
 1003364:	e590c008 	ldr	ip, [r0, #8]
 1003368:	e59e4000 	ldr	r4, [lr]
 100336c:	e24cc001 	sub	ip, ip, #1
 1003370:	e15c0004 	cmp	ip, r4
 1003374:	2a000027 	bcs	1003418 <deque_zip_iter_replace+0xbc>
 1003378:	e5904004 	ldr	r4, [r0, #4]
 100337c:	e5944000 	ldr	r4, [r4]
 1003380:	e15c0004 	cmp	ip, r4
 1003384:	2a000023 	bcs	1003418 <deque_zip_iter_replace+0xbc>
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1003388:	e59e4008 	ldr	r4, [lr, #8]
    if (out)
 100338c:	e3530000 	cmp	r3, #0
    size_t i = (deque->first + index) & (deque->capacity - 1);
 1003390:	e59e5004 	ldr	r5, [lr, #4]
 1003394:	e59e7010 	ldr	r7, [lr, #16]
 1003398:	e08c4004 	add	r4, ip, r4
 100339c:	e2455001 	sub	r5, r5, #1
 10033a0:	e0044005 	and	r4, r4, r5
 10033a4:	e1a06104 	lsl	r6, r4, #2
        *out = deque->buffer[i];
 10033a8:	17974104 	ldrne	r4, [r7, r4, lsl #2]
 10033ac:	e0875006 	add	r5, r7, r6
 10033b0:	15834000 	strne	r4, [r3]
 10033b4:	159e5010 	ldrne	r5, [lr, #16]
 10033b8:	10855006 	addne	r5, r5, r6
    deque->buffer[i] = element;
 10033bc:	e5851000 	str	r1, [r5]
        return CC_ERR_OUT_OF_RANGE;

    deque_replace_at(iter->d1, e1, iter->index - 1, out1);
    deque_replace_at(iter->d2, e2, iter->index - 1, out2);
 10033c0:	e5903004 	ldr	r3, [r0, #4]
    if (index >= deque->size)
 10033c4:	e5931000 	ldr	r1, [r3]
 10033c8:	e15c0001 	cmp	ip, r1
 10033cc:	2a000013 	bcs	1003420 <deque_zip_iter_replace+0xc4>
    if (out)
 10033d0:	e59d1014 	ldr	r1, [sp, #20]
    size_t i = (deque->first + index) & (deque->capacity - 1);
 10033d4:	e5930008 	ldr	r0, [r3, #8]
 10033d8:	e593e010 	ldr	lr, [r3, #16]
    if (out)
 10033dc:	e3510000 	cmp	r1, #0
    size_t i = (deque->first + index) & (deque->capacity - 1);
 10033e0:	e5931004 	ldr	r1, [r3, #4]
 10033e4:	e08cc000 	add	ip, ip, r0
 10033e8:	e2411001 	sub	r1, r1, #1
 10033ec:	e00cc001 	and	ip, ip, r1
 10033f0:	e1a0010c 	lsl	r0, ip, #2
 10033f4:	e08e1000 	add	r1, lr, r0
        *out = deque->buffer[i];
 10033f8:	179e110c 	ldrne	r1, [lr, ip, lsl #2]
 10033fc:	159dc014 	ldrne	ip, [sp, #20]
 1003400:	158c1000 	strne	r1, [ip]
 1003404:	15931010 	ldrne	r1, [r3, #16]
 1003408:	10811000 	addne	r1, r1, r0

    return CC_OK;
 100340c:	e3a00000 	mov	r0, #0
    deque->buffer[i] = element;
 1003410:	e5812000 	str	r2, [r1]
    return CC_OK;
 1003414:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_ERR_OUT_OF_RANGE;
 1003418:	e3a00008 	mov	r0, #8
 100341c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
    return CC_OK;
 1003420:	e3a00000 	mov	r0, #0
}
 1003424:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

01003428 <deque_zip_iter_index>:
 *
 * @return current iterator index
 */
size_t deque_zip_iter_index(DequeZipIter *iter)
{
    return iter->index - 1;
 1003428:	e5900008 	ldr	r0, [r0, #8]
}
 100342c:	e2400001 	sub	r0, r0, #1
 1003430:	e12fff1e 	bx	lr

01003434 <hashset_conf_init>:
 *
 * @param[in, out] conf the configuration struct that is being initialized
 */
void hashset_conf_init(HashSetConf *conf)
{
    hashtable_conf_init(conf);
 1003434:	ea0000e1 	b	10037c0 <hashtable_conf_init>

01003438 <hashset_new>:
 *
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the memory
 * allocation for the new HashSet failed.
 */
enum cc_stat hashset_new(HashSet **hs)
{
 1003438:	e92d4070 	push	{r4, r5, r6, lr}
 100343c:	e24dd028 	sub	sp, sp, #40	; 0x28
 1003440:	e1a06000 	mov	r6, r0
    hashtable_conf_init(conf);
 1003444:	e28d0004 	add	r0, sp, #4
 1003448:	eb0000dc 	bl	10037c0 <hashtable_conf_init>
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the memory
 * allocation for the new HashSet structure failed.
 */
enum cc_stat hashset_new_conf(HashSetConf const * const conf, HashSet **hs)
{
    HashSet *set = conf->mem_calloc(1, sizeof(HashSet));
 100344c:	e59d3020 	ldr	r3, [sp, #32]
 1003450:	e3a01014 	mov	r1, #20
 1003454:	e3a00001 	mov	r0, #1
 1003458:	e12fff33 	blx	r3

    if (!set)
 100345c:	e2504000 	subs	r4, r0, #0
        return CC_ERR_ALLOC;
 1003460:	03a05001 	moveq	r5, #1
    if (!set)
 1003464:	0a00000d 	beq	10034a0 <hashset_new+0x68>

    HashTable *table;
    enum cc_stat stat = hashtable_new_conf(conf, &table);
 1003468:	e28d0004 	add	r0, sp, #4
 100346c:	e1a0100d 	mov	r1, sp
 1003470:	eb000097 	bl	10036d4 <hashtable_new_conf>

    if (stat != CC_OK) {
 1003474:	e2505000 	subs	r5, r0, #0
 1003478:	1a00000b 	bne	10034ac <hashset_new+0x74>
        conf->mem_free(set);
        return stat;
    }

    set->table      = table;
 100347c:	e59d2000 	ldr	r2, [sp]
    set->mem_calloc = conf->mem_calloc;
    set->mem_free   = conf->mem_free;

    /* A dummy pointer that is never actually dereferenced
    *  that must not be null.*/
    set->dummy = (int*) 1;
 1003480:	e3a03001 	mov	r3, #1
    set->mem_calloc = conf->mem_calloc;
 1003484:	e1cd01dc 	ldrd	r0, [sp, #28]
    set->table      = table;
 1003488:	e5842000 	str	r2, [r4]
    set->mem_free   = conf->mem_free;
 100348c:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
    set->mem_calloc = conf->mem_calloc;
 1003490:	e1c400f8 	strd	r0, [r4, #8]
    set->dummy = (int*) 1;
 1003494:	e5843004 	str	r3, [r4, #4]
    set->mem_free   = conf->mem_free;
 1003498:	e5842010 	str	r2, [r4, #16]
    *hs = set;
 100349c:	e5864000 	str	r4, [r6]
}
 10034a0:	e1a00005 	mov	r0, r5
 10034a4:	e28dd028 	add	sp, sp, #40	; 0x28
 10034a8:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(set);
 10034ac:	e1a00004 	mov	r0, r4
 10034b0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
 10034b4:	e12fff33 	blx	r3
}
 10034b8:	e1a00005 	mov	r0, r5
 10034bc:	e28dd028 	add	sp, sp, #40	; 0x28
 10034c0:	e8bd8070 	pop	{r4, r5, r6, pc}

010034c4 <hashset_new_conf>:
{
 10034c4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 10034c8:	e1a04000 	mov	r4, r0
    HashSet *set = conf->mem_calloc(1, sizeof(HashSet));
 10034cc:	e590301c 	ldr	r3, [r0, #28]
{
 10034d0:	e24dd00c 	sub	sp, sp, #12
 10034d4:	e1a07001 	mov	r7, r1
    HashSet *set = conf->mem_calloc(1, sizeof(HashSet));
 10034d8:	e3a00001 	mov	r0, #1
 10034dc:	e3a01014 	mov	r1, #20
 10034e0:	e12fff33 	blx	r3
    if (!set)
 10034e4:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 10034e8:	03a06001 	moveq	r6, #1
    if (!set)
 10034ec:	0a00000d 	beq	1003528 <hashset_new_conf+0x64>
    enum cc_stat stat = hashtable_new_conf(conf, &table);
 10034f0:	e28d1004 	add	r1, sp, #4
 10034f4:	e1a00004 	mov	r0, r4
 10034f8:	eb000075 	bl	10036d4 <hashtable_new_conf>
    if (stat != CC_OK) {
 10034fc:	e2506000 	subs	r6, r0, #0
 1003500:	1a00000b 	bne	1003534 <hashset_new_conf+0x70>
    set->mem_calloc = conf->mem_calloc;
 1003504:	e1c401d8 	ldrd	r0, [r4, #24]
    set->dummy = (int*) 1;
 1003508:	e3a03001 	mov	r3, #1
    set->mem_free   = conf->mem_free;
 100350c:	e5942020 	ldr	r2, [r4, #32]
    set->table      = table;
 1003510:	e59dc004 	ldr	ip, [sp, #4]
    set->mem_calloc = conf->mem_calloc;
 1003514:	e1c500f8 	strd	r0, [r5, #8]
    set->mem_free   = conf->mem_free;
 1003518:	e5852010 	str	r2, [r5, #16]
    set->table      = table;
 100351c:	e585c000 	str	ip, [r5]
    set->dummy = (int*) 1;
 1003520:	e5853004 	str	r3, [r5, #4]
    *hs = set;
 1003524:	e5875000 	str	r5, [r7]
    return CC_OK;
}
 1003528:	e1a00006 	mov	r0, r6
 100352c:	e28dd00c 	add	sp, sp, #12
 1003530:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        conf->mem_free(set);
 1003534:	e1a00005 	mov	r0, r5
 1003538:	e5943020 	ldr	r3, [r4, #32]
 100353c:	e12fff33 	blx	r3
}
 1003540:	e1a00006 	mov	r0, r6
 1003544:	e28dd00c 	add	sp, sp, #12
 1003548:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

0100354c <hashset_destroy>:
 * it holds.
 *
 * @param[in] table HashSet to be destroyed.
 */
void hashset_destroy(HashSet *set)
{
 100354c:	e92d4010 	push	{r4, lr}
 1003550:	e1a04000 	mov	r4, r0
    hashtable_destroy(set->table);
 1003554:	e5900000 	ldr	r0, [r0]
 1003558:	eb0000b0 	bl	1003820 <hashtable_destroy>
    set->mem_free(set);
 100355c:	e5943010 	ldr	r3, [r4, #16]
 1003560:	e1a00004 	mov	r0, r4
}
 1003564:	e8bd4010 	pop	{r4, lr}
    set->mem_free(set);
 1003568:	e12fff13 	bx	r3

0100356c <hashset_add>:
 * @return CC_OK if the element was successfully added, or CC_ERR_ALLOC
 * if the memory allocation failed.
 */
enum cc_stat hashset_add(HashSet *set, void *element)
{
    return hashtable_add(set->table, element, set->dummy);
 100356c:	e8900005 	ldm	r0, {r0, r2}
 1003570:	ea0000c5 	b	100388c <hashtable_add>

01003574 <hashset_remove>:
 * @return CC_OK if the element was successfully removed, or CC_ERR_VALUE_NOT_FOUND
 * if the value was not found.
 */
enum cc_stat hashset_remove(HashSet *set, void *element, void **out)
{
    return hashtable_remove(set->table, element, out);
 1003574:	e5900000 	ldr	r0, [r0]
 1003578:	ea000175 	b	1003b54 <hashtable_remove>

0100357c <hashset_remove_all>:
 *
 * @param set the set from which all elements are being removed
 */
void hashset_remove_all(HashSet *set)
{
    hashtable_remove_all(set->table);
 100357c:	e5900000 	ldr	r0, [r0]
 1003580:	ea0001d0 	b	1003cc8 <hashtable_remove_all>

01003584 <hashset_contains>:
 *
 * @return true if the specified element is an element of the set
 */
bool hashset_contains(HashSet *set, void *element)
{
    return hashtable_contains_key(set->table, element);
 1003584:	e5900000 	ldr	r0, [r0]
 1003588:	ea0001ef 	b	1003d4c <hashtable_contains_key>

0100358c <hashset_size>:
 *
 * @return the size of the set
 */
size_t hashset_size(HashSet *set)
{
    return hashtable_size(set->table);
 100358c:	e5900000 	ldr	r0, [r0]
 1003590:	ea0001e9 	b	1003d3c <hashtable_size>

01003594 <hashset_capacity>:
 *
 * @return the capacity of the set
 */
size_t hashset_capacity(HashSet *set)
{
    return hashtable_capacity(set->table);
 1003594:	e5900000 	ldr	r0, [r0]
 1003598:	ea0001e9 	b	1003d44 <hashtable_capacity>

0100359c <hashset_foreach>:
 * @param[in] fn the operation function that is invoked on each element of the
 *               set
 */
void hashset_foreach(HashSet *set, void (*fn) (const void *e))
{
    hashtable_foreach_key(set->table, fn);
 100359c:	e5900000 	ldr	r0, [r0]
 10035a0:	ea000268 	b	1003f48 <hashtable_foreach_key>

010035a4 <hashset_iter_init>:
 * @param[in] iter the iterator that is being initialized
 * @param[in] set the set on which this iterator will operate
 */
void hashset_iter_init(HashSetIter *iter, HashSet *set)
{
    hashtable_iter_init(&(iter->iter), set->table);
 10035a4:	e5911000 	ldr	r1, [r1]
 10035a8:	ea000290 	b	1003ff0 <hashtable_iter_init>

010035ac <hashset_iter_next>:
 *
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the HashSet has been reached.
 */
enum cc_stat hashset_iter_next(HashSetIter *iter, void **out)
{
 10035ac:	e92d4010 	push	{r4, lr}
 10035b0:	e24dd008 	sub	sp, sp, #8
 10035b4:	e1a04001 	mov	r4, r1
    TableEntry *entry;
    enum cc_stat status = hashtable_iter_next(&(iter->iter), &entry);
 10035b8:	e28d1004 	add	r1, sp, #4
 10035bc:	eb0002a3 	bl	1004050 <hashtable_iter_next>

    if (status != CC_OK)
 10035c0:	e3500000 	cmp	r0, #0
 10035c4:	1a000003 	bne	10035d8 <hashset_iter_next+0x2c>
        return status;

    if (out)
 10035c8:	e3540000 	cmp	r4, #0
        *out = entry->key;
 10035cc:	159d3004 	ldrne	r3, [sp, #4]
 10035d0:	15933000 	ldrne	r3, [r3]
 10035d4:	15843000 	strne	r3, [r4]

    return CC_OK;
}
 10035d8:	e28dd008 	add	sp, sp, #8
 10035dc:	e8bd8010 	pop	{r4, pc}

010035e0 <hashset_iter_remove>:
 * @return CC_OK if the entry was successfully removed, or
 * CC_ERR_VALUE_NOT_FOUND.
 */
enum cc_stat hashset_iter_remove(HashSetIter *iter, void **out)
{
    return hashtable_iter_remove(&(iter->iter), out);
 10035e0:	ea0002bf 	b	10040e4 <hashtable_iter_remove>

010035e4 <hashtable_hash_string>:
{
    const    char   *str  = key;
    register size_t  hash = seed + 5381 + len + 1; /* Suppress the unused param warning */

    int c;
    while ((c = *str++))
 10035e4:	e4d03001 	ldrb	r3, [r0], #1
    register size_t  hash = seed + 5381 + len + 1; /* Suppress the unused param warning */
 10035e8:	e2822c15 	add	r2, r2, #5376	; 0x1500
 10035ec:	e2822006 	add	r2, r2, #6
 10035f0:	e0821001 	add	r1, r2, r1
    while ((c = *str++))
 10035f4:	e3530000 	cmp	r3, #0
 10035f8:	0a000004 	beq	1003610 <hashtable_hash_string+0x2c>
        hash = ((hash << 5) + hash) ^ c;
 10035fc:	e0811281 	add	r1, r1, r1, lsl #5
 1003600:	e0211003 	eor	r1, r1, r3
    while ((c = *str++))
 1003604:	e4d03001 	ldrb	r3, [r0], #1
 1003608:	e3530000 	cmp	r3, #0
 100360c:	1afffffa 	bne	10035fc <hashtable_hash_string+0x18>

    return hash;
}
 1003610:	e1a00001 	mov	r0, r1
 1003614:	e12fff1e 	bx	lr

01003618 <hashtable_new>:
{
 1003618:	e92d4070 	push	{r4, r5, r6, lr}
    HashTable *table = conf->mem_calloc(1, sizeof(HashTable));
 100361c:	e3a01030 	mov	r1, #48	; 0x30
{
 1003620:	e1a05000 	mov	r5, r0
    HashTable *table = conf->mem_calloc(1, sizeof(HashTable));
 1003624:	e3a00001 	mov	r0, #1
 1003628:	fa00669c 	blx	101d0a0 <calloc>
    if (!table)
 100362c:	e2504000 	subs	r4, r0, #0
 1003630:	0a000021 	beq	10036bc <hashtable_new+0xa4>
    table->capacity = round_pow_two(conf->initial_capacity);
 1003634:	e3a01010 	mov	r1, #16
 1003638:	e5841000 	str	r1, [r4]
    table->buckets  = conf->mem_calloc(table->capacity, sizeof(TableEntry));
 100363c:	e1a00001 	mov	r0, r1
 1003640:	fa006696 	blx	101d0a0 <calloc>
    if (!table->buckets) {
 1003644:	e3500000 	cmp	r0, #0
    table->buckets  = conf->mem_calloc(table->capacity, sizeof(TableEntry));
 1003648:	e5840018 	str	r0, [r4, #24]
    if (!table->buckets) {
 100364c:	0a00001c 	beq	10036c4 <hashtable_new+0xac>
    table->hash        = conf->hash;
 1003650:	e30335e4 	movw	r3, #13796	; 0x35e4
    table->key_cmp     = conf->key_compare;
 1003654:	e301ca90 	movw	ip, #6800	; 0x1a90
    table->hash        = conf->hash;
 1003658:	e3403100 	movt	r3, #256	; 0x100
    table->key_cmp     = conf->key_compare;
 100365c:	e340c100 	movt	ip, #256	; 0x100
    table->mem_alloc   = conf->mem_alloc;
 1003660:	e30d0ca1 	movw	r0, #56481	; 0xdca1
    table->mem_calloc  = conf->mem_calloc;
 1003664:	e30d10a1 	movw	r1, #53409	; 0xd0a1
    table->mem_free    = conf->mem_free;
 1003668:	e30d2cb1 	movw	r2, #56497	; 0xdcb1
    table->mem_alloc   = conf->mem_alloc;
 100366c:	e3400101 	movt	r0, #257	; 0x101
    table->mem_calloc  = conf->mem_calloc;
 1003670:	e3401101 	movt	r1, #257	; 0x101
    *out = table;
 1003674:	e5854000 	str	r4, [r5]
    table->mem_free    = conf->mem_free;
 1003678:	e3402101 	movt	r2, #257	; 0x101
    table->hash        = conf->hash;
 100367c:	e584301c 	str	r3, [r4, #28]
    table->load_factor = conf->load_factor;
 1003680:	e3a055fd 	mov	r5, #1061158912	; 0x3f400000
    table->hash_seed   = conf->hash_seed;
 1003684:	e3a03000 	mov	r3, #0
    table->key_cmp     = conf->key_compare;
 1003688:	e584c020 	str	ip, [r4, #32]
    table->key_len     = conf->key_length;
 100368c:	e3e0e000 	mvn	lr, #0
    table->threshold   = table->capacity * table->load_factor;
 1003690:	e3a0c00c 	mov	ip, #12
    table->mem_alloc   = conf->mem_alloc;
 1003694:	e5840024 	str	r0, [r4, #36]	; 0x24
    table->mem_calloc  = conf->mem_calloc;
 1003698:	e5841028 	str	r1, [r4, #40]	; 0x28
    return CC_OK;
 100369c:	e1a00003 	mov	r0, r3
    table->mem_free    = conf->mem_free;
 10036a0:	e584202c 	str	r2, [r4, #44]	; 0x2c
    table->load_factor = conf->load_factor;
 10036a4:	e5845014 	str	r5, [r4, #20]
    table->hash_seed   = conf->hash_seed;
 10036a8:	e584300c 	str	r3, [r4, #12]
    table->size        = 0;
 10036ac:	e5843004 	str	r3, [r4, #4]
    table->key_len     = conf->key_length;
 10036b0:	e584e010 	str	lr, [r4, #16]
    table->threshold   = table->capacity * table->load_factor;
 10036b4:	e584c008 	str	ip, [r4, #8]
    return CC_OK;
 10036b8:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 10036bc:	e3a00001 	mov	r0, #1
}
 10036c0:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(table);
 10036c4:	e1a00004 	mov	r0, r4
 10036c8:	fa006978 	blx	101dcb0 <free>
        return CC_ERR_ALLOC;
 10036cc:	e3a00001 	mov	r0, #1
 10036d0:	e8bd8070 	pop	{r4, r5, r6, pc}

010036d4 <hashtable_new_conf>:
{
 10036d4:	e92d4070 	push	{r4, r5, r6, lr}
 10036d8:	e1a06000 	mov	r6, r0
    HashTable *table = conf->mem_calloc(1, sizeof(HashTable));
 10036dc:	e590301c 	ldr	r3, [r0, #28]
{
 10036e0:	e1a04001 	mov	r4, r1
    HashTable *table = conf->mem_calloc(1, sizeof(HashTable));
 10036e4:	e3a00001 	mov	r0, #1
 10036e8:	e3a01030 	mov	r1, #48	; 0x30
 10036ec:	e12fff33 	blx	r3
    if (!table)
 10036f0:	e2505000 	subs	r5, r0, #0
 10036f4:	0a00002a 	beq	10037a4 <hashtable_new_conf+0xd0>
    table->capacity = round_pow_two(conf->initial_capacity);
 10036f8:	e5963004 	ldr	r3, [r6, #4]
    if (n >= MAX_POW_TWO)
 10036fc:	e3530000 	cmp	r3, #0
        return MAX_POW_TWO;
 1003700:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
    if (n >= MAX_POW_TWO)
 1003704:	ba000007 	blt	1003728 <hashtable_new_conf+0x54>
    n--;
 1003708:	12430001 	subne	r0, r3, #1
        return 2;
 100370c:	03a00002 	moveq	r0, #2
    n |= n >> 1;
 1003710:	118000a0 	orrne	r0, r0, r0, lsr #1
    n |= n >> 2;
 1003714:	11800120 	orrne	r0, r0, r0, lsr #2
    n |= n >> 4;
 1003718:	11800220 	orrne	r0, r0, r0, lsr #4
    n |= n >> 8;
 100371c:	11800420 	orrne	r0, r0, r0, lsr #8
    n |= n >> 16;
 1003720:	11800820 	orrne	r0, r0, r0, lsr #16
    n++;
 1003724:	12800001 	addne	r0, r0, #1
    table->capacity = round_pow_two(conf->initial_capacity);
 1003728:	e5850000 	str	r0, [r5]
    table->buckets  = conf->mem_calloc(table->capacity, sizeof(TableEntry));
 100372c:	e3a01010 	mov	r1, #16
 1003730:	e596301c 	ldr	r3, [r6, #28]
 1003734:	e12fff33 	blx	r3
    if (!table->buckets) {
 1003738:	e3500000 	cmp	r0, #0
    table->buckets  = conf->mem_calloc(table->capacity, sizeof(TableEntry));
 100373c:	e5850018 	str	r0, [r5, #24]
    if (!table->buckets) {
 1003740:	0a000019 	beq	10037ac <hashtable_new_conf+0xd8>
    table->threshold   = table->capacity * table->load_factor;
 1003744:	edd57a00 	vldr	s15, [r5]
    table->size        = 0;
 1003748:	e3a03000 	mov	r3, #0
    table->load_factor = conf->load_factor;
 100374c:	ed967a00 	vldr	s14, [r6]
    return CC_OK;
 1003750:	e1a00003 	mov	r0, r3
    table->hash        = conf->hash;
 1003754:	e5962010 	ldr	r2, [r6, #16]
    table->key_cmp     = conf->key_compare;
 1003758:	e5961014 	ldr	r1, [r6, #20]
    table->threshold   = table->capacity * table->load_factor;
 100375c:	eef87a67 	vcvt.f32.u32	s15, s15
    table->hash        = conf->hash;
 1003760:	e585201c 	str	r2, [r5, #28]
    table->hash_seed   = conf->hash_seed;
 1003764:	e596200c 	ldr	r2, [r6, #12]
    table->key_cmp     = conf->key_compare;
 1003768:	e5851020 	str	r1, [r5, #32]
    table->threshold   = table->capacity * table->load_factor;
 100376c:	ee677a87 	vmul.f32	s15, s15, s14
    table->hash_seed   = conf->hash_seed;
 1003770:	e585200c 	str	r2, [r5, #12]
    table->key_len     = conf->key_length;
 1003774:	e5962008 	ldr	r2, [r6, #8]
    table->mem_alloc   = conf->mem_alloc;
 1003778:	e5961018 	ldr	r1, [r6, #24]
    table->threshold   = table->capacity * table->load_factor;
 100377c:	eefc7ae7 	vcvt.u32.f32	s15, s15
    table->size        = 0;
 1003780:	e5853004 	str	r3, [r5, #4]
    table->key_len     = conf->key_length;
 1003784:	e5852010 	str	r2, [r5, #16]
    table->mem_free    = conf->mem_free;
 1003788:	e1c621dc 	ldrd	r2, [r6, #28]
    table->load_factor = conf->load_factor;
 100378c:	ed857a05 	vstr	s14, [r5, #20]
    table->mem_alloc   = conf->mem_alloc;
 1003790:	e5851024 	str	r1, [r5, #36]	; 0x24
    table->threshold   = table->capacity * table->load_factor;
 1003794:	edc57a02 	vstr	s15, [r5, #8]
    table->mem_free    = conf->mem_free;
 1003798:	e1c522f8 	strd	r2, [r5, #40]	; 0x28
    *out = table;
 100379c:	e5845000 	str	r5, [r4]
    return CC_OK;
 10037a0:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 10037a4:	e3a00001 	mov	r0, #1
}
 10037a8:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(table);
 10037ac:	e1a00005 	mov	r0, r5
 10037b0:	e5963020 	ldr	r3, [r6, #32]
 10037b4:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10037b8:	e3a00001 	mov	r0, #1
 10037bc:	e8bd8070 	pop	{r4, r5, r6, pc}

010037c0 <hashtable_conf_init>:
    conf->hash             = STRING_HASH;
 10037c0:	e30335e4 	movw	r3, #13796	; 0x35e4
    conf->key_compare      = cc_common_cmp_str;
 10037c4:	e301ca90 	movw	ip, #6800	; 0x1a90
    conf->hash             = STRING_HASH;
 10037c8:	e3403100 	movt	r3, #256	; 0x100
    conf->key_compare      = cc_common_cmp_str;
 10037cc:	e340c100 	movt	ip, #256	; 0x100
{
 10037d0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    conf->mem_alloc        = malloc;
 10037d4:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->load_factor      = DEFAULT_LOAD_FACTOR;
 10037d8:	e3a0e5fd 	mov	lr, #1061158912	; 0x3f400000
    conf->mem_calloc       = calloc;
 10037dc:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_alloc        = malloc;
 10037e0:	e3401101 	movt	r1, #257	; 0x101
    conf->mem_calloc       = calloc;
 10037e4:	e3402101 	movt	r2, #257	; 0x101
    conf->hash             = STRING_HASH;
 10037e8:	e5803010 	str	r3, [r0, #16]
    conf->mem_free         = free;
 10037ec:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->key_compare      = cc_common_cmp_str;
 10037f0:	e580c014 	str	ip, [r0, #20]
    conf->initial_capacity = DEFAULT_CAPACITY;
 10037f4:	e3a0c010 	mov	ip, #16
    conf->mem_free         = free;
 10037f8:	e3403101 	movt	r3, #257	; 0x101
    conf->load_factor      = DEFAULT_LOAD_FACTOR;
 10037fc:	e580e000 	str	lr, [r0]
    conf->initial_capacity = DEFAULT_CAPACITY;
 1003800:	e580c004 	str	ip, [r0, #4]
    conf->key_length       = KEY_LENGTH_VARIABLE;
 1003804:	e3e0e000 	mvn	lr, #0
    conf->hash_seed        = 0;
 1003808:	e3a0c000 	mov	ip, #0
    conf->key_length       = KEY_LENGTH_VARIABLE;
 100380c:	e580e008 	str	lr, [r0, #8]
    conf->hash_seed        = 0;
 1003810:	e580c00c 	str	ip, [r0, #12]
    conf->mem_alloc        = malloc;
 1003814:	e5801018 	str	r1, [r0, #24]
    conf->mem_free         = free;
 1003818:	e1c021fc 	strd	r2, [r0, #28]
}
 100381c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01003820 <hashtable_destroy>:
    for (i = 0; i < table->capacity; i++) {
 1003820:	e5902000 	ldr	r2, [r0]
{
 1003824:	e92d4070 	push	{r4, r5, r6, lr}
 1003828:	e1a05000 	mov	r5, r0
 100382c:	e5903018 	ldr	r3, [r0, #24]
    for (i = 0; i < table->capacity; i++) {
 1003830:	e3520000 	cmp	r2, #0
 1003834:	0a00000d 	beq	1003870 <hashtable_destroy+0x50>
 1003838:	e3a06000 	mov	r6, #0
        TableEntry *next = table->buckets[i];
 100383c:	e7930106 	ldr	r0, [r3, r6, lsl #2]
        while (next) {
 1003840:	e3500000 	cmp	r0, #0
 1003844:	0a000006 	beq	1003864 <hashtable_destroy+0x44>
            TableEntry *tmp = next->next;
 1003848:	e590400c 	ldr	r4, [r0, #12]
            table->mem_free(next);
 100384c:	e595302c 	ldr	r3, [r5, #44]	; 0x2c
 1003850:	e12fff33 	blx	r3
        while (next) {
 1003854:	e2540000 	subs	r0, r4, #0
 1003858:	1afffffa 	bne	1003848 <hashtable_destroy+0x28>
 100385c:	e5952000 	ldr	r2, [r5]
 1003860:	e5953018 	ldr	r3, [r5, #24]
    for (i = 0; i < table->capacity; i++) {
 1003864:	e2866001 	add	r6, r6, #1
 1003868:	e1560002 	cmp	r6, r2
 100386c:	3afffff2 	bcc	100383c <hashtable_destroy+0x1c>
    table->mem_free(table->buckets);
 1003870:	e1a00003 	mov	r0, r3
 1003874:	e595302c 	ldr	r3, [r5, #44]	; 0x2c
 1003878:	e12fff33 	blx	r3
    table->mem_free(table);
 100387c:	e595302c 	ldr	r3, [r5, #44]	; 0x2c
 1003880:	e1a00005 	mov	r0, r5
}
 1003884:	e8bd4070 	pop	{r4, r5, r6, lr}
    table->mem_free(table);
 1003888:	e12fff13 	bx	r3

0100388c <hashtable_add>:
{
 100388c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1003890:	e1a05001 	mov	r5, r1
    if (table->size >= table->threshold) {
 1003894:	e5903008 	ldr	r3, [r0, #8]
{
 1003898:	e1a07000 	mov	r7, r0
 100389c:	e1a06002 	mov	r6, r2
    if (table->size >= table->threshold) {
 10038a0:	e5901004 	ldr	r1, [r0, #4]
 10038a4:	e1510003 	cmp	r1, r3
 10038a8:	2a00002a 	bcs	1003958 <hashtable_add+0xcc>
    if (!key)
 10038ac:	e3550000 	cmp	r5, #0
 10038b0:	0a000055 	beq	1003a0c <hashtable_add+0x180>
    const size_t hash = table->hash(key, table->key_len, table->hash_seed);
 10038b4:	e597301c 	ldr	r3, [r7, #28]
 10038b8:	e1a00005 	mov	r0, r5
 10038bc:	e597200c 	ldr	r2, [r7, #12]
 10038c0:	e5971010 	ldr	r1, [r7, #16]
 10038c4:	e12fff33 	blx	r3
    const size_t i    = hash & (table->capacity - 1);
 10038c8:	e5978000 	ldr	r8, [r7]
    const size_t hash = table->hash(key, table->key_len, table->hash_seed);
 10038cc:	e1a09000 	mov	r9, r0
    TableEntry *replace = table->buckets[i];
 10038d0:	e5973018 	ldr	r3, [r7, #24]
    const size_t i    = hash & (table->capacity - 1);
 10038d4:	e2488001 	sub	r8, r8, #1
 10038d8:	e0088000 	and	r8, r8, r0
    TableEntry *replace = table->buckets[i];
 10038dc:	e7934108 	ldr	r4, [r3, r8, lsl #2]
    while (replace) {
 10038e0:	e3540000 	cmp	r4, #0
 10038e4:	0a00000a 	beq	1003914 <hashtable_add+0x88>
        void *rk = replace->key;
 10038e8:	e5943000 	ldr	r3, [r4]
        if (rk && table->key_cmp(rk, key) == 0) {
 10038ec:	e1a01005 	mov	r1, r5
 10038f0:	e2530000 	subs	r0, r3, #0
 10038f4:	0a000003 	beq	1003908 <hashtable_add+0x7c>
 10038f8:	e5973020 	ldr	r3, [r7, #32]
 10038fc:	e12fff33 	blx	r3
 1003900:	e3500000 	cmp	r0, #0
 1003904:	0a00003c 	beq	10039fc <hashtable_add+0x170>
        replace = replace->next;
 1003908:	e594400c 	ldr	r4, [r4, #12]
    while (replace) {
 100390c:	e3540000 	cmp	r4, #0
 1003910:	1afffff4 	bne	10038e8 <hashtable_add+0x5c>
    TableEntry *new_entry = table->mem_alloc(sizeof(TableEntry));
 1003914:	e5973024 	ldr	r3, [r7, #36]	; 0x24
 1003918:	e3a00010 	mov	r0, #16
 100391c:	e12fff33 	blx	r3
    if (!new_entry)
 1003920:	e2503000 	subs	r3, r0, #0
 1003924:	0a000036 	beq	1003a04 <hashtable_add+0x178>
    new_entry->next  = table->buckets[i];
 1003928:	e5971018 	ldr	r1, [r7, #24]
    return CC_OK;
 100392c:	e3a00000 	mov	r0, #0
    table->size++;
 1003930:	e5972004 	ldr	r2, [r7, #4]
    new_entry->key   = key;
 1003934:	e5835000 	str	r5, [r3]
    new_entry->value = val;
 1003938:	e5836004 	str	r6, [r3, #4]
    new_entry->next  = table->buckets[i];
 100393c:	e791c108 	ldr	ip, [r1, r8, lsl #2]
    table->size++;
 1003940:	e2822001 	add	r2, r2, #1
    new_entry->hash  = hash;
 1003944:	e5839008 	str	r9, [r3, #8]
    new_entry->next  = table->buckets[i];
 1003948:	e583c00c 	str	ip, [r3, #12]
    table->buckets[i] = new_entry;
 100394c:	e7813108 	str	r3, [r1, r8, lsl #2]
    table->size++;
 1003950:	e5872004 	str	r2, [r7, #4]
    return CC_OK;
 1003954:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        if ((stat = resize(table, table->capacity << 1)) != CC_OK)
 1003958:	e5904000 	ldr	r4, [r0]
    if (t->capacity == MAX_POW_TWO)
 100395c:	e3540102 	cmp	r4, #-2147483648	; 0x80000000
        if ((stat = resize(table, table->capacity << 1)) != CC_OK)
 1003960:	e1a04084 	lsl	r4, r4, #1
    if (t->capacity == MAX_POW_TWO)
 1003964:	0a000048 	beq	1003a8c <hashtable_add+0x200>
    TableEntry **new_buckets = t->mem_calloc(new_capacity, sizeof(TableEntry));
 1003968:	e5903028 	ldr	r3, [r0, #40]	; 0x28
 100396c:	e3a01010 	mov	r1, #16
 1003970:	e1a00004 	mov	r0, r4
 1003974:	e12fff33 	blx	r3
    if (!new_buckets)
 1003978:	e250c000 	subs	ip, r0, #0
 100397c:	0a000020 	beq	1003a04 <hashtable_add+0x178>
    move_entries(old_buckets, new_buckets, t->capacity, new_capacity);
 1003980:	e597a000 	ldr	sl, [r7]
    TableEntry **old_buckets = t->buckets;
 1003984:	e5970018 	ldr	r0, [r7, #24]
    for (i = 0; i < src_size; i++) {
 1003988:	e35a0000 	cmp	sl, #0
 100398c:	11a09000 	movne	r9, r0
 1003990:	12448001 	subne	r8, r4, #1
 1003994:	1080a10a 	addne	sl, r0, sl, lsl #2
 1003998:	0a00000c 	beq	10039d0 <hashtable_add+0x144>
        TableEntry *entry = src_bucket[i];
 100399c:	e4993004 	ldr	r3, [r9], #4
        while (entry) {
 10039a0:	e3530000 	cmp	r3, #0
 10039a4:	0a000007 	beq	10039c8 <hashtable_add+0x13c>
            size_t      index = entry->hash & (dest_size - 1);
 10039a8:	e5932008 	ldr	r2, [r3, #8]
            TableEntry *next  = entry->next;
 10039ac:	e593100c 	ldr	r1, [r3, #12]
            size_t      index = entry->hash & (dest_size - 1);
 10039b0:	e0022008 	and	r2, r2, r8
            entry->next = dest_bucket[index];
 10039b4:	e79ce102 	ldr	lr, [ip, r2, lsl #2]
 10039b8:	e583e00c 	str	lr, [r3, #12]
            dest_bucket[index] = entry;
 10039bc:	e78c3102 	str	r3, [ip, r2, lsl #2]
        while (entry) {
 10039c0:	e2513000 	subs	r3, r1, #0
 10039c4:	1afffff7 	bne	10039a8 <hashtable_add+0x11c>
    for (i = 0; i < src_size; i++) {
 10039c8:	e159000a 	cmp	r9, sl
 10039cc:	1afffff2 	bne	100399c <hashtable_add+0x110>
    t->threshold = t->load_factor * new_capacity;
 10039d0:	ee074a90 	vmov	s15, r4
 10039d4:	ed977a05 	vldr	s14, [r7, #20]
 10039d8:	eef87a67 	vcvt.f32.u32	s15, s15
    t->buckets   = new_buckets;
 10039dc:	e587c018 	str	ip, [r7, #24]
    t->capacity  = new_capacity;
 10039e0:	e5874000 	str	r4, [r7]
    t->mem_free(old_buckets);
 10039e4:	e597302c 	ldr	r3, [r7, #44]	; 0x2c
    t->threshold = t->load_factor * new_capacity;
 10039e8:	ee677a87 	vmul.f32	s15, s15, s14
 10039ec:	eefc7ae7 	vcvt.u32.f32	s15, s15
 10039f0:	edc77a02 	vstr	s15, [r7, #8]
    t->mem_free(old_buckets);
 10039f4:	e12fff33 	blx	r3
    return CC_OK;
 10039f8:	eaffffab 	b	10038ac <hashtable_add+0x20>
            replace->value = val;
 10039fc:	e5846004 	str	r6, [r4, #4]
            return CC_OK;
 1003a00:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 1003a04:	e3a00001 	mov	r0, #1
 1003a08:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    TableEntry *replace = table->buckets[0];
 1003a0c:	e5973018 	ldr	r3, [r7, #24]
 1003a10:	e5933000 	ldr	r3, [r3]
    while (replace) {
 1003a14:	e3530000 	cmp	r3, #0
 1003a18:	1a000003 	bne	1003a2c <hashtable_add+0x1a0>
 1003a1c:	ea000008 	b	1003a44 <hashtable_add+0x1b8>
        replace = replace->next;
 1003a20:	e593300c 	ldr	r3, [r3, #12]
    while (replace) {
 1003a24:	e3530000 	cmp	r3, #0
 1003a28:	0a000005 	beq	1003a44 <hashtable_add+0x1b8>
        if (!replace->key) {
 1003a2c:	e5932000 	ldr	r2, [r3]
 1003a30:	e3520000 	cmp	r2, #0
 1003a34:	1afffff9 	bne	1003a20 <hashtable_add+0x194>
            replace->value = val;
 1003a38:	e5836004 	str	r6, [r3, #4]
            return CC_OK;
 1003a3c:	e3a00000 	mov	r0, #0
 1003a40:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    TableEntry *new_entry = table->mem_alloc(sizeof(TableEntry));
 1003a44:	e5973024 	ldr	r3, [r7, #36]	; 0x24
 1003a48:	e3a00010 	mov	r0, #16
 1003a4c:	e12fff33 	blx	r3
    if (!new_entry)
 1003a50:	e2503000 	subs	r3, r0, #0
 1003a54:	0affffea 	beq	1003a04 <hashtable_add+0x178>
    new_entry->next  = table->buckets[0];
 1003a58:	e597c018 	ldr	ip, [r7, #24]
    new_entry->key   = NULL;
 1003a5c:	e3a01000 	mov	r1, #0
    table->size++;
 1003a60:	e5972004 	ldr	r2, [r7, #4]
    return CC_OK;
 1003a64:	e1a00001 	mov	r0, r1
    new_entry->value = val;
 1003a68:	e5836004 	str	r6, [r3, #4]
    new_entry->key   = NULL;
 1003a6c:	e5831000 	str	r1, [r3]
    new_entry->next  = table->buckets[0];
 1003a70:	e59ce000 	ldr	lr, [ip]
    table->size++;
 1003a74:	e2822001 	add	r2, r2, #1
    new_entry->hash  = 0;
 1003a78:	e5831008 	str	r1, [r3, #8]
    new_entry->next  = table->buckets[0];
 1003a7c:	e583e00c 	str	lr, [r3, #12]
    table->buckets[0] = new_entry;
 1003a80:	e58c3000 	str	r3, [ip]
    table->size++;
 1003a84:	e5872004 	str	r2, [r7, #4]
    return CC_OK;
 1003a88:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_MAX_CAPACITY;
 1003a8c:	e3a00004 	mov	r0, #4
}
 1003a90:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01003a94 <hashtable_get>:
{
 1003a94:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    if (!key)
 1003a98:	e2516000 	subs	r6, r1, #0
 1003a9c:	0a00001d 	beq	1003b18 <hashtable_get+0x84>
    size_t hash = table->hash(key, table->key_len, table->hash_seed);
 1003aa0:	e1a05000 	mov	r5, r0
 1003aa4:	e590301c 	ldr	r3, [r0, #28]
 1003aa8:	e1a07002 	mov	r7, r2
 1003aac:	e1a00006 	mov	r0, r6
 1003ab0:	e595200c 	ldr	r2, [r5, #12]
 1003ab4:	e5951010 	ldr	r1, [r5, #16]
 1003ab8:	e12fff33 	blx	r3
    return hash & (table->capacity - 1);
 1003abc:	e5953000 	ldr	r3, [r5]
    TableEntry *bucket = table->buckets[index];
 1003ac0:	e5952018 	ldr	r2, [r5, #24]
    return hash & (table->capacity - 1);
 1003ac4:	e2433001 	sub	r3, r3, #1
 1003ac8:	e0000003 	and	r0, r0, r3
    TableEntry *bucket = table->buckets[index];
 1003acc:	e7924100 	ldr	r4, [r2, r0, lsl #2]
    while (bucket) {
 1003ad0:	e3540000 	cmp	r4, #0
 1003ad4:	0a00000a 	beq	1003b04 <hashtable_get+0x70>
        if (bucket->key && table->key_cmp(bucket->key, key) == 0) {
 1003ad8:	e5943000 	ldr	r3, [r4]
 1003adc:	e1a01006 	mov	r1, r6
 1003ae0:	e2530000 	subs	r0, r3, #0
 1003ae4:	0a000003 	beq	1003af8 <hashtable_get+0x64>
 1003ae8:	e5953020 	ldr	r3, [r5, #32]
 1003aec:	e12fff33 	blx	r3
 1003af0:	e3500000 	cmp	r0, #0
 1003af4:	0a000004 	beq	1003b0c <hashtable_get+0x78>
        bucket = bucket->next;
 1003af8:	e594400c 	ldr	r4, [r4, #12]
    while (bucket) {
 1003afc:	e3540000 	cmp	r4, #0
 1003b00:	1afffff4 	bne	1003ad8 <hashtable_get+0x44>
    return CC_ERR_KEY_NOT_FOUND;
 1003b04:	e3a00006 	mov	r0, #6
}
 1003b08:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
            *out = bucket->value;
 1003b0c:	e5943004 	ldr	r3, [r4, #4]
 1003b10:	e5873000 	str	r3, [r7]
            return CC_OK;
 1003b14:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    TableEntry *bucket = table->buckets[0];
 1003b18:	e5903018 	ldr	r3, [r0, #24]
 1003b1c:	e5933000 	ldr	r3, [r3]
    while (bucket) {
 1003b20:	e3530000 	cmp	r3, #0
 1003b24:	1a000003 	bne	1003b38 <hashtable_get+0xa4>
 1003b28:	eafffff5 	b	1003b04 <hashtable_get+0x70>
        bucket = bucket->next;
 1003b2c:	e593300c 	ldr	r3, [r3, #12]
    while (bucket) {
 1003b30:	e3530000 	cmp	r3, #0
 1003b34:	0afffff2 	beq	1003b04 <hashtable_get+0x70>
        if (bucket->key == NULL) {
 1003b38:	e5931000 	ldr	r1, [r3]
 1003b3c:	e3510000 	cmp	r1, #0
 1003b40:	1afffff9 	bne	1003b2c <hashtable_get+0x98>
            *out = bucket->value;
 1003b44:	e5933004 	ldr	r3, [r3, #4]
            return CC_OK;
 1003b48:	e3a00000 	mov	r0, #0
            *out = bucket->value;
 1003b4c:	e5823000 	str	r3, [r2]
            return CC_OK;
 1003b50:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01003b54 <hashtable_remove>:
{
 1003b54:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    if (!key)
 1003b58:	e2517000 	subs	r7, r1, #0
{
 1003b5c:	e1a06000 	mov	r6, r0
 1003b60:	e1a0a002 	mov	sl, r2
    if (!key)
 1003b64:	0a000036 	beq	1003c44 <hashtable_remove+0xf0>
    size_t hash = table->hash(key, table->key_len, table->hash_seed);
 1003b68:	e590301c 	ldr	r3, [r0, #28]
 1003b6c:	e1a00007 	mov	r0, r7
 1003b70:	e596200c 	ldr	r2, [r6, #12]
 1003b74:	e5961010 	ldr	r1, [r6, #16]
 1003b78:	e12fff33 	blx	r3
    return hash & (table->capacity - 1);
 1003b7c:	e5969000 	ldr	r9, [r6]
    TableEntry *e    = table->buckets[i];
 1003b80:	e5963018 	ldr	r3, [r6, #24]
    return hash & (table->capacity - 1);
 1003b84:	e2499001 	sub	r9, r9, #1
 1003b88:	e0099000 	and	r9, r9, r0
    TableEntry *e    = table->buckets[i];
 1003b8c:	e7934109 	ldr	r4, [r3, r9, lsl #2]
    while (e) {
 1003b90:	e3540000 	cmp	r4, #0
 1003b94:	0a00000d 	beq	1003bd0 <hashtable_remove+0x7c>
    TableEntry *prev = NULL;
 1003b98:	e3a08000 	mov	r8, #0
        if (e->key && table->key_cmp(key, e->key) == 0) {
 1003b9c:	e5943000 	ldr	r3, [r4]
 1003ba0:	e1a00007 	mov	r0, r7
        next = e->next;
 1003ba4:	e594500c 	ldr	r5, [r4, #12]
        if (e->key && table->key_cmp(key, e->key) == 0) {
 1003ba8:	e2531000 	subs	r1, r3, #0
 1003bac:	0a000003 	beq	1003bc0 <hashtable_remove+0x6c>
 1003bb0:	e5963020 	ldr	r3, [r6, #32]
 1003bb4:	e12fff33 	blx	r3
 1003bb8:	e3500000 	cmp	r0, #0
 1003bbc:	0a000005 	beq	1003bd8 <hashtable_remove+0x84>
    while (e) {
 1003bc0:	e3550000 	cmp	r5, #0
 1003bc4:	e1a08004 	mov	r8, r4
 1003bc8:	e1a04005 	mov	r4, r5
 1003bcc:	1afffff2 	bne	1003b9c <hashtable_remove+0x48>
    return CC_ERR_KEY_NOT_FOUND;
 1003bd0:	e3a00006 	mov	r0, #6
}
 1003bd4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            if (!prev)
 1003bd8:	e3580000 	cmp	r8, #0
            void *value = e->value;
 1003bdc:	e5947004 	ldr	r7, [r4, #4]
                table->buckets[i] = next;
 1003be0:	05963018 	ldreq	r3, [r6, #24]
            table->mem_free(e);
 1003be4:	e1a00004 	mov	r0, r4
                prev->next = next;
 1003be8:	1588500c 	strne	r5, [r8, #12]
                table->buckets[i] = next;
 1003bec:	07835109 	streq	r5, [r3, r9, lsl #2]
            table->mem_free(e);
 1003bf0:	e596302c 	ldr	r3, [r6, #44]	; 0x2c
 1003bf4:	e12fff33 	blx	r3
            table->size--;
 1003bf8:	e5963004 	ldr	r3, [r6, #4]
            if (out)
 1003bfc:	e35a0000 	cmp	sl, #0
            table->size--;
 1003c00:	e2433001 	sub	r3, r3, #1
 1003c04:	e5863004 	str	r3, [r6, #4]
            if (out)
 1003c08:	0a00000b 	beq	1003c3c <hashtable_remove+0xe8>
                *out = value;
 1003c0c:	e58a7000 	str	r7, [sl]
            return CC_OK;
 1003c10:	e3a00000 	mov	r0, #0
 1003c14:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            void *value = e->value;
 1003c18:	e5904004 	ldr	r4, [r0, #4]
                prev->next = next;
 1003c1c:	e581300c 	str	r3, [r1, #12]
            table->mem_free(e);
 1003c20:	e596302c 	ldr	r3, [r6, #44]	; 0x2c
 1003c24:	e12fff33 	blx	r3
            table->size--;
 1003c28:	e5963004 	ldr	r3, [r6, #4]
            if (out)
 1003c2c:	e35a0000 	cmp	sl, #0
            table->size--;
 1003c30:	e2433001 	sub	r3, r3, #1
 1003c34:	e5863004 	str	r3, [r6, #4]
                *out = value;
 1003c38:	158a4000 	strne	r4, [sl]
            return CC_OK;
 1003c3c:	e3a00000 	mov	r0, #0
 1003c40:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    TableEntry *e = table->buckets[0];
 1003c44:	e5903018 	ldr	r3, [r0, #24]
 1003c48:	e5932000 	ldr	r2, [r3]
    while (e) {
 1003c4c:	e3520000 	cmp	r2, #0
 1003c50:	0affffde 	beq	1003bd0 <hashtable_remove+0x7c>
        if (e->key == NULL) {
 1003c54:	e5920000 	ldr	r0, [r2]
        next = e->next;
 1003c58:	e592100c 	ldr	r1, [r2, #12]
        if (e->key == NULL) {
 1003c5c:	e3500000 	cmp	r0, #0
 1003c60:	0a00000f 	beq	1003ca4 <hashtable_remove+0x150>
    while (e) {
 1003c64:	e3510000 	cmp	r1, #0
 1003c68:	0affffd8 	beq	1003bd0 <hashtable_remove+0x7c>
        if (e->key == NULL) {
 1003c6c:	e5913000 	ldr	r3, [r1]
        next = e->next;
 1003c70:	e591000c 	ldr	r0, [r1, #12]
        if (e->key == NULL) {
 1003c74:	e3530000 	cmp	r3, #0
 1003c78:	1a000006 	bne	1003c98 <hashtable_remove+0x144>
 1003c7c:	ea00000c 	b	1003cb4 <hashtable_remove+0x160>
 1003c80:	e5902000 	ldr	r2, [r0]
        next = e->next;
 1003c84:	e590300c 	ldr	r3, [r0, #12]
        if (e->key == NULL) {
 1003c88:	e3520000 	cmp	r2, #0
 1003c8c:	0affffe1 	beq	1003c18 <hashtable_remove+0xc4>
 1003c90:	e1a01000 	mov	r1, r0
        next = e->next;
 1003c94:	e1a00003 	mov	r0, r3
    while (e) {
 1003c98:	e3500000 	cmp	r0, #0
 1003c9c:	1afffff7 	bne	1003c80 <hashtable_remove+0x12c>
 1003ca0:	eaffffca 	b	1003bd0 <hashtable_remove+0x7c>
            void *value = e->value;
 1003ca4:	e5924004 	ldr	r4, [r2, #4]
                table->buckets[0] = next;
 1003ca8:	e1a00002 	mov	r0, r2
 1003cac:	e5831000 	str	r1, [r3]
 1003cb0:	eaffffda 	b	1003c20 <hashtable_remove+0xcc>
        next = e->next;
 1003cb4:	e1a03000 	mov	r3, r0
            void *value = e->value;
 1003cb8:	e5914004 	ldr	r4, [r1, #4]
 1003cbc:	e1a00001 	mov	r0, r1
    TableEntry *e = table->buckets[0];
 1003cc0:	e1a01002 	mov	r1, r2
 1003cc4:	eaffffd4 	b	1003c1c <hashtable_remove+0xc8>

01003cc8 <hashtable_remove_all>:
    for (i = 0; i < table->capacity; i++) {
 1003cc8:	e5901000 	ldr	r1, [r0]
 1003ccc:	e3510000 	cmp	r1, #0
 1003cd0:	012fff1e 	bxeq	lr
 1003cd4:	e5903018 	ldr	r3, [r0, #24]
{
 1003cd8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    for (i = 0; i < table->capacity; i++) {
 1003cdc:	e3a06000 	mov	r6, #0
 1003ce0:	e1a04000 	mov	r4, r0
        table->buckets[i] = NULL;
 1003ce4:	e1a08006 	mov	r8, r6
        TableEntry *entry = table->buckets[i];
 1003ce8:	e1a07106 	lsl	r7, r6, #2
 1003cec:	e7930106 	ldr	r0, [r3, r6, lsl #2]
 1003cf0:	e0832007 	add	r2, r3, r7
        while (entry) {
 1003cf4:	e3500000 	cmp	r0, #0
 1003cf8:	0a00000a 	beq	1003d28 <hashtable_remove_all+0x60>
            TableEntry *next = entry->next;
 1003cfc:	e590500c 	ldr	r5, [r0, #12]
            table->mem_free(entry);
 1003d00:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
 1003d04:	e12fff33 	blx	r3
            table->size--;
 1003d08:	e5943004 	ldr	r3, [r4, #4]
        while (entry) {
 1003d0c:	e2550000 	subs	r0, r5, #0
            table->size--;
 1003d10:	e2433001 	sub	r3, r3, #1
 1003d14:	e5843004 	str	r3, [r4, #4]
        while (entry) {
 1003d18:	1afffff7 	bne	1003cfc <hashtable_remove_all+0x34>
 1003d1c:	e5943018 	ldr	r3, [r4, #24]
 1003d20:	e5941000 	ldr	r1, [r4]
 1003d24:	e0832007 	add	r2, r3, r7
    for (i = 0; i < table->capacity; i++) {
 1003d28:	e2866001 	add	r6, r6, #1
        table->buckets[i] = NULL;
 1003d2c:	e5828000 	str	r8, [r2]
    for (i = 0; i < table->capacity; i++) {
 1003d30:	e1560001 	cmp	r6, r1
 1003d34:	3affffeb 	bcc	1003ce8 <hashtable_remove_all+0x20>
 1003d38:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01003d3c <hashtable_size>:
}
 1003d3c:	e5900004 	ldr	r0, [r0, #4]
 1003d40:	e12fff1e 	bx	lr

01003d44 <hashtable_capacity>:
}
 1003d44:	e5900000 	ldr	r0, [r0]
 1003d48:	e12fff1e 	bx	lr

01003d4c <hashtable_contains_key>:
{
 1003d4c:	e92d4070 	push	{r4, r5, r6, lr}
 1003d50:	e1a05000 	mov	r5, r0
    size_t hash = table->hash(key, table->key_len, table->hash_seed);
 1003d54:	e590301c 	ldr	r3, [r0, #28]
{
 1003d58:	e1a06001 	mov	r6, r1
    size_t hash = table->hash(key, table->key_len, table->hash_seed);
 1003d5c:	e1a00001 	mov	r0, r1
 1003d60:	e595200c 	ldr	r2, [r5, #12]
 1003d64:	e5951010 	ldr	r1, [r5, #16]
    TableEntry *entry = table->buckets[get_table_index(table, key)];
 1003d68:	e5954018 	ldr	r4, [r5, #24]
    size_t hash = table->hash(key, table->key_len, table->hash_seed);
 1003d6c:	e12fff33 	blx	r3
    return hash & (table->capacity - 1);
 1003d70:	e5953000 	ldr	r3, [r5]
 1003d74:	e2433001 	sub	r3, r3, #1
 1003d78:	e0000003 	and	r0, r0, r3
    TableEntry *entry = table->buckets[get_table_index(table, key)];
 1003d7c:	e7944100 	ldr	r4, [r4, r0, lsl #2]
    while (entry) {
 1003d80:	e3540000 	cmp	r4, #0
 1003d84:	1a000003 	bne	1003d98 <hashtable_contains_key+0x4c>
 1003d88:	ea00000a 	b	1003db8 <hashtable_contains_key+0x6c>
        entry = entry->next;
 1003d8c:	e594400c 	ldr	r4, [r4, #12]
    while (entry) {
 1003d90:	e3540000 	cmp	r4, #0
 1003d94:	0a000007 	beq	1003db8 <hashtable_contains_key+0x6c>
        if (table->key_cmp(key, entry->key) == 0)
 1003d98:	e5953020 	ldr	r3, [r5, #32]
 1003d9c:	e1a00006 	mov	r0, r6
 1003da0:	e5941000 	ldr	r1, [r4]
 1003da4:	e12fff33 	blx	r3
 1003da8:	e3500000 	cmp	r0, #0
 1003dac:	1afffff6 	bne	1003d8c <hashtable_contains_key+0x40>
            return true;
 1003db0:	e3a00001 	mov	r0, #1
}
 1003db4:	e8bd8070 	pop	{r4, r5, r6, pc}
    return false;
 1003db8:	e3a00000 	mov	r0, #0
 1003dbc:	e8bd8070 	pop	{r4, r5, r6, pc}

01003dc0 <hashtable_get_values>:
{
 1003dc0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003dc4:	e24dd018 	sub	sp, sp, #24
 1003dc8:	e1a05000 	mov	r5, r0
    array_conf_init(&ac);
 1003dcc:	e28d0004 	add	r0, sp, #4
{
 1003dd0:	e1a08001 	mov	r8, r1
    array_conf_init(&ac);
 1003dd4:	ebfff241 	bl	10006e0 <array_conf_init>
    ac.capacity   = table->size;
 1003dd8:	e5953004 	ldr	r3, [r5, #4]
    enum cc_stat stat = array_new_conf(&ac, &values);
 1003ddc:	e28d0004 	add	r0, sp, #4
    ac.mem_alloc  = table->mem_alloc;
 1003de0:	e595c028 	ldr	ip, [r5, #40]	; 0x28
    enum cc_stat stat = array_new_conf(&ac, &values);
 1003de4:	e1a0100d 	mov	r1, sp
    ac.mem_alloc  = table->mem_alloc;
 1003de8:	e595202c 	ldr	r2, [r5, #44]	; 0x2c
    ac.capacity   = table->size;
 1003dec:	e58d3004 	str	r3, [sp, #4]
    ac.mem_alloc  = table->mem_alloc;
 1003df0:	e5953024 	ldr	r3, [r5, #36]	; 0x24
 1003df4:	e58dc010 	str	ip, [sp, #16]
 1003df8:	e58d2014 	str	r2, [sp, #20]
 1003dfc:	e58d300c 	str	r3, [sp, #12]
    enum cc_stat stat = array_new_conf(&ac, &values);
 1003e00:	ebfff200 	bl	1000608 <array_new_conf>
    if (stat != CC_OK)
 1003e04:	e2507000 	subs	r7, r0, #0
 1003e08:	1a000013 	bne	1003e5c <hashtable_get_values+0x9c>
    for (i = 0; i <table->capacity; i++) {
 1003e0c:	e5953000 	ldr	r3, [r5]
 1003e10:	e3530000 	cmp	r3, #0
 1003e14:	11a06007 	movne	r6, r7
 1003e18:	0a000016 	beq	1003e78 <hashtable_get_values+0xb8>
        TableEntry *entry = table->buckets[i];
 1003e1c:	e5952018 	ldr	r2, [r5, #24]
 1003e20:	e7924106 	ldr	r4, [r2, r6, lsl #2]
        while (entry) {
 1003e24:	e3540000 	cmp	r4, #0
 1003e28:	1a000003 	bne	1003e3c <hashtable_get_values+0x7c>
 1003e2c:	ea00000e 	b	1003e6c <hashtable_get_values+0xac>
                entry = entry->next;
 1003e30:	e594400c 	ldr	r4, [r4, #12]
        while (entry) {
 1003e34:	e3540000 	cmp	r4, #0
 1003e38:	0a00000a 	beq	1003e68 <hashtable_get_values+0xa8>
            if ((stat = array_add(values, entry->value)) == CC_OK) {
 1003e3c:	e5941004 	ldr	r1, [r4, #4]
 1003e40:	e59d0000 	ldr	r0, [sp]
 1003e44:	ebfff251 	bl	1000790 <array_add>
 1003e48:	e2503000 	subs	r3, r0, #0
 1003e4c:	0afffff7 	beq	1003e30 <hashtable_get_values+0x70>
                array_destroy(values);
 1003e50:	e59d0000 	ldr	r0, [sp]
            if ((stat = array_add(values, entry->value)) == CC_OK) {
 1003e54:	e1a07003 	mov	r7, r3
                array_destroy(values);
 1003e58:	ebfff22e 	bl	1000718 <array_destroy>
}
 1003e5c:	e1a00007 	mov	r0, r7
 1003e60:	e28dd018 	add	sp, sp, #24
 1003e64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1003e68:	e5953000 	ldr	r3, [r5]
    for (i = 0; i <table->capacity; i++) {
 1003e6c:	e2866001 	add	r6, r6, #1
 1003e70:	e1560003 	cmp	r6, r3
 1003e74:	3affffe8 	bcc	1003e1c <hashtable_get_values+0x5c>
    *out = values;
 1003e78:	e59d3000 	ldr	r3, [sp]
 1003e7c:	e5883000 	str	r3, [r8]
    return CC_OK;
 1003e80:	eafffff5 	b	1003e5c <hashtable_get_values+0x9c>

01003e84 <hashtable_get_keys>:
{
 1003e84:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003e88:	e24dd018 	sub	sp, sp, #24
 1003e8c:	e1a05000 	mov	r5, r0
    array_conf_init(&vc);
 1003e90:	e28d0004 	add	r0, sp, #4
{
 1003e94:	e1a08001 	mov	r8, r1
    array_conf_init(&vc);
 1003e98:	ebfff210 	bl	10006e0 <array_conf_init>
    vc.capacity   = table->size;
 1003e9c:	e5953004 	ldr	r3, [r5, #4]
    enum cc_stat stat = array_new_conf(&vc, &keys);
 1003ea0:	e28d0004 	add	r0, sp, #4
    vc.mem_alloc  = table->mem_alloc;
 1003ea4:	e595c028 	ldr	ip, [r5, #40]	; 0x28
    enum cc_stat stat = array_new_conf(&vc, &keys);
 1003ea8:	e1a0100d 	mov	r1, sp
    vc.mem_alloc  = table->mem_alloc;
 1003eac:	e595202c 	ldr	r2, [r5, #44]	; 0x2c
    vc.capacity   = table->size;
 1003eb0:	e58d3004 	str	r3, [sp, #4]
    vc.mem_alloc  = table->mem_alloc;
 1003eb4:	e5953024 	ldr	r3, [r5, #36]	; 0x24
 1003eb8:	e58dc010 	str	ip, [sp, #16]
 1003ebc:	e58d2014 	str	r2, [sp, #20]
 1003ec0:	e58d300c 	str	r3, [sp, #12]
    enum cc_stat stat = array_new_conf(&vc, &keys);
 1003ec4:	ebfff1cf 	bl	1000608 <array_new_conf>
    if (stat != CC_OK)
 1003ec8:	e2507000 	subs	r7, r0, #0
 1003ecc:	1a000013 	bne	1003f20 <hashtable_get_keys+0x9c>
    for (i = 0; i < table->capacity; i++) {
 1003ed0:	e5953000 	ldr	r3, [r5]
 1003ed4:	e3530000 	cmp	r3, #0
 1003ed8:	11a06007 	movne	r6, r7
 1003edc:	0a000016 	beq	1003f3c <hashtable_get_keys+0xb8>
        TableEntry *entry = table->buckets[i];
 1003ee0:	e5952018 	ldr	r2, [r5, #24]
 1003ee4:	e7924106 	ldr	r4, [r2, r6, lsl #2]
        while (entry) {
 1003ee8:	e3540000 	cmp	r4, #0
 1003eec:	1a000003 	bne	1003f00 <hashtable_get_keys+0x7c>
 1003ef0:	ea00000e 	b	1003f30 <hashtable_get_keys+0xac>
                entry = entry->next;
 1003ef4:	e594400c 	ldr	r4, [r4, #12]
        while (entry) {
 1003ef8:	e3540000 	cmp	r4, #0
 1003efc:	0a00000a 	beq	1003f2c <hashtable_get_keys+0xa8>
            if ((stat = array_add(keys, entry->key)) == CC_OK) {
 1003f00:	e5941000 	ldr	r1, [r4]
 1003f04:	e59d0000 	ldr	r0, [sp]
 1003f08:	ebfff220 	bl	1000790 <array_add>
 1003f0c:	e2503000 	subs	r3, r0, #0
 1003f10:	0afffff7 	beq	1003ef4 <hashtable_get_keys+0x70>
                array_destroy(keys);
 1003f14:	e59d0000 	ldr	r0, [sp]
            if ((stat = array_add(keys, entry->key)) == CC_OK) {
 1003f18:	e1a07003 	mov	r7, r3
                array_destroy(keys);
 1003f1c:	ebfff1fd 	bl	1000718 <array_destroy>
}
 1003f20:	e1a00007 	mov	r0, r7
 1003f24:	e28dd018 	add	sp, sp, #24
 1003f28:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1003f2c:	e5953000 	ldr	r3, [r5]
    for (i = 0; i < table->capacity; i++) {
 1003f30:	e2866001 	add	r6, r6, #1
 1003f34:	e1560003 	cmp	r6, r3
 1003f38:	3affffe8 	bcc	1003ee0 <hashtable_get_keys+0x5c>
    *out = keys;
 1003f3c:	e59d3000 	ldr	r3, [sp]
 1003f40:	e5883000 	str	r3, [r8]
    return CC_OK;
 1003f44:	eafffff5 	b	1003f20 <hashtable_get_keys+0x9c>

01003f48 <hashtable_foreach_key>:
    for (i = 0; i <table->capacity; i++) {
 1003f48:	e5903000 	ldr	r3, [r0]
 1003f4c:	e3530000 	cmp	r3, #0
 1003f50:	012fff1e 	bxeq	lr
{
 1003f54:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003f58:	e1a05001 	mov	r5, r1
 1003f5c:	e1a07000 	mov	r7, r0
    for (i = 0; i <table->capacity; i++) {
 1003f60:	e3a06000 	mov	r6, #0
        TableEntry *entry = table->buckets[i];
 1003f64:	e5972018 	ldr	r2, [r7, #24]
 1003f68:	e7924106 	ldr	r4, [r2, r6, lsl #2]
        while (entry) {
 1003f6c:	e3540000 	cmp	r4, #0
 1003f70:	0a000005 	beq	1003f8c <hashtable_foreach_key+0x44>
            fn(entry->key);
 1003f74:	e5940000 	ldr	r0, [r4]
 1003f78:	e12fff35 	blx	r5
            entry = entry->next;
 1003f7c:	e594400c 	ldr	r4, [r4, #12]
        while (entry) {
 1003f80:	e3540000 	cmp	r4, #0
 1003f84:	1afffffa 	bne	1003f74 <hashtable_foreach_key+0x2c>
 1003f88:	e5973000 	ldr	r3, [r7]
    for (i = 0; i <table->capacity; i++) {
 1003f8c:	e2866001 	add	r6, r6, #1
 1003f90:	e1560003 	cmp	r6, r3
 1003f94:	3afffff2 	bcc	1003f64 <hashtable_foreach_key+0x1c>
 1003f98:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01003f9c <hashtable_foreach_value>:
    for (i = 0; i <table->capacity; i++) {
 1003f9c:	e5903000 	ldr	r3, [r0]
 1003fa0:	e3530000 	cmp	r3, #0
 1003fa4:	012fff1e 	bxeq	lr
{
 1003fa8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003fac:	e1a05001 	mov	r5, r1
 1003fb0:	e1a07000 	mov	r7, r0
    for (i = 0; i <table->capacity; i++) {
 1003fb4:	e3a06000 	mov	r6, #0
        TableEntry *entry = table->buckets[i];
 1003fb8:	e5972018 	ldr	r2, [r7, #24]
 1003fbc:	e7924106 	ldr	r4, [r2, r6, lsl #2]
        while (entry) {
 1003fc0:	e3540000 	cmp	r4, #0
 1003fc4:	0a000005 	beq	1003fe0 <hashtable_foreach_value+0x44>
            fn(entry->value);
 1003fc8:	e5940004 	ldr	r0, [r4, #4]
 1003fcc:	e12fff35 	blx	r5
            entry = entry->next;
 1003fd0:	e594400c 	ldr	r4, [r4, #12]
        while (entry) {
 1003fd4:	e3540000 	cmp	r4, #0
 1003fd8:	1afffffa 	bne	1003fc8 <hashtable_foreach_value+0x2c>
 1003fdc:	e5973000 	ldr	r3, [r7]
    for (i = 0; i <table->capacity; i++) {
 1003fe0:	e2866001 	add	r6, r6, #1
 1003fe4:	e1560003 	cmp	r6, r3
 1003fe8:	3afffff2 	bcc	1003fb8 <hashtable_foreach_value+0x1c>
 1003fec:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01003ff0 <hashtable_iter_init>:
    memset(iter, 0, sizeof(HashTableIter));
 1003ff0:	e3a03000 	mov	r3, #0
 1003ff4:	e5803004 	str	r3, [r0, #4]
 1003ff8:	e5803008 	str	r3, [r0, #8]
 1003ffc:	e580300c 	str	r3, [r0, #12]
    for (i = 0; i < table->capacity; i++) {
 1004000:	e591c000 	ldr	ip, [r1]
    iter->table = table;
 1004004:	e5801000 	str	r1, [r0]
    for (i = 0; i < table->capacity; i++) {
 1004008:	e15c0003 	cmp	ip, r3
 100400c:	012fff1e 	bxeq	lr
        TableEntry *e = table->buckets[i];
 1004010:	e5912018 	ldr	r2, [r1, #24]
 1004014:	e5921000 	ldr	r1, [r2]
        if (e) {
 1004018:	e1510003 	cmp	r1, r3
    for (i = 0; i < table->capacity; i++) {
 100401c:	01a03001 	moveq	r3, r1
        if (e) {
 1004020:	1a000005 	bne	100403c <hashtable_iter_init+0x4c>
    for (i = 0; i < table->capacity; i++) {
 1004024:	e2833001 	add	r3, r3, #1
 1004028:	e153000c 	cmp	r3, ip
 100402c:	012fff1e 	bxeq	lr
        TableEntry *e = table->buckets[i];
 1004030:	e5b21004 	ldr	r1, [r2, #4]!
        if (e) {
 1004034:	e3510000 	cmp	r1, #0
 1004038:	0afffff9 	beq	1004024 <hashtable_iter_init+0x34>
            iter->prev_entry   = NULL;
 100403c:	e3a02000 	mov	r2, #0
            iter->bucket_index = i;
 1004040:	e5803004 	str	r3, [r0, #4]
            iter->next_entry   = e;
 1004044:	e580100c 	str	r1, [r0, #12]
            iter->prev_entry   = NULL;
 1004048:	e5802008 	str	r2, [r0, #8]
            break;
 100404c:	e12fff1e 	bx	lr

01004050 <hashtable_iter_next>:
    if (!iter->next_entry)
 1004050:	e590c00c 	ldr	ip, [r0, #12]
 1004054:	e35c0000 	cmp	ip, #0
 1004058:	0a00001f 	beq	10040dc <hashtable_iter_next+0x8c>
    iter->next_entry = iter->next_entry->next;
 100405c:	e59c300c 	ldr	r3, [ip, #12]
    iter->prev_entry = iter->next_entry;
 1004060:	e580c008 	str	ip, [r0, #8]
    if (iter->next_entry) {
 1004064:	e3530000 	cmp	r3, #0
    iter->next_entry = iter->next_entry->next;
 1004068:	e580300c 	str	r3, [r0, #12]
    if (iter->next_entry) {
 100406c:	0a000002 	beq	100407c <hashtable_iter_next+0x2c>
        *te = iter->prev_entry;
 1004070:	e581c000 	str	ip, [r1]
        return CC_OK;
 1004074:	e3a00000 	mov	r0, #0
 1004078:	e12fff1e 	bx	lr
    for (i = iter->bucket_index + 1; i < iter->table->capacity; i++) {
 100407c:	e1c020d0 	ldrd	r2, [r0]
{
 1004080:	e92d4010 	push	{r4, lr}
    for (i = iter->bucket_index + 1; i < iter->table->capacity; i++) {
 1004084:	e2833001 	add	r3, r3, #1
 1004088:	e592e000 	ldr	lr, [r2]
 100408c:	e153000e 	cmp	r3, lr
 1004090:	2a00000c 	bcs	10040c8 <hashtable_iter_next+0x78>
        iter->next_entry = iter->table->buckets[i];
 1004094:	e5924018 	ldr	r4, [r2, #24]
 1004098:	e7942103 	ldr	r2, [r4, r3, lsl #2]
        if (iter->next_entry) {
 100409c:	e3520000 	cmp	r2, #0
        iter->next_entry = iter->table->buckets[i];
 10040a0:	e580200c 	str	r2, [r0, #12]
        if (iter->next_entry) {
 10040a4:	0a000004 	beq	10040bc <hashtable_iter_next+0x6c>
 10040a8:	ea000009 	b	10040d4 <hashtable_iter_next+0x84>
        iter->next_entry = iter->table->buckets[i];
 10040ac:	e7942103 	ldr	r2, [r4, r3, lsl #2]
        if (iter->next_entry) {
 10040b0:	e3520000 	cmp	r2, #0
        iter->next_entry = iter->table->buckets[i];
 10040b4:	e580200c 	str	r2, [r0, #12]
        if (iter->next_entry) {
 10040b8:	1a000005 	bne	10040d4 <hashtable_iter_next+0x84>
    for (i = iter->bucket_index + 1; i < iter->table->capacity; i++) {
 10040bc:	e2833001 	add	r3, r3, #1
 10040c0:	e153000e 	cmp	r3, lr
 10040c4:	3afffff8 	bcc	10040ac <hashtable_iter_next+0x5c>
    *te = iter->prev_entry;
 10040c8:	e581c000 	str	ip, [r1]
    return CC_OK;
 10040cc:	e3a00000 	mov	r0, #0
}
 10040d0:	e8bd8010 	pop	{r4, pc}
            iter->bucket_index = i;
 10040d4:	e5803004 	str	r3, [r0, #4]
            break;
 10040d8:	eafffffa 	b	10040c8 <hashtable_iter_next+0x78>
        return CC_ITER_END;
 10040dc:	e3a00009 	mov	r0, #9
}
 10040e0:	e12fff1e 	bx	lr

010040e4 <hashtable_iter_remove>:
    return hashtable_remove(iter->table, iter->prev_entry->key, out);
 10040e4:	e5903008 	ldr	r3, [r0, #8]
 10040e8:	e1a02001 	mov	r2, r1
 10040ec:	e5900000 	ldr	r0, [r0]
 10040f0:	e5931000 	ldr	r1, [r3]
 10040f4:	eafffe96 	b	1003b54 <hashtable_remove>

010040f8 <hashtable_hash>:
 * MurmurHash3 the 32bit variant.
 */
size_t hashtable_hash(const void *key, int len, uint32_t seed)
{
    const uint8_t *data    = (const uint8_t*)key;
    const int      nblocks = len / 4;
 10040f8:	e3510000 	cmp	r1, #0
 10040fc:	e281c003 	add	ip, r1, #3
 1004100:	a1a0c001 	movge	ip, r1
{
 1004104:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const int      nblocks = len / 4;
 1004108:	e1a0c14c 	asr	ip, ip, #2
{
 100410c:	e24dd00c 	sub	sp, sp, #12
    uint32_t h1 = seed;

    const uint32_t c1 = 0xcc9e2d51;
    const uint32_t c2 = 0x1b873593;

    const uint32_t *blocks = (const uint32_t *)(data + nblocks*4);
 1004110:	e1a0810c 	lsl	r8, ip, #2

    int i;
    for (i = -nblocks; i; i++) {
 1004114:	e35c0000 	cmp	ip, #0
    const uint32_t *blocks = (const uint32_t *)(data + nblocks*4);
 1004118:	e0809008 	add	r9, r0, r8
    for (i = -nblocks; i; i++) {
 100411c:	0a000069 	beq	10042c8 <hashtable_hash+0x1d0>
 1004120:	e3510023 	cmp	r1, #35	; 0x23
 1004124:	e26c7000 	rsb	r7, ip, #0
 1004128:	da000051 	ble	1004274 <hashtable_hash+0x17c>
 100412c:	e24c3009 	sub	r3, ip, #9
 1004130:	e26ce008 	rsb	lr, ip, #8
 1004134:	e3c33007 	bic	r3, r3, #7
        uint32_t k1 = blocks[i];

        k1 *= c1;
 1004138:	e3026d51 	movw	r6, #11601	; 0x2d51
        k1 = ROTL32(k1,15);
        k1 *= c2;
 100413c:	e3035593 	movw	r5, #13715	; 0x3593

        h1 ^= k1;
        h1 = ROTL32(h1,13);
        h1 = h1*5+0xe6546b64;
 1004140:	e3064b64 	movw	r4, #27492	; 0x6b64
 1004144:	e083300e 	add	r3, r3, lr
        k1 *= c1;
 1004148:	e34c6c9e 	movt	r6, #52382	; 0xcc9e
        k1 *= c2;
 100414c:	e3415b87 	movt	r5, #7047	; 0x1b87
        h1 = h1*5+0xe6546b64;
 1004150:	e34e4654 	movt	r4, #58964	; 0xe654
 1004154:	e280e03c 	add	lr, r0, #60	; 0x3c
 1004158:	e58d3004 	str	r3, [sp, #4]
        uint32_t k1 = blocks[i];
 100415c:	e51ea03c 	ldr	sl, [lr, #-60]	; 0xffffffc4
    return (x << r) | (x >> (32 - r));
 1004160:	e2877008 	add	r7, r7, #8
        uint32_t k1 = blocks[i];
 1004164:	e51e3038 	ldr	r3, [lr, #-56]	; 0xffffffc8
 1004168:	e59db004 	ldr	fp, [sp, #4]
 100416c:	f5def000 	pld	[lr]
 1004170:	e28ee020 	add	lr, lr, #32
        k1 *= c1;
 1004174:	e00a0a96 	mul	sl, r6, sl
 1004178:	e157000b 	cmp	r7, fp
        uint32_t k1 = blocks[i];
 100417c:	e51eb054 	ldr	fp, [lr, #-84]	; 0xffffffac
        k1 *= c1;
 1004180:	e0030396 	mul	r3, r6, r3
    return (x << r) | (x >> (32 - r));
 1004184:	e1a0a8ea 	ror	sl, sl, #17
        k1 *= c1;
 1004188:	e00b0b96 	mul	fp, r6, fp
    return (x << r) | (x >> (32 - r));
 100418c:	e1a038e3 	ror	r3, r3, #17
        k1 *= c2;
 1004190:	e00a0a95 	mul	sl, r5, sl
 1004194:	e0030395 	mul	r3, r5, r3
    return (x << r) | (x >> (32 - r));
 1004198:	e1a0b8eb 	ror	fp, fp, #17
        h1 ^= k1;
 100419c:	e022200a 	eor	r2, r2, sl
        uint32_t k1 = blocks[i];
 10041a0:	e51ea050 	ldr	sl, [lr, #-80]	; 0xffffffb0
    return (x << r) | (x >> (32 - r));
 10041a4:	e1a029e2 	ror	r2, r2, #19
        k1 *= c2;
 10041a8:	e00b0b95 	mul	fp, r5, fp
        h1 = h1*5+0xe6546b64;
 10041ac:	e0822102 	add	r2, r2, r2, lsl #2
 10041b0:	e0822004 	add	r2, r2, r4
        h1 ^= k1;
 10041b4:	e0233002 	eor	r3, r3, r2
        k1 *= c1;
 10041b8:	e0020a96 	mul	r2, r6, sl
    return (x << r) | (x >> (32 - r));
 10041bc:	e1a0a9e3 	ror	sl, r3, #19
        uint32_t k1 = blocks[i];
 10041c0:	e51e304c 	ldr	r3, [lr, #-76]	; 0xffffffb4
        h1 = h1*5+0xe6546b64;
 10041c4:	e08aa10a 	add	sl, sl, sl, lsl #2
    return (x << r) | (x >> (32 - r));
 10041c8:	e1a028e2 	ror	r2, r2, #17
        h1 = h1*5+0xe6546b64;
 10041cc:	e08aa004 	add	sl, sl, r4
        k1 *= c1;
 10041d0:	e0030396 	mul	r3, r6, r3
        h1 ^= k1;
 10041d4:	e02bb00a 	eor	fp, fp, sl
        uint32_t k1 = blocks[i];
 10041d8:	e51ea048 	ldr	sl, [lr, #-72]	; 0xffffffb8
    return (x << r) | (x >> (32 - r));
 10041dc:	e1a0b9eb 	ror	fp, fp, #19
        k1 *= c2;
 10041e0:	e0020295 	mul	r2, r5, r2
        h1 = h1*5+0xe6546b64;
 10041e4:	e08bb10b 	add	fp, fp, fp, lsl #2
    return (x << r) | (x >> (32 - r));
 10041e8:	e1a038e3 	ror	r3, r3, #17
        k1 *= c1;
 10041ec:	e00a0a96 	mul	sl, r6, sl
        h1 = h1*5+0xe6546b64;
 10041f0:	e08bb004 	add	fp, fp, r4
        h1 ^= k1;
 10041f4:	e022200b 	eor	r2, r2, fp
        k1 *= c2;
 10041f8:	e0030395 	mul	r3, r5, r3
    return (x << r) | (x >> (32 - r));
 10041fc:	e1a029e2 	ror	r2, r2, #19
 1004200:	e1a0a8ea 	ror	sl, sl, #17
        h1 = h1*5+0xe6546b64;
 1004204:	e0822102 	add	r2, r2, r2, lsl #2
        k1 *= c2;
 1004208:	e00a0a95 	mul	sl, r5, sl
        h1 = h1*5+0xe6546b64;
 100420c:	e082b004 	add	fp, r2, r4
        h1 ^= k1;
 1004210:	e02bb003 	eor	fp, fp, r3
        k1 *= c1;
 1004214:	e51e3044 	ldr	r3, [lr, #-68]	; 0xffffffbc
    return (x << r) | (x >> (32 - r));
 1004218:	e1a0b9eb 	ror	fp, fp, #19
        h1 = h1*5+0xe6546b64;
 100421c:	e08bb10b 	add	fp, fp, fp, lsl #2
        k1 *= c1;
 1004220:	e0020396 	mul	r2, r6, r3
        uint32_t k1 = blocks[i];
 1004224:	e51e3040 	ldr	r3, [lr, #-64]	; 0xffffffc0
        h1 = h1*5+0xe6546b64;
 1004228:	e08bb004 	add	fp, fp, r4
        h1 ^= k1;
 100422c:	e02aa00b 	eor	sl, sl, fp
    return (x << r) | (x >> (32 - r));
 1004230:	e1a0a9ea 	ror	sl, sl, #19
 1004234:	e1a028e2 	ror	r2, r2, #17
        k1 *= c1;
 1004238:	e0030396 	mul	r3, r6, r3
        h1 = h1*5+0xe6546b64;
 100423c:	e08aa10a 	add	sl, sl, sl, lsl #2
        k1 *= c2;
 1004240:	e0020295 	mul	r2, r5, r2
        h1 = h1*5+0xe6546b64;
 1004244:	e08aa004 	add	sl, sl, r4
    return (x << r) | (x >> (32 - r));
 1004248:	e1a038e3 	ror	r3, r3, #17
        h1 ^= k1;
 100424c:	e022200a 	eor	r2, r2, sl
        k1 *= c2;
 1004250:	e0030395 	mul	r3, r5, r3
    return (x << r) | (x >> (32 - r));
 1004254:	e1a029e2 	ror	r2, r2, #19
        h1 = h1*5+0xe6546b64;
 1004258:	e0822102 	add	r2, r2, r2, lsl #2
 100425c:	e0822004 	add	r2, r2, r4
        h1 ^= k1;
 1004260:	e0233002 	eor	r3, r3, r2
    return (x << r) | (x >> (32 - r));
 1004264:	e1a039e3 	ror	r3, r3, #19
        h1 = h1*5+0xe6546b64;
 1004268:	e0833103 	add	r3, r3, r3, lsl #2
 100426c:	e0832004 	add	r2, r3, r4
 1004270:	1affffb9 	bne	100415c <hashtable_hash+0x64>
 1004274:	e248e004 	sub	lr, r8, #4
 1004278:	e2403004 	sub	r3, r0, #4
 100427c:	e08e7107 	add	r7, lr, r7, lsl #2
        k1 *= c1;
 1004280:	e3025d51 	movw	r5, #11601	; 0x2d51
        k1 *= c2;
 1004284:	e3034593 	movw	r4, #13715	; 0x3593
        h1 = h1*5+0xe6546b64;
 1004288:	e306eb64 	movw	lr, #27492	; 0x6b64
 100428c:	e0807007 	add	r7, r0, r7
 1004290:	e0838008 	add	r8, r3, r8
        k1 *= c1;
 1004294:	e34c5c9e 	movt	r5, #52382	; 0xcc9e
        k1 *= c2;
 1004298:	e3414b87 	movt	r4, #7047	; 0x1b87
        h1 = h1*5+0xe6546b64;
 100429c:	e34ee654 	movt	lr, #58964	; 0xe654
        uint32_t k1 = blocks[i];
 10042a0:	e5b73004 	ldr	r3, [r7, #4]!
    for (i = -nblocks; i; i++) {
 10042a4:	e1570008 	cmp	r7, r8
        k1 *= c1;
 10042a8:	e0030395 	mul	r3, r5, r3
    return (x << r) | (x >> (32 - r));
 10042ac:	e1a038e3 	ror	r3, r3, #17
        k1 *= c2;
 10042b0:	e0030394 	mul	r3, r4, r3
        h1 ^= k1;
 10042b4:	e0233002 	eor	r3, r3, r2
    return (x << r) | (x >> (32 - r));
 10042b8:	e1a039e3 	ror	r3, r3, #19
        h1 = h1*5+0xe6546b64;
 10042bc:	e0833103 	add	r3, r3, r3, lsl #2
 10042c0:	e083200e 	add	r2, r3, lr
    for (i = -nblocks; i; i++) {
 10042c4:	1afffff5 	bne	10042a0 <hashtable_hash+0x1a8>

    const uint8_t * tail = (const uint8_t*)(data + nblocks*4);

    uint32_t k1 = 0;

    switch(len & 3) {
 10042c8:	e2013003 	and	r3, r1, #3
 10042cc:	e3530002 	cmp	r3, #2
 10042d0:	0a000020 	beq	1004358 <hashtable_hash+0x260>
 10042d4:	e3530003 	cmp	r3, #3
 10042d8:	0a000019 	beq	1004344 <hashtable_hash+0x24c>
 10042dc:	e3530001 	cmp	r3, #1
 10042e0:	0a00000b 	beq	1004314 <hashtable_hash+0x21c>
            k1  = ROTL32(k1,15);
            k1 *= c2;
            h1 ^= k1;
    };

    h1 ^= len;
 10042e4:	e0222001 	eor	r2, r2, r1
    h *= 0x85ebca6b;
 10042e8:	e30c1a6b 	movw	r1, #51819	; 0xca6b
    h ^= h >> 16;
 10042ec:	e0222822 	eor	r2, r2, r2, lsr #16
    h *= 0x85ebca6b;
 10042f0:	e34815eb 	movt	r1, #34283	; 0x85eb
    h *= 0xc2b2ae35;
 10042f4:	e30a0e35 	movw	r0, #44597	; 0xae35
    h *= 0x85ebca6b;
 10042f8:	e0020291 	mul	r2, r1, r2
    h *= 0xc2b2ae35;
 10042fc:	e34c02b2 	movt	r0, #49842	; 0xc2b2
    h ^= h >> 13;
 1004300:	e02226a2 	eor	r2, r2, r2, lsr #13
    h *= 0xc2b2ae35;
 1004304:	e0000290 	mul	r0, r0, r2
    h1  = fmix32(h1);

    return (size_t) h1;
}
 1004308:	e0200820 	eor	r0, r0, r0, lsr #16
 100430c:	e28dd00c 	add	sp, sp, #12
 1004310:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint32_t k1 = 0;
 1004314:	e3a0e000 	mov	lr, #0
    case 1: k1 ^= tail[0];
 1004318:	e7d0c10c 	ldrb	ip, [r0, ip, lsl #2]
            k1 *= c1;
 100431c:	e3023d51 	movw	r3, #11601	; 0x2d51
 1004320:	e34c3c9e 	movt	r3, #52382	; 0xcc9e
            k1 *= c2;
 1004324:	e3030593 	movw	r0, #13715	; 0x3593
 1004328:	e3410b87 	movt	r0, #7047	; 0x1b87
    case 1: k1 ^= tail[0];
 100432c:	e02ee00c 	eor	lr, lr, ip
            k1 *= c1;
 1004330:	e0030e93 	mul	r3, r3, lr
    return (x << r) | (x >> (32 - r));
 1004334:	e1a038e3 	ror	r3, r3, #17
            k1 *= c2;
 1004338:	e0030390 	mul	r3, r0, r3
            h1 ^= k1;
 100433c:	e0222003 	eor	r2, r2, r3
 1004340:	eaffffe7 	b	10042e4 <hashtable_hash+0x1ec>
    case 3: k1 ^= tail[2] << 16;
 1004344:	e5d9e002 	ldrb	lr, [r9, #2]
 1004348:	e1a0e80e 	lsl	lr, lr, #16
    case 2: k1 ^= tail[1] << 8;
 100434c:	e5d93001 	ldrb	r3, [r9, #1]
 1004350:	e18ee403 	orr	lr, lr, r3, lsl #8
 1004354:	eaffffef 	b	1004318 <hashtable_hash+0x220>
    uint32_t k1 = 0;
 1004358:	e3a0e000 	mov	lr, #0
 100435c:	eafffffa 	b	100434c <hashtable_hash+0x254>

01004360 <hashtable_hash_ptr>:
    const uint32_t c1 = 0xcc9e2d51;
    const uint32_t c2 = 0x1b873593;

    uint32_t k1 = (uint32_t) (uintptr_t) key;

    k1 *= c1;
 1004360:	e302cd51 	movw	ip, #11601	; 0x2d51
{
 1004364:	e92d4010 	push	{r4, lr}
    k1 *= c1;
 1004368:	e34ccc9e 	movt	ip, #52382	; 0xcc9e
    k1 = ROTL32(k1,15);
    k1 *= c2;
 100436c:	e3033593 	movw	r3, #13715	; 0x3593
    k1 *= c1;
 1004370:	e000009c 	mul	r0, ip, r0
    k1 *= c2;
 1004374:	e3413b87 	movt	r3, #7047	; 0x1b87

    h1 ^= k1;
    h1 = ROTL32(h1,13);
    h1 = h1*5+0xe6546b64;
 1004378:	e306cb64 	movw	ip, #27492	; 0x6b64
    h *= 0x85ebca6b;
 100437c:	e30cea6b 	movw	lr, #51819	; 0xca6b
    h1 = h1*5+0xe6546b64;
 1004380:	e34ec654 	movt	ip, #58964	; 0xe654
    h *= 0x85ebca6b;
 1004384:	e348e5eb 	movt	lr, #34283	; 0x85eb
    return (x << r) | (x >> (32 - r));
 1004388:	e1a048e0 	ror	r4, r0, #17
    h *= 0xc2b2ae35;
 100438c:	e30a0e35 	movw	r0, #44597	; 0xae35
 1004390:	e34c02b2 	movt	r0, #49842	; 0xc2b2
    k1 *= c2;
 1004394:	e0030493 	mul	r3, r3, r4
    h1 ^= k1;
 1004398:	e0222003 	eor	r2, r2, r3
    return (x << r) | (x >> (32 - r));
 100439c:	e1a029e2 	ror	r2, r2, #19
    h1 = h1*5+0xe6546b64;
 10043a0:	e0822102 	add	r2, r2, r2, lsl #2
 10043a4:	e082c00c 	add	ip, r2, ip

    /* Since the pointers are power of two length
     * we don't need a tail mix */

    h1 ^= len;
 10043a8:	e021100c 	eor	r1, r1, ip
    h ^= h >> 16;
 10043ac:	e0211821 	eor	r1, r1, r1, lsr #16
    h *= 0x85ebca6b;
 10043b0:	e001019e 	mul	r1, lr, r1
    h ^= h >> 13;
 10043b4:	e02116a1 	eor	r1, r1, r1, lsr #13
    h *= 0xc2b2ae35;
 10043b8:	e0000190 	mul	r0, r0, r1
    h1  = fmix32(h1);

    return (size_t) h1;
}
 10043bc:	e0200820 	eor	r0, r0, r0, lsr #16
 10043c0:	e8bd8010 	pop	{r4, pc}

010043c4 <split>:
 *
 * @return
 */
static Node *split(List *list, Node *b, size_t size, int (*cmp) (void const*, void const*))
{
    if (size < 2)
 10043c4:	e3520001 	cmp	r2, #1
{
 10043c8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10043cc:	e24dd01c 	sub	sp, sp, #28
        return b;
 10043d0:	958d100c 	strls	r1, [sp, #12]
    if (size < 2)
 10043d4:	9a000055 	bls	1004530 <split+0x16c>

    size_t l_size = size / 2;
 10043d8:	e1a070a2 	lsr	r7, r2, #1
    size_t r_size = size / 2 + (size % 2);
 10043dc:	e2022001 	and	r2, r2, #1

    Node *center = b;
 10043e0:	e1a04001 	mov	r4, r1
    size_t r_size = size / 2 + (size % 2);
 10043e4:	e0828007 	add	r8, r2, r7

    size_t i;
    for (i = 0; i < l_size; i++)
 10043e8:	e3a02000 	mov	r2, #0
 10043ec:	e2822001 	add	r2, r2, #1
        center = center->next;
 10043f0:	e5944004 	ldr	r4, [r4, #4]
    for (i = 0; i < l_size; i++)
 10043f4:	e1570002 	cmp	r7, r2
 10043f8:	1afffffb 	bne	10043ec <split+0x28>

    Node *l_head = split(list, b, l_size, cmp);
 10043fc:	e1a09003 	mov	r9, r3
 1004400:	e1a06000 	mov	r6, r0
 1004404:	e1a02007 	mov	r2, r7
 1004408:	e58d0014 	str	r0, [sp, #20]
 100440c:	ebffffec 	bl	10043c4 <split>
    Node *r_head = split(list, center, r_size, cmp);
 1004410:	e1a03009 	mov	r3, r9
 1004414:	e1a02008 	mov	r2, r8
    Node *l_head = split(list, b, l_size, cmp);
 1004418:	e1a05000 	mov	r5, r0
    Node *r_head = split(list, center, r_size, cmp);
 100441c:	e1a01004 	mov	r1, r4
 1004420:	e1a00006 	mov	r0, r6
 *@param[in]      cmp    the comparator function
 */
static INLINE void merge(Node **left, Node **right, size_t l_size,
                        size_t r_size, int (*cmp) (void const*, void const*))
{
    size_t size = r_size + l_size;
 1004424:	e0876008 	add	r6, r7, r8
    Node *r_head = split(list, center, r_size, cmp);
 1004428:	ebffffe5 	bl	10043c4 <split>
 100442c:	e2462002 	sub	r2, r6, #2
    size_t l    = 0; /* Number of processed elements from the left partition */
    size_t r    = 0; /* NUmber of processed elements from the right partition. */
 1004430:	e3a0a000 	mov	sl, #0
 1004434:	e16f2f12 	clz	r2, r2
 1004438:	e1a03006 	mov	r3, r6
 100443c:	e1a022a2 	lsr	r2, r2, #5
    size_t l    = 0; /* Number of processed elements from the left partition */
 1004440:	e1a0b00a 	mov	fp, sl
 1004444:	e58d7008 	str	r7, [sp, #8]

    Node *l_part = *left;
    Node *r_part = *right;
 1004448:	e1a04000 	mov	r4, r0
 100444c:	e1a07008 	mov	r7, r8
    Node *r_head = split(list, center, r_size, cmp);
 1004450:	e58d0010 	str	r0, [sp, #16]

    size_t i;
    for (i = 0; i < size; i++) {
 1004454:	e1a0800a 	mov	r8, sl
    Node *l_head = split(list, b, l_size, cmp);
 1004458:	e58d500c 	str	r5, [sp, #12]
 100445c:	e1a0a009 	mov	sl, r9
 1004460:	e58d2004 	str	r2, [sp, #4]
    size_t size = r_size + l_size;
 1004464:	e3a06001 	mov	r6, #1
 1004468:	e1a09003 	mov	r9, r3
 100446c:	ea000017 	b	10044d0 <split+0x10c>
                break;
            }
            l_part = l_part->next;
            l++;
        } else {
            Node *tmp = (r_part)->next;
 1004470:	e5941004 	ldr	r1, [r4, #4]
 *                 node
 */
static void link_behind(Node *const base, Node *ins)
{
    /* link the gap */
    if (ins->next != NULL)
 1004474:	e5940008 	ldr	r0, [r4, #8]
 1004478:	e3510000 	cmp	r1, #0
        ins->next->prev = ins->prev;
 100447c:	15810008 	strne	r0, [r1, #8]
 1004480:	15940008 	ldrne	r0, [r4, #8]

    if (ins->prev != NULL)
 1004484:	e3500000 	cmp	r0, #0
        ins->prev->next = ins->next;
 1004488:	15801004 	strne	r1, [r0, #4]

    /* link behind */
    if (base->prev == NULL) {
 100448c:	e5950008 	ldr	r0, [r5, #8]
 1004490:	e3500000 	cmp	r0, #0
        ins->prev       = NULL;
 1004494:	e5840008 	str	r0, [r4, #8]
        ins->next       = base;
        base->prev      = ins;
    } else {
        ins->prev       = base->prev;
        ins->prev->next = ins;
 1004498:	15804004 	strne	r4, [r0, #4]
            if (i == 0 && size == 2) {
 100449c:	e35c0000 	cmp	ip, #0
        ins->next       = base;
 10044a0:	e5845004 	str	r5, [r4, #4]
        base->prev      = ins;
 10044a4:	e5854008 	str	r4, [r5, #8]
            if (i == 0 && size == 2) {
 10044a8:	1a000025 	bne	1004544 <split+0x180>
            r++;
 10044ac:	e28bb001 	add	fp, fp, #1
            if (r == r_size) {
 10044b0:	e157000b 	cmp	r7, fp
 10044b4:	0a000024 	beq	100454c <split+0x188>
            if (i == 0) {
 10044b8:	e3560001 	cmp	r6, #1
 10044bc:	0a00001e 	beq	100453c <split+0x178>
    for (i = 0; i < size; i++) {
 10044c0:	e1590006 	cmp	r9, r6
 10044c4:	9a000014 	bls	100451c <split+0x158>
 10044c8:	e2866001 	add	r6, r6, #1
            if (i == 0) {
 10044cc:	e1a04001 	mov	r4, r1
        int c = cmp(&(l_part->data), &(r_part->data));
 10044d0:	e1a01004 	mov	r1, r4
 10044d4:	e1a00005 	mov	r0, r5
 10044d8:	e12fff3a 	blx	sl
        if ((c < 0 || c == 0)) {
 10044dc:	e59dc004 	ldr	ip, [sp, #4]
 10044e0:	e3560001 	cmp	r6, #1
 10044e4:	13a0c000 	movne	ip, #0
 10044e8:	020cc001 	andeq	ip, ip, #1
 10044ec:	e3500000 	cmp	r0, #0
 10044f0:	caffffde 	bgt	1004470 <split+0xac>
            if (i == 0 && size == 2) {
 10044f4:	e35c0000 	cmp	ip, #0
 10044f8:	1a000007 	bne	100451c <split+0x158>
            if (l == l_size) {
 10044fc:	e59d3008 	ldr	r3, [sp, #8]
 1004500:	e1530008 	cmp	r3, r8
 1004504:	0a00001c 	beq	100457c <split+0x1b8>
    for (i = 0; i < size; i++) {
 1004508:	e1590006 	cmp	r9, r6
            l_part = l_part->next;
 100450c:	e5955004 	ldr	r5, [r5, #4]
            l++;
 1004510:	e2888001 	add	r8, r8, #1
 1004514:	e1a01004 	mov	r1, r4
    for (i = 0; i < size; i++) {
 1004518:	8affffea 	bhi	10044c8 <split+0x104>
    list->head = l_head;
 100451c:	e59d3014 	ldr	r3, [sp, #20]
 1004520:	e59d200c 	ldr	r2, [sp, #12]
 1004524:	e5832004 	str	r2, [r3, #4]
    list->tail = r_head;
 1004528:	e59d2010 	ldr	r2, [sp, #16]
 100452c:	e5832008 	str	r2, [r3, #8]
}
 1004530:	e59d000c 	ldr	r0, [sp, #12]
 1004534:	e28dd01c 	add	sp, sp, #28
 1004538:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (i == 0) {
 100453c:	e58d400c 	str	r4, [sp, #12]
 1004540:	eaffffe0 	b	10044c8 <split+0x104>
            if (i == 0 && size == 2) {
 1004544:	e1cd40fc 	strd	r4, [sp, #12]
 1004548:	eafffff3 	b	100451c <split+0x158>
 100454c:	e59d7008 	ldr	r7, [sp, #8]
 1004550:	e1a0b008 	mov	fp, r8
                for (;l < l_size - 1; l++)
 1004554:	e2477001 	sub	r7, r7, #1
 1004558:	e1570008 	cmp	r7, r8
 100455c:	9a000010 	bls	10045a4 <split+0x1e0>
 1004560:	e1a03005 	mov	r3, r5
 1004564:	e28bb001 	add	fp, fp, #1
                    l_part = l_part->next;
 1004568:	e5933004 	ldr	r3, [r3, #4]
                for (;l < l_size - 1; l++)
 100456c:	e157000b 	cmp	r7, fp
 1004570:	1afffffb 	bne	1004564 <split+0x1a0>
 1004574:	e58d3010 	str	r3, [sp, #16]
 1004578:	eaffffe7 	b	100451c <split+0x158>
                for (;r < r_size - 1; r++)
 100457c:	e2478001 	sub	r8, r7, #1
 1004580:	e1a0a00b 	mov	sl, fp
 1004584:	e158000b 	cmp	r8, fp
 1004588:	9a000007 	bls	10045ac <split+0x1e8>
 100458c:	e1a03004 	mov	r3, r4
 1004590:	e28aa001 	add	sl, sl, #1
                    r_part = r_part->next;
 1004594:	e5933004 	ldr	r3, [r3, #4]
                for (;r < r_size - 1; r++)
 1004598:	e15a0008 	cmp	sl, r8
 100459c:	1afffffb 	bne	1004590 <split+0x1cc>
 10045a0:	eafffff3 	b	1004574 <split+0x1b0>
                for (;l < l_size - 1; l++)
 10045a4:	e58d5010 	str	r5, [sp, #16]
 10045a8:	eaffffdb 	b	100451c <split+0x158>
                for (;r < r_size - 1; r++)
 10045ac:	e58d4010 	str	r4, [sp, #16]
 10045b0:	eaffffd9 	b	100451c <split+0x158>

010045b4 <list_add_all_at.part.3>:
    for (i = 0; i < list->size; i++) {
 10045b4:	e5913000 	ldr	r3, [r1]
enum cc_stat list_add_all_at(List *list1, List *list2, size_t index)
 10045b8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10045bc:	e1a08000 	mov	r8, r0
 10045c0:	e1a0a002 	mov	sl, r2
    Node *insert = list->head;
 10045c4:	e5916004 	ldr	r6, [r1, #4]
    for (i = 0; i < list->size; i++) {
 10045c8:	e3530000 	cmp	r3, #0
    Node *tail = NULL;
 10045cc:	01a00003 	moveq	r0, r3
    Node *head = NULL;
 10045d0:	01a05003 	moveq	r5, r3
    for (i = 0; i < list->size; i++) {
 10045d4:	0a00001a 	beq	1004644 <list_add_all_at.part.3+0x90>
    Node *tail = NULL;
 10045d8:	e3a09000 	mov	r9, #0
 10045dc:	e1a07001 	mov	r7, r1
    Node *head = NULL;
 10045e0:	e1a05009 	mov	r5, r9
    for (i = 0; i < list->size; i++) {
 10045e4:	e1a04009 	mov	r4, r9
 10045e8:	ea000005 	b	1004604 <list_add_all_at.part.3+0x50>
 10045ec:	e1530004 	cmp	r3, r4
            (*t)->next = new;
 10045f0:	e5890004 	str	r0, [r9, #4]
            new->prev  = *t;
 10045f4:	e5809008 	str	r9, [r0, #8]
        insert = insert->next;
 10045f8:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < list->size; i++) {
 10045fc:	9a000010 	bls	1004644 <list_add_all_at.part.3+0x90>
 1004600:	e1a09000 	mov	r9, r0
        Node *new = list->mem_calloc(1, sizeof(Node));
 1004604:	e5973010 	ldr	r3, [r7, #16]
 1004608:	e3a0100c 	mov	r1, #12
 100460c:	e3a00001 	mov	r0, #1
 1004610:	e12fff33 	blx	r3
        if (!new) {
 1004614:	e3500000 	cmp	r0, #0
 1004618:	0a000032 	beq	10046e8 <list_add_all_at.part.3+0x134>
        new->data = insert->data;
 100461c:	e5963000 	ldr	r3, [r6]
        if (!*h) {
 1004620:	e3550000 	cmp	r5, #0
    for (i = 0; i < list->size; i++) {
 1004624:	e2844001 	add	r4, r4, #1
        new->data = insert->data;
 1004628:	e5803000 	str	r3, [r0]
    for (i = 0; i < list->size; i++) {
 100462c:	e5973000 	ldr	r3, [r7]
        if (!*h) {
 1004630:	1affffed 	bne	10045ec <list_add_all_at.part.3+0x38>
    for (i = 0; i < list->size; i++) {
 1004634:	e1540003 	cmp	r4, r3
 1004638:	e1a05000 	mov	r5, r0
        insert = insert->next;
 100463c:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < list->size; i++) {
 1004640:	3affffee 	bcc	1004600 <list_add_all_at.part.3+0x4c>
 *
 * @return CC_OK if the node was found, or CC_ERR_OUT_OF_RANGE if not.
 */
static enum cc_stat get_node_at(List *list, size_t index, Node **out)
{
    if (!list || index >= list->size)
 1004644:	e598c000 	ldr	ip, [r8]
 1004648:	e15c000a 	cmp	ip, sl
 100464c:	9a000020 	bls	10046d4 <list_add_all_at.part.3+0x120>
        return CC_ERR_OUT_OF_RANGE;

    size_t i;
    Node *node = NULL;

    if (index < list->size / 2) {
 1004650:	e15a00ac 	cmp	sl, ip, lsr #1
 1004654:	2a000014 	bcs	10046ac <list_add_all_at.part.3+0xf8>
        node = list->head;
        for (i = 0; i < index; i++)
 1004658:	e35a0000 	cmp	sl, #0
        node = list->head;
 100465c:	e5981004 	ldr	r1, [r8, #4]
        for (i = 0; i < index; i++)
 1004660:	0a000004 	beq	1004678 <list_add_all_at.part.3+0xc4>
 1004664:	e3a02000 	mov	r2, #0
 1004668:	e2822001 	add	r2, r2, #1
            node = node->next;
 100466c:	e5911004 	ldr	r1, [r1, #4]
        for (i = 0; i < index; i++)
 1004670:	e15a0002 	cmp	sl, r2
 1004674:	1afffffb 	bne	1004668 <list_add_all_at.part.3+0xb4>
    if (end)
 1004678:	e3510000 	cmp	r1, #0
 100467c:	0a000014 	beq	10046d4 <list_add_all_at.part.3+0x120>
        base = end->prev;
 1004680:	e5912008 	ldr	r2, [r1, #8]
    } else if (!base) {
 1004684:	e3520000 	cmp	r2, #0
 1004688:	0a000020 	beq	1004710 <list_add_all_at.part.3+0x15c>
        head->prev        = base;
 100468c:	e5852008 	str	r2, [r5, #8]
        base->next        = head;
 1004690:	e5825004 	str	r5, [r2, #4]
        tail->next        = end;
 1004694:	e5801004 	str	r1, [r0, #4]
        end->prev         = tail;
 1004698:	e5810008 	str	r0, [r1, #8]
    list1->size += list2->size;
 100469c:	e083300c 	add	r3, r3, ip
    return CC_OK;
 10046a0:	e3a00000 	mov	r0, #0
    list1->size += list2->size;
 10046a4:	e5883000 	str	r3, [r8]
}
 10046a8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    } else {
        node = list->tail;
        for (i = list->size - 1; i > index; i--)
 10046ac:	e24c2001 	sub	r2, ip, #1
        node = list->tail;
 10046b0:	e5981008 	ldr	r1, [r8, #8]
        for (i = list->size - 1; i > index; i--)
 10046b4:	e15a0002 	cmp	sl, r2
 10046b8:	2affffee 	bcs	1004678 <list_add_all_at.part.3+0xc4>
 10046bc:	e2422001 	sub	r2, r2, #1
            node = node->prev;
 10046c0:	e5911008 	ldr	r1, [r1, #8]
        for (i = list->size - 1; i > index; i--)
 10046c4:	e15a0002 	cmp	sl, r2
 10046c8:	1afffffb 	bne	10046bc <list_add_all_at.part.3+0x108>
    if (end)
 10046cc:	e3510000 	cmp	r1, #0
 10046d0:	1affffea 	bne	1004680 <list_add_all_at.part.3+0xcc>
        list1->tail->next = head;
 10046d4:	e5982008 	ldr	r2, [r8, #8]
 10046d8:	e5825004 	str	r5, [r2, #4]
        head->prev        = list1->tail;
 10046dc:	e5852008 	str	r2, [r5, #8]
        list1->tail       = tail;
 10046e0:	e5880008 	str	r0, [r8, #8]
 10046e4:	eaffffec 	b	100469c <list_add_all_at.part.3+0xe8>
            while (*h) {
 10046e8:	e3550000 	cmp	r5, #0
 10046ec:	0a000005 	beq	1004708 <list_add_all_at.part.3+0x154>
                Node *tmp = (*h)->next;
 10046f0:	e5954004 	ldr	r4, [r5, #4]
                list->mem_free(*h);
 10046f4:	e1a00005 	mov	r0, r5
 10046f8:	e5973014 	ldr	r3, [r7, #20]
 10046fc:	e12fff33 	blx	r3
            while (*h) {
 1004700:	e2545000 	subs	r5, r4, #0
 1004704:	1afffff9 	bne	10046f0 <list_add_all_at.part.3+0x13c>
        return CC_ERR_ALLOC;
 1004708:	e3a00001 	mov	r0, #1
 100470c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        list1->head->prev = tail;
 1004710:	e5982004 	ldr	r2, [r8, #4]
 1004714:	e5820008 	str	r0, [r2, #8]
        tail->next        = list1->head;
 1004718:	e5802004 	str	r2, [r0, #4]
        list1->head       = head;
 100471c:	e5885004 	str	r5, [r8, #4]
 1004720:	eaffffdd 	b	100469c <list_add_all_at.part.3+0xe8>

01004724 <list_conf_init>:
    conf->mem_alloc  = malloc;
 1004724:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 1004728:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 100472c:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->mem_alloc  = malloc;
 1004730:	e3401101 	movt	r1, #257	; 0x101
    conf->mem_calloc = calloc;
 1004734:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 1004738:	e3403101 	movt	r3, #257	; 0x101
 100473c:	e880000e 	stm	r0, {r1, r2, r3}
}
 1004740:	e12fff1e 	bx	lr

01004744 <list_new>:
{
 1004744:	e92d4010 	push	{r4, lr}
    List *list = conf->mem_calloc(1, sizeof(List));
 1004748:	e3a01018 	mov	r1, #24
{
 100474c:	e1a04000 	mov	r4, r0
    List *list = conf->mem_calloc(1, sizeof(List));
 1004750:	e3a00001 	mov	r0, #1
 1004754:	fa006251 	blx	101d0a0 <calloc>
    if (!list)
 1004758:	e2503000 	subs	r3, r0, #0
 100475c:	0a00000b 	beq	1004790 <list_new+0x4c>
    list->mem_alloc  = conf->mem_alloc;
 1004760:	e30dcca1 	movw	ip, #56481	; 0xdca1
    list->mem_calloc = conf->mem_calloc;
 1004764:	e30d10a1 	movw	r1, #53409	; 0xd0a1
    list->mem_free   = conf->mem_free;
 1004768:	e30d2cb1 	movw	r2, #56497	; 0xdcb1
    list->mem_alloc  = conf->mem_alloc;
 100476c:	e340c101 	movt	ip, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1004770:	e3401101 	movt	r1, #257	; 0x101
    list->mem_free   = conf->mem_free;
 1004774:	e3402101 	movt	r2, #257	; 0x101
    *out = list;
 1004778:	e5843000 	str	r3, [r4]
    return CC_OK;
 100477c:	e3a00000 	mov	r0, #0
    list->mem_alloc  = conf->mem_alloc;
 1004780:	e583c00c 	str	ip, [r3, #12]
    list->mem_calloc = conf->mem_calloc;
 1004784:	e5831010 	str	r1, [r3, #16]
    list->mem_free   = conf->mem_free;
 1004788:	e5832014 	str	r2, [r3, #20]
    return CC_OK;
 100478c:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_ALLOC;
 1004790:	e3a00001 	mov	r0, #1
}
 1004794:	e8bd8010 	pop	{r4, pc}

01004798 <list_new_conf>:
{
 1004798:	e92d4070 	push	{r4, r5, r6, lr}
 100479c:	e1a04000 	mov	r4, r0
 10047a0:	e1a05001 	mov	r5, r1
    List *list = conf->mem_calloc(1, sizeof(List));
 10047a4:	e5903004 	ldr	r3, [r0, #4]
 10047a8:	e3a01018 	mov	r1, #24
 10047ac:	e3a00001 	mov	r0, #1
 10047b0:	e12fff33 	blx	r3
    if (!list)
 10047b4:	e2503000 	subs	r3, r0, #0
    list->mem_alloc  = conf->mem_alloc;
 10047b8:	1594c000 	ldrne	ip, [r4]
    return CC_OK;
 10047bc:	13a00000 	movne	r0, #0
    list->mem_alloc  = conf->mem_alloc;
 10047c0:	19940006 	ldmibne	r4, {r1, r2}
        return CC_ERR_ALLOC;
 10047c4:	03a00001 	moveq	r0, #1
    list->mem_alloc  = conf->mem_alloc;
 10047c8:	1583c00c 	strne	ip, [r3, #12]
 10047cc:	15831010 	strne	r1, [r3, #16]
 10047d0:	15832014 	strne	r2, [r3, #20]
    *out = list;
 10047d4:	15853000 	strne	r3, [r5]
}
 10047d8:	e8bd8070 	pop	{r4, r5, r6, pc}

010047dc <list_destroy>:
    if (list->size > 0)
 10047dc:	e5903000 	ldr	r3, [r0]
{
 10047e0:	e92d4070 	push	{r4, r5, r6, lr}
 10047e4:	e1a04000 	mov	r4, r0
    if (list->size > 0)
 10047e8:	e3530000 	cmp	r3, #0
 10047ec:	1a000003 	bne	1004800 <list_destroy+0x24>
    list->mem_free(list);
 10047f0:	e5943014 	ldr	r3, [r4, #20]
 10047f4:	e1a00004 	mov	r0, r4
}
 10047f8:	e8bd4070 	pop	{r4, r5, r6, lr}
    list->mem_free(list);
 10047fc:	e12fff13 	bx	r3
    Node *node = list->head;
 1004800:	e5903004 	ldr	r3, [r0, #4]
    while (node) {
 1004804:	e3530000 	cmp	r3, #0
 1004808:	1a00000e 	bne	1004848 <list_destroy+0x6c>
 100480c:	ea000019 	b	1004878 <list_destroy+0x9c>
        node->prev->next = node->next;
 1004810:	e5825004 	str	r5, [r2, #4]
    list->mem_free(node);
 1004814:	e1a00003 	mov	r0, r3
 1004818:	e5931004 	ldr	r1, [r3, #4]
    if (node->next == NULL)
 100481c:	e3510000 	cmp	r1, #0
 1004820:	0a000011 	beq	100486c <list_destroy+0x90>
    list->mem_free(node);
 1004824:	e5943014 	ldr	r3, [r4, #20]
        node->next->prev = node->prev;
 1004828:	e5812008 	str	r2, [r1, #8]
    list->mem_free(node);
 100482c:	e12fff33 	blx	r3
    list->size--;
 1004830:	e5943000 	ldr	r3, [r4]
    while (node) {
 1004834:	e3550000 	cmp	r5, #0
    list->size--;
 1004838:	e2433001 	sub	r3, r3, #1
 100483c:	e5843000 	str	r3, [r4]
    while (node) {
 1004840:	0a00000c 	beq	1004878 <list_destroy+0x9c>
{
 1004844:	e1a03005 	mov	r3, r5
    if (node->prev != NULL)
 1004848:	e5932008 	ldr	r2, [r3, #8]
        Node *tmp = node->next;
 100484c:	e5935004 	ldr	r5, [r3, #4]
    if (node->prev != NULL)
 1004850:	e3520000 	cmp	r2, #0
 1004854:	1affffed 	bne	1004810 <list_destroy+0x34>
        Node *tmp = node->next;
 1004858:	e1a01005 	mov	r1, r5
        list->head = node->next;
 100485c:	e5845004 	str	r5, [r4, #4]
    if (node->next == NULL)
 1004860:	e3510000 	cmp	r1, #0
    list->mem_free(node);
 1004864:	e1a00003 	mov	r0, r3
    if (node->next == NULL)
 1004868:	1affffed 	bne	1004824 <list_destroy+0x48>
        list->tail = node->prev;
 100486c:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 1004870:	e5943014 	ldr	r3, [r4, #20]
 1004874:	eaffffec 	b	100482c <list_destroy+0x50>
        list->head = NULL;
 1004878:	e3a03000 	mov	r3, #0
    list->mem_free(list);
 100487c:	e1a00004 	mov	r0, r4
        list->head = NULL;
 1004880:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1004884:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1004888:	e5943014 	ldr	r3, [r4, #20]
}
 100488c:	e8bd4070 	pop	{r4, r5, r6, lr}
    list->mem_free(list);
 1004890:	e12fff13 	bx	r3

01004894 <list_destroy_cb>:
    if (list->size == 0)
 1004894:	e5903000 	ldr	r3, [r0]
{
 1004898:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100489c:	e1a04000 	mov	r4, r0
    if (list->size == 0)
 10048a0:	e3530000 	cmp	r3, #0
 10048a4:	0a000038 	beq	100498c <list_destroy_cb+0xf8>
    Node *node = list->head;
 10048a8:	e5905004 	ldr	r5, [r0, #4]
    while (node) {
 10048ac:	e3550000 	cmp	r5, #0
 10048b0:	0a000032 	beq	1004980 <list_destroy_cb+0xec>
 10048b4:	e3510000 	cmp	r1, #0
 10048b8:	e1a07001 	mov	r7, r1
 10048bc:	1a000020 	bne	1004944 <list_destroy_cb+0xb0>
 10048c0:	ea000008 	b	10048e8 <list_destroy_cb+0x54>
    list->mem_free(node);
 10048c4:	e5941014 	ldr	r1, [r4, #20]
        node->next->prev = node->prev;
 10048c8:	e5823008 	str	r3, [r2, #8]
    list->mem_free(node);
 10048cc:	e12fff31 	blx	r1
    list->size--;
 10048d0:	e5943000 	ldr	r3, [r4]
    while (node) {
 10048d4:	e3560000 	cmp	r6, #0
    list->size--;
 10048d8:	e2433001 	sub	r3, r3, #1
 10048dc:	e5843000 	str	r3, [r4]
    while (node) {
 10048e0:	0a000026 	beq	1004980 <list_destroy_cb+0xec>
{
 10048e4:	e1a05006 	mov	r5, r6
    if (node->prev != NULL)
 10048e8:	e5953008 	ldr	r3, [r5, #8]
    list->mem_free(node);
 10048ec:	e1a00005 	mov	r0, r5
        Node *tmp = node->next;
 10048f0:	e5956004 	ldr	r6, [r5, #4]
    if (node->prev != NULL)
 10048f4:	e3530000 	cmp	r3, #0
        node->prev->next = node->next;
 10048f8:	15836004 	strne	r6, [r3, #4]
        Node *tmp = node->next;
 10048fc:	01a02006 	moveq	r2, r6
 1004900:	15952004 	ldrne	r2, [r5, #4]
        list->head = node->next;
 1004904:	05846004 	streq	r6, [r4, #4]
    if (node->next == NULL)
 1004908:	e3520000 	cmp	r2, #0
 100490c:	1affffec 	bne	10048c4 <list_destroy_cb+0x30>
        list->tail = node->prev;
 1004910:	e5843008 	str	r3, [r4, #8]
    list->mem_free(node);
 1004914:	e5943014 	ldr	r3, [r4, #20]
 1004918:	e12fff33 	blx	r3
 100491c:	eaffffeb 	b	10048d0 <list_destroy_cb+0x3c>
 1004920:	e5941014 	ldr	r1, [r4, #20]
        node->next->prev = node->prev;
 1004924:	e5832008 	str	r2, [r3, #8]
    list->mem_free(node);
 1004928:	e12fff31 	blx	r1
    list->size--;
 100492c:	e5943000 	ldr	r3, [r4]
    while (node) {
 1004930:	e3560000 	cmp	r6, #0
    list->size--;
 1004934:	e2433001 	sub	r3, r3, #1
 1004938:	e5843000 	str	r3, [r4]
    while (node) {
 100493c:	0a00000f 	beq	1004980 <list_destroy_cb+0xec>
        Node *tmp = node->next;
 1004940:	e1a05006 	mov	r5, r6
 1004944:	e8950041 	ldm	r5, {r0, r6}
            cb(node->data);
 1004948:	e12fff37 	blx	r7
    if (node->prev != NULL)
 100494c:	e5952008 	ldr	r2, [r5, #8]
    list->mem_free(node);
 1004950:	e1a00005 	mov	r0, r5
 1004954:	e5953004 	ldr	r3, [r5, #4]
    if (node->prev != NULL)
 1004958:	e3520000 	cmp	r2, #0
        node->prev->next = node->next;
 100495c:	15823004 	strne	r3, [r2, #4]
    if (node->prev == NULL)
 1004960:	15953004 	ldrne	r3, [r5, #4]
        list->head = node->next;
 1004964:	05843004 	streq	r3, [r4, #4]
    if (node->next == NULL)
 1004968:	e3530000 	cmp	r3, #0
 100496c:	1affffeb 	bne	1004920 <list_destroy_cb+0x8c>
        list->tail = node->prev;
 1004970:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 1004974:	e5943014 	ldr	r3, [r4, #20]
 1004978:	e12fff33 	blx	r3
    list->size--;
 100497c:	eaffffea 	b	100492c <list_destroy_cb+0x98>
        list->head = NULL;
 1004980:	e3a03000 	mov	r3, #0
 1004984:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1004988:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 100498c:	e5943014 	ldr	r3, [r4, #20]
 1004990:	e1a00004 	mov	r0, r4
}
 1004994:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
    list->mem_free(list);
 1004998:	e12fff13 	bx	r3

0100499c <list_add>:
{
 100499c:	e92d4070 	push	{r4, r5, r6, lr}
 10049a0:	e1a04000 	mov	r4, r0
    Node *node = list->mem_calloc(1, sizeof(Node));
 10049a4:	e5903010 	ldr	r3, [r0, #16]
{
 10049a8:	e1a05001 	mov	r5, r1
    Node *node = list->mem_calloc(1, sizeof(Node));
 10049ac:	e3a00001 	mov	r0, #1
 10049b0:	e3a0100c 	mov	r1, #12
 10049b4:	e12fff33 	blx	r3
    if (node == NULL)
 10049b8:	e3500000 	cmp	r0, #0
 10049bc:	0a00000b 	beq	10049f0 <list_add+0x54>
    if (list->size == 0) {
 10049c0:	e5943000 	ldr	r3, [r4]
    node->data = element;
 10049c4:	e5805000 	str	r5, [r0]
    if (list->size == 0) {
 10049c8:	e3530000 	cmp	r3, #0
    list->size++;
 10049cc:	e2833001 	add	r3, r3, #1
        node->prev = list->tail;
 10049d0:	15942008 	ldrne	r2, [r4, #8]
        list->head = node;
 10049d4:	05840004 	streq	r0, [r4, #4]
        node->prev = list->tail;
 10049d8:	15802008 	strne	r2, [r0, #8]
        list->tail->next = node;
 10049dc:	15820004 	strne	r0, [r2, #4]
        list->tail = node;
 10049e0:	e5840008 	str	r0, [r4, #8]
    return CC_OK;
 10049e4:	e3a00000 	mov	r0, #0
    list->size++;
 10049e8:	e5843000 	str	r3, [r4]
    return CC_OK;
 10049ec:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 10049f0:	e3a00001 	mov	r0, #1
}
 10049f4:	e8bd8070 	pop	{r4, r5, r6, pc}

010049f8 <list_add_first>:
{
 10049f8:	e92d4070 	push	{r4, r5, r6, lr}
 10049fc:	e1a04000 	mov	r4, r0
    Node *node = list->mem_calloc(1, sizeof(Node));
 1004a00:	e5903010 	ldr	r3, [r0, #16]
{
 1004a04:	e1a05001 	mov	r5, r1
    Node *node = list->mem_calloc(1, sizeof(Node));
 1004a08:	e3a00001 	mov	r0, #1
 1004a0c:	e3a0100c 	mov	r1, #12
 1004a10:	e12fff33 	blx	r3
    if (node == NULL)
 1004a14:	e3500000 	cmp	r0, #0
 1004a18:	0a00000c 	beq	1004a50 <list_add_first+0x58>
    if (list->size == 0) {
 1004a1c:	e5943000 	ldr	r3, [r4]
    node->data = element;
 1004a20:	e5805000 	str	r5, [r0]
    if (list->size == 0) {
 1004a24:	e3530000 	cmp	r3, #0
    list->size++;
 1004a28:	e2833001 	add	r3, r3, #1
        node->next = list->head;
 1004a2c:	15942004 	ldrne	r2, [r4, #4]
        list->head = node;
 1004a30:	05840004 	streq	r0, [r4, #4]
        list->tail = node;
 1004a34:	05840008 	streq	r0, [r4, #8]
        node->next = list->head;
 1004a38:	15802004 	strne	r2, [r0, #4]
        list->head->prev = node;
 1004a3c:	15820008 	strne	r0, [r2, #8]
        list->head = node;
 1004a40:	15840004 	strne	r0, [r4, #4]
    return CC_OK;
 1004a44:	e3a00000 	mov	r0, #0
    list->size++;
 1004a48:	e5843000 	str	r3, [r4]
    return CC_OK;
 1004a4c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1004a50:	e3a00001 	mov	r0, #1
}
 1004a54:	e8bd8070 	pop	{r4, r5, r6, pc}

01004a58 <list_add_last>:
 1004a58:	e92d4070 	push	{r4, r5, r6, lr}
 1004a5c:	e1a04000 	mov	r4, r0
 1004a60:	e5903010 	ldr	r3, [r0, #16]
 1004a64:	e1a05001 	mov	r5, r1
 1004a68:	e3a00001 	mov	r0, #1
 1004a6c:	e3a0100c 	mov	r1, #12
 1004a70:	e12fff33 	blx	r3
 1004a74:	e3500000 	cmp	r0, #0
 1004a78:	0a00000b 	beq	1004aac <list_add_last+0x54>
 1004a7c:	e5943000 	ldr	r3, [r4]
 1004a80:	e5805000 	str	r5, [r0]
 1004a84:	e3530000 	cmp	r3, #0
 1004a88:	e2833001 	add	r3, r3, #1
 1004a8c:	15942008 	ldrne	r2, [r4, #8]
 1004a90:	05840004 	streq	r0, [r4, #4]
 1004a94:	15802008 	strne	r2, [r0, #8]
 1004a98:	15820004 	strne	r0, [r2, #4]
 1004a9c:	e5840008 	str	r0, [r4, #8]
 1004aa0:	e3a00000 	mov	r0, #0
 1004aa4:	e5843000 	str	r3, [r4]
 1004aa8:	e8bd8070 	pop	{r4, r5, r6, pc}
 1004aac:	e3a00001 	mov	r0, #1
 1004ab0:	e8bd8070 	pop	{r4, r5, r6, pc}

01004ab4 <list_add_at>:
{
 1004ab4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    if (!list || index >= list->size)
 1004ab8:	e2506000 	subs	r6, r0, #0
 1004abc:	0a000032 	beq	1004b8c <list_add_at+0xd8>
 1004ac0:	e5963000 	ldr	r3, [r6]
 1004ac4:	e1520003 	cmp	r2, r3
 1004ac8:	2a00002f 	bcs	1004b8c <list_add_at+0xd8>
    if (index < list->size / 2) {
 1004acc:	e15200a3 	cmp	r2, r3, lsr #1
 1004ad0:	2a000024 	bcs	1004b68 <list_add_at+0xb4>
        for (i = 0; i < index; i++)
 1004ad4:	e3520000 	cmp	r2, #0
        node = list->head;
 1004ad8:	e5964004 	ldr	r4, [r6, #4]
        for (i = 0; i < index; i++)
 1004adc:	0a000004 	beq	1004af4 <list_add_at+0x40>
 1004ae0:	e3a03000 	mov	r3, #0
 1004ae4:	e2833001 	add	r3, r3, #1
            node = node->next;
 1004ae8:	e5944004 	ldr	r4, [r4, #4]
        for (i = 0; i < index; i++)
 1004aec:	e1520003 	cmp	r2, r3
 1004af0:	1afffffb 	bne	1004ae4 <list_add_at+0x30>
    Node *new = list->mem_calloc(1, sizeof(Node));
 1004af4:	e1a07001 	mov	r7, r1
 1004af8:	e5963010 	ldr	r3, [r6, #16]
 1004afc:	e3a0100c 	mov	r1, #12
 1004b00:	e3a00001 	mov	r0, #1
 1004b04:	e1a05002 	mov	r5, r2
 1004b08:	e12fff33 	blx	r3
    if (!new)
 1004b0c:	e3500000 	cmp	r0, #0
 1004b10:	0a00001f 	beq	1004b94 <list_add_at+0xe0>
    if (ins->next != NULL)
 1004b14:	e5902004 	ldr	r2, [r0, #4]
 1004b18:	e5903008 	ldr	r3, [r0, #8]
    new->data = element;
 1004b1c:	e5807000 	str	r7, [r0]
    if (ins->next != NULL)
 1004b20:	e3520000 	cmp	r2, #0
        ins->next->prev = ins->prev;
 1004b24:	15823008 	strne	r3, [r2, #8]
 1004b28:	15903008 	ldrne	r3, [r0, #8]
    if (ins->prev != NULL)
 1004b2c:	e3530000 	cmp	r3, #0
        ins->prev->next = ins->next;
 1004b30:	15832004 	strne	r2, [r3, #4]
    if (base->prev == NULL) {
 1004b34:	e5943008 	ldr	r3, [r4, #8]
 1004b38:	e3530000 	cmp	r3, #0
        ins->prev       = NULL;
 1004b3c:	e5803008 	str	r3, [r0, #8]
        ins->prev->next = ins;
 1004b40:	15830004 	strne	r0, [r3, #4]
    if (index == 0)
 1004b44:	e3550000 	cmp	r5, #0
    list->size++;
 1004b48:	e5963000 	ldr	r3, [r6]
        ins->next       = base;
 1004b4c:	e5804004 	str	r4, [r0, #4]
        base->prev      = ins;
 1004b50:	e5840008 	str	r0, [r4, #8]
    list->size++;
 1004b54:	e2833001 	add	r3, r3, #1
        list->head = new;
 1004b58:	05860004 	streq	r0, [r6, #4]
    list->size++;
 1004b5c:	e5863000 	str	r3, [r6]
    return CC_OK;
 1004b60:	e3a00000 	mov	r0, #0
 1004b64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        for (i = list->size - 1; i > index; i--)
 1004b68:	e2433001 	sub	r3, r3, #1
        node = list->tail;
 1004b6c:	e5964008 	ldr	r4, [r6, #8]
        for (i = list->size - 1; i > index; i--)
 1004b70:	e1520003 	cmp	r2, r3
 1004b74:	2affffde 	bcs	1004af4 <list_add_at+0x40>
 1004b78:	e2433001 	sub	r3, r3, #1
            node = node->prev;
 1004b7c:	e5944008 	ldr	r4, [r4, #8]
        for (i = list->size - 1; i > index; i--)
 1004b80:	e1520003 	cmp	r2, r3
 1004b84:	1afffffb 	bne	1004b78 <list_add_at+0xc4>
 1004b88:	eaffffd9 	b	1004af4 <list_add_at+0x40>
    if (!list || index >= list->size)
 1004b8c:	e3a00008 	mov	r0, #8
 1004b90:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 1004b94:	e3a00001 	mov	r0, #1
}
 1004b98:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01004b9c <list_add_all>:
{
 1004b9c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    if (list1->size == 0)
 1004ba0:	e5904000 	ldr	r4, [r0]
 1004ba4:	e5913000 	ldr	r3, [r1]
 1004ba8:	e3540000 	cmp	r4, #0
 1004bac:	0a000004 	beq	1004bc4 <list_add_all+0x28>
    if (list2->size == 0)
 1004bb0:	e3530000 	cmp	r3, #0
 1004bb4:	0a000004 	beq	1004bcc <list_add_all+0x30>
    if (index > list1->size)
 1004bb8:	e1a02004 	mov	r2, r4
}
 1004bbc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
 1004bc0:	eafffe7b 	b	10045b4 <list_add_all_at.part.3>
    if (list2->size == 0)
 1004bc4:	e3530000 	cmp	r3, #0
 1004bc8:	1a000001 	bne	1004bd4 <list_add_all+0x38>
        return CC_OK;
 1004bcc:	e1a00003 	mov	r0, r3
 1004bd0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 1004bd4:	e1a08000 	mov	r8, r0
 1004bd8:	e1a05001 	mov	r5, r1
    Node *insert = list->head;
 1004bdc:	e5916004 	ldr	r6, [r1, #4]
    Node *tail = NULL;
 1004be0:	e1a09004 	mov	r9, r4
    Node *head = NULL;
 1004be4:	e1a07004 	mov	r7, r4
 1004be8:	ea000005 	b	1004c04 <list_add_all+0x68>
    for (i = 0; i < list->size; i++) {
 1004bec:	e1520004 	cmp	r2, r4
            (*t)->next = new;
 1004bf0:	e5893004 	str	r3, [r9, #4]
            new->prev  = *t;
 1004bf4:	e5839008 	str	r9, [r3, #8]
        insert = insert->next;
 1004bf8:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < list->size; i++) {
 1004bfc:	9a000010 	bls	1004c44 <list_add_all+0xa8>
 1004c00:	e1a09003 	mov	r9, r3
        Node *new = list->mem_calloc(1, sizeof(Node));
 1004c04:	e5953010 	ldr	r3, [r5, #16]
 1004c08:	e3a0100c 	mov	r1, #12
 1004c0c:	e3a00001 	mov	r0, #1
 1004c10:	e12fff33 	blx	r3
        if (!new) {
 1004c14:	e2503000 	subs	r3, r0, #0
 1004c18:	0a00000e 	beq	1004c58 <list_add_all+0xbc>
        new->data = insert->data;
 1004c1c:	e5962000 	ldr	r2, [r6]
        if (!*h) {
 1004c20:	e3570000 	cmp	r7, #0
    for (i = 0; i < list->size; i++) {
 1004c24:	e2844001 	add	r4, r4, #1
        new->data = insert->data;
 1004c28:	e5832000 	str	r2, [r3]
    for (i = 0; i < list->size; i++) {
 1004c2c:	e5952000 	ldr	r2, [r5]
        if (!*h) {
 1004c30:	1affffed 	bne	1004bec <list_add_all+0x50>
    for (i = 0; i < list->size; i++) {
 1004c34:	e1540002 	cmp	r4, r2
 1004c38:	e1a07003 	mov	r7, r3
        insert = insert->next;
 1004c3c:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < list->size; i++) {
 1004c40:	3affffee 	bcc	1004c00 <list_add_all+0x64>
    return CC_OK;
 1004c44:	e3a00000 	mov	r0, #0
    list1->head = head;
 1004c48:	e5887004 	str	r7, [r8, #4]
    list1->tail = tail;
 1004c4c:	e5883008 	str	r3, [r8, #8]
    list1->size = list2->size;
 1004c50:	e5882000 	str	r2, [r8]
}
 1004c54:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            while (*h) {
 1004c58:	e3570000 	cmp	r7, #0
 1004c5c:	0a000005 	beq	1004c78 <list_add_all+0xdc>
                Node *tmp = (*h)->next;
 1004c60:	e5974004 	ldr	r4, [r7, #4]
                list->mem_free(*h);
 1004c64:	e1a00007 	mov	r0, r7
 1004c68:	e5953014 	ldr	r3, [r5, #20]
 1004c6c:	e12fff33 	blx	r3
            while (*h) {
 1004c70:	e2547000 	subs	r7, r4, #0
 1004c74:	1afffff9 	bne	1004c60 <list_add_all+0xc4>
        return CC_ERR_ALLOC;
 1004c78:	e3a00001 	mov	r0, #1
 1004c7c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01004c80 <list_add_all_at>:
    if (list2->size == 0)
 1004c80:	e5913000 	ldr	r3, [r1]
 1004c84:	e3530000 	cmp	r3, #0
 1004c88:	0a000008 	beq	1004cb0 <list_add_all_at+0x30>
    if (index > list1->size)
 1004c8c:	e5903000 	ldr	r3, [r0]
{
 1004c90:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1004c94:	e1a0e000 	mov	lr, r0
    if (index > list1->size)
 1004c98:	e1530002 	cmp	r3, r2
 1004c9c:	3a000001 	bcc	1004ca8 <list_add_all_at+0x28>
}
 1004ca0:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
 1004ca4:	eafffe42 	b	10045b4 <list_add_all_at.part.3>
        return CC_ERR_OUT_OF_RANGE;
 1004ca8:	e3a00008 	mov	r0, #8
}
 1004cac:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
        return CC_OK;
 1004cb0:	e1a00003 	mov	r0, r3
}
 1004cb4:	e12fff1e 	bx	lr

01004cb8 <list_splice>:
    if (list2->size == 0)
 1004cb8:	e5912000 	ldr	r2, [r1]
 1004cbc:	e3520000 	cmp	r2, #0
 1004cc0:	0a000021 	beq	1004d4c <list_splice+0x94>
    return list_splice_at(list1, list2, list1->size);
 1004cc4:	e5903000 	ldr	r3, [r0]
{
 1004cc8:	e92d4070 	push	{r4, r5, r6, lr}
 1004ccc:	e5915004 	ldr	r5, [r1, #4]
    if (list1->size == 0) {
 1004cd0:	e3530000 	cmp	r3, #0
 1004cd4:	e5914008 	ldr	r4, [r1, #8]
 1004cd8:	0a00001d 	beq	1004d54 <list_splice+0x9c>
        get_node_at(list1, index - 1, &base);
 1004cdc:	e2436001 	sub	r6, r3, #1
    if (index < list->size / 2) {
 1004ce0:	e15600a3 	cmp	r6, r3, lsr #1
 1004ce4:	2a000022 	bcs	1004d74 <list_splice+0xbc>
        for (i = 0; i < index; i++)
 1004ce8:	e3560000 	cmp	r6, #0
        node = list->head;
 1004cec:	e590e004 	ldr	lr, [r0, #4]
        for (i = 0; i < index; i++)
 1004cf0:	0a000004 	beq	1004d08 <list_splice+0x50>
 1004cf4:	e3a0c000 	mov	ip, #0
 1004cf8:	e28cc001 	add	ip, ip, #1
            node = node->next;
 1004cfc:	e59ee004 	ldr	lr, [lr, #4]
        for (i = 0; i < index; i++)
 1004d00:	e156000c 	cmp	r6, ip
 1004d04:	1afffffb 	bne	1004cf8 <list_splice+0x40>
    if (!left) {
 1004d08:	e35e0000 	cmp	lr, #0
    l1->size += l2->size;
 1004d0c:	e0833002 	add	r3, r3, r2
        l1->head->prev = l2->tail;
 1004d10:	0590c004 	ldreq	ip, [r0, #4]
    l2->head = NULL;
 1004d14:	e3a02000 	mov	r2, #0
        l1->tail->next = l2->head;
 1004d18:	1590c008 	ldrne	ip, [r0, #8]
        l1->head->prev = l2->tail;
 1004d1c:	058c4008 	streq	r4, [ip, #8]
        l1->tail->next = l2->head;
 1004d20:	158c5004 	strne	r5, [ip, #4]
        l2->tail->next = l1->head;
 1004d24:	0584c004 	streq	ip, [r4, #4]
        l2->head->prev = l1->tail;
 1004d28:	1585c008 	strne	ip, [r5, #8]
        l1->head       = l2->head;
 1004d2c:	05805004 	streq	r5, [r0, #4]
        l1->tail       = l2->tail;
 1004d30:	15804008 	strne	r4, [r0, #8]
    l1->size += l2->size;
 1004d34:	e5803000 	str	r3, [r0]
}
 1004d38:	e3a00000 	mov	r0, #0
    l2->head = NULL;
 1004d3c:	e5812004 	str	r2, [r1, #4]
    l2->tail = NULL;
 1004d40:	e5812008 	str	r2, [r1, #8]
    l2->size = 0;
 1004d44:	e5812000 	str	r2, [r1]
}
 1004d48:	e8bd8070 	pop	{r4, r5, r6, pc}
 1004d4c:	e3a00000 	mov	r0, #0
 1004d50:	e12fff1e 	bx	lr
        list1->head = list2->head;
 1004d54:	e5805004 	str	r5, [r0, #4]
        list1->tail = list2->tail;
 1004d58:	e5804008 	str	r4, [r0, #8]
        list1->size = list2->size;
 1004d5c:	e5802000 	str	r2, [r0]
}
 1004d60:	e3a00000 	mov	r0, #0
        list2->head = NULL;
 1004d64:	e5813004 	str	r3, [r1, #4]
        list2->tail = NULL;
 1004d68:	e5813008 	str	r3, [r1, #8]
        list2->size = 0;
 1004d6c:	e5813000 	str	r3, [r1]
}
 1004d70:	e8bd8070 	pop	{r4, r5, r6, pc}
        node = list->tail;
 1004d74:	e590e008 	ldr	lr, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 1004d78:	eaffffe2 	b	1004d08 <list_splice+0x50>

01004d7c <list_splice_at>:
{
 1004d7c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    if (list2->size == 0)
 1004d80:	e5914000 	ldr	r4, [r1]
 1004d84:	e3540000 	cmp	r4, #0
        return CC_OK;
 1004d88:	01a03004 	moveq	r3, r4
    if (list2->size == 0)
 1004d8c:	0a000023 	beq	1004e20 <list_splice_at+0xa4>
    if (index > list1->size)
 1004d90:	e590c000 	ldr	ip, [r0]
 1004d94:	e15c0002 	cmp	ip, r2
        return CC_ERR_OUT_OF_RANGE;
 1004d98:	33a03008 	movcc	r3, #8
    if (index > list1->size)
 1004d9c:	3a00001f 	bcc	1004e20 <list_splice_at+0xa4>
    if (list1->size == 0) {
 1004da0:	e35c0000 	cmp	ip, #0
 1004da4:	e5916004 	ldr	r6, [r1, #4]
 1004da8:	e5915008 	ldr	r5, [r1, #8]
 1004dac:	0a00001d 	beq	1004e28 <list_splice_at+0xac>
    if (!list || index >= list->size)
 1004db0:	e15c0002 	cmp	ip, r2
 1004db4:	0a00002d 	beq	1004e70 <list_splice_at+0xf4>
    if (index < list->size / 2) {
 1004db8:	e15200ac 	cmp	r2, ip, lsr #1
 1004dbc:	2a000022 	bcs	1004e4c <list_splice_at+0xd0>
        for (i = 0; i < index; i++)
 1004dc0:	e3520000 	cmp	r2, #0
        node = list->head;
 1004dc4:	e5903004 	ldr	r3, [r0, #4]
        for (i = 0; i < index; i++)
 1004dc8:	0a00004a 	beq	1004ef8 <list_splice_at+0x17c>
 1004dcc:	e3a0e000 	mov	lr, #0
 1004dd0:	e28ee001 	add	lr, lr, #1
            node = node->next;
 1004dd4:	e5933004 	ldr	r3, [r3, #4]
        for (i = 0; i < index; i++)
 1004dd8:	e152000e 	cmp	r2, lr
 1004ddc:	1afffffb 	bne	1004dd0 <list_splice_at+0x54>
    if (end)
 1004de0:	e3530000 	cmp	r3, #0
 1004de4:	0a000021 	beq	1004e70 <list_splice_at+0xf4>
        base = end->prev;
 1004de8:	e5932008 	ldr	r2, [r3, #8]
    if (!left) {
 1004dec:	e3520000 	cmp	r2, #0
        left->next     = l2->head;
 1004df0:	15826004 	strne	r6, [r2, #4]
        l2->head->prev = left;
 1004df4:	15862008 	strne	r2, [r6, #8]
        right->prev    = l2->tail;
 1004df8:	15835008 	strne	r5, [r3, #8]
        l2->tail->next = right;
 1004dfc:	15853004 	strne	r3, [r5, #4]
    if (!left) {
 1004e00:	0a00002e 	beq	1004ec0 <list_splice_at+0x144>
    l2->head = NULL;
 1004e04:	e3a02000 	mov	r2, #0
    l1->size += l2->size;
 1004e08:	e084c00c 	add	ip, r4, ip
    return CC_OK;
 1004e0c:	e1a03002 	mov	r3, r2
    l1->size += l2->size;
 1004e10:	e580c000 	str	ip, [r0]
    l2->head = NULL;
 1004e14:	e5812004 	str	r2, [r1, #4]
    l2->tail = NULL;
 1004e18:	e5812008 	str	r2, [r1, #8]
    l2->size = 0;
 1004e1c:	e5812000 	str	r2, [r1]
}
 1004e20:	e1a00003 	mov	r0, r3
 1004e24:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_OK;
 1004e28:	e1a0300c 	mov	r3, ip
        list1->head = list2->head;
 1004e2c:	e5806004 	str	r6, [r0, #4]
        list1->tail = list2->tail;
 1004e30:	e5805008 	str	r5, [r0, #8]
        list1->size = list2->size;
 1004e34:	e5804000 	str	r4, [r0]
}
 1004e38:	e1a00003 	mov	r0, r3
        list2->head = NULL;
 1004e3c:	e581c004 	str	ip, [r1, #4]
        list2->tail = NULL;
 1004e40:	e581c008 	str	ip, [r1, #8]
        list2->size = 0;
 1004e44:	e581c000 	str	ip, [r1]
}
 1004e48:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        for (i = list->size - 1; i > index; i--)
 1004e4c:	e24ce001 	sub	lr, ip, #1
        node = list->tail;
 1004e50:	e5903008 	ldr	r3, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 1004e54:	e152000e 	cmp	r2, lr
 1004e58:	2affffe0 	bcs	1004de0 <list_splice_at+0x64>
 1004e5c:	e24ee001 	sub	lr, lr, #1
            node = node->prev;
 1004e60:	e5933008 	ldr	r3, [r3, #8]
        for (i = list->size - 1; i > index; i--)
 1004e64:	e152000e 	cmp	r2, lr
 1004e68:	1afffffb 	bne	1004e5c <list_splice_at+0xe0>
 1004e6c:	eaffffdb 	b	1004de0 <list_splice_at+0x64>
        get_node_at(list1, index - 1, &base);
 1004e70:	e2427001 	sub	r7, r2, #1
    if (!list || index >= list->size)
 1004e74:	e15c0007 	cmp	ip, r7
 1004e78:	9a000010 	bls	1004ec0 <list_splice_at+0x144>
    if (index < list->size / 2) {
 1004e7c:	e15700ac 	cmp	r7, ip, lsr #1
 1004e80:	2a000013 	bcs	1004ed4 <list_splice_at+0x158>
        for (i = 0; i < index; i++)
 1004e84:	e3570000 	cmp	r7, #0
        node = list->head;
 1004e88:	e590e004 	ldr	lr, [r0, #4]
        for (i = 0; i < index; i++)
 1004e8c:	0a000004 	beq	1004ea4 <list_splice_at+0x128>
 1004e90:	e3a03000 	mov	r3, #0
 1004e94:	e2833001 	add	r3, r3, #1
            node = node->next;
 1004e98:	e59ee004 	ldr	lr, [lr, #4]
        for (i = 0; i < index; i++)
 1004e9c:	e1570003 	cmp	r7, r3
 1004ea0:	1afffffb 	bne	1004e94 <list_splice_at+0x118>
    if (!left) {
 1004ea4:	e35e0000 	cmp	lr, #0
 1004ea8:	0a000004 	beq	1004ec0 <list_splice_at+0x144>
        l1->tail->next = l2->head;
 1004eac:	e5903008 	ldr	r3, [r0, #8]
 1004eb0:	e5836004 	str	r6, [r3, #4]
        l2->head->prev = l1->tail;
 1004eb4:	e5863008 	str	r3, [r6, #8]
        l1->tail       = l2->tail;
 1004eb8:	e5805008 	str	r5, [r0, #8]
 1004ebc:	eaffffd0 	b	1004e04 <list_splice_at+0x88>
 1004ec0:	e5903004 	ldr	r3, [r0, #4]
        l1->head->prev = l2->tail;
 1004ec4:	e5835008 	str	r5, [r3, #8]
        l2->tail->next = l1->head;
 1004ec8:	e5853004 	str	r3, [r5, #4]
        l1->head       = l2->head;
 1004ecc:	e5806004 	str	r6, [r0, #4]
 1004ed0:	eaffffcb 	b	1004e04 <list_splice_at+0x88>
        for (i = list->size - 1; i > index; i--)
 1004ed4:	e24c3001 	sub	r3, ip, #1
        node = list->tail;
 1004ed8:	e590e008 	ldr	lr, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 1004edc:	e1570003 	cmp	r7, r3
 1004ee0:	2affffef 	bcs	1004ea4 <list_splice_at+0x128>
 1004ee4:	e1520003 	cmp	r2, r3
            node = node->prev;
 1004ee8:	e59ee008 	ldr	lr, [lr, #8]
        for (i = list->size - 1; i > index; i--)
 1004eec:	e2433001 	sub	r3, r3, #1
 1004ef0:	1afffffb 	bne	1004ee4 <list_splice_at+0x168>
 1004ef4:	eaffffea 	b	1004ea4 <list_splice_at+0x128>
    if (end)
 1004ef8:	e3530000 	cmp	r3, #0
 1004efc:	1affffb9 	bne	1004de8 <list_splice_at+0x6c>
 1004f00:	eaffffef 	b	1004ec4 <list_splice_at+0x148>

01004f04 <list_remove>:
    Node *node = get_node(list, element);
 1004f04:	e5903004 	ldr	r3, [r0, #4]
 * @return the node associated with the specified element.
 */
static Node *get_node(List *list, void *element)
{
    Node *node = list->head;
    while (node) {
 1004f08:	e3530000 	cmp	r3, #0
 1004f0c:	1a000003 	bne	1004f20 <list_remove+0x1c>
 1004f10:	ea00001a 	b	1004f80 <list_remove+0x7c>
        if (node->data == element)
            return node;
        node = node->next;
 1004f14:	e5933004 	ldr	r3, [r3, #4]
    while (node) {
 1004f18:	e3530000 	cmp	r3, #0
 1004f1c:	0a000017 	beq	1004f80 <list_remove+0x7c>
        if (node->data == element)
 1004f20:	e593c000 	ldr	ip, [r3]
 1004f24:	e151000c 	cmp	r1, ip
 1004f28:	1afffff9 	bne	1004f14 <list_remove+0x10>
    if (out)
 1004f2c:	e3520000 	cmp	r2, #0
{
 1004f30:	e92d4010 	push	{r4, lr}
        *out = node->data;
 1004f34:	1582c000 	strne	ip, [r2]
    if (node->prev != NULL)
 1004f38:	e1a04000 	mov	r4, r0
 1004f3c:	e5931008 	ldr	r1, [r3, #8]
 1004f40:	e5932004 	ldr	r2, [r3, #4]
 1004f44:	e3510000 	cmp	r1, #0
        node->prev->next = node->next;
 1004f48:	15812004 	strne	r2, [r1, #4]
 1004f4c:	15932004 	ldrne	r2, [r3, #4]
        list->head = node->next;
 1004f50:	05802004 	streq	r2, [r0, #4]
    if (node->next == NULL)
 1004f54:	e3520000 	cmp	r2, #0
        list->tail = node->prev;
 1004f58:	05801008 	streq	r1, [r0, #8]
    list->mem_free(node);
 1004f5c:	e1a00003 	mov	r0, r3
        node->next->prev = node->prev;
 1004f60:	15821008 	strne	r1, [r2, #8]
    list->mem_free(node);
 1004f64:	e5943014 	ldr	r3, [r4, #20]
 1004f68:	e12fff33 	blx	r3
    list->size--;
 1004f6c:	e5943000 	ldr	r3, [r4]
    return CC_OK;
 1004f70:	e3a00000 	mov	r0, #0
    list->size--;
 1004f74:	e2433001 	sub	r3, r3, #1
 1004f78:	e5843000 	str	r3, [r4]
}
 1004f7c:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1004f80:	e3a00007 	mov	r0, #7
}
 1004f84:	e12fff1e 	bx	lr

01004f88 <list_remove_at>:
{
 1004f88:	e92d4010 	push	{r4, lr}
    if (!list || index >= list->size)
 1004f8c:	e2504000 	subs	r4, r0, #0
 1004f90:	0a000028 	beq	1005038 <list_remove_at+0xb0>
 1004f94:	e5943000 	ldr	r3, [r4]
 1004f98:	e1510003 	cmp	r1, r3
 1004f9c:	2a000025 	bcs	1005038 <list_remove_at+0xb0>
    if (index < list->size / 2) {
 1004fa0:	e15100a3 	cmp	r1, r3, lsr #1
 1004fa4:	2a00001a 	bcs	1005014 <list_remove_at+0x8c>
        for (i = 0; i < index; i++)
 1004fa8:	e3510000 	cmp	r1, #0
        node = list->head;
 1004fac:	e5940004 	ldr	r0, [r4, #4]
        for (i = 0; i < index; i++)
 1004fb0:	0a000004 	beq	1004fc8 <list_remove_at+0x40>
 1004fb4:	e3a03000 	mov	r3, #0
 1004fb8:	e2833001 	add	r3, r3, #1
            node = node->next;
 1004fbc:	e5900004 	ldr	r0, [r0, #4]
        for (i = 0; i < index; i++)
 1004fc0:	e1510003 	cmp	r1, r3
 1004fc4:	1afffffb 	bne	1004fb8 <list_remove_at+0x30>
    if (out)
 1004fc8:	e3520000 	cmp	r2, #0
        *out = node->data;
 1004fcc:	15903000 	ldrne	r3, [r0]
 1004fd0:	15823000 	strne	r3, [r2]
    if (node->prev != NULL)
 1004fd4:	e5902008 	ldr	r2, [r0, #8]
 1004fd8:	e5903004 	ldr	r3, [r0, #4]
 1004fdc:	e3520000 	cmp	r2, #0
        node->prev->next = node->next;
 1004fe0:	15823004 	strne	r3, [r2, #4]
 1004fe4:	15903004 	ldrne	r3, [r0, #4]
        list->head = node->next;
 1004fe8:	05843004 	streq	r3, [r4, #4]
    if (node->next == NULL)
 1004fec:	e3530000 	cmp	r3, #0
        node->next->prev = node->prev;
 1004ff0:	15832008 	strne	r2, [r3, #8]
        list->tail = node->prev;
 1004ff4:	05842008 	streq	r2, [r4, #8]
    list->mem_free(node);
 1004ff8:	e5943014 	ldr	r3, [r4, #20]
 1004ffc:	e12fff33 	blx	r3
    list->size--;
 1005000:	e5943000 	ldr	r3, [r4]
    return CC_OK;
 1005004:	e3a00000 	mov	r0, #0
    list->size--;
 1005008:	e2433001 	sub	r3, r3, #1
 100500c:	e5843000 	str	r3, [r4]
    return data;
 1005010:	e8bd8010 	pop	{r4, pc}
        for (i = list->size - 1; i > index; i--)
 1005014:	e2433001 	sub	r3, r3, #1
        node = list->tail;
 1005018:	e5940008 	ldr	r0, [r4, #8]
        for (i = list->size - 1; i > index; i--)
 100501c:	e1510003 	cmp	r1, r3
 1005020:	2affffe8 	bcs	1004fc8 <list_remove_at+0x40>
 1005024:	e2433001 	sub	r3, r3, #1
            node = node->prev;
 1005028:	e5900008 	ldr	r0, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 100502c:	e1510003 	cmp	r1, r3
 1005030:	1afffffb 	bne	1005024 <list_remove_at+0x9c>
 1005034:	eaffffe3 	b	1004fc8 <list_remove_at+0x40>
    if (!list || index >= list->size)
 1005038:	e3a00008 	mov	r0, #8
}
 100503c:	e8bd8010 	pop	{r4, pc}

01005040 <list_remove_first>:
    if (!list->size)
 1005040:	e5903000 	ldr	r3, [r0]
 1005044:	e3530000 	cmp	r3, #0
 1005048:	0a000017 	beq	10050ac <list_remove_first+0x6c>
    void *e = unlinkn(list, list->head);
 100504c:	e5903004 	ldr	r3, [r0, #4]
{
 1005050:	e92d4070 	push	{r4, r5, r6, lr}
 1005054:	e1a04000 	mov	r4, r0
 1005058:	e1a05001 	mov	r5, r1
    if (node->prev != NULL)
 100505c:	e593c008 	ldr	ip, [r3, #8]
 1005060:	e5932004 	ldr	r2, [r3, #4]
    void *data = node->data;
 1005064:	e5936000 	ldr	r6, [r3]
    if (node->prev != NULL)
 1005068:	e35c0000 	cmp	ip, #0
        node->prev->next = node->next;
 100506c:	158c2004 	strne	r2, [ip, #4]
 1005070:	15932004 	ldrne	r2, [r3, #4]
        list->head = node->next;
 1005074:	05802004 	streq	r2, [r0, #4]
    if (node->next == NULL)
 1005078:	e3520000 	cmp	r2, #0
        list->tail = node->prev;
 100507c:	0580c008 	streq	ip, [r0, #8]
    list->mem_free(node);
 1005080:	e1a00003 	mov	r0, r3
        node->next->prev = node->prev;
 1005084:	1582c008 	strne	ip, [r2, #8]
    list->mem_free(node);
 1005088:	e5943014 	ldr	r3, [r4, #20]
 100508c:	e12fff33 	blx	r3
    list->size--;
 1005090:	e5943000 	ldr	r3, [r4]
    if (out)
 1005094:	e3550000 	cmp	r5, #0
    return CC_OK;
 1005098:	e3a00000 	mov	r0, #0
    list->size--;
 100509c:	e2433001 	sub	r3, r3, #1
 10050a0:	e5843000 	str	r3, [r4]
        *out = e;
 10050a4:	15856000 	strne	r6, [r5]
 10050a8:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 10050ac:	e3a00007 	mov	r0, #7
}
 10050b0:	e12fff1e 	bx	lr

010050b4 <list_remove_last>:
    if (!list->size)
 10050b4:	e5903000 	ldr	r3, [r0]
 10050b8:	e3530000 	cmp	r3, #0
 10050bc:	0a000017 	beq	1005120 <list_remove_last+0x6c>
    void *e = unlinkn(list, list->tail);
 10050c0:	e5903008 	ldr	r3, [r0, #8]
{
 10050c4:	e92d4070 	push	{r4, r5, r6, lr}
 10050c8:	e1a04000 	mov	r4, r0
 10050cc:	e1a05001 	mov	r5, r1
    if (node->prev != NULL)
 10050d0:	e593c008 	ldr	ip, [r3, #8]
 10050d4:	e5932004 	ldr	r2, [r3, #4]
    void *data = node->data;
 10050d8:	e5936000 	ldr	r6, [r3]
    if (node->prev != NULL)
 10050dc:	e35c0000 	cmp	ip, #0
        node->prev->next = node->next;
 10050e0:	158c2004 	strne	r2, [ip, #4]
 10050e4:	15932004 	ldrne	r2, [r3, #4]
        list->head = node->next;
 10050e8:	05802004 	streq	r2, [r0, #4]
    if (node->next == NULL)
 10050ec:	e3520000 	cmp	r2, #0
        list->tail = node->prev;
 10050f0:	0580c008 	streq	ip, [r0, #8]
    list->mem_free(node);
 10050f4:	e1a00003 	mov	r0, r3
        node->next->prev = node->prev;
 10050f8:	1582c008 	strne	ip, [r2, #8]
    list->mem_free(node);
 10050fc:	e5943014 	ldr	r3, [r4, #20]
 1005100:	e12fff33 	blx	r3
    list->size--;
 1005104:	e5943000 	ldr	r3, [r4]
    if (out)
 1005108:	e3550000 	cmp	r5, #0
    return CC_OK;
 100510c:	e3a00000 	mov	r0, #0
    list->size--;
 1005110:	e2433001 	sub	r3, r3, #1
 1005114:	e5843000 	str	r3, [r4]
        *out = e;
 1005118:	15856000 	strne	r6, [r5]
 100511c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1005120:	e3a00007 	mov	r0, #7
}
 1005124:	e12fff1e 	bx	lr

01005128 <list_remove_all>:
    if (list->size == 0)
 1005128:	e5903000 	ldr	r3, [r0]
 100512c:	e3530000 	cmp	r3, #0
 1005130:	0a000024 	beq	10051c8 <list_remove_all+0xa0>
    Node *node = list->head;
 1005134:	e5903004 	ldr	r3, [r0, #4]
{
 1005138:	e92d4070 	push	{r4, r5, r6, lr}
 100513c:	e1a04000 	mov	r4, r0
    while (node) {
 1005140:	e3530000 	cmp	r3, #0
 1005144:	1a00000e 	bne	1005184 <list_remove_all+0x5c>
 1005148:	ea000019 	b	10051b4 <list_remove_all+0x8c>
        node->prev->next = node->next;
 100514c:	e5825004 	str	r5, [r2, #4]
    list->mem_free(node);
 1005150:	e1a00003 	mov	r0, r3
 1005154:	e5931004 	ldr	r1, [r3, #4]
    if (node->next == NULL)
 1005158:	e3510000 	cmp	r1, #0
 100515c:	0a000011 	beq	10051a8 <list_remove_all+0x80>
    list->mem_free(node);
 1005160:	e5943014 	ldr	r3, [r4, #20]
        node->next->prev = node->prev;
 1005164:	e5812008 	str	r2, [r1, #8]
    list->mem_free(node);
 1005168:	e12fff33 	blx	r3
    list->size--;
 100516c:	e5943000 	ldr	r3, [r4]
    while (node) {
 1005170:	e3550000 	cmp	r5, #0
    list->size--;
 1005174:	e2433001 	sub	r3, r3, #1
 1005178:	e5843000 	str	r3, [r4]
    while (node) {
 100517c:	0a00000c 	beq	10051b4 <list_remove_all+0x8c>
{
 1005180:	e1a03005 	mov	r3, r5
    if (node->prev != NULL)
 1005184:	e5932008 	ldr	r2, [r3, #8]
        Node *tmp = node->next;
 1005188:	e5935004 	ldr	r5, [r3, #4]
    if (node->prev != NULL)
 100518c:	e3520000 	cmp	r2, #0
 1005190:	1affffed 	bne	100514c <list_remove_all+0x24>
        Node *tmp = node->next;
 1005194:	e1a01005 	mov	r1, r5
        list->head = node->next;
 1005198:	e5845004 	str	r5, [r4, #4]
    if (node->next == NULL)
 100519c:	e3510000 	cmp	r1, #0
    list->mem_free(node);
 10051a0:	e1a00003 	mov	r0, r3
    if (node->next == NULL)
 10051a4:	1affffed 	bne	1005160 <list_remove_all+0x38>
        list->tail = node->prev;
 10051a8:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 10051ac:	e5943014 	ldr	r3, [r4, #20]
 10051b0:	eaffffec 	b	1005168 <list_remove_all+0x40>
        list->head = NULL;
 10051b4:	e3a03000 	mov	r3, #0
 10051b8:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 10051bc:	e1a00003 	mov	r0, r3
 10051c0:	e5843008 	str	r3, [r4, #8]
}
 10051c4:	e8bd8070 	pop	{r4, r5, r6, pc}
    return CC_ERR_VALUE_NOT_FOUND;
 10051c8:	e3a00007 	mov	r0, #7
}
 10051cc:	e12fff1e 	bx	lr

010051d0 <list_remove_all_cb>:
    if (list->size == 0)
 10051d0:	e5903000 	ldr	r3, [r0]
 10051d4:	e3530000 	cmp	r3, #0
 10051d8:	0a00003c 	beq	10052d0 <list_remove_all_cb+0x100>
{
 10051dc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10051e0:	e1a07001 	mov	r7, r1
    Node *node = list->head;
 10051e4:	e5905004 	ldr	r5, [r0, #4]
 10051e8:	e1a04000 	mov	r4, r0
    while (node) {
 10051ec:	e3550000 	cmp	r5, #0
 10051f0:	0a000031 	beq	10052bc <list_remove_all_cb+0xec>
 10051f4:	e3510000 	cmp	r1, #0
 10051f8:	1a000020 	bne	1005280 <list_remove_all_cb+0xb0>
 10051fc:	ea000008 	b	1005224 <list_remove_all_cb+0x54>
    list->mem_free(node);
 1005200:	e5941014 	ldr	r1, [r4, #20]
        node->next->prev = node->prev;
 1005204:	e5823008 	str	r3, [r2, #8]
    list->mem_free(node);
 1005208:	e12fff31 	blx	r1
    list->size--;
 100520c:	e5943000 	ldr	r3, [r4]
    while (node) {
 1005210:	e3560000 	cmp	r6, #0
    list->size--;
 1005214:	e2433001 	sub	r3, r3, #1
 1005218:	e5843000 	str	r3, [r4]
    while (node) {
 100521c:	0a000026 	beq	10052bc <list_remove_all_cb+0xec>
{
 1005220:	e1a05006 	mov	r5, r6
    if (node->prev != NULL)
 1005224:	e5953008 	ldr	r3, [r5, #8]
    list->mem_free(node);
 1005228:	e1a00005 	mov	r0, r5
        Node *tmp = node->next;
 100522c:	e5956004 	ldr	r6, [r5, #4]
    if (node->prev != NULL)
 1005230:	e3530000 	cmp	r3, #0
        node->prev->next = node->next;
 1005234:	15836004 	strne	r6, [r3, #4]
        Node *tmp = node->next;
 1005238:	01a02006 	moveq	r2, r6
 100523c:	15952004 	ldrne	r2, [r5, #4]
        list->head = node->next;
 1005240:	05846004 	streq	r6, [r4, #4]
    if (node->next == NULL)
 1005244:	e3520000 	cmp	r2, #0
 1005248:	1affffec 	bne	1005200 <list_remove_all_cb+0x30>
        list->tail = node->prev;
 100524c:	e5843008 	str	r3, [r4, #8]
    list->mem_free(node);
 1005250:	e5943014 	ldr	r3, [r4, #20]
 1005254:	e12fff33 	blx	r3
 1005258:	eaffffeb 	b	100520c <list_remove_all_cb+0x3c>
 100525c:	e5941014 	ldr	r1, [r4, #20]
        node->next->prev = node->prev;
 1005260:	e5832008 	str	r2, [r3, #8]
    list->mem_free(node);
 1005264:	e12fff31 	blx	r1
    list->size--;
 1005268:	e5943000 	ldr	r3, [r4]
    while (node) {
 100526c:	e3560000 	cmp	r6, #0
    list->size--;
 1005270:	e2433001 	sub	r3, r3, #1
 1005274:	e5843000 	str	r3, [r4]
    while (node) {
 1005278:	0a00000f 	beq	10052bc <list_remove_all_cb+0xec>
        Node *tmp = node->next;
 100527c:	e1a05006 	mov	r5, r6
 1005280:	e8950041 	ldm	r5, {r0, r6}
            cb(node->data);
 1005284:	e12fff37 	blx	r7
    if (node->prev != NULL)
 1005288:	e5952008 	ldr	r2, [r5, #8]
    list->mem_free(node);
 100528c:	e1a00005 	mov	r0, r5
 1005290:	e5953004 	ldr	r3, [r5, #4]
    if (node->prev != NULL)
 1005294:	e3520000 	cmp	r2, #0
        node->prev->next = node->next;
 1005298:	15823004 	strne	r3, [r2, #4]
    if (node->prev == NULL)
 100529c:	15953004 	ldrne	r3, [r5, #4]
        list->head = node->next;
 10052a0:	05843004 	streq	r3, [r4, #4]
    if (node->next == NULL)
 10052a4:	e3530000 	cmp	r3, #0
 10052a8:	1affffeb 	bne	100525c <list_remove_all_cb+0x8c>
        list->tail = node->prev;
 10052ac:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 10052b0:	e5943014 	ldr	r3, [r4, #20]
 10052b4:	e12fff33 	blx	r3
    list->size--;
 10052b8:	eaffffea 	b	1005268 <list_remove_all_cb+0x98>
        list->head = NULL;
 10052bc:	e3a03000 	mov	r3, #0
 10052c0:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 10052c4:	e1a00003 	mov	r0, r3
 10052c8:	e5843008 	str	r3, [r4, #8]
}
 10052cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    return CC_ERR_VALUE_NOT_FOUND;
 10052d0:	e3a00007 	mov	r0, #7
}
 10052d4:	e12fff1e 	bx	lr

010052d8 <list_replace_at>:
    if (!list || index >= list->size)
 10052d8:	e3500000 	cmp	r0, #0
 10052dc:	0a00001e 	beq	100535c <list_replace_at+0x84>
{
 10052e0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    if (!list || index >= list->size)
 10052e4:	e590e000 	ldr	lr, [r0]
 10052e8:	e152000e 	cmp	r2, lr
 10052ec:	2a000018 	bcs	1005354 <list_replace_at+0x7c>
    if (index < list->size / 2) {
 10052f0:	e15200ae 	cmp	r2, lr, lsr #1
 10052f4:	2a00000d 	bcs	1005330 <list_replace_at+0x58>
        for (i = 0; i < index; i++)
 10052f8:	e3520000 	cmp	r2, #0
        node = list->head;
 10052fc:	e590c004 	ldr	ip, [r0, #4]
        for (i = 0; i < index; i++)
 1005300:	0a000004 	beq	1005318 <list_replace_at+0x40>
 1005304:	e3a0e000 	mov	lr, #0
 1005308:	e28ee001 	add	lr, lr, #1
            node = node->next;
 100530c:	e59cc004 	ldr	ip, [ip, #4]
        for (i = 0; i < index; i++)
 1005310:	e152000e 	cmp	r2, lr
 1005314:	1afffffb 	bne	1005308 <list_replace_at+0x30>
        void *old  = node->data;
 1005318:	e59c2000 	ldr	r2, [ip]
        if (out)
 100531c:	e3530000 	cmp	r3, #0
        node->data = element;
 1005320:	e58c1000 	str	r1, [ip]
    return CC_OK;
 1005324:	e3a00000 	mov	r0, #0
            *out = old;
 1005328:	15832000 	strne	r2, [r3]
 100532c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
        for (i = list->size - 1; i > index; i--)
 1005330:	e24ee001 	sub	lr, lr, #1
        node = list->tail;
 1005334:	e590c008 	ldr	ip, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 1005338:	e152000e 	cmp	r2, lr
 100533c:	2afffff5 	bcs	1005318 <list_replace_at+0x40>
 1005340:	e24ee001 	sub	lr, lr, #1
            node = node->prev;
 1005344:	e59cc008 	ldr	ip, [ip, #8]
        for (i = list->size - 1; i > index; i--)
 1005348:	e152000e 	cmp	r2, lr
 100534c:	1afffffb 	bne	1005340 <list_replace_at+0x68>
 1005350:	eafffff0 	b	1005318 <list_replace_at+0x40>
        return CC_ERR_OUT_OF_RANGE;
 1005354:	e3a00008 	mov	r0, #8
 1005358:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 100535c:	e3a00008 	mov	r0, #8
}
 1005360:	e12fff1e 	bx	lr

01005364 <list_get_first>:
    if (list->size == 0)
 1005364:	e5903000 	ldr	r3, [r0]
 1005368:	e3530000 	cmp	r3, #0
    *out = list->head->data;
 100536c:	15903004 	ldrne	r3, [r0, #4]
    return CC_OK;
 1005370:	13a00000 	movne	r0, #0
        return CC_ERR_VALUE_NOT_FOUND;
 1005374:	03a00007 	moveq	r0, #7
    *out = list->head->data;
 1005378:	15933000 	ldrne	r3, [r3]
 100537c:	15813000 	strne	r3, [r1]
}
 1005380:	e12fff1e 	bx	lr

01005384 <list_get_last>:
    if (list->size == 0)
 1005384:	e5903000 	ldr	r3, [r0]
 1005388:	e3530000 	cmp	r3, #0
    *out = list->tail->data;
 100538c:	15903008 	ldrne	r3, [r0, #8]
    return CC_OK;
 1005390:	13a00000 	movne	r0, #0
        return CC_ERR_VALUE_NOT_FOUND;
 1005394:	03a00007 	moveq	r0, #7
    *out = list->tail->data;
 1005398:	15933000 	ldrne	r3, [r3]
 100539c:	15813000 	strne	r3, [r1]
}
 10053a0:	e12fff1e 	bx	lr

010053a4 <list_get_at>:
    if (!list || index >= list->size)
 10053a4:	e3500000 	cmp	r0, #0
 10053a8:	0a000019 	beq	1005414 <list_get_at+0x70>
 10053ac:	e590c000 	ldr	ip, [r0]
 10053b0:	e151000c 	cmp	r1, ip
 10053b4:	2a000016 	bcs	1005414 <list_get_at+0x70>
    if (index < list->size / 2) {
 10053b8:	e15100ac 	cmp	r1, ip, lsr #1
 10053bc:	2a00000b 	bcs	10053f0 <list_get_at+0x4c>
        for (i = 0; i < index; i++)
 10053c0:	e3510000 	cmp	r1, #0
        node = list->head;
 10053c4:	e5903004 	ldr	r3, [r0, #4]
        for (i = 0; i < index; i++)
 10053c8:	0a000004 	beq	10053e0 <list_get_at+0x3c>
 10053cc:	e3a00000 	mov	r0, #0
 10053d0:	e2800001 	add	r0, r0, #1
            node = node->next;
 10053d4:	e5933004 	ldr	r3, [r3, #4]
        for (i = 0; i < index; i++)
 10053d8:	e1510000 	cmp	r1, r0
 10053dc:	1afffffb 	bne	10053d0 <list_get_at+0x2c>
        *out = node->data;
 10053e0:	e5933000 	ldr	r3, [r3]
    return CC_OK;
 10053e4:	e3a00000 	mov	r0, #0
        *out = node->data;
 10053e8:	e5823000 	str	r3, [r2]
 10053ec:	e12fff1e 	bx	lr
        for (i = list->size - 1; i > index; i--)
 10053f0:	e24cc001 	sub	ip, ip, #1
        node = list->tail;
 10053f4:	e5903008 	ldr	r3, [r0, #8]
        for (i = list->size - 1; i > index; i--)
 10053f8:	e151000c 	cmp	r1, ip
 10053fc:	2afffff7 	bcs	10053e0 <list_get_at+0x3c>
 1005400:	e24cc001 	sub	ip, ip, #1
            node = node->prev;
 1005404:	e5933008 	ldr	r3, [r3, #8]
        for (i = list->size - 1; i > index; i--)
 1005408:	e151000c 	cmp	r1, ip
 100540c:	1afffffb 	bne	1005400 <list_get_at+0x5c>
 1005410:	eafffff2 	b	10053e0 <list_get_at+0x3c>
        return CC_ERR_OUT_OF_RANGE;
 1005414:	e3a00008 	mov	r0, #8
}
 1005418:	e12fff1e 	bx	lr

0100541c <list_reverse>:
{
 100541c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    if (list->size == 0 || list->size == 1)
 1005420:	e5906000 	ldr	r6, [r0]
 1005424:	e3560001 	cmp	r6, #1
 1005428:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
    Node *head_old = list->head;
 100542c:	e5907004 	ldr	r7, [r0, #4]
    for (i = 0; i < list->size / 2; i++) {
 1005430:	e1a060a6 	lsr	r6, r6, #1
    Node *tail_old = list->tail;
 1005434:	e5908008 	ldr	r8, [r0, #8]
    for (i = 0; i < list->size / 2; i++) {
 1005438:	e3a04000 	mov	r4, #0
    Node *left  = list->head;
 100543c:	e1a02007 	mov	r2, r7
    Node *right = list->tail;
 1005440:	e1a03008 	mov	r3, r8
 1005444:	ea000011 	b	1005490 <list_reverse+0x74>
    Node *n1_left  = n1->prev;
 1005448:	e5925008 	ldr	r5, [r2, #8]
    if (n1_left)
 100544c:	e3550000 	cmp	r5, #0
        n1_left->next = n2;
 1005450:	15853004 	strne	r3, [r5, #4]
    if (n1_right)
 1005454:	e3510000 	cmp	r1, #0
    n2->prev = n1_left;
 1005458:	e5835008 	str	r5, [r3, #8]
        n1_right->prev = n2;
 100545c:	15813008 	strne	r3, [r1, #8]
    if (n2_left)
 1005460:	e35c0000 	cmp	ip, #0
    n2->next = n1_right;
 1005464:	e5831004 	str	r1, [r3, #4]
        n2_left->next = n1;
 1005468:	158c2004 	strne	r2, [ip, #4]
    if (n2_right)
 100546c:	e35e0000 	cmp	lr, #0
    n1->prev = n2_left;
 1005470:	e582c008 	str	ip, [r2, #8]
        n2_right->prev = n1;
 1005474:	158e2008 	strne	r2, [lr, #8]
    n1->next = n2_right;
 1005478:	e582e004 	str	lr, [r2, #4]
    for (i = 0; i < list->size / 2; i++) {
 100547c:	e2844001 	add	r4, r4, #1
        Node *tmpl = left->next;
 1005480:	e1a02001 	mov	r2, r1
    for (i = 0; i < list->size / 2; i++) {
 1005484:	e1540006 	cmp	r4, r6
        Node *tmpr = right->prev;
 1005488:	e1a0300c 	mov	r3, ip
    for (i = 0; i < list->size / 2; i++) {
 100548c:	0a000011 	beq	10054d8 <list_reverse+0xbc>
        Node *tmpl = left->next;
 1005490:	e5921004 	ldr	r1, [r2, #4]
        Node *tmpr = right->prev;
 1005494:	e593c008 	ldr	ip, [r3, #8]
    if (n1->next == n2 || n2->next == n1) {
 1005498:	e593e004 	ldr	lr, [r3, #4]
 100549c:	e1510003 	cmp	r1, r3
 10054a0:	0a00000f 	beq	10054e4 <list_reverse+0xc8>
 10054a4:	e15e0002 	cmp	lr, r2
 10054a8:	1affffe6 	bne	1005448 <list_reverse+0x2c>
        if (n1->next)
 10054ac:	e3510000 	cmp	r1, #0
            n1->next->prev = n2;
 10054b0:	15813008 	strne	r3, [r1, #8]
        Node *tmpr = right->prev;
 10054b4:	01a0e00c 	moveq	lr, ip
        n2->next = n1->next;
 10054b8:	1593e008 	ldrne	lr, [r3, #8]
 10054bc:	e5831004 	str	r1, [r3, #4]
        if (n2->prev)
 10054c0:	e35e0000 	cmp	lr, #0
            n2->prev->next = n1;
 10054c4:	158e2004 	strne	r2, [lr, #4]
        n1->prev = n2->prev;
 10054c8:	e582e008 	str	lr, [r2, #8]
        n2->prev = n1;
 10054cc:	e5832008 	str	r2, [r3, #8]
        n1->next = n2;
 10054d0:	e5823004 	str	r3, [r2, #4]
        return;
 10054d4:	eaffffe8 	b	100547c <list_reverse+0x60>
    list->head = tail_old;
 10054d8:	e5808004 	str	r8, [r0, #4]
    list->tail = head_old;
 10054dc:	e5807008 	str	r7, [r0, #8]
}
 10054e0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        if (n2->next)
 10054e4:	e35e0000 	cmp	lr, #0
            n2->next->prev = n1;
 10054e8:	158e2008 	strne	r2, [lr, #8]
        if (n1->prev)
 10054ec:	e5925008 	ldr	r5, [r2, #8]
        n1->next = n2->next;
 10054f0:	e582e004 	str	lr, [r2, #4]
        if (n1->prev)
 10054f4:	e3550000 	cmp	r5, #0
            n1->prev->next = n2;
 10054f8:	15853004 	strne	r3, [r5, #4]
        n2->prev = n1->prev;
 10054fc:	e5835008 	str	r5, [r3, #8]
        n1->prev = n2;
 1005500:	e5823008 	str	r3, [r2, #8]
        n2->next = n1;
 1005504:	e5832004 	str	r2, [r3, #4]
        return;
 1005508:	eaffffdb 	b	100547c <list_reverse+0x60>

0100550c <list_sublist>:
    if (b > e || e >= list->size)
 100550c:	e1510002 	cmp	r1, r2
 1005510:	8a000034 	bhi	10055e8 <list_sublist+0xdc>
 1005514:	e590c000 	ldr	ip, [r0]
 1005518:	e15c0002 	cmp	ip, r2
 100551c:	9a000031 	bls	10055e8 <list_sublist+0xdc>
{
 1005520:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1005524:	e1a06000 	mov	r6, r0
    conf.mem_calloc = list->mem_calloc;
 1005528:	e590b010 	ldr	fp, [r0, #16]
 100552c:	e1a07001 	mov	r7, r1
    List *list = conf->mem_calloc(1, sizeof(List));
 1005530:	e3a00001 	mov	r0, #1
 1005534:	e3a01018 	mov	r1, #24
 1005538:	e1a09003 	mov	r9, r3
 100553c:	e1a08002 	mov	r8, r2
    conf.mem_alloc  = list->mem_alloc;
 1005540:	e596400c 	ldr	r4, [r6, #12]
    conf.mem_free   = list->mem_free;
 1005544:	e596a014 	ldr	sl, [r6, #20]
    List *list = conf->mem_calloc(1, sizeof(List));
 1005548:	e12fff3b 	blx	fp
    if (!list)
 100554c:	e2505000 	subs	r5, r0, #0
 1005550:	0a000045 	beq	100566c <list_sublist+0x160>
    if (!list || index >= list->size)
 1005554:	e5963000 	ldr	r3, [r6]
    list->mem_alloc  = conf->mem_alloc;
 1005558:	e585400c 	str	r4, [r5, #12]
    list->mem_calloc = conf->mem_calloc;
 100555c:	e585b010 	str	fp, [r5, #16]
    if (!list || index >= list->size)
 1005560:	e1570003 	cmp	r7, r3
    list->mem_free   = conf->mem_free;
 1005564:	e585a014 	str	sl, [r5, #20]
    if (!list || index >= list->size)
 1005568:	2a000029 	bcs	1005614 <list_sublist+0x108>
    if (index < list->size / 2) {
 100556c:	e15700a3 	cmp	r7, r3, lsr #1
 1005570:	2a00001e 	bcs	10055f0 <list_sublist+0xe4>
        for (i = 0; i < index; i++)
 1005574:	e3570000 	cmp	r7, #0
        node = list->head;
 1005578:	e5966004 	ldr	r6, [r6, #4]
        for (i = 0; i < index; i++)
 100557c:	0a00005e 	beq	10056fc <list_sublist+0x1f0>
 1005580:	e3a04000 	mov	r4, #0
 1005584:	e2844001 	add	r4, r4, #1
            node = node->next;
 1005588:	e5966004 	ldr	r6, [r6, #4]
        for (i = 0; i < index; i++)
 100558c:	e1570004 	cmp	r7, r4
 1005590:	1afffffb 	bne	1005584 <list_sublist+0x78>
    Node *node = list->mem_calloc(1, sizeof(Node));
 1005594:	e3a0a001 	mov	sl, #1
 1005598:	e3a0100c 	mov	r1, #12
 100559c:	e3a00001 	mov	r0, #1
        status = list_add(sub, node->data);
 10055a0:	e5967000 	ldr	r7, [r6]
    Node *node = list->mem_calloc(1, sizeof(Node));
 10055a4:	e12fff3b 	blx	fp
    if (node == NULL)
 10055a8:	e3500000 	cmp	r0, #0
    if (list->size > 0)
 10055ac:	e5953000 	ldr	r3, [r5]
    if (node == NULL)
 10055b0:	0a000026 	beq	1005650 <list_sublist+0x144>
    if (list->size == 0) {
 10055b4:	e3530000 	cmp	r3, #0
    node->data = element;
 10055b8:	e5807000 	str	r7, [r0]
    for (i = b; i <= e; i++) {
 10055bc:	e2844001 	add	r4, r4, #1
    list->size++;
 10055c0:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 10055c4:	1a000016 	bne	1005624 <list_sublist+0x118>
    for (i = b; i <= e; i++) {
 10055c8:	e1580004 	cmp	r8, r4
        list->head = node;
 10055cc:	e5850004 	str	r0, [r5, #4]
        list->tail = node;
 10055d0:	e5850008 	str	r0, [r5, #8]
    list->size++;
 10055d4:	e585a000 	str	sl, [r5]
        node = node->next;
 10055d8:	e5966004 	ldr	r6, [r6, #4]
    for (i = b; i <= e; i++) {
 10055dc:	3a000018 	bcc	1005644 <list_sublist+0x138>
 10055e0:	e595b010 	ldr	fp, [r5, #16]
 10055e4:	eaffffeb 	b	1005598 <list_sublist+0x8c>
        return CC_ERR_INVALID_RANGE;
 10055e8:	e3a00003 	mov	r0, #3
}
 10055ec:	e12fff1e 	bx	lr
        for (i = list->size - 1; i > index; i--)
 10055f0:	e2434001 	sub	r4, r3, #1
        node = list->tail;
 10055f4:	e5966008 	ldr	r6, [r6, #8]
        for (i = list->size - 1; i > index; i--)
 10055f8:	e1570004 	cmp	r7, r4
 10055fc:	2a00003e 	bcs	10056fc <list_sublist+0x1f0>
 1005600:	e2444001 	sub	r4, r4, #1
            node = node->prev;
 1005604:	e5966008 	ldr	r6, [r6, #8]
        for (i = list->size - 1; i > index; i--)
 1005608:	e1570004 	cmp	r7, r4
 100560c:	1afffffb 	bne	1005600 <list_sublist+0xf4>
 1005610:	eaffffdf 	b	1005594 <list_sublist+0x88>
        list->mem_free(sub);
 1005614:	e5963014 	ldr	r3, [r6, #20]
 1005618:	e12fff33 	blx	r3
        return status;
 100561c:	e3a00008 	mov	r0, #8
 1005620:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        node->prev = list->tail;
 1005624:	e5952008 	ldr	r2, [r5, #8]
    for (i = b; i <= e; i++) {
 1005628:	e1580004 	cmp	r8, r4
        node->prev = list->tail;
 100562c:	e5802008 	str	r2, [r0, #8]
        list->tail->next = node;
 1005630:	e5820004 	str	r0, [r2, #4]
        list->tail = node;
 1005634:	e5850008 	str	r0, [r5, #8]
        node = node->next;
 1005638:	e5966004 	ldr	r6, [r6, #4]
    list->size++;
 100563c:	e5853000 	str	r3, [r5]
    for (i = b; i <= e; i++) {
 1005640:	2affffe6 	bcs	10055e0 <list_sublist+0xd4>
    *out = sub;
 1005644:	e5895000 	str	r5, [r9]
    return CC_OK;
 1005648:	e3a00000 	mov	r0, #0
 100564c:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (list->size > 0)
 1005650:	e3530000 	cmp	r3, #0
 1005654:	1a000006 	bne	1005674 <list_sublist+0x168>
    list->mem_free(list);
 1005658:	e1a00005 	mov	r0, r5
 100565c:	e5953014 	ldr	r3, [r5, #20]
 1005660:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1005664:	e3a00001 	mov	r0, #1
            return status;
 1005668:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return CC_ERR_ALLOC;
 100566c:	e3a00001 	mov	r0, #1
}
 1005670:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Node *node = list->head;
 1005674:	e5953004 	ldr	r3, [r5, #4]
    while (node) {
 1005678:	e3530000 	cmp	r3, #0
 100567c:	1a00000e 	bne	10056bc <list_sublist+0x1b0>
 1005680:	ea000019 	b	10056ec <list_sublist+0x1e0>
        node->prev->next = node->next;
 1005684:	e5824004 	str	r4, [r2, #4]
    list->mem_free(node);
 1005688:	e1a00003 	mov	r0, r3
 100568c:	e5931004 	ldr	r1, [r3, #4]
    if (node->next == NULL)
 1005690:	e3510000 	cmp	r1, #0
 1005694:	0a000011 	beq	10056e0 <list_sublist+0x1d4>
    list->mem_free(node);
 1005698:	e5953014 	ldr	r3, [r5, #20]
        node->next->prev = node->prev;
 100569c:	e5812008 	str	r2, [r1, #8]
    list->mem_free(node);
 10056a0:	e12fff33 	blx	r3
    list->size--;
 10056a4:	e5953000 	ldr	r3, [r5]
    while (node) {
 10056a8:	e3540000 	cmp	r4, #0
    list->size--;
 10056ac:	e2433001 	sub	r3, r3, #1
 10056b0:	e5853000 	str	r3, [r5]
    while (node) {
 10056b4:	0a00000c 	beq	10056ec <list_sublist+0x1e0>
        for (i = 0; i < index; i++)
 10056b8:	e1a03004 	mov	r3, r4
    if (node->prev != NULL)
 10056bc:	e5932008 	ldr	r2, [r3, #8]
        Node *tmp = node->next;
 10056c0:	e5934004 	ldr	r4, [r3, #4]
    if (node->prev != NULL)
 10056c4:	e3520000 	cmp	r2, #0
 10056c8:	1affffed 	bne	1005684 <list_sublist+0x178>
        Node *tmp = node->next;
 10056cc:	e1a01004 	mov	r1, r4
        list->head = node->next;
 10056d0:	e5854004 	str	r4, [r5, #4]
    if (node->next == NULL)
 10056d4:	e3510000 	cmp	r1, #0
    list->mem_free(node);
 10056d8:	e1a00003 	mov	r0, r3
    if (node->next == NULL)
 10056dc:	1affffed 	bne	1005698 <list_sublist+0x18c>
        list->tail = node->prev;
 10056e0:	e5852008 	str	r2, [r5, #8]
    list->mem_free(node);
 10056e4:	e5953014 	ldr	r3, [r5, #20]
 10056e8:	eaffffec 	b	10056a0 <list_sublist+0x194>
        list->head = NULL;
 10056ec:	e3a03000 	mov	r3, #0
 10056f0:	e5853004 	str	r3, [r5, #4]
        list->tail = NULL;
 10056f4:	e5853008 	str	r3, [r5, #8]
        return CC_OK;
 10056f8:	eaffffd6 	b	1005658 <list_sublist+0x14c>
        for (i = list->size - 1; i > index; i--)
 10056fc:	e1a04007 	mov	r4, r7
 1005700:	eaffffa3 	b	1005594 <list_sublist+0x88>

01005704 <list_copy_shallow>:
{
 1005704:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1005708:	e1a05000 	mov	r5, r0
    conf.mem_calloc = list->mem_calloc;
 100570c:	e5906010 	ldr	r6, [r0, #16]
{
 1005710:	e1a08001 	mov	r8, r1
    List *list = conf->mem_calloc(1, sizeof(List));
 1005714:	e3a00001 	mov	r0, #1
 1005718:	e3a01018 	mov	r1, #24
    conf.mem_alloc  = list->mem_alloc;
 100571c:	e595900c 	ldr	r9, [r5, #12]
    conf.mem_free   = list->mem_free;
 1005720:	e5957014 	ldr	r7, [r5, #20]
    List *list = conf->mem_calloc(1, sizeof(List));
 1005724:	e12fff36 	blx	r6
    if (!list)
 1005728:	e2504000 	subs	r4, r0, #0
 100572c:	0a000049 	beq	1005858 <list_copy_shallow+0x154>
    Node *node = list->head;
 1005730:	e5955004 	ldr	r5, [r5, #4]
    list->mem_alloc  = conf->mem_alloc;
 1005734:	e584900c 	str	r9, [r4, #12]
    list->mem_calloc = conf->mem_calloc;
 1005738:	e5846010 	str	r6, [r4, #16]
    if (!node) {
 100573c:	e3550000 	cmp	r5, #0
    list->mem_free   = conf->mem_free;
 1005740:	e5847014 	str	r7, [r4, #20]
    if (!node) {
 1005744:	0a00001b 	beq	10057b8 <list_copy_shallow+0xb4>
    Node *node = list->mem_calloc(1, sizeof(Node));
 1005748:	e3a07001 	mov	r7, #1
 100574c:	e3a0100c 	mov	r1, #12
 1005750:	e3a00001 	mov	r0, #1
        status = list_add(copy, node->data);
 1005754:	e5959000 	ldr	r9, [r5]
    Node *node = list->mem_calloc(1, sizeof(Node));
 1005758:	e12fff36 	blx	r6
    if (node == NULL)
 100575c:	e3500000 	cmp	r0, #0
    if (list->size > 0)
 1005760:	e5943000 	ldr	r3, [r4]
    if (node == NULL)
 1005764:	0a000016 	beq	10057c4 <list_copy_shallow+0xc0>
    if (list->size == 0) {
 1005768:	e3530000 	cmp	r3, #0
    node->data = element;
 100576c:	e5809000 	str	r9, [r0]
    list->size++;
 1005770:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 1005774:	1a000007 	bne	1005798 <list_copy_shallow+0x94>
        node = node->next;
 1005778:	e5955004 	ldr	r5, [r5, #4]
        list->head = node;
 100577c:	e5840004 	str	r0, [r4, #4]
        list->tail = node;
 1005780:	e5840008 	str	r0, [r4, #8]
    while (node) {
 1005784:	e3550000 	cmp	r5, #0
    list->size++;
 1005788:	e5847000 	str	r7, [r4]
    while (node) {
 100578c:	0a000009 	beq	10057b8 <list_copy_shallow+0xb4>
 1005790:	e5946010 	ldr	r6, [r4, #16]
 1005794:	eaffffec 	b	100574c <list_copy_shallow+0x48>
        node->prev = list->tail;
 1005798:	e5942008 	ldr	r2, [r4, #8]
 100579c:	e5802008 	str	r2, [r0, #8]
        list->tail->next = node;
 10057a0:	e5820004 	str	r0, [r2, #4]
        node = node->next;
 10057a4:	e5955004 	ldr	r5, [r5, #4]
        list->tail = node;
 10057a8:	e5840008 	str	r0, [r4, #8]
    list->size++;
 10057ac:	e5843000 	str	r3, [r4]
    while (node) {
 10057b0:	e3550000 	cmp	r5, #0
 10057b4:	1afffff5 	bne	1005790 <list_copy_shallow+0x8c>
    *out = copy;
 10057b8:	e5884000 	str	r4, [r8]
    return CC_OK;
 10057bc:	e3a00000 	mov	r0, #0
 10057c0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (list->size > 0)
 10057c4:	e3530000 	cmp	r3, #0
 10057c8:	1a000004 	bne	10057e0 <list_copy_shallow+0xdc>
    list->mem_free(list);
 10057cc:	e1a00004 	mov	r0, r4
 10057d0:	e5943014 	ldr	r3, [r4, #20]
 10057d4:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10057d8:	e3a00001 	mov	r0, #1
            return status;
 10057dc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    Node *node = list->head;
 10057e0:	e5943004 	ldr	r3, [r4, #4]
    while (node) {
 10057e4:	e3530000 	cmp	r3, #0
 10057e8:	1a00000e 	bne	1005828 <list_copy_shallow+0x124>
 10057ec:	ea00001b 	b	1005860 <list_copy_shallow+0x15c>
        node->prev->next = node->next;
 10057f0:	e5825004 	str	r5, [r2, #4]
    list->mem_free(node);
 10057f4:	e1a00003 	mov	r0, r3
 10057f8:	e5931004 	ldr	r1, [r3, #4]
    if (node->next == NULL)
 10057fc:	e3510000 	cmp	r1, #0
 1005800:	0a000011 	beq	100584c <list_copy_shallow+0x148>
    list->mem_free(node);
 1005804:	e5943014 	ldr	r3, [r4, #20]
        node->next->prev = node->prev;
 1005808:	e5812008 	str	r2, [r1, #8]
    list->mem_free(node);
 100580c:	e12fff33 	blx	r3
    list->size--;
 1005810:	e5943000 	ldr	r3, [r4]
    while (node) {
 1005814:	e3550000 	cmp	r5, #0
    list->size--;
 1005818:	e2433001 	sub	r3, r3, #1
 100581c:	e5843000 	str	r3, [r4]
    while (node) {
 1005820:	0a00000e 	beq	1005860 <list_copy_shallow+0x15c>
{
 1005824:	e1a03005 	mov	r3, r5
    if (node->prev != NULL)
 1005828:	e5932008 	ldr	r2, [r3, #8]
        Node *tmp = node->next;
 100582c:	e5935004 	ldr	r5, [r3, #4]
    if (node->prev != NULL)
 1005830:	e3520000 	cmp	r2, #0
 1005834:	1affffed 	bne	10057f0 <list_copy_shallow+0xec>
        Node *tmp = node->next;
 1005838:	e1a01005 	mov	r1, r5
        list->head = node->next;
 100583c:	e5845004 	str	r5, [r4, #4]
    if (node->next == NULL)
 1005840:	e3510000 	cmp	r1, #0
    list->mem_free(node);
 1005844:	e1a00003 	mov	r0, r3
    if (node->next == NULL)
 1005848:	1affffed 	bne	1005804 <list_copy_shallow+0x100>
        list->tail = node->prev;
 100584c:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 1005850:	e5943014 	ldr	r3, [r4, #20]
 1005854:	eaffffec 	b	100580c <list_copy_shallow+0x108>
        return CC_ERR_ALLOC;
 1005858:	e3a00001 	mov	r0, #1
}
 100585c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        list->head = NULL;
 1005860:	e3a03000 	mov	r3, #0
 1005864:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1005868:	e5843008 	str	r3, [r4, #8]
        return CC_OK;
 100586c:	eaffffd6 	b	10057cc <list_copy_shallow+0xc8>

01005870 <list_copy_deep>:
{
 1005870:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1005874:	e1a05000 	mov	r5, r0
    conf.mem_calloc = list->mem_calloc;
 1005878:	e5907010 	ldr	r7, [r0, #16]
{
 100587c:	e1a06001 	mov	r6, r1
    List *list = conf->mem_calloc(1, sizeof(List));
 1005880:	e3a00001 	mov	r0, #1
 1005884:	e3a01018 	mov	r1, #24
{
 1005888:	e1a08002 	mov	r8, r2
    conf.mem_alloc  = list->mem_alloc;
 100588c:	e595a00c 	ldr	sl, [r5, #12]
    conf.mem_free   = list->mem_free;
 1005890:	e5959014 	ldr	r9, [r5, #20]
    List *list = conf->mem_calloc(1, sizeof(List));
 1005894:	e12fff37 	blx	r7
    if (!list)
 1005898:	e2504000 	subs	r4, r0, #0
 100589c:	0a00004b 	beq	10059d0 <list_copy_deep+0x160>
    Node *node = list->head;
 10058a0:	e5955004 	ldr	r5, [r5, #4]
    list->mem_alloc  = conf->mem_alloc;
 10058a4:	e584a00c 	str	sl, [r4, #12]
    list->mem_calloc = conf->mem_calloc;
 10058a8:	e5847010 	str	r7, [r4, #16]
    if (!node) {
 10058ac:	e3550000 	cmp	r5, #0
    list->mem_free   = conf->mem_free;
 10058b0:	e5849014 	str	r9, [r4, #20]
    if (!node) {
 10058b4:	0a000014 	beq	100590c <list_copy_deep+0x9c>
    Node *node = list->mem_calloc(1, sizeof(Node));
 10058b8:	e3a07001 	mov	r7, #1
        status = list_add(copy, cp(node->data));
 10058bc:	e5950000 	ldr	r0, [r5]
 10058c0:	e12fff36 	blx	r6
    Node *node = list->mem_calloc(1, sizeof(Node));
 10058c4:	e5943010 	ldr	r3, [r4, #16]
        status = list_add(copy, cp(node->data));
 10058c8:	e1a09000 	mov	r9, r0
    Node *node = list->mem_calloc(1, sizeof(Node));
 10058cc:	e3a0100c 	mov	r1, #12
 10058d0:	e3a00001 	mov	r0, #1
 10058d4:	e12fff33 	blx	r3
    if (node == NULL)
 10058d8:	e3500000 	cmp	r0, #0
    if (list->size > 0)
 10058dc:	e5943000 	ldr	r3, [r4]
    if (node == NULL)
 10058e0:	0a000015 	beq	100593c <list_copy_deep+0xcc>
    if (list->size == 0) {
 10058e4:	e3530000 	cmp	r3, #0
    node->data = element;
 10058e8:	e5809000 	str	r9, [r0]
    list->size++;
 10058ec:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 10058f0:	1a000008 	bne	1005918 <list_copy_deep+0xa8>
        node = node->next;
 10058f4:	e5955004 	ldr	r5, [r5, #4]
        list->head = node;
 10058f8:	e5840004 	str	r0, [r4, #4]
        list->tail = node;
 10058fc:	e5840008 	str	r0, [r4, #8]
    while (node) {
 1005900:	e3550000 	cmp	r5, #0
    list->size++;
 1005904:	e5847000 	str	r7, [r4]
    while (node) {
 1005908:	1affffeb 	bne	10058bc <list_copy_deep+0x4c>
    *out = copy;
 100590c:	e5884000 	str	r4, [r8]
    return CC_OK;
 1005910:	e3a00000 	mov	r0, #0
 1005914:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        node->prev = list->tail;
 1005918:	e5942008 	ldr	r2, [r4, #8]
 100591c:	e5802008 	str	r2, [r0, #8]
        list->tail->next = node;
 1005920:	e5820004 	str	r0, [r2, #4]
        node = node->next;
 1005924:	e5955004 	ldr	r5, [r5, #4]
        list->tail = node;
 1005928:	e5840008 	str	r0, [r4, #8]
    list->size++;
 100592c:	e5843000 	str	r3, [r4]
    while (node) {
 1005930:	e3550000 	cmp	r5, #0
 1005934:	1affffe0 	bne	10058bc <list_copy_deep+0x4c>
 1005938:	eafffff3 	b	100590c <list_copy_deep+0x9c>
    if (list->size > 0)
 100593c:	e3530000 	cmp	r3, #0
 1005940:	1a000004 	bne	1005958 <list_copy_deep+0xe8>
    list->mem_free(list);
 1005944:	e1a00004 	mov	r0, r4
 1005948:	e5943014 	ldr	r3, [r4, #20]
 100594c:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1005950:	e3a00001 	mov	r0, #1
            return status;
 1005954:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    Node *node = list->head;
 1005958:	e5943004 	ldr	r3, [r4, #4]
    while (node) {
 100595c:	e3530000 	cmp	r3, #0
 1005960:	1a00000e 	bne	10059a0 <list_copy_deep+0x130>
 1005964:	ea00001b 	b	10059d8 <list_copy_deep+0x168>
        node->prev->next = node->next;
 1005968:	e5825004 	str	r5, [r2, #4]
    list->mem_free(node);
 100596c:	e1a00003 	mov	r0, r3
 1005970:	e5931004 	ldr	r1, [r3, #4]
    if (node->next == NULL)
 1005974:	e3510000 	cmp	r1, #0
 1005978:	0a000011 	beq	10059c4 <list_copy_deep+0x154>
    list->mem_free(node);
 100597c:	e5943014 	ldr	r3, [r4, #20]
        node->next->prev = node->prev;
 1005980:	e5812008 	str	r2, [r1, #8]
    list->mem_free(node);
 1005984:	e12fff33 	blx	r3
    list->size--;
 1005988:	e5943000 	ldr	r3, [r4]
    while (node) {
 100598c:	e3550000 	cmp	r5, #0
    list->size--;
 1005990:	e2433001 	sub	r3, r3, #1
 1005994:	e5843000 	str	r3, [r4]
    while (node) {
 1005998:	0a00000e 	beq	10059d8 <list_copy_deep+0x168>
{
 100599c:	e1a03005 	mov	r3, r5
    if (node->prev != NULL)
 10059a0:	e5932008 	ldr	r2, [r3, #8]
        Node *tmp = node->next;
 10059a4:	e5935004 	ldr	r5, [r3, #4]
    if (node->prev != NULL)
 10059a8:	e3520000 	cmp	r2, #0
 10059ac:	1affffed 	bne	1005968 <list_copy_deep+0xf8>
        Node *tmp = node->next;
 10059b0:	e1a01005 	mov	r1, r5
        list->head = node->next;
 10059b4:	e5845004 	str	r5, [r4, #4]
    if (node->next == NULL)
 10059b8:	e3510000 	cmp	r1, #0
    list->mem_free(node);
 10059bc:	e1a00003 	mov	r0, r3
    if (node->next == NULL)
 10059c0:	1affffed 	bne	100597c <list_copy_deep+0x10c>
        list->tail = node->prev;
 10059c4:	e5842008 	str	r2, [r4, #8]
    list->mem_free(node);
 10059c8:	e5943014 	ldr	r3, [r4, #20]
 10059cc:	eaffffec 	b	1005984 <list_copy_deep+0x114>
        return CC_ERR_ALLOC;
 10059d0:	e3a00001 	mov	r0, #1
}
 10059d4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        list->head = NULL;
 10059d8:	e3a03000 	mov	r3, #0
 10059dc:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 10059e0:	e5843008 	str	r3, [r4, #8]
        return CC_OK;
 10059e4:	eaffffd6 	b	1005944 <list_copy_deep+0xd4>

010059e8 <list_to_array>:
{
 10059e8:	e92d4070 	push	{r4, r5, r6, lr}
 10059ec:	e1a04000 	mov	r4, r0
    if (list->size == 0)
 10059f0:	e5900000 	ldr	r0, [r0]
 10059f4:	e3500000 	cmp	r0, #0
 10059f8:	0a000013 	beq	1005a4c <list_to_array+0x64>
    void **array = list->mem_calloc(list->size, sizeof(void*));
 10059fc:	e1a05001 	mov	r5, r1
 1005a00:	e5943010 	ldr	r3, [r4, #16]
 1005a04:	e3a01004 	mov	r1, #4
 1005a08:	e12fff33 	blx	r3
    if (!array)
 1005a0c:	e3500000 	cmp	r0, #0
 1005a10:	0a00000f 	beq	1005a54 <list_to_array+0x6c>
    for (i = 0; i < list->size; i++) {
 1005a14:	e594e000 	ldr	lr, [r4]
    Node *node = list->head;
 1005a18:	e5943004 	ldr	r3, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1005a1c:	e35e0000 	cmp	lr, #0
 1005a20:	0a000006 	beq	1005a40 <list_to_array+0x58>
 1005a24:	e080e10e 	add	lr, r0, lr, lsl #2
 1005a28:	e1a02000 	mov	r2, r0
        array[i] = node->data;
 1005a2c:	e593c000 	ldr	ip, [r3]
 1005a30:	e482c004 	str	ip, [r2], #4
    for (i = 0; i < list->size; i++) {
 1005a34:	e152000e 	cmp	r2, lr
        node     = node->next;
 1005a38:	e5933004 	ldr	r3, [r3, #4]
    for (i = 0; i < list->size; i++) {
 1005a3c:	1afffffa 	bne	1005a2c <list_to_array+0x44>
    *out = array;
 1005a40:	e5850000 	str	r0, [r5]
    return CC_OK;
 1005a44:	e3a00000 	mov	r0, #0
 1005a48:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_INVALID_RANGE;
 1005a4c:	e3a00003 	mov	r0, #3
 1005a50:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1005a54:	e3a00001 	mov	r0, #1
}
 1005a58:	e8bd8070 	pop	{r4, r5, r6, pc}

01005a5c <list_contains>:
    Node *node = list->head;
 1005a5c:	e5903004 	ldr	r3, [r0, #4]
    while (node) {
 1005a60:	e3530000 	cmp	r3, #0
 1005a64:	0a000007 	beq	1005a88 <list_contains+0x2c>
    size_t e_count = 0;
 1005a68:	e3a00000 	mov	r0, #0
        if (node->data == element)
 1005a6c:	e5932000 	ldr	r2, [r3]
        node = node->next;
 1005a70:	e5933004 	ldr	r3, [r3, #4]
        if (node->data == element)
 1005a74:	e1510002 	cmp	r1, r2
            e_count++;
 1005a78:	02800001 	addeq	r0, r0, #1
    while (node) {
 1005a7c:	e3530000 	cmp	r3, #0
 1005a80:	1afffff9 	bne	1005a6c <list_contains+0x10>
 1005a84:	e12fff1e 	bx	lr
    size_t e_count = 0;
 1005a88:	e1a00003 	mov	r0, r3
}
 1005a8c:	e12fff1e 	bx	lr

01005a90 <list_contains_value>:
{
 1005a90:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    Node *node = list->head;
 1005a94:	e5904004 	ldr	r4, [r0, #4]
    while (node) {
 1005a98:	e3540000 	cmp	r4, #0
 1005a9c:	0a00000c 	beq	1005ad4 <list_contains_value+0x44>
 1005aa0:	e1a06002 	mov	r6, r2
 1005aa4:	e1a05001 	mov	r5, r1
    size_t e_count = 0;
 1005aa8:	e3a07000 	mov	r7, #0
        if (cmp(node->data, element) == 0)
 1005aac:	e5940000 	ldr	r0, [r4]
 1005ab0:	e1a01005 	mov	r1, r5
 1005ab4:	e12fff36 	blx	r6
        node = node->next;
 1005ab8:	e5944004 	ldr	r4, [r4, #4]
        if (cmp(node->data, element) == 0)
 1005abc:	e3500000 	cmp	r0, #0
            e_count++;
 1005ac0:	02877001 	addeq	r7, r7, #1
    while (node) {
 1005ac4:	e3540000 	cmp	r4, #0
 1005ac8:	1afffff7 	bne	1005aac <list_contains_value+0x1c>
}
 1005acc:	e1a00007 	mov	r0, r7
 1005ad0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    size_t e_count = 0;
 1005ad4:	e1a07004 	mov	r7, r4
}
 1005ad8:	e1a00007 	mov	r0, r7
 1005adc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01005ae0 <list_index_of>:
{
 1005ae0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    Node   *node = list->head;
 1005ae4:	e5904004 	ldr	r4, [r0, #4]
    while (node) {
 1005ae8:	e3540000 	cmp	r4, #0
 1005aec:	0a00000f 	beq	1005b30 <list_index_of+0x50>
 1005af0:	e1a08003 	mov	r8, r3
 1005af4:	e1a07002 	mov	r7, r2
 1005af8:	e1a06001 	mov	r6, r1
    size_t  i    = 0;
 1005afc:	e3a05000 	mov	r5, #0
 1005b00:	ea000003 	b	1005b14 <list_index_of+0x34>
        node = node->next;
 1005b04:	e5944004 	ldr	r4, [r4, #4]
        i++;
 1005b08:	e2855001 	add	r5, r5, #1
    while (node) {
 1005b0c:	e3540000 	cmp	r4, #0
 1005b10:	0a000006 	beq	1005b30 <list_index_of+0x50>
        if (cmp(node->data, element) == 0) {
 1005b14:	e1a01006 	mov	r1, r6
 1005b18:	e5940000 	ldr	r0, [r4]
 1005b1c:	e12fff37 	blx	r7
 1005b20:	e3500000 	cmp	r0, #0
 1005b24:	1afffff6 	bne	1005b04 <list_index_of+0x24>
            *index = i;
 1005b28:	e5885000 	str	r5, [r8]
            return CC_OK;
 1005b2c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    return CC_ERR_OUT_OF_RANGE;
 1005b30:	e3a00008 	mov	r0, #8
}
 1005b34:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01005b38 <list_size>:
}
 1005b38:	e5900000 	ldr	r0, [r0]
 1005b3c:	e12fff1e 	bx	lr

01005b40 <list_sort>:
    if (list->size == 0)
 1005b40:	e5902000 	ldr	r2, [r0]
 1005b44:	e3520000 	cmp	r2, #0
 1005b48:	0a000026 	beq	1005be8 <list_sort+0xa8>
{
 1005b4c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1005b50:	e1a05000 	mov	r5, r0
 1005b54:	e1a07001 	mov	r7, r1
    void **array = list->mem_calloc(list->size, sizeof(void*));
 1005b58:	e1a00002 	mov	r0, r2
 1005b5c:	e3a01004 	mov	r1, #4
 1005b60:	e5953010 	ldr	r3, [r5, #16]
 1005b64:	e12fff33 	blx	r3
    if (!array)
 1005b68:	e2506000 	subs	r6, r0, #0
 1005b6c:	0a00001f 	beq	1005bf0 <list_sort+0xb0>
    Node *node = list->head;
 1005b70:	e8950012 	ldm	r5, {r1, r4}
    for (i = 0; i < list->size; i++) {
 1005b74:	e3510000 	cmp	r1, #0
 1005b78:	0a000007 	beq	1005b9c <list_sort+0x5c>
 1005b7c:	e0860101 	add	r0, r6, r1, lsl #2
 1005b80:	e1a02006 	mov	r2, r6
        array[i] = node->data;
 1005b84:	e594c000 	ldr	ip, [r4]
 1005b88:	e482c004 	str	ip, [r2], #4
    for (i = 0; i < list->size; i++) {
 1005b8c:	e1520000 	cmp	r2, r0
        node     = node->next;
 1005b90:	e5944004 	ldr	r4, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1005b94:	1afffffa 	bne	1005b84 <list_sort+0x44>
 1005b98:	e5954004 	ldr	r4, [r5, #4]
    qsort(elements, list->size, sizeof(void*), cmp);
 1005b9c:	e1a03007 	mov	r3, r7
 1005ba0:	e3a02004 	mov	r2, #4
 1005ba4:	e1a00006 	mov	r0, r6
 1005ba8:	fa0064fc 	blx	101efa0 <qsort>
    for (i = 0; i < list->size; i++) {
 1005bac:	e5951000 	ldr	r1, [r5]
 1005bb0:	e3510000 	cmp	r1, #0
 1005bb4:	10861101 	addne	r1, r6, r1, lsl #2
 1005bb8:	11a03006 	movne	r3, r6
 1005bbc:	0a000004 	beq	1005bd4 <list_sort+0x94>
        node->data = elements[i];
 1005bc0:	e4932004 	ldr	r2, [r3], #4
    for (i = 0; i < list->size; i++) {
 1005bc4:	e1530001 	cmp	r3, r1
        node->data = elements[i];
 1005bc8:	e5842000 	str	r2, [r4]
        node       = node->next;
 1005bcc:	e5944004 	ldr	r4, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1005bd0:	1afffffa 	bne	1005bc0 <list_sort+0x80>
    list->mem_free(elements);
 1005bd4:	e1a00006 	mov	r0, r6
 1005bd8:	e5953014 	ldr	r3, [r5, #20]
 1005bdc:	e12fff33 	blx	r3
    return CC_OK;
 1005be0:	e3a00000 	mov	r0, #0
 1005be4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_INVALID_RANGE;
 1005be8:	e3a00003 	mov	r0, #3
}
 1005bec:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 1005bf0:	e3a00001 	mov	r0, #1
}
 1005bf4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01005bf8 <list_sort_in_place>:
    split(list, list->head, list->size, cmp);
 1005bf8:	e1a03001 	mov	r3, r1
 1005bfc:	e5902000 	ldr	r2, [r0]
 1005c00:	e5901004 	ldr	r1, [r0, #4]
 1005c04:	eafff9ee 	b	10043c4 <split>

01005c08 <list_foreach>:
{
 1005c08:	e92d4070 	push	{r4, r5, r6, lr}
    Node *n = list->head;
 1005c0c:	e5904004 	ldr	r4, [r0, #4]
    while (n) {
 1005c10:	e3540000 	cmp	r4, #0
 1005c14:	08bd8070 	popeq	{r4, r5, r6, pc}
 1005c18:	e1a05001 	mov	r5, r1
        op(n->data);
 1005c1c:	e5940000 	ldr	r0, [r4]
 1005c20:	e12fff35 	blx	r5
        n = n->next;
 1005c24:	e5944004 	ldr	r4, [r4, #4]
    while (n) {
 1005c28:	e3540000 	cmp	r4, #0
 1005c2c:	1afffffa 	bne	1005c1c <list_foreach+0x14>
 1005c30:	e8bd8070 	pop	{r4, r5, r6, pc}

01005c34 <list_filter_mut>:
    if (list_size(list) == 0)
 1005c34:	e5903000 	ldr	r3, [r0]
 1005c38:	e3530000 	cmp	r3, #0
 1005c3c:	0a00001f 	beq	1005cc0 <list_filter_mut+0x8c>
{
 1005c40:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1005c44:	e1a07001 	mov	r7, r1
    Node *curr = list->head;
 1005c48:	e5904004 	ldr	r4, [r0, #4]
 1005c4c:	e1a06000 	mov	r6, r0
    while (curr) {
 1005c50:	e3540000 	cmp	r4, #0
 1005c54:	1a000002 	bne	1005c64 <list_filter_mut+0x30>
 1005c58:	ea000016 	b	1005cb8 <list_filter_mut+0x84>
 1005c5c:	e2554000 	subs	r4, r5, #0
 1005c60:	0a000014 	beq	1005cb8 <list_filter_mut+0x84>
        next = curr->next;
 1005c64:	e8940021 	ldm	r4, {r0, r5}
        if (!pred(curr->data)) {
 1005c68:	e12fff37 	blx	r7
 1005c6c:	e3500000 	cmp	r0, #0
 1005c70:	1afffff9 	bne	1005c5c <list_filter_mut+0x28>
    if (node->prev != NULL)
 1005c74:	e5942008 	ldr	r2, [r4, #8]
    list->mem_free(node);
 1005c78:	e1a00004 	mov	r0, r4
 1005c7c:	e5943004 	ldr	r3, [r4, #4]
    if (node->prev != NULL)
 1005c80:	e3520000 	cmp	r2, #0
        node->prev->next = node->next;
 1005c84:	15823004 	strne	r3, [r2, #4]
    if (node->prev == NULL)
 1005c88:	15943004 	ldrne	r3, [r4, #4]
        list->head = node->next;
 1005c8c:	05863004 	streq	r3, [r6, #4]
    if (node->next == NULL)
 1005c90:	e3530000 	cmp	r3, #0
        node->next->prev = node->prev;
 1005c94:	15832008 	strne	r2, [r3, #8]
        list->tail = node->prev;
 1005c98:	05862008 	streq	r2, [r6, #8]
    list->mem_free(node);
 1005c9c:	e5963014 	ldr	r3, [r6, #20]
 1005ca0:	e12fff33 	blx	r3
    list->size--;
 1005ca4:	e5963000 	ldr	r3, [r6]
    while (curr) {
 1005ca8:	e2554000 	subs	r4, r5, #0
    list->size--;
 1005cac:	e2433001 	sub	r3, r3, #1
 1005cb0:	e5863000 	str	r3, [r6]
    while (curr) {
 1005cb4:	1affffea 	bne	1005c64 <list_filter_mut+0x30>
    return CC_OK;
 1005cb8:	e3a00000 	mov	r0, #0
}
 1005cbc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 1005cc0:	e3a00008 	mov	r0, #8
}
 1005cc4:	e12fff1e 	bx	lr

01005cc8 <list_filter>:
    if (list_size(list) == 0)
 1005cc8:	e5903000 	ldr	r3, [r0]
 1005ccc:	e3530000 	cmp	r3, #0
 1005cd0:	0a00002f 	beq	1005d94 <list_filter+0xcc>
{
 1005cd4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1005cd8:	e1a06001 	mov	r6, r1
 1005cdc:	e1a04000 	mov	r4, r0
    List *list = conf->mem_calloc(1, sizeof(List));
 1005ce0:	e3a01018 	mov	r1, #24
 1005ce4:	e3a00001 	mov	r0, #1
 1005ce8:	e1a07002 	mov	r7, r2
 1005cec:	fa005ceb 	blx	101d0a0 <calloc>
    if (!list)
 1005cf0:	e2505000 	subs	r5, r0, #0
 1005cf4:	0a000028 	beq	1005d9c <list_filter+0xd4>
    Node *curr = list->head;
 1005cf8:	e5944004 	ldr	r4, [r4, #4]
    list->mem_alloc  = conf->mem_alloc;
 1005cfc:	e30d3ca1 	movw	r3, #56481	; 0xdca1
 1005d00:	e3403101 	movt	r3, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1005d04:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    list->mem_alloc  = conf->mem_alloc;
 1005d08:	e585300c 	str	r3, [r5, #12]
    list->mem_free   = conf->mem_free;
 1005d0c:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    while (curr) {
 1005d10:	e3540000 	cmp	r4, #0
    list->mem_calloc = conf->mem_calloc;
 1005d14:	e3402101 	movt	r2, #257	; 0x101
    list->mem_free   = conf->mem_free;
 1005d18:	e3403101 	movt	r3, #257	; 0x101
 1005d1c:	e1c521f0 	strd	r2, [r5, #16]
    while (curr) {
 1005d20:	1a000016 	bne	1005d80 <list_filter+0xb8>
    *out = filtered;
 1005d24:	e5875000 	str	r5, [r7]
    return CC_OK;
 1005d28:	e3a00000 	mov	r0, #0
 1005d2c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    Node *node = list->mem_calloc(1, sizeof(Node));
 1005d30:	e5953010 	ldr	r3, [r5, #16]
 1005d34:	e3a0100c 	mov	r1, #12
 1005d38:	e3a00001 	mov	r0, #1
            list_add(filtered, curr->data);
 1005d3c:	e5948000 	ldr	r8, [r4]
    Node *node = list->mem_calloc(1, sizeof(Node));
 1005d40:	e12fff33 	blx	r3
    if (node == NULL)
 1005d44:	e3500000 	cmp	r0, #0
 1005d48:	0a000009 	beq	1005d74 <list_filter+0xac>
    if (list->size == 0) {
 1005d4c:	e5953000 	ldr	r3, [r5]
    node->data = element;
 1005d50:	e5808000 	str	r8, [r0]
    if (list->size == 0) {
 1005d54:	e3530000 	cmp	r3, #0
    list->size++;
 1005d58:	e2833001 	add	r3, r3, #1
        node->prev = list->tail;
 1005d5c:	15952008 	ldrne	r2, [r5, #8]
        list->head = node;
 1005d60:	05850004 	streq	r0, [r5, #4]
        node->prev = list->tail;
 1005d64:	15802008 	strne	r2, [r0, #8]
        list->tail->next = node;
 1005d68:	15820004 	strne	r0, [r2, #4]
        list->tail = node;
 1005d6c:	e5850008 	str	r0, [r5, #8]
    list->size++;
 1005d70:	e5853000 	str	r3, [r5]
        curr = curr->next;
 1005d74:	e5944004 	ldr	r4, [r4, #4]
    while (curr) {
 1005d78:	e3540000 	cmp	r4, #0
 1005d7c:	0affffe8 	beq	1005d24 <list_filter+0x5c>
        if (pred(curr->data)) {
 1005d80:	e5940000 	ldr	r0, [r4]
 1005d84:	e12fff36 	blx	r6
 1005d88:	e3500000 	cmp	r0, #0
 1005d8c:	0afffff8 	beq	1005d74 <list_filter+0xac>
 1005d90:	eaffffe6 	b	1005d30 <list_filter+0x68>
        return CC_ERR_OUT_OF_RANGE;
 1005d94:	e3a00008 	mov	r0, #8
}
 1005d98:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 1005d9c:	e3a00001 	mov	r0, #1
}
 1005da0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01005da4 <list_iter_init>:
    iter->next  = list->head;
 1005da4:	e5912004 	ldr	r2, [r1, #4]
    iter->index = 0;
 1005da8:	e3a03000 	mov	r3, #0
    iter->list  = list;
 1005dac:	e5801004 	str	r1, [r0, #4]
    iter->index = 0;
 1005db0:	e5803000 	str	r3, [r0]
    iter->next  = list->head;
 1005db4:	e580200c 	str	r2, [r0, #12]
    iter->last  = NULL;
 1005db8:	e5803008 	str	r3, [r0, #8]
}
 1005dbc:	e12fff1e 	bx	lr

01005dc0 <list_iter_remove>:
    if (!iter->last)
 1005dc0:	e5903008 	ldr	r3, [r0, #8]
 1005dc4:	e3530000 	cmp	r3, #0
 1005dc8:	0a00001b 	beq	1005e3c <list_iter_remove+0x7c>
    if (node->prev != NULL)
 1005dcc:	e593c008 	ldr	ip, [r3, #8]
 1005dd0:	e5932004 	ldr	r2, [r3, #4]
{
 1005dd4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1005dd8:	e1a04000 	mov	r4, r0
    if (node->prev != NULL)
 1005ddc:	e35c0000 	cmp	ip, #0
    void *e = unlinkn(iter->list, iter->last);
 1005de0:	e5906004 	ldr	r6, [r0, #4]
    list->mem_free(node);
 1005de4:	e1a00003 	mov	r0, r3
 1005de8:	e1a05001 	mov	r5, r1
    void *data = node->data;
 1005dec:	e5937000 	ldr	r7, [r3]
        node->prev->next = node->next;
 1005df0:	158c2004 	strne	r2, [ip, #4]
 1005df4:	15932004 	ldrne	r2, [r3, #4]
        list->head = node->next;
 1005df8:	05862004 	streq	r2, [r6, #4]
    list->mem_free(node);
 1005dfc:	e5963014 	ldr	r3, [r6, #20]
    if (node->next == NULL)
 1005e00:	e3520000 	cmp	r2, #0
        node->next->prev = node->prev;
 1005e04:	1582c008 	strne	ip, [r2, #8]
        list->tail = node->prev;
 1005e08:	0586c008 	streq	ip, [r6, #8]
    list->mem_free(node);
 1005e0c:	e12fff33 	blx	r3
    list->size--;
 1005e10:	e5963000 	ldr	r3, [r6]
    if (out)
 1005e14:	e3550000 	cmp	r5, #0
    iter->last = NULL;
 1005e18:	e3a00000 	mov	r0, #0
    list->size--;
 1005e1c:	e2433001 	sub	r3, r3, #1
 1005e20:	e5863000 	str	r3, [r6]
    iter->last = NULL;
 1005e24:	e5840008 	str	r0, [r4, #8]
    if (out)
 1005e28:	0a000001 	beq	1005e34 <list_iter_remove+0x74>
        *out = e;
 1005e2c:	e5857000 	str	r7, [r5]
 1005e30:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    return CC_OK;
 1005e34:	e1a00005 	mov	r0, r5
}
 1005e38:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1005e3c:	e3a00007 	mov	r0, #7
}
 1005e40:	e12fff1e 	bx	lr

01005e44 <list_iter_add>:
    Node *new_node = iter->list->mem_calloc(1, sizeof(Node));
 1005e44:	e5903004 	ldr	r3, [r0, #4]
{
 1005e48:	e92d4070 	push	{r4, r5, r6, lr}
 1005e4c:	e1a04000 	mov	r4, r0
 1005e50:	e1a05001 	mov	r5, r1
    Node *new_node = iter->list->mem_calloc(1, sizeof(Node));
 1005e54:	e3a00001 	mov	r0, #1
 1005e58:	e3a0100c 	mov	r1, #12
 1005e5c:	e5933010 	ldr	r3, [r3, #16]
 1005e60:	e12fff33 	blx	r3
    if (!new_node)
 1005e64:	e3500000 	cmp	r0, #0
 1005e68:	0a00001c 	beq	1005ee0 <list_iter_add+0x9c>
    if (ins->next)
 1005e6c:	e5901004 	ldr	r1, [r0, #4]
 1005e70:	e5903008 	ldr	r3, [r0, #8]
    link_after(iter->last, new_node);
 1005e74:	e5942008 	ldr	r2, [r4, #8]
    if (ins->next)
 1005e78:	e3510000 	cmp	r1, #0
    new_node->data = element;
 1005e7c:	e5805000 	str	r5, [r0]
        ins->next->prev = ins->prev;
 1005e80:	15813008 	strne	r3, [r1, #8]
 1005e84:	15903008 	ldrne	r3, [r0, #8]
    if (ins->prev)
 1005e88:	e3530000 	cmp	r3, #0
        ins->prev->next = ins->next;
 1005e8c:	15831004 	strne	r1, [r3, #4]
    if (!base->next) {
 1005e90:	e5923004 	ldr	r3, [r2, #4]
    if (iter->index == iter->list->size)
 1005e94:	e5941004 	ldr	r1, [r4, #4]
    if (!base->next) {
 1005e98:	e3530000 	cmp	r3, #0
        ins->prev       = base;
 1005e9c:	05802008 	streq	r2, [r0, #8]
        ins->next       = base->next;
 1005ea0:	15803004 	strne	r3, [r0, #4]
        base->next      = ins;
 1005ea4:	05820004 	streq	r0, [r2, #4]
        ins->next->prev = ins;
 1005ea8:	15830008 	strne	r0, [r3, #8]
        ins->next       = NULL;
 1005eac:	05803004 	streq	r3, [r0, #4]
        ins->prev       = base;
 1005eb0:	15802008 	strne	r2, [r0, #8]
    if (iter->index == iter->list->size)
 1005eb4:	e5943000 	ldr	r3, [r4]
        base->next      = ins;
 1005eb8:	15820004 	strne	r0, [r2, #4]
    if (iter->index == iter->list->size)
 1005ebc:	e5912000 	ldr	r2, [r1]
 1005ec0:	e1530002 	cmp	r3, r2
    iter->list->size++;
 1005ec4:	e2822001 	add	r2, r2, #1
    iter->index++;
 1005ec8:	e2833001 	add	r3, r3, #1
        iter->list->tail = new_node;
 1005ecc:	05810008 	streq	r0, [r1, #8]
    iter->list->size++;
 1005ed0:	e5812000 	str	r2, [r1]
    return CC_OK;
 1005ed4:	e3a00000 	mov	r0, #0
    iter->index++;
 1005ed8:	e5843000 	str	r3, [r4]
    return CC_OK;
 1005edc:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1005ee0:	e3a00001 	mov	r0, #1
}
 1005ee4:	e8bd8070 	pop	{r4, r5, r6, pc}

01005ee8 <list_iter_replace>:
    if (!iter->last)
 1005ee8:	e5903008 	ldr	r3, [r0, #8]
 1005eec:	e3530000 	cmp	r3, #0
 1005ef0:	0a000005 	beq	1005f0c <list_iter_replace+0x24>
    void *old = iter->last->data;
 1005ef4:	e5930000 	ldr	r0, [r3]
    if (out)
 1005ef8:	e3520000 	cmp	r2, #0
    iter->last->data = element;
 1005efc:	e5831000 	str	r1, [r3]
        *out = old;
 1005f00:	15820000 	strne	r0, [r2]
    return CC_OK;
 1005f04:	e3a00000 	mov	r0, #0
 1005f08:	e12fff1e 	bx	lr
        return CC_ERR_VALUE_NOT_FOUND;
 1005f0c:	e3a00007 	mov	r0, #7
 1005f10:	e12fff1e 	bx	lr

01005f14 <list_iter_index>:
    return iter->index - 1;
 1005f14:	e5900000 	ldr	r0, [r0]
}
 1005f18:	e2400001 	sub	r0, r0, #1
 1005f1c:	e12fff1e 	bx	lr

01005f20 <list_iter_next>:
    if (!iter->next)
 1005f20:	e590200c 	ldr	r2, [r0, #12]
 1005f24:	e3520000 	cmp	r2, #0
 1005f28:	0a00000b 	beq	1005f5c <list_iter_next+0x3c>
    iter->index++;
 1005f2c:	e590c000 	ldr	ip, [r0]
 1005f30:	e1a03000 	mov	r3, r0
{
 1005f34:	e92d4010 	push	{r4, lr}
    return CC_OK;
 1005f38:	e3a00000 	mov	r0, #0
    void *data = iter->next->data;
 1005f3c:	e592e000 	ldr	lr, [r2]
    iter->index++;
 1005f40:	e28cc001 	add	ip, ip, #1
    iter->next = iter->next->next;
 1005f44:	e5924004 	ldr	r4, [r2, #4]
    iter->last = iter->next;
 1005f48:	e5832008 	str	r2, [r3, #8]
    iter->index++;
 1005f4c:	e583c000 	str	ip, [r3]
    iter->next = iter->next->next;
 1005f50:	e583400c 	str	r4, [r3, #12]
    *out = data;
 1005f54:	e581e000 	str	lr, [r1]
}
 1005f58:	e8bd8010 	pop	{r4, pc}
        return CC_ITER_END;
 1005f5c:	e3a00009 	mov	r0, #9
}
 1005f60:	e12fff1e 	bx	lr

01005f64 <list_diter_init>:
    iter->index = list->size;
 1005f64:	e591c000 	ldr	ip, [r1]
    iter->last  = NULL;
 1005f68:	e3a03000 	mov	r3, #0
    iter->next  = list->tail;
 1005f6c:	e5912008 	ldr	r2, [r1, #8]
    iter->list  = list;
 1005f70:	e5801004 	str	r1, [r0, #4]
    iter->index = list->size;
 1005f74:	e580c000 	str	ip, [r0]
    iter->next  = list->tail;
 1005f78:	e580200c 	str	r2, [r0, #12]
    iter->last  = NULL;
 1005f7c:	e5803008 	str	r3, [r0, #8]
}
 1005f80:	e12fff1e 	bx	lr

01005f84 <list_diter_add>:
    Node *new_node = iter->list->mem_calloc(1, sizeof(Node));
 1005f84:	e5903004 	ldr	r3, [r0, #4]
{
 1005f88:	e92d4070 	push	{r4, r5, r6, lr}
 1005f8c:	e1a04000 	mov	r4, r0
 1005f90:	e1a05001 	mov	r5, r1
    Node *new_node = iter->list->mem_calloc(1, sizeof(Node));
 1005f94:	e3a00001 	mov	r0, #1
 1005f98:	e3a0100c 	mov	r1, #12
 1005f9c:	e5933010 	ldr	r3, [r3, #16]
 1005fa0:	e12fff33 	blx	r3
    if (!new_node)
 1005fa4:	e2503000 	subs	r3, r0, #0
 1005fa8:	0a000018 	beq	1006010 <list_diter_add+0x8c>
    if (iter->index == 0)
 1005fac:	e5942000 	ldr	r2, [r4]
 1005fb0:	e594c004 	ldr	ip, [r4, #4]
    if (ins->next != NULL)
 1005fb4:	e5930004 	ldr	r0, [r3, #4]
    if (iter->index == 0)
 1005fb8:	e3520000 	cmp	r2, #0
 1005fbc:	e5932008 	ldr	r2, [r3, #8]
    new_node->data = element;
 1005fc0:	e5835000 	str	r5, [r3]
        iter->list->head = new_node;
 1005fc4:	058c3004 	streq	r3, [ip, #4]
    if (ins->next != NULL)
 1005fc8:	e3500000 	cmp	r0, #0
    link_behind(iter->last, new_node);
 1005fcc:	e5941008 	ldr	r1, [r4, #8]
        ins->next->prev = ins->prev;
 1005fd0:	15802008 	strne	r2, [r0, #8]
 1005fd4:	15932008 	ldrne	r2, [r3, #8]
    if (ins->prev != NULL)
 1005fd8:	e3520000 	cmp	r2, #0
        ins->prev->next = ins->next;
 1005fdc:	15820004 	strne	r0, [r2, #4]
    return CC_OK;
 1005fe0:	e3a00000 	mov	r0, #0
    if (base->prev == NULL) {
 1005fe4:	e5912008 	ldr	r2, [r1, #8]
 1005fe8:	e3520000 	cmp	r2, #0
        ins->prev       = NULL;
 1005fec:	e5832008 	str	r2, [r3, #8]
        ins->prev->next = ins;
 1005ff0:	15823004 	strne	r3, [r2, #4]
    iter->list->size++;
 1005ff4:	e59c2000 	ldr	r2, [ip]
        ins->next       = base;
 1005ff8:	e5831004 	str	r1, [r3, #4]
        base->prev      = ins;
 1005ffc:	e5813008 	str	r3, [r1, #8]
    iter->list->size++;
 1006000:	e2822001 	add	r2, r2, #1
 1006004:	e58c2000 	str	r2, [ip]
    iter->last = new_node;
 1006008:	e5843008 	str	r3, [r4, #8]
    return CC_OK;
 100600c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1006010:	e3a00001 	mov	r0, #1
}
 1006014:	e8bd8070 	pop	{r4, r5, r6, pc}

01006018 <list_diter_remove>:
 1006018:	e5903008 	ldr	r3, [r0, #8]
 100601c:	e3530000 	cmp	r3, #0
 1006020:	0a00001b 	beq	1006094 <list_diter_remove+0x7c>
 1006024:	e593c008 	ldr	ip, [r3, #8]
 1006028:	e5932004 	ldr	r2, [r3, #4]
 100602c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1006030:	e1a04000 	mov	r4, r0
 1006034:	e35c0000 	cmp	ip, #0
 1006038:	e5906004 	ldr	r6, [r0, #4]
 100603c:	e1a00003 	mov	r0, r3
 1006040:	e1a05001 	mov	r5, r1
 1006044:	e5937000 	ldr	r7, [r3]
 1006048:	158c2004 	strne	r2, [ip, #4]
 100604c:	15932004 	ldrne	r2, [r3, #4]
 1006050:	05862004 	streq	r2, [r6, #4]
 1006054:	e5963014 	ldr	r3, [r6, #20]
 1006058:	e3520000 	cmp	r2, #0
 100605c:	1582c008 	strne	ip, [r2, #8]
 1006060:	0586c008 	streq	ip, [r6, #8]
 1006064:	e12fff33 	blx	r3
 1006068:	e5963000 	ldr	r3, [r6]
 100606c:	e3550000 	cmp	r5, #0
 1006070:	e3a00000 	mov	r0, #0
 1006074:	e2433001 	sub	r3, r3, #1
 1006078:	e5863000 	str	r3, [r6]
 100607c:	e5840008 	str	r0, [r4, #8]
 1006080:	0a000001 	beq	100608c <list_diter_remove+0x74>
 1006084:	e5857000 	str	r7, [r5]
 1006088:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 100608c:	e1a00005 	mov	r0, r5
 1006090:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1006094:	e3a00007 	mov	r0, #7
 1006098:	e12fff1e 	bx	lr

0100609c <list_diter_replace>:
 100609c:	e5903008 	ldr	r3, [r0, #8]
 10060a0:	e3530000 	cmp	r3, #0
 10060a4:	0a000005 	beq	10060c0 <list_diter_replace+0x24>
 10060a8:	e5930000 	ldr	r0, [r3]
 10060ac:	e3520000 	cmp	r2, #0
 10060b0:	e5831000 	str	r1, [r3]
 10060b4:	15820000 	strne	r0, [r2]
 10060b8:	e3a00000 	mov	r0, #0
 10060bc:	e12fff1e 	bx	lr
 10060c0:	e3a00007 	mov	r0, #7
 10060c4:	e12fff1e 	bx	lr

010060c8 <list_diter_index>:
 10060c8:	e5900000 	ldr	r0, [r0]
 10060cc:	e2400001 	sub	r0, r0, #1
 10060d0:	e12fff1e 	bx	lr

010060d4 <list_diter_next>:
    if (!iter->next)
 10060d4:	e590200c 	ldr	r2, [r0, #12]
 10060d8:	e3520000 	cmp	r2, #0
 10060dc:	0a00000b 	beq	1006110 <list_diter_next+0x3c>
    iter->index--;
 10060e0:	e590c000 	ldr	ip, [r0]
 10060e4:	e1a03000 	mov	r3, r0
{
 10060e8:	e92d4010 	push	{r4, lr}
    return CC_OK;
 10060ec:	e3a00000 	mov	r0, #0
    void *data = iter->next->data;
 10060f0:	e592e000 	ldr	lr, [r2]
    iter->index--;
 10060f4:	e24cc001 	sub	ip, ip, #1
    iter->next = iter->next->prev;
 10060f8:	e5924008 	ldr	r4, [r2, #8]
    iter->last = iter->next;
 10060fc:	e5832008 	str	r2, [r3, #8]
    iter->index--;
 1006100:	e583c000 	str	ip, [r3]
    iter->next = iter->next->prev;
 1006104:	e583400c 	str	r4, [r3, #12]
    *out = data;
 1006108:	e581e000 	str	lr, [r1]
}
 100610c:	e8bd8010 	pop	{r4, pc}
        return CC_ITER_END;
 1006110:	e3a00009 	mov	r0, #9
}
 1006114:	e12fff1e 	bx	lr

01006118 <list_zip_iter_init>:
    iter->l2_next = l2->head;
 1006118:	e592c004 	ldr	ip, [r2, #4]
    iter->index   = 0;
 100611c:	e3a03000 	mov	r3, #0
{
 1006120:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    iter->l1_next = l1->head;
 1006124:	e591e004 	ldr	lr, [r1, #4]
    iter->l1      = l1;
 1006128:	e5801000 	str	r1, [r0]
    iter->l1_next = l1->head;
 100612c:	e580e010 	str	lr, [r0, #16]
    iter->l2      = l2;
 1006130:	e5802004 	str	r2, [r0, #4]
    iter->l2_next = l2->head;
 1006134:	e580c014 	str	ip, [r0, #20]
    iter->index   = 0;
 1006138:	e5803018 	str	r3, [r0, #24]
    iter->l1_last = NULL;
 100613c:	e5803008 	str	r3, [r0, #8]
    iter->l2_last = NULL;
 1006140:	e580300c 	str	r3, [r0, #12]
}
 1006144:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01006148 <list_zip_iter_next>:
    if (!iter->l1_next || !iter->l2_next)
 1006148:	e590c010 	ldr	ip, [r0, #16]
 100614c:	e35c0000 	cmp	ip, #0
 1006150:	0a000013 	beq	10061a4 <list_zip_iter_next+0x5c>
{
 1006154:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1006158:	e1a03000 	mov	r3, r0
    if (!iter->l1_next || !iter->l2_next)
 100615c:	e590e014 	ldr	lr, [r0, #20]
 1006160:	e35e0000 	cmp	lr, #0
 1006164:	0a000010 	beq	10061ac <list_zip_iter_next+0x64>
    iter->index++;
 1006168:	e5904018 	ldr	r4, [r0, #24]
    return CC_OK;
 100616c:	e3a00000 	mov	r0, #0
    void *data1 = iter->l1_next->data;
 1006170:	e59c6000 	ldr	r6, [ip]
    iter->l1_next = iter->l1_next->next;
 1006174:	e59c7004 	ldr	r7, [ip, #4]
    void *data2 = iter->l2_next->data;
 1006178:	e59e5000 	ldr	r5, [lr]
    iter->index++;
 100617c:	e2844001 	add	r4, r4, #1
    iter->l1_last = iter->l1_next;
 1006180:	e583c008 	str	ip, [r3, #8]
    iter->l2_next = iter->l2_next->next;
 1006184:	e59ec004 	ldr	ip, [lr, #4]
    iter->l1_next = iter->l1_next->next;
 1006188:	e5837010 	str	r7, [r3, #16]
    iter->l2_last = iter->l2_next;
 100618c:	e583e00c 	str	lr, [r3, #12]
    iter->index++;
 1006190:	e5834018 	str	r4, [r3, #24]
    iter->l2_next = iter->l2_next->next;
 1006194:	e583c014 	str	ip, [r3, #20]
    *out1 = data1;
 1006198:	e5816000 	str	r6, [r1]
    *out2 = data2;
 100619c:	e5825000 	str	r5, [r2]
    return CC_OK;
 10061a0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_ITER_END;
 10061a4:	e3a00009 	mov	r0, #9
}
 10061a8:	e12fff1e 	bx	lr
        return CC_ITER_END;
 10061ac:	e3a00009 	mov	r0, #9
}
 10061b0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

010061b4 <list_zip_iter_add>:
    Node *new_node1 = iter->l1->mem_calloc(1, sizeof(Node));
 10061b4:	e5903000 	ldr	r3, [r0]
{
 10061b8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10061bc:	e1a04000 	mov	r4, r0
 10061c0:	e1a07001 	mov	r7, r1
    Node *new_node1 = iter->l1->mem_calloc(1, sizeof(Node));
 10061c4:	e3a00001 	mov	r0, #1
 10061c8:	e3a0100c 	mov	r1, #12
{
 10061cc:	e1a06002 	mov	r6, r2
    Node *new_node1 = iter->l1->mem_calloc(1, sizeof(Node));
 10061d0:	e5933010 	ldr	r3, [r3, #16]
 10061d4:	e12fff33 	blx	r3
    if (!new_node1)
 10061d8:	e2505000 	subs	r5, r0, #0
 10061dc:	0a00003c 	beq	10062d4 <list_zip_iter_add+0x120>
    Node *new_node2 = iter->l2->mem_calloc(1, sizeof(Node));
 10061e0:	e5943004 	ldr	r3, [r4, #4]
 10061e4:	e3a0100c 	mov	r1, #12
 10061e8:	e3a00001 	mov	r0, #1
 10061ec:	e5933010 	ldr	r3, [r3, #16]
 10061f0:	e12fff33 	blx	r3
    if (!new_node2) {
 10061f4:	e3500000 	cmp	r0, #0
 10061f8:	0a000037 	beq	10062dc <list_zip_iter_add+0x128>
    if (ins->next)
 10061fc:	e5951004 	ldr	r1, [r5, #4]
 1006200:	e5953008 	ldr	r3, [r5, #8]
    link_after(iter->l1_last, new_node1);
 1006204:	e5942008 	ldr	r2, [r4, #8]
    if (ins->next)
 1006208:	e3510000 	cmp	r1, #0
    new_node1->data = e1;
 100620c:	e5857000 	str	r7, [r5]
    new_node2->data = e2;
 1006210:	e5806000 	str	r6, [r0]
        ins->next->prev = ins->prev;
 1006214:	15813008 	strne	r3, [r1, #8]
 1006218:	15953008 	ldrne	r3, [r5, #8]
    if (iter->index == iter->l1->size)
 100621c:	e594c000 	ldr	ip, [r4]
    if (ins->prev)
 1006220:	e3530000 	cmp	r3, #0
        ins->prev->next = ins->next;
 1006224:	15831004 	strne	r1, [r3, #4]
    if (!base->next) {
 1006228:	e5923004 	ldr	r3, [r2, #4]
 100622c:	e3530000 	cmp	r3, #0
        ins->next       = base->next;
 1006230:	15853004 	strne	r3, [r5, #4]
        ins->prev       = base;
 1006234:	05852008 	streq	r2, [r5, #8]
        ins->next->prev = ins;
 1006238:	15835008 	strne	r5, [r3, #8]
        base->next      = ins;
 100623c:	05825004 	streq	r5, [r2, #4]
        ins->prev       = base;
 1006240:	15852008 	strne	r2, [r5, #8]
        ins->next       = NULL;
 1006244:	05853004 	streq	r3, [r5, #4]
        base->next      = ins;
 1006248:	15825004 	strne	r5, [r2, #4]
    if (ins->next)
 100624c:	e5901004 	ldr	r1, [r0, #4]
 1006250:	e5903008 	ldr	r3, [r0, #8]
    link_after(iter->l2_last, new_node2);
 1006254:	e594200c 	ldr	r2, [r4, #12]
    if (ins->next)
 1006258:	e3510000 	cmp	r1, #0
        ins->next->prev = ins->prev;
 100625c:	15813008 	strne	r3, [r1, #8]
 1006260:	15903008 	ldrne	r3, [r0, #8]
    if (ins->prev)
 1006264:	e3530000 	cmp	r3, #0
        ins->prev->next = ins->next;
 1006268:	15831004 	strne	r1, [r3, #4]
    if (!base->next) {
 100626c:	e5923004 	ldr	r3, [r2, #4]
 1006270:	e3530000 	cmp	r3, #0
        ins->next       = base->next;
 1006274:	15803004 	strne	r3, [r0, #4]
        ins->prev       = base;
 1006278:	05802008 	streq	r2, [r0, #8]
        ins->next->prev = ins;
 100627c:	15830008 	strne	r0, [r3, #8]
        base->next      = ins;
 1006280:	05820004 	streq	r0, [r2, #4]
        ins->prev       = base;
 1006284:	15802008 	strne	r2, [r0, #8]
        ins->next       = NULL;
 1006288:	05803004 	streq	r3, [r0, #4]
        base->next      = ins;
 100628c:	15820004 	strne	r0, [r2, #4]
    if (iter->index == iter->l1->size)
 1006290:	e5943018 	ldr	r3, [r4, #24]
 1006294:	e59c2000 	ldr	r2, [ip]
    if (iter->index == iter->l2->size)
 1006298:	e5941004 	ldr	r1, [r4, #4]
    if (iter->index == iter->l1->size)
 100629c:	e1530002 	cmp	r3, r2
    iter->l1->size++;
 10062a0:	e2822001 	add	r2, r2, #1
    if (iter->index == iter->l2->size)
 10062a4:	e591e000 	ldr	lr, [r1]
        iter->l1->tail = new_node1;
 10062a8:	058c5008 	streq	r5, [ip, #8]
    if (iter->index == iter->l2->size)
 10062ac:	e153000e 	cmp	r3, lr
    iter->index++;
 10062b0:	e2833001 	add	r3, r3, #1
        iter->l2->tail = new_node2;
 10062b4:	05810008 	streq	r0, [r1, #8]
    return CC_OK;
 10062b8:	e3a00000 	mov	r0, #0
    iter->l1->size++;
 10062bc:	e58c2000 	str	r2, [ip]
    iter->l2->size++;
 10062c0:	e5912000 	ldr	r2, [r1]
 10062c4:	e2822001 	add	r2, r2, #1
 10062c8:	e5812000 	str	r2, [r1]
    iter->index++;
 10062cc:	e5843018 	str	r3, [r4, #24]
    return CC_OK;
 10062d0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 10062d4:	e3a00001 	mov	r0, #1
}
 10062d8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        iter->l1->mem_free(new_node1);
 10062dc:	e5943000 	ldr	r3, [r4]
 10062e0:	e1a00005 	mov	r0, r5
 10062e4:	e5933014 	ldr	r3, [r3, #20]
 10062e8:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10062ec:	e3a00001 	mov	r0, #1
 10062f0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010062f4 <list_zip_iter_remove>:
    if (!iter->l1_last || !iter->l2_last)
 10062f4:	e5903008 	ldr	r3, [r0, #8]
 10062f8:	e3530000 	cmp	r3, #0
 10062fc:	0a000031 	beq	10063c8 <list_zip_iter_remove+0xd4>
 1006300:	e590c00c 	ldr	ip, [r0, #12]
 1006304:	e35c0000 	cmp	ip, #0
 1006308:	0a00002e 	beq	10063c8 <list_zip_iter_remove+0xd4>
{
 100630c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1006310:	e1a04000 	mov	r4, r0
    if (node->prev != NULL)
 1006314:	e593e008 	ldr	lr, [r3, #8]
 1006318:	e1a05002 	mov	r5, r2
 100631c:	e1a06001 	mov	r6, r1
 1006320:	e593c004 	ldr	ip, [r3, #4]
 1006324:	e35e0000 	cmp	lr, #0
    void *e1 = unlinkn(iter->l1, iter->l1_last);
 1006328:	e5908000 	ldr	r8, [r0]
    void *data = node->data;
 100632c:	e5937000 	ldr	r7, [r3]
    list->mem_free(node);
 1006330:	e1a00003 	mov	r0, r3
        node->prev->next = node->next;
 1006334:	158ec004 	strne	ip, [lr, #4]
 1006338:	1593c004 	ldrne	ip, [r3, #4]
        list->head = node->next;
 100633c:	0588c004 	streq	ip, [r8, #4]
    list->mem_free(node);
 1006340:	e5983014 	ldr	r3, [r8, #20]
    if (node->next == NULL)
 1006344:	e35c0000 	cmp	ip, #0
        list->tail = node->prev;
 1006348:	0588e008 	streq	lr, [r8, #8]
        node->next->prev = node->prev;
 100634c:	158ce008 	strne	lr, [ip, #8]
    list->mem_free(node);
 1006350:	e12fff33 	blx	r3
    void *e2 = unlinkn(iter->l2, iter->l2_last);
 1006354:	e594000c 	ldr	r0, [r4, #12]
    list->size--;
 1006358:	e5983000 	ldr	r3, [r8]
    void *e2 = unlinkn(iter->l2, iter->l2_last);
 100635c:	e5949004 	ldr	r9, [r4, #4]
    if (node->prev != NULL)
 1006360:	e5902008 	ldr	r2, [r0, #8]
    list->size--;
 1006364:	e2433001 	sub	r3, r3, #1
 1006368:	e5883000 	str	r3, [r8]
        node->prev->next = node->next;
 100636c:	e5903004 	ldr	r3, [r0, #4]
    if (node->prev != NULL)
 1006370:	e3520000 	cmp	r2, #0
    void *data = node->data;
 1006374:	e5908000 	ldr	r8, [r0]
        node->prev->next = node->next;
 1006378:	15823004 	strne	r3, [r2, #4]
 100637c:	15903004 	ldrne	r3, [r0, #4]
        list->head = node->next;
 1006380:	05893004 	streq	r3, [r9, #4]
    if (node->next == NULL)
 1006384:	e3530000 	cmp	r3, #0
        node->next->prev = node->prev;
 1006388:	15832008 	strne	r2, [r3, #8]
        list->tail = node->prev;
 100638c:	05892008 	streq	r2, [r9, #8]
    list->mem_free(node);
 1006390:	e5993014 	ldr	r3, [r9, #20]
 1006394:	e12fff33 	blx	r3
    list->size--;
 1006398:	e5993000 	ldr	r3, [r9]
    if (out1)
 100639c:	e3560000 	cmp	r6, #0
    iter->l1_last = NULL;
 10063a0:	e3a02000 	mov	r2, #0
    return CC_OK;
 10063a4:	e3a00000 	mov	r0, #0
    list->size--;
 10063a8:	e2433001 	sub	r3, r3, #1
 10063ac:	e5893000 	str	r3, [r9]
    iter->l1_last = NULL;
 10063b0:	e5842008 	str	r2, [r4, #8]
    iter->l2_last = NULL;
 10063b4:	e584200c 	str	r2, [r4, #12]
        *out1 = e1;
 10063b8:	15867000 	strne	r7, [r6]
    if (out2)
 10063bc:	e3550000 	cmp	r5, #0
        *out2 = e2;
 10063c0:	15858000 	strne	r8, [r5]
 10063c4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 10063c8:	e3a00007 	mov	r0, #7
}
 10063cc:	e12fff1e 	bx	lr

010063d0 <list_zip_iter_replace>:
{
 10063d0:	e92d4030 	push	{r4, r5, lr}
    if (!iter->l1_last || !iter->l2_last)
 10063d4:	e590e008 	ldr	lr, [r0, #8]
{
 10063d8:	e59dc00c 	ldr	ip, [sp, #12]
    if (!iter->l1_last || !iter->l2_last)
 10063dc:	e35e0000 	cmp	lr, #0
 10063e0:	0a00000c 	beq	1006418 <list_zip_iter_replace+0x48>
 10063e4:	e590000c 	ldr	r0, [r0, #12]
 10063e8:	e3500000 	cmp	r0, #0
 10063ec:	0a000009 	beq	1006418 <list_zip_iter_replace+0x48>
    void *old1 = iter->l1_last->data;
 10063f0:	e59e5000 	ldr	r5, [lr]
    if (out1)
 10063f4:	e3530000 	cmp	r3, #0
    void *old2 = iter->l2_last->data;
 10063f8:	e5904000 	ldr	r4, [r0]
    iter->l1_last->data = e1;
 10063fc:	e58e1000 	str	r1, [lr]
    iter->l2_last->data = e2;
 1006400:	e5802000 	str	r2, [r0]
    return CC_OK;
 1006404:	e3a00000 	mov	r0, #0
        *out1 = old1;
 1006408:	15835000 	strne	r5, [r3]
    if (out2)
 100640c:	e35c0000 	cmp	ip, #0
        *out2 = old2;
 1006410:	158c4000 	strne	r4, [ip]
 1006414:	e8bd8030 	pop	{r4, r5, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1006418:	e3a00007 	mov	r0, #7
 100641c:	e8bd8030 	pop	{r4, r5, pc}

01006420 <list_zip_iter_index>:
    return iter->index - 1;
 1006420:	e5900018 	ldr	r0, [r0, #24]
}
 1006424:	e2400001 	sub	r0, r0, #1
 1006428:	e12fff1e 	bx	lr

0100642c <pqueue_conf_init>:
 * @param[in, out] conf PQueueConf structure that is being initialized
 * @param[in] comp The comparator function required for PQueue
 */
void pqueue_conf_init(PQueueConf *conf, int (*cmp)(const void *, const void *))
{
    conf->mem_alloc  = malloc;
 100642c:	e30dcca1 	movw	ip, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 1006430:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 1006434:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
{
 1006438:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    conf->mem_alloc  = malloc;
 100643c:	e340c101 	movt	ip, #257	; 0x101
    conf->cmp        = cmp;
    conf->exp_factor = DEFAULT_EXPANSION_FACTOR;
 1006440:	e3a0e101 	mov	lr, #1073741824	; 0x40000000
    conf->mem_calloc = calloc;
 1006444:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 1006448:	e3403101 	movt	r3, #257	; 0x101
    conf->cmp        = cmp;
 100644c:	e5801008 	str	r1, [r0, #8]
    conf->capacity   = DEFAULT_CAPACITY;
 1006450:	e3a01008 	mov	r1, #8
    conf->mem_alloc  = malloc;
 1006454:	e580c00c 	str	ip, [r0, #12]
    conf->mem_free   = free;
 1006458:	e1c021f0 	strd	r2, [r0, #16]
    conf->exp_factor = DEFAULT_EXPANSION_FACTOR;
 100645c:	e580e004 	str	lr, [r0, #4]
    conf->capacity   = DEFAULT_CAPACITY;
 1006460:	e5801000 	str	r1, [r0]
}
 1006464:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01006468 <pqueue_new>:
 *
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new PQueue structure failed.
 */
enum cc_stat pqueue_new(PQueue **out, int (*cmp)(const void*, const void*))
{
 1006468:	e92d4070 	push	{r4, r5, r6, lr}
 100646c:	e1a05000 	mov	r5, r0
 1006470:	e1a06001 	mov	r6, r1
    /* Needed to avoid an integer overflow on the first resize and
     * to easily check for any future overflows. */
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
        return CC_ERR_INVALID_CAPACITY;

    PQueue *pq = conf->mem_calloc(1, sizeof(PQueue));
 1006474:	e3a00001 	mov	r0, #1
 1006478:	e3a01020 	mov	r1, #32
 100647c:	fa005b07 	blx	101d0a0 <calloc>

    if (!pq)
 1006480:	e2504000 	subs	r4, r0, #0
 1006484:	0a000018 	beq	10064ec <pqueue_new+0x84>
        return CC_ERR_ALLOC;

    void **buff = conf->mem_alloc(conf->capacity * sizeof(void*));
 1006488:	e3a00020 	mov	r0, #32
 100648c:	fa005e03 	blx	101dca0 <malloc>

    if (!buff) {
 1006490:	e3500000 	cmp	r0, #0
 1006494:	0a000010 	beq	10064dc <pqueue_new+0x74>
        conf->mem_free(pq);
        return CC_ERR_ALLOC;
    }

    pq->mem_alloc  = conf->mem_alloc;
 1006498:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    pq->mem_calloc = conf->mem_calloc;
 100649c:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    pq->mem_free   = conf->mem_free;
 10064a0:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    pq->mem_alloc  = conf->mem_alloc;
 10064a4:	e3401101 	movt	r1, #257	; 0x101
    pq->mem_calloc = conf->mem_calloc;
 10064a8:	e3402101 	movt	r2, #257	; 0x101
    pq->mem_free   = conf->mem_free;
 10064ac:	e3403101 	movt	r3, #257	; 0x101
    pq->cmp        = conf->cmp;
    pq->buffer     = buff;
    pq->exp_factor = ex;
 10064b0:	e3a0e101 	mov	lr, #1073741824	; 0x40000000
    pq->capacity   = conf->capacity;
 10064b4:	e3a0c008 	mov	ip, #8
    pq->buffer     = buff;
 10064b8:	e584000c 	str	r0, [r4, #12]

    *out = pq;
    return CC_OK;
 10064bc:	e3a00000 	mov	r0, #0
    pq->cmp        = conf->cmp;
 10064c0:	e584601c 	str	r6, [r4, #28]
    *out = pq;
 10064c4:	e5854000 	str	r4, [r5]
    pq->mem_alloc  = conf->mem_alloc;
 10064c8:	e5841010 	str	r1, [r4, #16]
    pq->mem_free   = conf->mem_free;
 10064cc:	e1c421f4 	strd	r2, [r4, #20]
    pq->exp_factor = ex;
 10064d0:	e584e008 	str	lr, [r4, #8]
    pq->capacity   = conf->capacity;
 10064d4:	e584c004 	str	ip, [r4, #4]
    return CC_OK;
 10064d8:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(pq);
 10064dc:	e1a00004 	mov	r0, r4
 10064e0:	fa005df2 	blx	101dcb0 <free>
        return CC_ERR_ALLOC;
 10064e4:	e3a00001 	mov	r0, #1
 10064e8:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 10064ec:	e3a00001 	mov	r0, #1
}
 10064f0:	e8bd8070 	pop	{r4, r5, r6, pc}

010064f4 <pqueue_new_conf>:
{
 10064f4:	e92d4070 	push	{r4, r5, r6, lr}
 10064f8:	ed2d8b02 	vpush	{d8}
    if (conf->exp_factor <= 1)
 10064fc:	ed908a01 	vldr	s16, [r0, #4]
 1006500:	eeb77a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
 1006504:	e5903000 	ldr	r3, [r0]
        ex = DEFAULT_EXPANSION_FACTOR;
 1006508:	eef07a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 100650c:	eeb48a47 	vcmp.f32	s16, s14
 1006510:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1006514:	9eb08a67 	vmovls.f32	s16, s15
    if (!conf->capacity || ex >= CC_MAX_ELEMENTS / conf->capacity)
 1006518:	e3530000 	cmp	r3, #0
 100651c:	0a000026 	beq	10065bc <pqueue_new_conf+0xc8>
 1006520:	e1a06001 	mov	r6, r1
 1006524:	e1a04000 	mov	r4, r0
 1006528:	e1a01003 	mov	r1, r3
 100652c:	e3e00001 	mvn	r0, #1
 1006530:	fa0057ae 	blx	101c3f0 <__udivsi3>
 1006534:	ee070a90 	vmov	s15, r0
 1006538:	eef87a67 	vcvt.f32.u32	s15, s15
 100653c:	eef47ac8 	vcmpe.f32	s15, s16
 1006540:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1006544:	9a00001c 	bls	10065bc <pqueue_new_conf+0xc8>
    PQueue *pq = conf->mem_calloc(1, sizeof(PQueue));
 1006548:	e5943010 	ldr	r3, [r4, #16]
 100654c:	e3a01020 	mov	r1, #32
 1006550:	e3a00001 	mov	r0, #1
 1006554:	e12fff33 	blx	r3
    if (!pq)
 1006558:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 100655c:	03a00001 	moveq	r0, #1
    if (!pq)
 1006560:	0a000013 	beq	10065b4 <pqueue_new_conf+0xc0>
    void **buff = conf->mem_alloc(conf->capacity * sizeof(void*));
 1006564:	e5940000 	ldr	r0, [r4]
 1006568:	e594300c 	ldr	r3, [r4, #12]
 100656c:	e1a00100 	lsl	r0, r0, #2
 1006570:	e12fff33 	blx	r3
    if (!buff) {
 1006574:	e2503000 	subs	r3, r0, #0
 1006578:	0a000012 	beq	10065c8 <pqueue_new_conf+0xd4>
    pq->mem_alloc  = conf->mem_alloc;
 100657c:	e5942014 	ldr	r2, [r4, #20]
    return CC_OK;
 1006580:	e3a00000 	mov	r0, #0
    pq->mem_alloc  = conf->mem_alloc;
 1006584:	e594e008 	ldr	lr, [r4, #8]
 1006588:	e594c00c 	ldr	ip, [r4, #12]
 100658c:	e5941010 	ldr	r1, [r4, #16]
 1006590:	e585e01c 	str	lr, [r5, #28]
 1006594:	e585c010 	str	ip, [r5, #16]
 1006598:	e5851014 	str	r1, [r5, #20]
 100659c:	e5852018 	str	r2, [r5, #24]
    pq->capacity   = conf->capacity;
 10065a0:	e5942000 	ldr	r2, [r4]
    pq->buffer     = buff;
 10065a4:	e585300c 	str	r3, [r5, #12]
    pq->exp_factor = ex;
 10065a8:	ed858a02 	vstr	s16, [r5, #8]
    pq->capacity   = conf->capacity;
 10065ac:	e5852004 	str	r2, [r5, #4]
    *out = pq;
 10065b0:	e5865000 	str	r5, [r6]
}
 10065b4:	ecbd8b02 	vpop	{d8}
 10065b8:	e8bd8070 	pop	{r4, r5, r6, pc}
 10065bc:	ecbd8b02 	vpop	{d8}
        return CC_ERR_INVALID_CAPACITY;
 10065c0:	e3a00002 	mov	r0, #2
}
 10065c4:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(pq);
 10065c8:	e1a00005 	mov	r0, r5
 10065cc:	e5943014 	ldr	r3, [r4, #20]
 10065d0:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10065d4:	e3a00001 	mov	r0, #1
 10065d8:	eafffff5 	b	10065b4 <pqueue_new_conf+0xc0>

010065dc <pqueue_destroy>:
 * intact.
 *
 * @param[in] pq the PQueue to be destroyed
 */
void pqueue_destroy(PQueue *pq)
{
 10065dc:	e92d4010 	push	{r4, lr}
 10065e0:	e1a04000 	mov	r4, r0
    pq->mem_free(pq->buffer);
 10065e4:	e5903018 	ldr	r3, [r0, #24]
 10065e8:	e590000c 	ldr	r0, [r0, #12]
 10065ec:	e12fff33 	blx	r3
    pq->mem_free(pq);
 10065f0:	e5943018 	ldr	r3, [r4, #24]
 10065f4:	e1a00004 	mov	r0, r4
}
 10065f8:	e8bd4010 	pop	{r4, lr}
    pq->mem_free(pq);
 10065fc:	e12fff13 	bx	r3

01006600 <pqueue_destroy_cb>:
 * @param[in] pq the Priority Queue to be destroyed
 */
void pqueue_destroy_cb(PQueue *pq, void (*cb) (void*))
{
    size_t i;
    for (i = 0; i < pq->size; i++)
 1006600:	e5903000 	ldr	r3, [r0]
{
 1006604:	e92d4070 	push	{r4, r5, r6, lr}
 1006608:	e1a05000 	mov	r5, r0
    for (i = 0; i < pq->size; i++)
 100660c:	e3530000 	cmp	r3, #0
 1006610:	0a000008 	beq	1006638 <pqueue_destroy_cb+0x38>
 1006614:	e1a06001 	mov	r6, r1
 1006618:	e3a04000 	mov	r4, #0
        cb(pq->buffer[i]);
 100661c:	e595300c 	ldr	r3, [r5, #12]
 1006620:	e7930104 	ldr	r0, [r3, r4, lsl #2]
    for (i = 0; i < pq->size; i++)
 1006624:	e2844001 	add	r4, r4, #1
        cb(pq->buffer[i]);
 1006628:	e12fff36 	blx	r6
    for (i = 0; i < pq->size; i++)
 100662c:	e5953000 	ldr	r3, [r5]
 1006630:	e1530004 	cmp	r3, r4
 1006634:	8afffff8 	bhi	100661c <pqueue_destroy_cb+0x1c>
    pq->mem_free(pq->buffer);
 1006638:	e5953018 	ldr	r3, [r5, #24]
 100663c:	e595000c 	ldr	r0, [r5, #12]
 1006640:	e12fff33 	blx	r3
    pq->mem_free(pq);
 1006644:	e5953018 	ldr	r3, [r5, #24]
 1006648:	e1a00005 	mov	r0, r5

    pqueue_destroy(pq);
}
 100664c:	e8bd4070 	pop	{r4, r5, r6, lr}
    pq->mem_free(pq);
 1006650:	e12fff13 	bx	r3

01006654 <pqueue_push>:
 *
 * @return CC_OK if the element was successfully pushed, or CC_ERR_ALLOC
 * if the memory allocation for the new element failed.
 */
enum cc_stat pqueue_push(PQueue *pq, void *element)
{
 1006654:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1006658:	e1a05000 	mov	r5, r0
    size_t i = pq->size;
 100665c:	e5904000 	ldr	r4, [r0]
{
 1006660:	e1a07001 	mov	r7, r1

    if (i >= pq->capacity) {
 1006664:	e5903004 	ldr	r3, [r0, #4]
 1006668:	e1530004 	cmp	r3, r4
 100666c:	9a000020 	bls	10066f4 <pqueue_push+0xa0>
 1006670:	e590600c 	ldr	r6, [r0, #12]
 1006674:	e1a03004 	mov	r3, r4
    }

    pq->buffer[i] = element;
    pq->size++;

    if (i == 0)
 1006678:	e3540000 	cmp	r4, #0
    pq->size++;
 100667c:	e2833001 	add	r3, r3, #1
    pq->buffer[i] = element;
 1006680:	e7867104 	str	r7, [r6, r4, lsl #2]
    pq->size++;
 1006684:	e5853000 	str	r3, [r5]
    if (i == 0)
 1006688:	0a000017 	beq	10066ec <pqueue_push+0x98>
        return CC_OK;

    void *child  = pq->buffer[i];
 100668c:	e595300c 	ldr	r3, [r5, #12]
    void *parent = pq->buffer[CC_PARENT(i)];
 1006690:	e2446001 	sub	r6, r4, #1
 1006694:	e1a020a6 	lsr	r2, r6, #1
    void *child  = pq->buffer[i];
 1006698:	e7930104 	ldr	r0, [r3, r4, lsl #2]
    void *parent = pq->buffer[CC_PARENT(i)];
 100669c:	e7931102 	ldr	r1, [r3, r2, lsl #2]

    while (i != 0 && pq->cmp(child, parent) > 0) {
 10066a0:	e595301c 	ldr	r3, [r5, #28]
 10066a4:	e12fff33 	blx	r3
 10066a8:	e3500000 	cmp	r0, #0
        void *tmp = pq->buffer[i];
 10066ac:	e1a02104 	lsl	r2, r4, #2
    while (i != 0 && pq->cmp(child, parent) > 0) {
 10066b0:	da00000d 	ble	10066ec <pqueue_push+0x98>
        void *tmp = pq->buffer[i];
 10066b4:	e595300c 	ldr	r3, [r5, #12]
 10066b8:	e7930104 	ldr	r0, [r3, r4, lsl #2]
        pq->buffer[i] = pq->buffer[CC_PARENT(i)];
 10066bc:	e1a040a6 	lsr	r4, r6, #1
 10066c0:	e793c104 	ldr	ip, [r3, r4, lsl #2]
        pq->buffer[CC_PARENT(i)] = tmp;

        i      = CC_PARENT(i);
        child  = pq->buffer[i];
        parent = pq->buffer[CC_PARENT(i)];
 10066c4:	e2446001 	sub	r6, r4, #1
 10066c8:	e1a010a6 	lsr	r1, r6, #1
    while (i != 0 && pq->cmp(child, parent) > 0) {
 10066cc:	e3540000 	cmp	r4, #0
        pq->buffer[i] = pq->buffer[CC_PARENT(i)];
 10066d0:	e783c002 	str	ip, [r3, r2]
        pq->buffer[CC_PARENT(i)] = tmp;
 10066d4:	e595300c 	ldr	r3, [r5, #12]
 10066d8:	e7830104 	str	r0, [r3, r4, lsl #2]
        child  = pq->buffer[i];
 10066dc:	e595300c 	ldr	r3, [r5, #12]
 10066e0:	e7930104 	ldr	r0, [r3, r4, lsl #2]
        parent = pq->buffer[CC_PARENT(i)];
 10066e4:	e7931101 	ldr	r1, [r3, r1, lsl #2]
    while (i != 0 && pq->cmp(child, parent) > 0) {
 10066e8:	1affffec 	bne	10066a0 <pqueue_push+0x4c>
        return CC_OK;
 10066ec:	e3a00000 	mov	r0, #0
 10066f0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (pq->capacity == CC_MAX_ELEMENTS)
 10066f4:	e3730002 	cmn	r3, #2
 10066f8:	0a00001a 	beq	1006768 <pqueue_push+0x114>
    size_t new_capacity = pq->capacity * pq->exp_factor;
 10066fc:	ee073a90 	vmov	s15, r3
 1006700:	ed907a02 	vldr	s14, [r0, #8]
 1006704:	eef87a67 	vcvt.f32.u32	s15, s15
    void **new_buff = pq->mem_alloc(new_capacity * sizeof(void*));
 1006708:	e5902010 	ldr	r2, [r0, #16]
    size_t new_capacity = pq->capacity * pq->exp_factor;
 100670c:	ee677a87 	vmul.f32	s15, s15, s14
 1006710:	eefc7ae7 	vcvt.u32.f32	s15, s15
 1006714:	ee170a90 	vmov	r0, s15
        pq->capacity = CC_MAX_ELEMENTS;
 1006718:	e1530000 	cmp	r3, r0
 100671c:	31a03000 	movcc	r3, r0
 1006720:	23e03001 	mvncs	r3, #1
    void **new_buff = pq->mem_alloc(new_capacity * sizeof(void*));
 1006724:	e1a00100 	lsl	r0, r0, #2
 1006728:	e5853004 	str	r3, [r5, #4]
 100672c:	e12fff32 	blx	r2
    if (!new_buff)
 1006730:	e2506000 	subs	r6, r0, #0
 1006734:	0a000009 	beq	1006760 <pqueue_push+0x10c>
    memcpy(new_buff, pq->buffer, pq->size * sizeof(void*));
 1006738:	e5952000 	ldr	r2, [r5]
 100673c:	e595100c 	ldr	r1, [r5, #12]
 1006740:	e1a02102 	lsl	r2, r2, #2
 1006744:	eb005fed 	bl	101e700 <memcpy>
    pq->mem_free(pq->buffer);
 1006748:	e5953018 	ldr	r3, [r5, #24]
 100674c:	e595000c 	ldr	r0, [r5, #12]
 1006750:	e12fff33 	blx	r3
    pq->buffer = new_buff;
 1006754:	e5953000 	ldr	r3, [r5]
 1006758:	e585600c 	str	r6, [r5, #12]
        if (status != CC_OK)
 100675c:	eaffffc5 	b	1006678 <pqueue_push+0x24>
        return CC_ERR_ALLOC;
 1006760:	e3a00001 	mov	r0, #1
    }
    return CC_OK;
}
 1006764:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_MAX_CAPACITY;
 1006768:	e3a00004 	mov	r0, #4
 100676c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01006770 <pqueue_top>:
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if the
 * PQueue is empty.
 */
enum cc_stat pqueue_top(PQueue *pq, void **out)
{
    if (pq->size == 0)
 1006770:	e5903000 	ldr	r3, [r0]
 1006774:	e3530000 	cmp	r3, #0
        return CC_ERR_OUT_OF_RANGE;

    *out = pq->buffer[0];
 1006778:	1590300c 	ldrne	r3, [r0, #12]
    return CC_OK;
 100677c:	13a00000 	movne	r0, #0
        return CC_ERR_OUT_OF_RANGE;
 1006780:	03a00008 	moveq	r0, #8
    *out = pq->buffer[0];
 1006784:	15933000 	ldrne	r3, [r3]
 1006788:	15813000 	strne	r3, [r1]
}
 100678c:	e12fff1e 	bx	lr

01006790 <pqueue_pop>:
 * return CC_OK if the element was popped successfully, or CC_ERR_OUT_OF_RANGE
 * if pqueue was empty
 */
enum cc_stat pqueue_pop(PQueue *pq, void **out)
{
    if (pq->size == 0)
 1006790:	e5903000 	ldr	r3, [r0]
 1006794:	e3530000 	cmp	r3, #0
 1006798:	0a000059 	beq	1006904 <pqueue_pop+0x174>
        return CC_ERR_OUT_OF_RANGE;

    void *tmp = pq->buffer[0];
 100679c:	e590200c 	ldr	r2, [r0, #12]
{
 10067a0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10067a4:	e24dd014 	sub	sp, sp, #20
 10067a8:	e58d1008 	str	r1, [sp, #8]
    pq->buffer[0] = pq->buffer[pq->size - 1];
 10067ac:	e2431107 	sub	r1, r3, #-1073741823	; 0xc0000001
 10067b0:	e1a04000 	mov	r4, r0
    pq->buffer[pq->size - 1] = tmp;

    tmp = pq->buffer[pq->size - 1];
    pq->size--;
 10067b4:	e2433001 	sub	r3, r3, #1
    pq->buffer[0] = pq->buffer[pq->size - 1];
 10067b8:	e792c101 	ldr	ip, [r2, r1, lsl #2]
 * @param[in] pq the PQueue structure whose heap property is to be maintained
 * @param[in] index the index from where we need to apply this operation
 */
static void pqueue_heapify(PQueue *pq, size_t index)
{
    if (pq->size <= 1)
 10067bc:	e3530001 	cmp	r3, #1
    void *tmp = pq->buffer[0];
 10067c0:	e5920000 	ldr	r0, [r2]
    pq->buffer[0] = pq->buffer[pq->size - 1];
 10067c4:	e582c000 	str	ip, [r2]
    pq->buffer[pq->size - 1] = tmp;
 10067c8:	e594200c 	ldr	r2, [r4, #12]
 10067cc:	e7820101 	str	r0, [r2, r1, lsl #2]
    tmp = pq->buffer[pq->size - 1];
 10067d0:	e594200c 	ldr	r2, [r4, #12]
 10067d4:	e7921101 	ldr	r1, [r2, r1, lsl #2]
    pq->size--;
 10067d8:	e5843000 	str	r3, [r4]
    tmp = pq->buffer[pq->size - 1];
 10067dc:	e58d100c 	str	r1, [sp, #12]
    if (pq->size <= 1)
 10067e0:	9a00003f 	bls	10068e4 <pqueue_pop+0x154>

    void *left     = pq->buffer[L];
    void *right    = pq->buffer[R];
    void *indexPtr = pq->buffer[index];

    if (L >= pq->size || R >= pq->size)
 10067e4:	e3530002 	cmp	r3, #2
    void *left     = pq->buffer[L];
 10067e8:	e5929004 	ldr	r9, [r2, #4]
    void *right    = pq->buffer[R];
 10067ec:	e5923008 	ldr	r3, [r2, #8]
    void *indexPtr = pq->buffer[index];
 10067f0:	e5928000 	ldr	r8, [r2]
    if (L >= pq->size || R >= pq->size)
 10067f4:	9a00003a 	bls	10068e4 <pqueue_pop+0x154>
 10067f8:	e3a0b000 	mov	fp, #0
    void *left     = pq->buffer[L];
 10067fc:	e3a02004 	mov	r2, #4
    void *right    = pq->buffer[R];
 1006800:	e3a07008 	mov	r7, #8
    void *indexPtr = pq->buffer[index];
 1006804:	e1a0a00b 	mov	sl, fp
    void *left     = pq->buffer[L];
 1006808:	e58d2000 	str	r2, [sp]
    size_t R   = CC_RIGHT(index);
 100680c:	e3a05002 	mov	r5, #2
    size_t L   = CC_LEFT(index);
 1006810:	e3a06001 	mov	r6, #1
 1006814:	ea000020 	b	100689c <pqueue_pop+0x10c>
    if (pq->cmp(indexPtr, left) < 0) {
        indexPtr = left;
        index = L;
    }

    if (pq->cmp(indexPtr, right) < 0) {
 1006818:	e1a00008 	mov	r0, r8
 100681c:	e594301c 	ldr	r3, [r4, #28]
 1006820:	e12fff33 	blx	r3
 1006824:	e3500000 	cmp	r0, #0
 1006828:	aa00002d 	bge	10068e4 <pqueue_pop+0x154>
    size_t L   = CC_LEFT(index);
 100682c:	e1a03085 	lsl	r3, r5, #1
        indexPtr = right;
        index = R;
    }

    if (index != tmp) {
 1006830:	e15b0005 	cmp	fp, r5
    size_t R   = CC_RIGHT(index);
 1006834:	e2850001 	add	r0, r5, #1
    size_t L   = CC_LEFT(index);
 1006838:	e2836001 	add	r6, r3, #1
    if (L >= pq->size || R >= pq->size)
 100683c:	e1a0b005 	mov	fp, r5
    size_t R   = CC_RIGHT(index);
 1006840:	e2833002 	add	r3, r3, #2
    if (index != tmp) {
 1006844:	0a000026 	beq	10068e4 <pqueue_pop+0x154>
        void *swap_tmp = pq->buffer[tmp];
 1006848:	e594200c 	ldr	r2, [r4, #12]
    void *left     = pq->buffer[L];
 100684c:	e1a01106 	lsl	r1, r6, #2
 1006850:	e58d1000 	str	r1, [sp]
        pq->buffer[tmp] = pq->buffer[index];
 1006854:	e792e007 	ldr	lr, [r2, r7]
    if (pq->size <= 1)
 1006858:	e5941000 	ldr	r1, [r4]
        void *swap_tmp = pq->buffer[tmp];
 100685c:	e792c00a 	ldr	ip, [r2, sl]
        pq->buffer[tmp] = pq->buffer[index];
 1006860:	e782e00a 	str	lr, [r2, sl]
    void *indexPtr = pq->buffer[index];
 1006864:	e1a0a105 	lsl	sl, r5, #2
        pq->buffer[index] = swap_tmp;
 1006868:	e594200c 	ldr	r2, [r4, #12]
    if (pq->size <= 1)
 100686c:	e3510001 	cmp	r1, #1
        pq->buffer[index] = swap_tmp;
 1006870:	e782c007 	str	ip, [r2, r7]
    if (pq->size <= 1)
 1006874:	9a00001a 	bls	10068e4 <pqueue_pop+0x154>
 1006878:	e594200c 	ldr	r2, [r4, #12]
    if (L >= pq->size || R >= pq->size)
 100687c:	e1510003 	cmp	r1, r3
 1006880:	81510006 	cmphi	r1, r6
    void *right    = pq->buffer[R];
 1006884:	e1a07180 	lsl	r7, r0, #3
    void *indexPtr = pq->buffer[index];
 1006888:	e7928105 	ldr	r8, [r2, r5, lsl #2]
    if (L >= pq->size || R >= pq->size)
 100688c:	e1a05003 	mov	r5, r3
    void *left     = pq->buffer[L];
 1006890:	e7929106 	ldr	r9, [r2, r6, lsl #2]
    void *right    = pq->buffer[R];
 1006894:	e7923180 	ldr	r3, [r2, r0, lsl #3]
    if (L >= pq->size || R >= pq->size)
 1006898:	9a000011 	bls	10068e4 <pqueue_pop+0x154>
    if (pq->cmp(indexPtr, left) < 0) {
 100689c:	e1a01009 	mov	r1, r9
 10068a0:	e594201c 	ldr	r2, [r4, #28]
 10068a4:	e1a00008 	mov	r0, r8
 10068a8:	e58d3004 	str	r3, [sp, #4]
 10068ac:	e12fff32 	blx	r2
    if (pq->cmp(indexPtr, right) < 0) {
 10068b0:	e59d3004 	ldr	r3, [sp, #4]
    if (pq->cmp(indexPtr, left) < 0) {
 10068b4:	e3500000 	cmp	r0, #0
    if (pq->cmp(indexPtr, right) < 0) {
 10068b8:	e1a00009 	mov	r0, r9
 10068bc:	e1a01003 	mov	r1, r3
    if (pq->cmp(indexPtr, left) < 0) {
 10068c0:	aaffffd4 	bge	1006818 <pqueue_pop+0x88>
    if (pq->cmp(indexPtr, right) < 0) {
 10068c4:	e594301c 	ldr	r3, [r4, #28]
 10068c8:	e12fff33 	blx	r3
 10068cc:	e59d3000 	ldr	r3, [sp]
 10068d0:	e3500000 	cmp	r0, #0
 10068d4:	b1a03007 	movlt	r3, r7
 10068d8:	a1a05006 	movge	r5, r6
 10068dc:	e1a07003 	mov	r7, r3
 10068e0:	eaffffd1 	b	100682c <pqueue_pop+0x9c>
    if (out)
 10068e4:	e59d3008 	ldr	r3, [sp, #8]
 10068e8:	e3530000 	cmp	r3, #0
 10068ec:	01a00003 	moveq	r0, r3
        *out = tmp;
 10068f0:	159d200c 	ldrne	r2, [sp, #12]
    return CC_OK;
 10068f4:	13a00000 	movne	r0, #0
        *out = tmp;
 10068f8:	15832000 	strne	r2, [r3]
}
 10068fc:	e28dd014 	add	sp, sp, #20
 1006900:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return CC_ERR_OUT_OF_RANGE;
 1006904:	e3a00008 	mov	r0, #8
}
 1006908:	e12fff1e 	bx	lr

0100690c <queue_conf_init>:
 *
 * @param[in, out] conf the configuration struct that is being initialized
 */
void queue_conf_init(QueueConf *conf)
{
    deque_conf_init(conf);
 100690c:	eaffecde 	b	1001c8c <deque_conf_init>

01006910 <queue_new>:
 *
 * @return  CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new Queue structure failed.
 */
enum cc_stat queue_new(Queue **queue)
{
 1006910:	e92d4030 	push	{r4, r5, lr}
 1006914:	e24dd01c 	sub	sp, sp, #28
 1006918:	e1a05000 	mov	r5, r0
    deque_conf_init(conf);
 100691c:	e28d0008 	add	r0, sp, #8
 1006920:	ebffecd9 	bl	1001c8c <deque_conf_init>
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the memory
 * allocation for the new Queue structure failed.
 */
enum cc_stat queue_new_conf(QueueConf const * const conf, Queue **q)
{
    Queue *queue = conf->mem_calloc(1, sizeof(Queue));
 1006924:	e59d3010 	ldr	r3, [sp, #16]
 1006928:	e3a01010 	mov	r1, #16
 100692c:	e3a00001 	mov	r0, #1
 1006930:	e12fff33 	blx	r3

    if (!queue)
 1006934:	e2504000 	subs	r4, r0, #0
        return CC_ERR_ALLOC;
 1006938:	03a00001 	moveq	r0, #1
    if (!queue)
 100693c:	0a00000b 	beq	1006970 <queue_new+0x60>

    Deque *deque;
    deque_new_conf(conf, &deque);
 1006940:	e28d0008 	add	r0, sp, #8
 1006944:	e28d1004 	add	r1, sp, #4
 1006948:	ebffeca2 	bl	1001bd8 <deque_new_conf>

    if (!deque) {
 100694c:	e59d3004 	ldr	r3, [sp, #4]
 1006950:	e3530000 	cmp	r3, #0
 1006954:	0a000007 	beq	1006978 <queue_new+0x68>
        conf->mem_free(queue);
        return CC_ERR_ALLOC;
    }

    queue->d          = deque;
    queue->mem_alloc  = conf->mem_alloc;
 1006958:	e28d100c 	add	r1, sp, #12
    queue->d          = deque;
 100695c:	e5843000 	str	r3, [r4]
    queue->mem_alloc  = conf->mem_alloc;
 1006960:	e891000e 	ldm	r1, {r1, r2, r3}
    queue->mem_calloc = conf->mem_calloc;
    queue->mem_free   = conf->mem_free;

    *q = queue;

    return CC_OK;
 1006964:	e3a00000 	mov	r0, #0
    queue->mem_alloc  = conf->mem_alloc;
 1006968:	e984000e 	stmib	r4, {r1, r2, r3}
    *q = queue;
 100696c:	e5854000 	str	r4, [r5]
}
 1006970:	e28dd01c 	add	sp, sp, #28
 1006974:	e8bd8030 	pop	{r4, r5, pc}
        conf->mem_free(queue);
 1006978:	e1a00004 	mov	r0, r4
 100697c:	e59d3014 	ldr	r3, [sp, #20]
 1006980:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1006984:	e3a00001 	mov	r0, #1
}
 1006988:	e28dd01c 	add	sp, sp, #28
 100698c:	e8bd8030 	pop	{r4, r5, pc}

01006990 <queue_new_conf>:
{
 1006990:	e92d4070 	push	{r4, r5, r6, lr}
 1006994:	e1a04000 	mov	r4, r0
    Queue *queue = conf->mem_calloc(1, sizeof(Queue));
 1006998:	e5903008 	ldr	r3, [r0, #8]
{
 100699c:	e24dd008 	sub	sp, sp, #8
 10069a0:	e1a06001 	mov	r6, r1
    Queue *queue = conf->mem_calloc(1, sizeof(Queue));
 10069a4:	e3a00001 	mov	r0, #1
 10069a8:	e3a01010 	mov	r1, #16
 10069ac:	e12fff33 	blx	r3
    if (!queue)
 10069b0:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 10069b4:	03a00001 	moveq	r0, #1
    if (!queue)
 10069b8:	0a00000a 	beq	10069e8 <queue_new_conf+0x58>
    deque_new_conf(conf, &deque);
 10069bc:	e28d1004 	add	r1, sp, #4
 10069c0:	e1a00004 	mov	r0, r4
 10069c4:	ebffec83 	bl	1001bd8 <deque_new_conf>
    if (!deque) {
 10069c8:	e59d3004 	ldr	r3, [sp, #4]
 10069cc:	e3530000 	cmp	r3, #0
 10069d0:	0a000006 	beq	10069f0 <queue_new_conf+0x60>
    queue->d          = deque;
 10069d4:	e5853000 	str	r3, [r5]
    return CC_OK;
 10069d8:	e3a00000 	mov	r0, #0
    queue->mem_alloc  = conf->mem_alloc;
 10069dc:	e994000e 	ldmib	r4, {r1, r2, r3}
 10069e0:	e985000e 	stmib	r5, {r1, r2, r3}
    *q = queue;
 10069e4:	e5865000 	str	r5, [r6]
}
 10069e8:	e28dd008 	add	sp, sp, #8
 10069ec:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(queue);
 10069f0:	e1a00005 	mov	r0, r5
 10069f4:	e594300c 	ldr	r3, [r4, #12]
 10069f8:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10069fc:	e3a00001 	mov	r0, #1
}
 1006a00:	e28dd008 	add	sp, sp, #8
 1006a04:	e8bd8070 	pop	{r4, r5, r6, pc}

01006a08 <queue_destroy>:
 * Destroys the queue structure, but leaves the data it used to hold intact.
 *
 * @param[in] queue the queue that is to be destroyed
 */
void queue_destroy(Queue *queue)
{
 1006a08:	e92d4010 	push	{r4, lr}
 1006a0c:	e1a04000 	mov	r4, r0
    deque_destroy(queue->d);
 1006a10:	e5900000 	ldr	r0, [r0]
 1006a14:	ebffeca6 	bl	1001cb4 <deque_destroy>
    queue->mem_free(queue);
 1006a18:	e594300c 	ldr	r3, [r4, #12]
 1006a1c:	e1a00004 	mov	r0, r4
}
 1006a20:	e8bd4010 	pop	{r4, lr}
    queue->mem_free(queue);
 1006a24:	e12fff13 	bx	r3

01006a28 <queue_destroy_cb>:
 *       elements allocated on the stack.
 *
 * @param[in] queue the queue that is to be destroyed
 */
void queue_destroy_cb(Queue *queue, void (*cb) (void*))
{
 1006a28:	e92d4010 	push	{r4, lr}
 1006a2c:	e1a04000 	mov	r4, r0
    deque_destroy_cb(queue->d, cb);
 1006a30:	e5900000 	ldr	r0, [r0]
 1006a34:	ebffeca7 	bl	1001cd8 <deque_destroy_cb>
    free(queue);
 1006a38:	e1a00004 	mov	r0, r4
}
 1006a3c:	e8bd4010 	pop	{r4, lr}
    free(queue);
 1006a40:	ea0088c8 	b	1028d68 <__free_from_arm>

01006a44 <queue_peek>:
 * @return CC_OK if the element was found, or CC_ERR_OUT_OF_RANGE if the
 * Queue is empty.
 */
enum cc_stat queue_peek(Queue const * const queue, void **out)
{
    return deque_get_last(queue->d, out);
 1006a44:	e5900000 	ldr	r0, [r0]
 1006a48:	eaffeedb 	b	10025bc <deque_get_last>

01006a4c <queue_poll>:
 * @return CC_OK if the element was found, or CC_ERR_OUT_OF_RANGE if the
 * Queue is empty.
 */
enum cc_stat queue_poll(Queue *queue, void **out)
{
    return deque_remove_last(queue->d, out);
 1006a4c:	e5900000 	ldr	r0, [r0]
 1006a50:	eaffee8e 	b	1002490 <deque_remove_last>

01006a54 <queue_enqueue>:
 * @return CC_OK if the element was successfully added, or CC_ERR_ALLOC
 * if the memory allocation for the new element failed.
 */
enum cc_stat queue_enqueue(Queue *queue, void *element)
{
    return deque_add_first(queue->d, element);
 1006a54:	e5900000 	ldr	r0, [r0]
 1006a58:	eaffecd4 	b	1001db0 <deque_add_first>

01006a5c <queue_size>:
 *
 * @return the number of elements within the queue.
 */
size_t queue_size(Queue const * const queue)
{
    return deque_size(queue->d);
 1006a5c:	e5900000 	ldr	r0, [r0]
 1006a60:	eafff005 	b	1002a7c <deque_size>

01006a64 <queue_foreach>:
 * @param[in] queue the queue on which this operation is performed
 * @param[in] fn the operation function that is to be invoked on each queue element
 */
void queue_foreach(Queue *queue, void (*fn) (void*))
{
    deque_foreach(queue->d, fn);
 1006a64:	e5900000 	ldr	r0, [r0]
 1006a68:	eafff009 	b	1002a94 <deque_foreach>

01006a6c <queue_iter_init>:
 * @param[in] iter the iterator that is being initialized
 * @param[in] queue the queue to iterate over
 */
void queue_iter_init(QueueIter *iter, Queue *queue)
{
    deque_iter_init(&(iter->i), queue->d);
 1006a6c:	e5911000 	ldr	r1, [r1]
 1006a70:	eafff0f0 	b	1002e38 <deque_iter_init>

01006a74 <queue_iter_next>:
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the Queue has been reached.
 */
enum cc_stat queue_iter_next(QueueIter *iter, void **out)
{
    return deque_iter_next(&(iter->i), out);
 1006a74:	eafff0f3 	b	1002e48 <deque_iter_next>

01006a78 <queue_iter_replace>:
 * @return  CC_OK if the element was replaced successfully, or
 * CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat queue_iter_replace(QueueIter *iter, void *replacement, void **out)
{
    return deque_iter_replace(&(iter->i), replacement, out);
 1006a78:	eafff19a 	b	10030e8 <deque_iter_replace>

01006a7c <queue_zip_iter_init>:
 * @param[in] q1   first queue
 * @param[in] q2   second queue
 */
void queue_zip_iter_init(QueueZipIter *iter, Queue *q1, Queue *q2)
{
    deque_zip_iter_init(&(iter->i), q1->d, q2->d);
 1006a7c:	e5922000 	ldr	r2, [r2]
 1006a80:	e5911000 	ldr	r1, [r1]
 1006a84:	eafff1b2 	b	1003154 <deque_zip_iter_init>

01006a88 <queue_zip_iter_next>:
 * @return CC_OK if a next element pair is returned, or CC_ITER_END if the end
 * of one of the queues has been reached.
 */
enum cc_stat queue_zip_iter_next(QueueZipIter *iter, void **out1, void **out2)
{
    return deque_zip_iter_next(&(iter->i), out1, out2);
 1006a88:	eafff1b5 	b	1003164 <deque_zip_iter_next>

01006a8c <queue_zip_iter_replace>:
 *
 * @return CC_OK if the element was successfully replaced, or CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat queue_zip_iter_replace(QueueZipIter *iter, void *e1, void *e2, void **out1, void **out2)
{
    return deque_zip_iter_replace(&(iter->i), e1, e2, out1, out2);
 1006a8c:	eafff232 	b	100335c <deque_zip_iter_replace>

01006a90 <rbuf_new>:
    void  (*mem_free)   (void *block);

};

enum cc_stat rbuf_new(Rbuf **rbuf)
{
 1006a90:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    return rbuf_conf_new(&conf, rbuf);
}

enum cc_stat rbuf_conf_new(RbufConf *rconf, Rbuf **rbuf)
{
    Rbuf *ringbuf = rconf->mem_calloc(1, sizeof(Rbuf));
 1006a94:	e3a01020 	mov	r1, #32
{
 1006a98:	e1a05000 	mov	r5, r0
    Rbuf *ringbuf = rconf->mem_calloc(1, sizeof(Rbuf));
 1006a9c:	e3a00001 	mov	r0, #1
 1006aa0:	fa00597e 	blx	101d0a0 <calloc>
    if (!ringbuf)
 1006aa4:	e2504000 	subs	r4, r0, #0
 1006aa8:	0a000016 	beq	1006b08 <rbuf_new+0x78>
       return CC_ERR_ALLOC;
    if (!(ringbuf->buf = rconf->mem_calloc(rconf->capacity, sizeof(uint64_t)))) {
 1006aac:	e3a01008 	mov	r1, #8
 1006ab0:	e3a0000a 	mov	r0, #10
 1006ab4:	fa005979 	blx	101d0a0 <calloc>
 1006ab8:	e3500000 	cmp	r0, #0
 1006abc:	e5840010 	str	r0, [r4, #16]
 1006ac0:	0a000012 	beq	1006b10 <rbuf_new+0x80>
      rconf->mem_free(ringbuf);
      return CC_ERR_ALLOC;
    }

    ringbuf->mem_alloc = rconf->mem_alloc;
 1006ac4:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    ringbuf->mem_calloc = rconf->mem_calloc;
 1006ac8:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    ringbuf->mem_free = rconf->mem_free;
 1006acc:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    ringbuf->mem_alloc = rconf->mem_alloc;
 1006ad0:	e3401101 	movt	r1, #257	; 0x101
    ringbuf->mem_calloc = rconf->mem_calloc;
 1006ad4:	e3402101 	movt	r2, #257	; 0x101
    ringbuf->mem_free = rconf->mem_free;
 1006ad8:	e3403101 	movt	r3, #257	; 0x101
    ringbuf->capacity = rconf->capacity;
    ringbuf->size = 0;
 1006adc:	e3a06000 	mov	r6, #0
 1006ae0:	e3a0700a 	mov	r7, #10
 1006ae4:	e3a08000 	mov	r8, #0
 1006ae8:	e3a09000 	mov	r9, #0
    ringbuf->head = 0, ringbuf->tail = 0;
    *rbuf = ringbuf;
 1006aec:	e5854000 	str	r4, [r5]
    return CC_OK;
 1006af0:	e3a00000 	mov	r0, #0
    ringbuf->mem_alloc = rconf->mem_alloc;
 1006af4:	e5841014 	str	r1, [r4, #20]
    ringbuf->mem_free = rconf->mem_free;
 1006af8:	e1c421f8 	strd	r2, [r4, #24]
    ringbuf->size = 0;
 1006afc:	e1c460f0 	strd	r6, [r4]
 1006b00:	e1c480f8 	strd	r8, [r4, #8]
    return CC_OK;
 1006b04:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
       return CC_ERR_ALLOC;
 1006b08:	e3a00001 	mov	r0, #1
}
 1006b0c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
      rconf->mem_free(ringbuf);
 1006b10:	e1a00004 	mov	r0, r4
 1006b14:	fa005c65 	blx	101dcb0 <free>
      return CC_ERR_ALLOC;
 1006b18:	e3a00001 	mov	r0, #1
 1006b1c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01006b20 <rbuf_conf_new>:
{
 1006b20:	e92d4070 	push	{r4, r5, r6, lr}
 1006b24:	e1a05000 	mov	r5, r0
    Rbuf *ringbuf = rconf->mem_calloc(1, sizeof(Rbuf));
 1006b28:	e5903008 	ldr	r3, [r0, #8]
{
 1006b2c:	e1a06001 	mov	r6, r1
    Rbuf *ringbuf = rconf->mem_calloc(1, sizeof(Rbuf));
 1006b30:	e3a00001 	mov	r0, #1
 1006b34:	e3a01020 	mov	r1, #32
 1006b38:	e12fff33 	blx	r3
    if (!ringbuf)
 1006b3c:	e2504000 	subs	r4, r0, #0
 1006b40:	0a000014 	beq	1006b98 <rbuf_conf_new+0x78>
    if (!(ringbuf->buf = rconf->mem_calloc(rconf->capacity, sizeof(uint64_t)))) {
 1006b44:	e5953008 	ldr	r3, [r5, #8]
 1006b48:	e3a01008 	mov	r1, #8
 1006b4c:	e5950000 	ldr	r0, [r5]
 1006b50:	e12fff33 	blx	r3
 1006b54:	e3500000 	cmp	r0, #0
 1006b58:	e5840010 	str	r0, [r4, #16]
 1006b5c:	0a00000f 	beq	1006ba0 <rbuf_conf_new+0x80>
    ringbuf->mem_free = rconf->mem_free;
 1006b60:	e1c500d8 	ldrd	r0, [r5, #8]
    ringbuf->size = 0;
 1006b64:	e3a03000 	mov	r3, #0
    ringbuf->mem_alloc = rconf->mem_alloc;
 1006b68:	e595c004 	ldr	ip, [r5, #4]
    ringbuf->capacity = rconf->capacity;
 1006b6c:	e5952000 	ldr	r2, [r5]
    ringbuf->mem_calloc = rconf->mem_calloc;
 1006b70:	e5840018 	str	r0, [r4, #24]
    return CC_OK;
 1006b74:	e1a00003 	mov	r0, r3
    ringbuf->mem_alloc = rconf->mem_alloc;
 1006b78:	e584c014 	str	ip, [r4, #20]
    ringbuf->mem_free = rconf->mem_free;
 1006b7c:	e584101c 	str	r1, [r4, #28]
    ringbuf->capacity = rconf->capacity;
 1006b80:	e5842004 	str	r2, [r4, #4]
    ringbuf->size = 0;
 1006b84:	e5843000 	str	r3, [r4]
    ringbuf->head = 0, ringbuf->tail = 0;
 1006b88:	e5843008 	str	r3, [r4, #8]
 1006b8c:	e584300c 	str	r3, [r4, #12]
    *rbuf = ringbuf;
 1006b90:	e5864000 	str	r4, [r6]
    return CC_OK;
 1006b94:	e8bd8070 	pop	{r4, r5, r6, pc}
       return CC_ERR_ALLOC;
 1006b98:	e3a00001 	mov	r0, #1
}
 1006b9c:	e8bd8070 	pop	{r4, r5, r6, pc}
      rconf->mem_free(ringbuf);
 1006ba0:	e1a00004 	mov	r0, r4
 1006ba4:	e595300c 	ldr	r3, [r5, #12]
 1006ba8:	e12fff33 	blx	r3
      return CC_ERR_ALLOC;
 1006bac:	e3a00001 	mov	r0, #1
 1006bb0:	e8bd8070 	pop	{r4, r5, r6, pc}

01006bb4 <rbuf_conf_init>:

void rbuf_conf_init(RbufConf *rconf)
{
    rconf->capacity = DEFAULT_RBUF_CAPACITY;
    rconf->mem_alloc = malloc;
 1006bb4:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    rconf->mem_calloc = calloc;
 1006bb8:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    rconf->mem_free = free;
 1006bbc:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    rconf->capacity = DEFAULT_RBUF_CAPACITY;
 1006bc0:	e3a0c00a 	mov	ip, #10
    rconf->mem_alloc = malloc;
 1006bc4:	e3401101 	movt	r1, #257	; 0x101
    rconf->mem_calloc = calloc;
 1006bc8:	e3402101 	movt	r2, #257	; 0x101
    rconf->mem_free = free;
 1006bcc:	e3403101 	movt	r3, #257	; 0x101
    rconf->capacity = DEFAULT_RBUF_CAPACITY;
 1006bd0:	e580c000 	str	ip, [r0]
    rconf->mem_free = free;
 1006bd4:	e980000e 	stmib	r0, {r1, r2, r3}
}
 1006bd8:	e12fff1e 	bx	lr

01006bdc <rbuf_destroy>:

void rbuf_destroy(Rbuf *rbuf)
{
 1006bdc:	e92d4010 	push	{r4, lr}
 1006be0:	e1a04000 	mov	r4, r0
    rbuf->mem_free(rbuf->buf);
 1006be4:	e590301c 	ldr	r3, [r0, #28]
 1006be8:	e5900010 	ldr	r0, [r0, #16]
 1006bec:	e12fff33 	blx	r3
    rbuf->mem_free(rbuf);
 1006bf0:	e594301c 	ldr	r3, [r4, #28]
 1006bf4:	e1a00004 	mov	r0, r4
}
 1006bf8:	e8bd4010 	pop	{r4, lr}
    rbuf->mem_free(rbuf);
 1006bfc:	e12fff13 	bx	r3

01006c00 <rbuf_is_empty>:

bool rbuf_is_empty(Rbuf *rbuf)
{
    return (rbuf->size == 0);
 1006c00:	e5900000 	ldr	r0, [r0]
}
 1006c04:	e16f0f10 	clz	r0, r0
 1006c08:	e1a002a0 	lsr	r0, r0, #5
 1006c0c:	e12fff1e 	bx	lr

01006c10 <rbuf_size>:

size_t rbuf_size(Rbuf *rbuf)
{
  return rbuf->size;
}
 1006c10:	e5900000 	ldr	r0, [r0]
 1006c14:	e12fff1e 	bx	lr

01006c18 <rbuf_enqueue>:

void rbuf_enqueue(Rbuf *rbuf, uint64_t item)
{
 1006c18:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1006c1c:	e1a09003 	mov	r9, r3
    if (rbuf->head == rbuf->tail)
 1006c20:	e5905008 	ldr	r5, [r0, #8]
{
 1006c24:	e1a04000 	mov	r4, r0
 1006c28:	e1a08002 	mov	r8, r2
    if (rbuf->head == rbuf->tail)
 1006c2c:	e590300c 	ldr	r3, [r0, #12]
 1006c30:	e5906004 	ldr	r6, [r0, #4]
       rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006c34:	e2857001 	add	r7, r5, #1
    if (rbuf->head == rbuf->tail)
 1006c38:	e1550003 	cmp	r5, r3
 1006c3c:	1a000003 	bne	1006c50 <rbuf_enqueue+0x38>
       rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006c40:	e1a01006 	mov	r1, r6
 1006c44:	e1a00007 	mov	r0, r7
 1006c48:	fa00567f 	blx	101c64c <__aeabi_uidivmod>
 1006c4c:	e584100c 	str	r1, [r4, #12]
    rbuf->buf[rbuf->head] = item;
 1006c50:	e5943010 	ldr	r3, [r4, #16]
 1006c54:	e1a05185 	lsl	r5, r5, #3
    rbuf->head = (rbuf->head + 1) % rbuf->capacity;
 1006c58:	e1a00007 	mov	r0, r7
 1006c5c:	e1a01006 	mov	r1, r6
    rbuf->buf[rbuf->head] = item;
 1006c60:	e18380f5 	strd	r8, [r3, r5]
    rbuf->head = (rbuf->head + 1) % rbuf->capacity;
 1006c64:	fa005678 	blx	101c64c <__aeabi_uidivmod>
    if (rbuf->size < rbuf->capacity)
 1006c68:	e5943000 	ldr	r3, [r4]
    rbuf->head = (rbuf->head + 1) % rbuf->capacity;
 1006c6c:	e5841008 	str	r1, [r4, #8]
    if (rbuf->size < rbuf->capacity)
 1006c70:	e1530006 	cmp	r3, r6
       ++rbuf->size;
 1006c74:	32833001 	addcc	r3, r3, #1
 1006c78:	35843000 	strcc	r3, [r4]
}
 1006c7c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01006c80 <rbuf_dequeue>:

enum cc_stat rbuf_dequeue(Rbuf *rbuf, uint64_t *out)
{
 1006c80:	e92d4070 	push	{r4, r5, r6, lr}
    return (rbuf->size == 0);
 1006c84:	e5905000 	ldr	r5, [r0]
    if (rbuf_is_empty(rbuf))
 1006c88:	e3550000 	cmp	r5, #0
 1006c8c:	0a00000f 	beq	1006cd0 <rbuf_dequeue+0x50>
       return CC_ERR_OUT_OF_RANGE;
    *out = rbuf->buf[rbuf->tail];
 1006c90:	e590300c 	ldr	r3, [r0, #12]
 1006c94:	e1a0c001 	mov	ip, r1
 1006c98:	e5902010 	ldr	r2, [r0, #16]
 1006c9c:	e1a04000 	mov	r4, r0
    rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006ca0:	e5901004 	ldr	r1, [r0, #4]
    --rbuf->size;
 1006ca4:	e2455001 	sub	r5, r5, #1
    rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006ca8:	e2830001 	add	r0, r3, #1
    *out = rbuf->buf[rbuf->tail];
 1006cac:	e1a03183 	lsl	r3, r3, #3
 1006cb0:	e0822003 	add	r2, r2, r3
 1006cb4:	e1c220d0 	ldrd	r2, [r2]
 1006cb8:	e1cc20f0 	strd	r2, [ip]
    rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006cbc:	fa005662 	blx	101c64c <__aeabi_uidivmod>
    --rbuf->size;
 1006cc0:	e5845000 	str	r5, [r4]
    return CC_OK;
 1006cc4:	e3a00000 	mov	r0, #0
    rbuf->tail = (rbuf->tail + 1) % rbuf->capacity;
 1006cc8:	e584100c 	str	r1, [r4, #12]
    return CC_OK;
 1006ccc:	e8bd8070 	pop	{r4, r5, r6, pc}
       return CC_ERR_OUT_OF_RANGE;
 1006cd0:	e3a00008 	mov	r0, #8
}
 1006cd4:	e8bd8070 	pop	{r4, r5, r6, pc}

01006cd8 <rbuf_peek>:

uint64_t rbuf_peek(Rbuf *rbuf, int index)
{
    return rbuf->buf[index];
 1006cd8:	e5903010 	ldr	r3, [r0, #16]
 1006cdc:	e1a01181 	lsl	r1, r1, #3
}
 1006ce0:	e18100d3 	ldrd	r0, [r1, r3]
 1006ce4:	e12fff1e 	bx	lr

01006ce8 <slist_conf_init>:
 *
 * @param[in] conf the SListConf struct that is being initialized.
 */
void slist_conf_init(SListConf *conf)
{
    conf->mem_alloc  = malloc;
 1006ce8:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 1006cec:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 1006cf0:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->mem_alloc  = malloc;
 1006cf4:	e3401101 	movt	r1, #257	; 0x101
    conf->mem_calloc = calloc;
 1006cf8:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 1006cfc:	e3403101 	movt	r3, #257	; 0x101
 1006d00:	e880000e 	stm	r0, {r1, r2, r3}
}
 1006d04:	e12fff1e 	bx	lr

01006d08 <slist_new>:
 *
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new SList structure failed.
 */
enum cc_stat slist_new(SList **out)
{
 1006d08:	e92d4010 	push	{r4, lr}
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new SList structure failed.
 */
enum cc_stat slist_new_conf(SListConf const * const conf, SList **out)
{
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1006d0c:	e3a01018 	mov	r1, #24
{
 1006d10:	e1a04000 	mov	r4, r0
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1006d14:	e3a00001 	mov	r0, #1
 1006d18:	fa0058e0 	blx	101d0a0 <calloc>

    if (!list)
 1006d1c:	e2503000 	subs	r3, r0, #0
 1006d20:	0a00000b 	beq	1006d54 <slist_new+0x4c>
        return CC_ERR_ALLOC;

    list->mem_alloc  = conf->mem_alloc;
 1006d24:	e30dcca1 	movw	ip, #56481	; 0xdca1
    list->mem_calloc = conf->mem_calloc;
 1006d28:	e30d10a1 	movw	r1, #53409	; 0xd0a1
    list->mem_free   = conf->mem_free;
 1006d2c:	e30d2cb1 	movw	r2, #56497	; 0xdcb1
    list->mem_alloc  = conf->mem_alloc;
 1006d30:	e340c101 	movt	ip, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1006d34:	e3401101 	movt	r1, #257	; 0x101
    list->mem_free   = conf->mem_free;
 1006d38:	e3402101 	movt	r2, #257	; 0x101

    *out = list;
 1006d3c:	e5843000 	str	r3, [r4]
    return CC_OK;
 1006d40:	e3a00000 	mov	r0, #0
    list->mem_alloc  = conf->mem_alloc;
 1006d44:	e583c00c 	str	ip, [r3, #12]
    list->mem_calloc = conf->mem_calloc;
 1006d48:	e5831010 	str	r1, [r3, #16]
    list->mem_free   = conf->mem_free;
 1006d4c:	e5832014 	str	r2, [r3, #20]
    return CC_OK;
 1006d50:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_ALLOC;
 1006d54:	e3a00001 	mov	r0, #1
}
 1006d58:	e8bd8010 	pop	{r4, pc}

01006d5c <slist_new_conf>:
{
 1006d5c:	e92d4070 	push	{r4, r5, r6, lr}
 1006d60:	e1a04000 	mov	r4, r0
 1006d64:	e1a05001 	mov	r5, r1
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1006d68:	e5903004 	ldr	r3, [r0, #4]
 1006d6c:	e3a01018 	mov	r1, #24
 1006d70:	e3a00001 	mov	r0, #1
 1006d74:	e12fff33 	blx	r3
    if (!list)
 1006d78:	e2503000 	subs	r3, r0, #0
    list->mem_alloc  = conf->mem_alloc;
 1006d7c:	1594c000 	ldrne	ip, [r4]
    return CC_OK;
 1006d80:	13a00000 	movne	r0, #0
    list->mem_alloc  = conf->mem_alloc;
 1006d84:	19940006 	ldmibne	r4, {r1, r2}
        return CC_ERR_ALLOC;
 1006d88:	03a00001 	moveq	r0, #1
    list->mem_alloc  = conf->mem_alloc;
 1006d8c:	1583c00c 	strne	ip, [r3, #12]
 1006d90:	15831010 	strne	r1, [r3, #16]
 1006d94:	15832014 	strne	r2, [r3, #20]
    *out = list;
 1006d98:	15853000 	strne	r3, [r5]
}
 1006d9c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006da0 <slist_destroy>:
 *
 * @return false if the list is already y empty, otherwise returns true
 */
static bool unlinkn_all(SList *list, void (*cb) (void*))
{
    if (list->size == 0)
 1006da0:	e5903000 	ldr	r3, [r0]
{
 1006da4:	e92d4070 	push	{r4, r5, r6, lr}
 1006da8:	e1a04000 	mov	r4, r0
    if (list->size == 0)
 1006dac:	e3530000 	cmp	r3, #0
 1006db0:	0a00000d 	beq	1006dec <slist_destroy+0x4c>
        return false;

    SNode *n = list->head;
 1006db4:	e5900004 	ldr	r0, [r0, #4]

    while (n) {
 1006db8:	e3500000 	cmp	r0, #0
 1006dbc:	0a000007 	beq	1006de0 <slist_destroy+0x40>
        SNode *tmp = n->next;
 1006dc0:	e5905004 	ldr	r5, [r0, #4]

        if (cb)
            cb(n->data);

        list->mem_free(n);
 1006dc4:	e5943014 	ldr	r3, [r4, #20]
 1006dc8:	e12fff33 	blx	r3
        n = tmp;
        list->size--;
 1006dcc:	e5943000 	ldr	r3, [r4]
    while (n) {
 1006dd0:	e2550000 	subs	r0, r5, #0
        list->size--;
 1006dd4:	e2433001 	sub	r3, r3, #1
 1006dd8:	e5843000 	str	r3, [r4]
    while (n) {
 1006ddc:	1afffff7 	bne	1006dc0 <slist_destroy+0x20>
        list->head = NULL;
 1006de0:	e3a03000 	mov	r3, #0
 1006de4:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1006de8:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1006dec:	e5943014 	ldr	r3, [r4, #20]
 1006df0:	e1a00004 	mov	r0, r4
}
 1006df4:	e8bd4070 	pop	{r4, r5, r6, lr}
    list->mem_free(list);
 1006df8:	e12fff13 	bx	r3

01006dfc <slist_destroy_cb>:
    if (list->size == 0)
 1006dfc:	e5903000 	ldr	r3, [r0]
{
 1006e00:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1006e04:	e1a04000 	mov	r4, r0
    if (list->size == 0)
 1006e08:	e3530000 	cmp	r3, #0
 1006e0c:	0a000012 	beq	1006e5c <slist_destroy_cb+0x60>
    SNode *n = list->head;
 1006e10:	e5905004 	ldr	r5, [r0, #4]
    while (n) {
 1006e14:	e3550000 	cmp	r5, #0
 1006e18:	0a00000c 	beq	1006e50 <slist_destroy_cb+0x54>
 1006e1c:	e3510000 	cmp	r1, #0
 1006e20:	e1a07001 	mov	r7, r1
 1006e24:	0a000010 	beq	1006e6c <slist_destroy_cb+0x70>
        SNode *tmp = n->next;
 1006e28:	e8950041 	ldm	r5, {r0, r6}
            cb(n->data);
 1006e2c:	e12fff37 	blx	r7
        list->mem_free(n);
 1006e30:	e1a00005 	mov	r0, r5
 1006e34:	e5943014 	ldr	r3, [r4, #20]
 1006e38:	e12fff33 	blx	r3
        list->size--;
 1006e3c:	e5943000 	ldr	r3, [r4]
    while (n) {
 1006e40:	e2565000 	subs	r5, r6, #0
        list->size--;
 1006e44:	e2433001 	sub	r3, r3, #1
 1006e48:	e5843000 	str	r3, [r4]
    while (n) {
 1006e4c:	1afffff5 	bne	1006e28 <slist_destroy_cb+0x2c>
        list->head = NULL;
 1006e50:	e3a03000 	mov	r3, #0
 1006e54:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1006e58:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1006e5c:	e5943014 	ldr	r3, [r4, #20]
 1006e60:	e1a00004 	mov	r0, r4
}
 1006e64:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
    list->mem_free(list);
 1006e68:	e12fff13 	bx	r3
        SNode *tmp = n->next;
 1006e6c:	e5956004 	ldr	r6, [r5, #4]
        list->mem_free(n);
 1006e70:	e1a00005 	mov	r0, r5
 1006e74:	e5943014 	ldr	r3, [r4, #20]
 1006e78:	e12fff33 	blx	r3
        list->size--;
 1006e7c:	e5943000 	ldr	r3, [r4]
    while (n) {
 1006e80:	e2565000 	subs	r5, r6, #0
        list->size--;
 1006e84:	e2433001 	sub	r3, r3, #1
 1006e88:	e5843000 	str	r3, [r4]
    while (n) {
 1006e8c:	1afffff6 	bne	1006e6c <slist_destroy_cb+0x70>
 1006e90:	eaffffee 	b	1006e50 <slist_destroy_cb+0x54>

01006e94 <slist_add>:
{
 1006e94:	e92d4070 	push	{r4, r5, r6, lr}
 1006e98:	e1a04000 	mov	r4, r0
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1006e9c:	e5903010 	ldr	r3, [r0, #16]
{
 1006ea0:	e1a05001 	mov	r5, r1
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1006ea4:	e3a00001 	mov	r0, #1
 1006ea8:	e3a01008 	mov	r1, #8
 1006eac:	e12fff33 	blx	r3
    if (!node)
 1006eb0:	e3500000 	cmp	r0, #0
 1006eb4:	0a00000a 	beq	1006ee4 <slist_add+0x50>
    if (list->size == 0) {
 1006eb8:	e5943000 	ldr	r3, [r4]
    node->data = element;
 1006ebc:	e5805000 	str	r5, [r0]
    if (list->size == 0) {
 1006ec0:	e3530000 	cmp	r3, #0
    list->size++;
 1006ec4:	e2833001 	add	r3, r3, #1
        list->tail->next = node;
 1006ec8:	15942008 	ldrne	r2, [r4, #8]
        list->head       = node;
 1006ecc:	05840004 	streq	r0, [r4, #4]
        list->tail->next = node;
 1006ed0:	15820004 	strne	r0, [r2, #4]
        list->tail       = node;
 1006ed4:	e5840008 	str	r0, [r4, #8]
    return CC_OK;
 1006ed8:	e3a00000 	mov	r0, #0
    list->size++;
 1006edc:	e5843000 	str	r3, [r4]
    return CC_OK;
 1006ee0:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1006ee4:	e3a00001 	mov	r0, #1
}
 1006ee8:	e8bd8070 	pop	{r4, r5, r6, pc}

01006eec <slist_add_first>:
{
 1006eec:	e92d4070 	push	{r4, r5, r6, lr}
 1006ef0:	e1a04000 	mov	r4, r0
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1006ef4:	e5903010 	ldr	r3, [r0, #16]
{
 1006ef8:	e1a05001 	mov	r5, r1
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1006efc:	e3a00001 	mov	r0, #1
 1006f00:	e3a01008 	mov	r1, #8
 1006f04:	e12fff33 	blx	r3
    if (!node)
 1006f08:	e3500000 	cmp	r0, #0
 1006f0c:	0a00000b 	beq	1006f40 <slist_add_first+0x54>
    if (list->size == 0) {
 1006f10:	e5943000 	ldr	r3, [r4]
    node->data = element;
 1006f14:	e5805000 	str	r5, [r0]
    if (list->size == 0) {
 1006f18:	e3530000 	cmp	r3, #0
    list->size++;
 1006f1c:	e2833001 	add	r3, r3, #1
        node->next = list->head;
 1006f20:	15942004 	ldrne	r2, [r4, #4]
        list->head = node;
 1006f24:	05840004 	streq	r0, [r4, #4]
        list->tail = node;
 1006f28:	05840008 	streq	r0, [r4, #8]
        node->next = list->head;
 1006f2c:	15802004 	strne	r2, [r0, #4]
        list->head = node;
 1006f30:	15840004 	strne	r0, [r4, #4]
    return CC_OK;
 1006f34:	e3a00000 	mov	r0, #0
    list->size++;
 1006f38:	e5843000 	str	r3, [r4]
    return CC_OK;
 1006f3c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1006f40:	e3a00001 	mov	r0, #1
}
 1006f44:	e8bd8070 	pop	{r4, r5, r6, pc}

01006f48 <slist_add_last>:
 1006f48:	e92d4070 	push	{r4, r5, r6, lr}
 1006f4c:	e1a04000 	mov	r4, r0
 1006f50:	e5903010 	ldr	r3, [r0, #16]
 1006f54:	e1a05001 	mov	r5, r1
 1006f58:	e3a00001 	mov	r0, #1
 1006f5c:	e3a01008 	mov	r1, #8
 1006f60:	e12fff33 	blx	r3
 1006f64:	e3500000 	cmp	r0, #0
 1006f68:	0a00000a 	beq	1006f98 <slist_add_last+0x50>
 1006f6c:	e5943000 	ldr	r3, [r4]
 1006f70:	e5805000 	str	r5, [r0]
 1006f74:	e3530000 	cmp	r3, #0
 1006f78:	e2833001 	add	r3, r3, #1
 1006f7c:	15942008 	ldrne	r2, [r4, #8]
 1006f80:	05840004 	streq	r0, [r4, #4]
 1006f84:	15820004 	strne	r0, [r2, #4]
 1006f88:	e5840008 	str	r0, [r4, #8]
 1006f8c:	e3a00000 	mov	r0, #0
 1006f90:	e5843000 	str	r3, [r4]
 1006f94:	e8bd8070 	pop	{r4, r5, r6, pc}
 1006f98:	e3a00001 	mov	r0, #1
 1006f9c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006fa0 <slist_add_at>:
 * was out of range.
 */
static enum cc_stat
get_node_at(SList *list, size_t index, SNode **node, SNode **prev)
{
    if (index >= list->size)
 1006fa0:	e5903000 	ldr	r3, [r0]
 1006fa4:	e1520003 	cmp	r2, r3
 1006fa8:	2a00001d 	bcs	1007024 <slist_add_at+0x84>

    *node = list->head;
    *prev = NULL;

    size_t i;
    for (i = 0; i < index; i++) {
 1006fac:	e3520000 	cmp	r2, #0
{
 1006fb0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1006fb4:	e1a06001 	mov	r6, r1
 1006fb8:	e1a04000 	mov	r4, r0
    *node = list->head;
 1006fbc:	e5905004 	ldr	r5, [r0, #4]
    for (i = 0; i < index; i++) {
 1006fc0:	e5907010 	ldr	r7, [r0, #16]
 1006fc4:	0a000018 	beq	100702c <slist_add_at+0x8c>
 1006fc8:	e3a03000 	mov	r3, #0
 1006fcc:	ea000000 	b	1006fd4 <slist_add_at+0x34>
        *prev = *node;
        *node = (*node)->next;
 1006fd0:	e1a05000 	mov	r5, r0
    for (i = 0; i < index; i++) {
 1006fd4:	e2833001 	add	r3, r3, #1
        *node = (*node)->next;
 1006fd8:	e5950004 	ldr	r0, [r5, #4]
    for (i = 0; i < index; i++) {
 1006fdc:	e1520003 	cmp	r2, r3
 1006fe0:	1afffffa 	bne	1006fd0 <slist_add_at+0x30>
    SNode *new = list->mem_calloc(1, sizeof(SNode));
 1006fe4:	e3a01008 	mov	r1, #8
 1006fe8:	e3a00001 	mov	r0, #1
 1006fec:	e12fff37 	blx	r7
    if (!new)
 1006ff0:	e3500000 	cmp	r0, #0
 1006ff4:	0a000008 	beq	100701c <slist_add_at+0x7c>
        SNode *tmp = prev->next;
 1006ff8:	e5953004 	ldr	r3, [r5, #4]
    new->data = element;
 1006ffc:	e5806000 	str	r6, [r0]
        prev->next = new;
 1007000:	e5850004 	str	r0, [r5, #4]
        new->next  = tmp;
 1007004:	e5803004 	str	r3, [r0, #4]
    list->size++;
 1007008:	e5943000 	ldr	r3, [r4]
    return CC_OK;
 100700c:	e3a00000 	mov	r0, #0
    list->size++;
 1007010:	e2833001 	add	r3, r3, #1
 1007014:	e5843000 	str	r3, [r4]
    return CC_OK;
 1007018:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 100701c:	e3a00001 	mov	r0, #1
}
 1007020:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (index >= list->size)
 1007024:	e3a00008 	mov	r0, #8
}
 1007028:	e12fff1e 	bx	lr
    SNode *new = list->mem_calloc(1, sizeof(SNode));
 100702c:	e3a01008 	mov	r1, #8
 1007030:	e3a00001 	mov	r0, #1
 1007034:	e12fff37 	blx	r7
    if (!new)
 1007038:	e3500000 	cmp	r0, #0
 100703c:	0afffff6 	beq	100701c <slist_add_at+0x7c>
        new->next  = list->head;
 1007040:	e5943004 	ldr	r3, [r4, #4]
    new->data = element;
 1007044:	e5806000 	str	r6, [r0]
        new->next  = list->head;
 1007048:	e5803004 	str	r3, [r0, #4]
        list->head = new;
 100704c:	e5840004 	str	r0, [r4, #4]
 1007050:	eaffffec 	b	1007008 <slist_add_at+0x68>

01007054 <slist_add_all>:
    if (list2->size == 0)
 1007054:	e5913000 	ldr	r3, [r1]
 1007058:	e3530000 	cmp	r3, #0
 100705c:	1a000001 	bne	1007068 <slist_add_all+0x14>
        return CC_OK;
 1007060:	e1a00003 	mov	r0, r3
}
 1007064:	e12fff1e 	bx	lr
{
 1007068:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    SNode *tail = NULL;
 100706c:	e3a09000 	mov	r9, #0
 1007070:	e1a08000 	mov	r8, r0
 1007074:	e1a04001 	mov	r4, r1
    SNode *head = NULL;
 1007078:	e1a06009 	mov	r6, r9
    for (i = 0; i < list->size; i++) {
 100707c:	e1a05009 	mov	r5, r9
    SNode *ins = list->head;
 1007080:	e5917004 	ldr	r7, [r1, #4]
    for (i = 0; i < list->size; i++) {
 1007084:	ea000004 	b	100709c <slist_add_all+0x48>
 1007088:	e1520005 	cmp	r2, r5
            (*t)->next = new;
 100708c:	e5890004 	str	r0, [r9, #4]
        ins = ins->next;
 1007090:	e5977004 	ldr	r7, [r7, #4]
    for (i = 0; i < list->size; i++) {
 1007094:	9a000010 	bls	10070dc <slist_add_all+0x88>
 1007098:	e1a09000 	mov	r9, r0
        SNode *new = list->mem_calloc(1, sizeof(SNode));
 100709c:	e5943010 	ldr	r3, [r4, #16]
 10070a0:	e3a01008 	mov	r1, #8
 10070a4:	e3a00001 	mov	r0, #1
 10070a8:	e12fff33 	blx	r3
        if (!new) {
 10070ac:	e3500000 	cmp	r0, #0
 10070b0:	0a000012 	beq	1007100 <slist_add_all+0xac>
        new->data = ins->data;
 10070b4:	e5972000 	ldr	r2, [r7]
        if (!*h) {
 10070b8:	e3560000 	cmp	r6, #0
    for (i = 0; i < list->size; i++) {
 10070bc:	e2855001 	add	r5, r5, #1
        new->data = ins->data;
 10070c0:	e5802000 	str	r2, [r0]
    for (i = 0; i < list->size; i++) {
 10070c4:	e5942000 	ldr	r2, [r4]
        if (!*h) {
 10070c8:	1affffee 	bne	1007088 <slist_add_all+0x34>
    for (i = 0; i < list->size; i++) {
 10070cc:	e1550002 	cmp	r5, r2
 10070d0:	e1a06000 	mov	r6, r0
        ins = ins->next;
 10070d4:	e5977004 	ldr	r7, [r7, #4]
    for (i = 0; i < list->size; i++) {
 10070d8:	3affffee 	bcc	1007098 <slist_add_all+0x44>
    if (list1->size == 0) {
 10070dc:	e5981000 	ldr	r1, [r8]
 10070e0:	e3510000 	cmp	r1, #0
        list1->head = head;
 10070e4:	05886004 	streq	r6, [r8, #4]
        list1->tail = tail;
 10070e8:	05880008 	streq	r0, [r8, #8]
    if (list1->size == 0) {
 10070ec:	1a00000d 	bne	1007128 <slist_add_all+0xd4>
    list1->size += list2->size;
 10070f0:	e0812002 	add	r2, r1, r2
    return CC_OK;
 10070f4:	e3a00000 	mov	r0, #0
    list1->size += list2->size;
 10070f8:	e5882000 	str	r2, [r8]
}
 10070fc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
            while (*h) {
 1007100:	e3560000 	cmp	r6, #0
 1007104:	0a000005 	beq	1007120 <slist_add_all+0xcc>
                SNode *tmp = (*h)->next;
 1007108:	e5965004 	ldr	r5, [r6, #4]
                list->mem_free(*h);
 100710c:	e1a00006 	mov	r0, r6
 1007110:	e5943014 	ldr	r3, [r4, #20]
 1007114:	e12fff33 	blx	r3
            while (*h) {
 1007118:	e2556000 	subs	r6, r5, #0
 100711c:	1afffff9 	bne	1007108 <slist_add_all+0xb4>
        return CC_ERR_ALLOC;
 1007120:	e3a00001 	mov	r0, #1
 1007124:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        list1->tail->next = head;
 1007128:	e5983008 	ldr	r3, [r8, #8]
 100712c:	e5836004 	str	r6, [r3, #4]
        list1->tail = tail;
 1007130:	e5880008 	str	r0, [r8, #8]
 1007134:	eaffffed 	b	10070f0 <slist_add_all+0x9c>

01007138 <slist_add_all_at>:
{
 1007138:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (list2->size == 0)
 100713c:	e5913000 	ldr	r3, [r1]
 1007140:	e3530000 	cmp	r3, #0
 1007144:	0a000031 	beq	1007210 <slist_add_all_at+0xd8>
    if (index >= list->size)
 1007148:	e5903000 	ldr	r3, [r0]
 100714c:	e1520003 	cmp	r2, r3
 1007150:	2a000033 	bcs	1007224 <slist_add_all_at+0xec>
    for (i = 0; i < index; i++) {
 1007154:	e3520000 	cmp	r2, #0
    *node = list->head;
 1007158:	e5909004 	ldr	r9, [r0, #4]
    for (i = 0; i < index; i++) {
 100715c:	0a00002d 	beq	1007218 <slist_add_all_at+0xe0>
 1007160:	e3a03000 	mov	r3, #0
 1007164:	ea000000 	b	100716c <slist_add_all_at+0x34>
        *node = (*node)->next;
 1007168:	e1a0900a 	mov	r9, sl
    for (i = 0; i < index; i++) {
 100716c:	e2833001 	add	r3, r3, #1
        *node = (*node)->next;
 1007170:	e599a004 	ldr	sl, [r9, #4]
    for (i = 0; i < index; i++) {
 1007174:	e1520003 	cmp	r2, r3
 1007178:	1afffffa 	bne	1007168 <slist_add_all_at+0x30>
    for (i = 0; i < list->size; i++) {
 100717c:	e3a0b000 	mov	fp, #0
 1007180:	e1a08000 	mov	r8, r0
 1007184:	e1a04001 	mov	r4, r1
 1007188:	e5917004 	ldr	r7, [r1, #4]
 100718c:	e1a0500b 	mov	r5, fp
 1007190:	e1a0600b 	mov	r6, fp
 1007194:	ea000004 	b	10071ac <slist_add_all_at+0x74>
 1007198:	e1560003 	cmp	r6, r3
            (*t)->next = new;
 100719c:	e58b0004 	str	r0, [fp, #4]
        ins = ins->next;
 10071a0:	e5977004 	ldr	r7, [r7, #4]
    for (i = 0; i < list->size; i++) {
 10071a4:	2a000010 	bcs	10071ec <slist_add_all_at+0xb4>
 10071a8:	e1a0b000 	mov	fp, r0
        SNode *new = list->mem_calloc(1, sizeof(SNode));
 10071ac:	e5943010 	ldr	r3, [r4, #16]
 10071b0:	e3a01008 	mov	r1, #8
 10071b4:	e3a00001 	mov	r0, #1
 10071b8:	e12fff33 	blx	r3
        if (!new) {
 10071bc:	e3500000 	cmp	r0, #0
 10071c0:	0a000019 	beq	100722c <slist_add_all_at+0xf4>
        new->data = ins->data;
 10071c4:	e5973000 	ldr	r3, [r7]
        if (!*h) {
 10071c8:	e3550000 	cmp	r5, #0
    for (i = 0; i < list->size; i++) {
 10071cc:	e2866001 	add	r6, r6, #1
        new->data = ins->data;
 10071d0:	e5803000 	str	r3, [r0]
    for (i = 0; i < list->size; i++) {
 10071d4:	e5943000 	ldr	r3, [r4]
        if (!*h) {
 10071d8:	1affffee 	bne	1007198 <slist_add_all_at+0x60>
    for (i = 0; i < list->size; i++) {
 10071dc:	e1560003 	cmp	r6, r3
 10071e0:	e1a05000 	mov	r5, r0
        ins = ins->next;
 10071e4:	e5977004 	ldr	r7, [r7, #4]
    for (i = 0; i < list->size; i++) {
 10071e8:	3affffee 	bcc	10071a8 <slist_add_all_at+0x70>
    if (!prev) {
 10071ec:	e3590000 	cmp	r9, #0
        prev->next = head;
 10071f0:	15895004 	strne	r5, [r9, #4]
        tail->next = node;
 10071f4:	1580a004 	strne	sl, [r0, #4]
    if (!prev) {
 10071f8:	0a000015 	beq	1007254 <slist_add_all_at+0x11c>
    list1->size += list2->size;
 10071fc:	e5982000 	ldr	r2, [r8]
    return CC_OK;
 1007200:	e3a00000 	mov	r0, #0
    list1->size += list2->size;
 1007204:	e0823003 	add	r3, r2, r3
 1007208:	e5883000 	str	r3, [r8]
    return CC_OK;
 100720c:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return CC_OK;
 1007210:	e1a00003 	mov	r0, r3
 1007214:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *node = list->head;
 1007218:	e1a0a009 	mov	sl, r9
    SNode *prev = NULL;
 100721c:	e1a09002 	mov	r9, r2
 1007220:	eaffffd5 	b	100717c <slist_add_all_at+0x44>
    if (index >= list->size)
 1007224:	e3a00008 	mov	r0, #8
}
 1007228:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            while (*h) {
 100722c:	e3550000 	cmp	r5, #0
 1007230:	0a000005 	beq	100724c <slist_add_all_at+0x114>
                SNode *tmp = (*h)->next;
 1007234:	e5956004 	ldr	r6, [r5, #4]
                list->mem_free(*h);
 1007238:	e1a00005 	mov	r0, r5
 100723c:	e5943014 	ldr	r3, [r4, #20]
 1007240:	e12fff33 	blx	r3
            while (*h) {
 1007244:	e2565000 	subs	r5, r6, #0
 1007248:	1afffff9 	bne	1007234 <slist_add_all_at+0xfc>
        return CC_ERR_ALLOC;
 100724c:	e3a00001 	mov	r0, #1
 1007250:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        tail->next  = node;
 1007254:	e580a004 	str	sl, [r0, #4]
        list1->head = head;
 1007258:	e5885004 	str	r5, [r8, #4]
 100725c:	eaffffe6 	b	10071fc <slist_add_all_at+0xc4>

01007260 <slist_splice>:
    if (list2->size == 0)
 1007260:	e5913000 	ldr	r3, [r1]
 1007264:	e3530000 	cmp	r3, #0
 1007268:	0a000010 	beq	10072b0 <slist_splice+0x50>
    if (list1->size == 0) {
 100726c:	e5902000 	ldr	r2, [r0]
{
 1007270:	e92d4010 	push	{r4, lr}
 1007274:	e591c008 	ldr	ip, [r1, #8]
    if (list1->size == 0) {
 1007278:	e3520000 	cmp	r2, #0
    list1->size += list2->size;
 100727c:	e0833002 	add	r3, r3, r2
        list1->tail->next = list2->head;
 1007280:	15904008 	ldrne	r4, [r0, #8]
    list2->head = NULL;
 1007284:	e3a02000 	mov	r2, #0
 1007288:	e591e004 	ldr	lr, [r1, #4]
        list1->tail->next = list2->head;
 100728c:	1584e004 	strne	lr, [r4, #4]
        list1->head = list2->head;
 1007290:	0580e004 	streq	lr, [r0, #4]
        list1->tail = list2->tail;
 1007294:	e580c008 	str	ip, [r0, #8]
    list1->size += list2->size;
 1007298:	e5803000 	str	r3, [r0]
}
 100729c:	e3a00000 	mov	r0, #0
    list2->head = NULL;
 10072a0:	e5812004 	str	r2, [r1, #4]
    list2->tail = NULL;
 10072a4:	e5812008 	str	r2, [r1, #8]
    list2->size = 0;
 10072a8:	e5812000 	str	r2, [r1]
}
 10072ac:	e8bd8010 	pop	{r4, pc}
 10072b0:	e3a00000 	mov	r0, #0
 10072b4:	e12fff1e 	bx	lr

010072b8 <slist_splice_at>:
    if (list2->size == 0)
 10072b8:	e5913000 	ldr	r3, [r1]
 10072bc:	e3530000 	cmp	r3, #0
 10072c0:	0a00001f 	beq	1007344 <slist_splice_at+0x8c>
{
 10072c4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    if (index >= list1->size)
 10072c8:	e5905000 	ldr	r5, [r0]
 10072cc:	e1550002 	cmp	r5, r2
 10072d0:	9a000019 	bls	100733c <slist_splice_at+0x84>
    for (i = 0; i < index; i++) {
 10072d4:	e3520000 	cmp	r2, #0
    *node = list->head;
 10072d8:	e590e004 	ldr	lr, [r0, #4]
    for (i = 0; i < index; i++) {
 10072dc:	e5916008 	ldr	r6, [r1, #8]
 10072e0:	e5917004 	ldr	r7, [r1, #4]
 10072e4:	0a000018 	beq	100734c <slist_splice_at+0x94>
 10072e8:	e3a0c000 	mov	ip, #0
 10072ec:	ea000000 	b	10072f4 <slist_splice_at+0x3c>
        *node = (*node)->next;
 10072f0:	e1a0e004 	mov	lr, r4
    for (i = 0; i < index; i++) {
 10072f4:	e28cc001 	add	ip, ip, #1
        *node = (*node)->next;
 10072f8:	e59e4004 	ldr	r4, [lr, #4]
    for (i = 0; i < index; i++) {
 10072fc:	e152000c 	cmp	r2, ip
 1007300:	1afffffa 	bne	10072f0 <slist_splice_at+0x38>
    } else if (!end) {
 1007304:	e3540000 	cmp	r4, #0
        l1->tail->next = l2->head;
 1007308:	05902008 	ldreq	r2, [r0, #8]
        base->next = l2->head;
 100730c:	158e7004 	strne	r7, [lr, #4]
        l2->tail->next = end;
 1007310:	15864004 	strne	r4, [r6, #4]
        l1->tail->next = l2->head;
 1007314:	05827004 	streq	r7, [r2, #4]
        l1->tail = l2->tail;
 1007318:	05806008 	streq	r6, [r0, #8]
    l2->head = NULL;
 100731c:	e3a02000 	mov	r2, #0
    l1->size += l2->size;
 1007320:	e0833005 	add	r3, r3, r5
 1007324:	e5803000 	str	r3, [r0]
    return CC_OK;
 1007328:	e1a00002 	mov	r0, r2
    l2->head = NULL;
 100732c:	e5812004 	str	r2, [r1, #4]
    l2->tail = NULL;
 1007330:	e5812008 	str	r2, [r1, #8]
    l2->size = 0;
 1007334:	e5812000 	str	r2, [r1]
    return CC_OK;
 1007338:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_ERR_OUT_OF_RANGE;
 100733c:	e3a00008 	mov	r0, #8
}
 1007340:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_OK;
 1007344:	e1a00003 	mov	r0, r3
}
 1007348:	e12fff1e 	bx	lr
        l2->tail->next = l1->head;
 100734c:	e586e004 	str	lr, [r6, #4]
        l1->head = l2->head;
 1007350:	e5807004 	str	r7, [r0, #4]
 1007354:	eafffff0 	b	100731c <slist_splice_at+0x64>

01007358 <slist_remove>:
{
 1007358:	e92d4070 	push	{r4, r5, r6, lr}
    enum cc_stat status = get_node(list, element, &node, &prev);
 100735c:	e590e004 	ldr	lr, [r0, #4]
get_node(SList *list, void *element, SNode **node, SNode **prev)
{
   *node = list->head;
   *prev = NULL;

    while (*node) {
 1007360:	e35e0000 	cmp	lr, #0
 1007364:	0a000011 	beq	10073b0 <slist_remove+0x58>
        if ((*node)->data == element)
 1007368:	e89e0018 	ldm	lr, {r3, r4}
 100736c:	e1510003 	cmp	r1, r3
 1007370:	0a000024 	beq	1007408 <slist_remove+0xb0>
    while (*node) {
 1007374:	e3540000 	cmp	r4, #0
 1007378:	0a00000c 	beq	10073b0 <slist_remove+0x58>
        if ((*node)->data == element)
 100737c:	e594c000 	ldr	ip, [r4]
 1007380:	e5943004 	ldr	r3, [r4, #4]
 1007384:	e151000c 	cmp	r1, ip
 1007388:	1a000006 	bne	10073a8 <slist_remove+0x50>
 100738c:	ea000009 	b	10073b8 <slist_remove+0x60>
 1007390:	e593e000 	ldr	lr, [r3]
 1007394:	e593c004 	ldr	ip, [r3, #4]
 1007398:	e151000e 	cmp	r1, lr
 100739c:	0a000008 	beq	10073c4 <slist_remove+0x6c>
 10073a0:	e1a04003 	mov	r4, r3
 10073a4:	e1a0300c 	mov	r3, ip
    while (*node) {
 10073a8:	e3530000 	cmp	r3, #0
 10073ac:	1afffff7 	bne	1007390 <slist_remove+0x38>
            return CC_OK;

        *prev = *node;
        *node = (*node)->next;
    }
    return CC_ERR_VALUE_NOT_FOUND;
 10073b0:	e3a00007 	mov	r0, #7
 10073b4:	e8bd8070 	pop	{r4, r5, r6, pc}
        if ((*node)->data == element)
 10073b8:	e1a0c003 	mov	ip, r3
 10073bc:	e1a03004 	mov	r3, r4
 10073c0:	e1a0400e 	mov	r4, lr
        prev->next = node->next;
 10073c4:	e584c004 	str	ip, [r4, #4]
 10073c8:	e593c004 	ldr	ip, [r3, #4]
    if (!node->next)
 10073cc:	e1a06000 	mov	r6, r0
 10073d0:	e35c0000 	cmp	ip, #0
        list->tail = prev;
 10073d4:	05804008 	streq	r4, [r0, #8]
    list->mem_free(node);
 10073d8:	e1a00003 	mov	r0, r3
 10073dc:	e5963014 	ldr	r3, [r6, #20]
 10073e0:	e1a05002 	mov	r5, r2
 10073e4:	e1a04001 	mov	r4, r1
 10073e8:	e12fff33 	blx	r3
    list->size--;
 10073ec:	e5963000 	ldr	r3, [r6]
    if (out)
 10073f0:	e3550000 	cmp	r5, #0
    return CC_OK;
 10073f4:	e3a00000 	mov	r0, #0
    list->size--;
 10073f8:	e2433001 	sub	r3, r3, #1
 10073fc:	e5863000 	str	r3, [r6]
        *out = val;
 1007400:	15854000 	strne	r4, [r5]
 1007404:	e8bd8070 	pop	{r4, r5, r6, pc}
        list->head = node->next;
 1007408:	e5804004 	str	r4, [r0, #4]
 100740c:	e1a0c004 	mov	ip, r4
 1007410:	e1a0300e 	mov	r3, lr
 1007414:	e3a04000 	mov	r4, #0
 1007418:	eaffffeb 	b	10073cc <slist_remove+0x74>

0100741c <slist_remove_at>:
    if (index >= list->size)
 100741c:	e5903000 	ldr	r3, [r0]
 1007420:	e1510003 	cmp	r1, r3
 1007424:	2a00001d 	bcs	10074a0 <slist_remove_at+0x84>
{
 1007428:	e92d4070 	push	{r4, r5, r6, lr}
    for (i = 0; i < index; i++) {
 100742c:	e3510000 	cmp	r1, #0
    *node = list->head;
 1007430:	e590e004 	ldr	lr, [r0, #4]
    for (i = 0; i < index; i++) {
 1007434:	e59e3004 	ldr	r3, [lr, #4]
 1007438:	0a00001a 	beq	10074a8 <slist_remove_at+0x8c>
 100743c:	e3a0c000 	mov	ip, #0
 1007440:	ea000001 	b	100744c <slist_remove_at+0x30>
 1007444:	e1a0e003 	mov	lr, r3
 1007448:	e1a03004 	mov	r3, r4
 100744c:	e28cc001 	add	ip, ip, #1
 1007450:	e5934004 	ldr	r4, [r3, #4]
 1007454:	e151000c 	cmp	r1, ip
 1007458:	1afffff9 	bne	1007444 <slist_remove_at+0x28>
    void *data = node->data;
 100745c:	e5936000 	ldr	r6, [r3]
        prev->next = node->next;
 1007460:	e58e4004 	str	r4, [lr, #4]
 1007464:	e593c004 	ldr	ip, [r3, #4]
    if (!node->next)
 1007468:	e1a04000 	mov	r4, r0
 100746c:	e35c0000 	cmp	ip, #0
        list->tail = prev;
 1007470:	0580e008 	streq	lr, [r0, #8]
    list->mem_free(node);
 1007474:	e1a00003 	mov	r0, r3
 1007478:	e5943014 	ldr	r3, [r4, #20]
 100747c:	e1a05002 	mov	r5, r2
 1007480:	e12fff33 	blx	r3
    list->size--;
 1007484:	e5943000 	ldr	r3, [r4]
    if (out)
 1007488:	e3550000 	cmp	r5, #0
    return CC_OK;
 100748c:	e3a00000 	mov	r0, #0
    list->size--;
 1007490:	e2433001 	sub	r3, r3, #1
 1007494:	e5843000 	str	r3, [r4]
        *out = e;
 1007498:	15856000 	strne	r6, [r5]
 100749c:	e8bd8070 	pop	{r4, r5, r6, pc}
    if (index >= list->size)
 10074a0:	e3a00008 	mov	r0, #8
}
 10074a4:	e12fff1e 	bx	lr
    void *data = node->data;
 10074a8:	e59e6000 	ldr	r6, [lr]
        list->head = node->next;
 10074ac:	e1a0c003 	mov	ip, r3
 10074b0:	e5803004 	str	r3, [r0, #4]
 10074b4:	e1a0300e 	mov	r3, lr
 10074b8:	e1a0e001 	mov	lr, r1
 10074bc:	eaffffe9 	b	1007468 <slist_remove_at+0x4c>

010074c0 <slist_remove_first>:
    if (list->size == 0)
 10074c0:	e5903000 	ldr	r3, [r0]
 10074c4:	e3530000 	cmp	r3, #0
 10074c8:	0a000012 	beq	1007518 <slist_remove_first+0x58>
    void *e = unlinkn(list, list->head, NULL);
 10074cc:	e5903004 	ldr	r3, [r0, #4]
{
 10074d0:	e92d4070 	push	{r4, r5, r6, lr}
 10074d4:	e1a04000 	mov	r4, r0
 10074d8:	e1a05001 	mov	r5, r1
        list->head = node->next;
 10074dc:	e5932004 	ldr	r2, [r3, #4]
    void *data = node->data;
 10074e0:	e5936000 	ldr	r6, [r3]
    if (!node->next)
 10074e4:	e3520000 	cmp	r2, #0
        list->head = node->next;
 10074e8:	e5802004 	str	r2, [r0, #4]
        list->tail = prev;
 10074ec:	05802008 	streq	r2, [r0, #8]
    list->mem_free(node);
 10074f0:	e1a00003 	mov	r0, r3
 10074f4:	e5943014 	ldr	r3, [r4, #20]
 10074f8:	e12fff33 	blx	r3
    list->size--;
 10074fc:	e5943000 	ldr	r3, [r4]
    if (out)
 1007500:	e3550000 	cmp	r5, #0
    return CC_OK;
 1007504:	e3a00000 	mov	r0, #0
    list->size--;
 1007508:	e2433001 	sub	r3, r3, #1
 100750c:	e5843000 	str	r3, [r4]
        *out = e;
 1007510:	15856000 	strne	r6, [r5]
 1007514:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1007518:	e3a00007 	mov	r0, #7
}
 100751c:	e12fff1e 	bx	lr

01007520 <slist_remove_last>:
    if (list->size == 0)
 1007520:	e5903000 	ldr	r3, [r0]
 1007524:	e3530000 	cmp	r3, #0
 1007528:	0a00001d 	beq	10075a4 <slist_remove_last+0x84>
{
 100752c:	e92d4070 	push	{r4, r5, r6, lr}
    for (i = 0; i < index; i++) {
 1007530:	e2532001 	subs	r2, r3, #1
    *node = list->head;
 1007534:	e590e004 	ldr	lr, [r0, #4]
    for (i = 0; i < index; i++) {
 1007538:	e59e3004 	ldr	r3, [lr, #4]
 100753c:	0a00001a 	beq	10075ac <slist_remove_last+0x8c>
 1007540:	e3a0c000 	mov	ip, #0
 1007544:	ea000001 	b	1007550 <slist_remove_last+0x30>
 1007548:	e1a0e003 	mov	lr, r3
 100754c:	e1a03004 	mov	r3, r4
 1007550:	e28cc001 	add	ip, ip, #1
 1007554:	e5934004 	ldr	r4, [r3, #4]
 1007558:	e152000c 	cmp	r2, ip
 100755c:	1afffff9 	bne	1007548 <slist_remove_last+0x28>
    void *data = node->data;
 1007560:	e5936000 	ldr	r6, [r3]
        prev->next = node->next;
 1007564:	e58e4004 	str	r4, [lr, #4]
 1007568:	e593c004 	ldr	ip, [r3, #4]
    if (!node->next)
 100756c:	e1a04000 	mov	r4, r0
 1007570:	e35c0000 	cmp	ip, #0
        list->tail = prev;
 1007574:	0580e008 	streq	lr, [r0, #8]
    list->mem_free(node);
 1007578:	e1a00003 	mov	r0, r3
 100757c:	e5943014 	ldr	r3, [r4, #20]
 1007580:	e1a05001 	mov	r5, r1
 1007584:	e12fff33 	blx	r3
    list->size--;
 1007588:	e5943000 	ldr	r3, [r4]
    if (out)
 100758c:	e3550000 	cmp	r5, #0
    return CC_OK;
 1007590:	e3a00000 	mov	r0, #0
    list->size--;
 1007594:	e2433001 	sub	r3, r3, #1
 1007598:	e5843000 	str	r3, [r4]
        *out = e;
 100759c:	15856000 	strne	r6, [r5]
 10075a0:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 10075a4:	e3a00007 	mov	r0, #7
}
 10075a8:	e12fff1e 	bx	lr
    void *data = node->data;
 10075ac:	e59e6000 	ldr	r6, [lr]
        list->head = node->next;
 10075b0:	e1a0c003 	mov	ip, r3
 10075b4:	e5803004 	str	r3, [r0, #4]
 10075b8:	e1a0300e 	mov	r3, lr
 10075bc:	e1a0e002 	mov	lr, r2
 10075c0:	eaffffe9 	b	100756c <slist_remove_last+0x4c>

010075c4 <slist_remove_all>:
    if (list->size == 0)
 10075c4:	e5903000 	ldr	r3, [r0]
 10075c8:	e3530000 	cmp	r3, #0
 10075cc:	0a000011 	beq	1007618 <slist_remove_all+0x54>
{
 10075d0:	e92d4070 	push	{r4, r5, r6, lr}
 10075d4:	e1a04000 	mov	r4, r0
    SNode *n = list->head;
 10075d8:	e5900004 	ldr	r0, [r0, #4]
    while (n) {
 10075dc:	e3500000 	cmp	r0, #0
 10075e0:	0a000007 	beq	1007604 <slist_remove_all+0x40>
        SNode *tmp = n->next;
 10075e4:	e5905004 	ldr	r5, [r0, #4]
        list->mem_free(n);
 10075e8:	e5943014 	ldr	r3, [r4, #20]
 10075ec:	e12fff33 	blx	r3
        list->size--;
 10075f0:	e5943000 	ldr	r3, [r4]
    while (n) {
 10075f4:	e2550000 	subs	r0, r5, #0
        list->size--;
 10075f8:	e2433001 	sub	r3, r3, #1
 10075fc:	e5843000 	str	r3, [r4]
    while (n) {
 1007600:	1afffff7 	bne	10075e4 <slist_remove_all+0x20>
        list->head = NULL;
 1007604:	e3a03000 	mov	r3, #0
 1007608:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 100760c:	e1a00003 	mov	r0, r3
 1007610:	e5843008 	str	r3, [r4, #8]
}
 1007614:	e8bd8070 	pop	{r4, r5, r6, pc}
    return CC_ERR_VALUE_NOT_FOUND;
 1007618:	e3a00007 	mov	r0, #7
}
 100761c:	e12fff1e 	bx	lr

01007620 <slist_remove_all_cb>:
    if (list->size == 0)
 1007620:	e5903000 	ldr	r3, [r0]
 1007624:	e3530000 	cmp	r3, #0
 1007628:	0a000020 	beq	10076b0 <slist_remove_all_cb+0x90>
{
 100762c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007630:	e1a06001 	mov	r6, r1
    SNode *n = list->head;
 1007634:	e5905004 	ldr	r5, [r0, #4]
 1007638:	e1a04000 	mov	r4, r0
    while (n) {
 100763c:	e3550000 	cmp	r5, #0
 1007640:	0a00000b 	beq	1007674 <slist_remove_all_cb+0x54>
 1007644:	e3510000 	cmp	r1, #0
 1007648:	0a00000e 	beq	1007688 <slist_remove_all_cb+0x68>
        SNode *tmp = n->next;
 100764c:	e8950081 	ldm	r5, {r0, r7}
            cb(n->data);
 1007650:	e12fff36 	blx	r6
        list->mem_free(n);
 1007654:	e1a00005 	mov	r0, r5
 1007658:	e5943014 	ldr	r3, [r4, #20]
 100765c:	e12fff33 	blx	r3
        list->size--;
 1007660:	e5943000 	ldr	r3, [r4]
    while (n) {
 1007664:	e2575000 	subs	r5, r7, #0
        list->size--;
 1007668:	e2433001 	sub	r3, r3, #1
 100766c:	e5843000 	str	r3, [r4]
    while (n) {
 1007670:	1afffff5 	bne	100764c <slist_remove_all_cb+0x2c>
        list->head = NULL;
 1007674:	e3a03000 	mov	r3, #0
 1007678:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 100767c:	e1a00003 	mov	r0, r3
 1007680:	e5843008 	str	r3, [r4, #8]
}
 1007684:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        SNode *tmp = n->next;
 1007688:	e5956004 	ldr	r6, [r5, #4]
        list->mem_free(n);
 100768c:	e1a00005 	mov	r0, r5
 1007690:	e5943014 	ldr	r3, [r4, #20]
 1007694:	e12fff33 	blx	r3
        list->size--;
 1007698:	e5943000 	ldr	r3, [r4]
    while (n) {
 100769c:	e2565000 	subs	r5, r6, #0
        list->size--;
 10076a0:	e2433001 	sub	r3, r3, #1
 10076a4:	e5843000 	str	r3, [r4]
    while (n) {
 10076a8:	1afffff6 	bne	1007688 <slist_remove_all_cb+0x68>
 10076ac:	eafffff0 	b	1007674 <slist_remove_all_cb+0x54>
    return CC_ERR_VALUE_NOT_FOUND;
 10076b0:	e3a00007 	mov	r0, #7
}
 10076b4:	e12fff1e 	bx	lr

010076b8 <slist_replace_at>:
    if (index >= list->size)
 10076b8:	e590c000 	ldr	ip, [r0]
 10076bc:	e152000c 	cmp	r2, ip
 10076c0:	2a00000d 	bcs	10076fc <slist_replace_at+0x44>
    for (i = 0; i < index; i++) {
 10076c4:	e3520000 	cmp	r2, #0
    *node = list->head;
 10076c8:	e590c004 	ldr	ip, [r0, #4]
    for (i = 0; i < index; i++) {
 10076cc:	0a000004 	beq	10076e4 <slist_replace_at+0x2c>
 10076d0:	e3a00000 	mov	r0, #0
 10076d4:	e2800001 	add	r0, r0, #1
        *node = (*node)->next;
 10076d8:	e59cc004 	ldr	ip, [ip, #4]
    for (i = 0; i < index; i++) {
 10076dc:	e1520000 	cmp	r2, r0
 10076e0:	1afffffb 	bne	10076d4 <slist_replace_at+0x1c>
    void *old = node->data;
 10076e4:	e59c2000 	ldr	r2, [ip]
    if (out)
 10076e8:	e3530000 	cmp	r3, #0
    node->data = element;
 10076ec:	e58c1000 	str	r1, [ip]
    return CC_OK;
 10076f0:	e3a00000 	mov	r0, #0
        *out = old;
 10076f4:	15832000 	strne	r2, [r3]
 10076f8:	e12fff1e 	bx	lr
    if (index >= list->size)
 10076fc:	e3a00008 	mov	r0, #8
 1007700:	e12fff1e 	bx	lr

01007704 <slist_get_first>:
    if (list->size == 0)
 1007704:	e5903000 	ldr	r3, [r0]
 1007708:	e3530000 	cmp	r3, #0
    *out = list->head->data;
 100770c:	15903004 	ldrne	r3, [r0, #4]
    return CC_OK;
 1007710:	13a00000 	movne	r0, #0
        return CC_ERR_VALUE_NOT_FOUND;
 1007714:	03a00007 	moveq	r0, #7
    *out = list->head->data;
 1007718:	15933000 	ldrne	r3, [r3]
 100771c:	15813000 	strne	r3, [r1]
}
 1007720:	e12fff1e 	bx	lr

01007724 <slist_get_last>:
    if (list->size == 0)
 1007724:	e5903000 	ldr	r3, [r0]
 1007728:	e3530000 	cmp	r3, #0
    *out = list->tail->data;
 100772c:	15903008 	ldrne	r3, [r0, #8]
    return CC_OK;
 1007730:	13a00000 	movne	r0, #0
        return CC_ERR_VALUE_NOT_FOUND;
 1007734:	03a00007 	moveq	r0, #7
    *out = list->tail->data;
 1007738:	15933000 	ldrne	r3, [r3]
 100773c:	15813000 	strne	r3, [r1]
}
 1007740:	e12fff1e 	bx	lr

01007744 <slist_get_at>:
    if (index >= list->size)
 1007744:	e5903000 	ldr	r3, [r0]
 1007748:	e1510003 	cmp	r1, r3
 100774c:	2a00000b 	bcs	1007780 <slist_get_at+0x3c>
    for (i = 0; i < index; i++) {
 1007750:	e3510000 	cmp	r1, #0
    *node = list->head;
 1007754:	e5900004 	ldr	r0, [r0, #4]
    for (i = 0; i < index; i++) {
 1007758:	0a000004 	beq	1007770 <slist_get_at+0x2c>
 100775c:	e3a03000 	mov	r3, #0
 1007760:	e2833001 	add	r3, r3, #1
        *node = (*node)->next;
 1007764:	e5900004 	ldr	r0, [r0, #4]
    for (i = 0; i < index; i++) {
 1007768:	e1510003 	cmp	r1, r3
 100776c:	1afffffb 	bne	1007760 <slist_get_at+0x1c>
    *out = node->data;
 1007770:	e5903000 	ldr	r3, [r0]
    return CC_OK;
 1007774:	e3a00000 	mov	r0, #0
    *out = node->data;
 1007778:	e5823000 	str	r3, [r2]
    return CC_OK;
 100777c:	e12fff1e 	bx	lr
    if (index >= list->size)
 1007780:	e3a00008 	mov	r0, #8
}
 1007784:	e12fff1e 	bx	lr

01007788 <slist_size>:
}
 1007788:	e5900000 	ldr	r0, [r0]
 100778c:	e12fff1e 	bx	lr

01007790 <slist_reverse>:
    if (list->size == 0 || list->size == 1)
 1007790:	e5903000 	ldr	r3, [r0]
 1007794:	e3530001 	cmp	r3, #1
 1007798:	912fff1e 	bxls	lr
    SNode *flip = list->head;
 100779c:	e5903004 	ldr	r3, [r0, #4]
    while (flip) {
 10077a0:	e3530000 	cmp	r3, #0
    list->tail = list->head;
 10077a4:	e5803008 	str	r3, [r0, #8]
    while (flip) {
 10077a8:	0a000007 	beq	10077cc <slist_reverse+0x3c>
    SNode *prev = NULL;
 10077ac:	e3a01000 	mov	r1, #0
 10077b0:	ea000000 	b	10077b8 <slist_reverse+0x28>
 10077b4:	e1a03002 	mov	r3, r2
        next = flip->next;
 10077b8:	e5932004 	ldr	r2, [r3, #4]
        flip->next = prev;
 10077bc:	e5831004 	str	r1, [r3, #4]
        flip = next;
 10077c0:	e1a01003 	mov	r1, r3
    while (flip) {
 10077c4:	e3520000 	cmp	r2, #0
 10077c8:	1afffff9 	bne	10077b4 <slist_reverse+0x24>
    list->head = prev;
 10077cc:	e5803004 	str	r3, [r0, #4]
}
 10077d0:	e12fff1e 	bx	lr

010077d4 <slist_sublist>:
    if (from > to || to >= list->size)
 10077d4:	e1510002 	cmp	r1, r2
 10077d8:	8a000044 	bhi	10078f0 <slist_sublist+0x11c>
{
 10077dc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10077e0:	e1a07002 	mov	r7, r2
    if (from > to || to >= list->size)
 10077e4:	e5909000 	ldr	r9, [r0]
 10077e8:	e1a06000 	mov	r6, r0
 10077ec:	e1590002 	cmp	r9, r2
 10077f0:	9a00003c 	bls	10078e8 <slist_sublist+0x114>
    SList *list = conf->mem_calloc(1, sizeof(SList));
 10077f4:	e1a05001 	mov	r5, r1
 10077f8:	e3a00001 	mov	r0, #1
 10077fc:	e3a01018 	mov	r1, #24
 1007800:	e1a08003 	mov	r8, r3
 1007804:	fa005625 	blx	101d0a0 <calloc>
    if (!list)
 1007808:	e2504000 	subs	r4, r0, #0
 100780c:	0a000039 	beq	10078f8 <slist_sublist+0x124>
    list->mem_alloc  = conf->mem_alloc;
 1007810:	e30d3ca1 	movw	r3, #56481	; 0xdca1
    list->mem_calloc = conf->mem_calloc;
 1007814:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    list->mem_alloc  = conf->mem_alloc;
 1007818:	e3403101 	movt	r3, #257	; 0x101
    if (index >= list->size)
 100781c:	e1590005 	cmp	r9, r5
    list->mem_alloc  = conf->mem_alloc;
 1007820:	e584300c 	str	r3, [r4, #12]
    list->mem_free   = conf->mem_free;
 1007824:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    list->mem_calloc = conf->mem_calloc;
 1007828:	e3402101 	movt	r2, #257	; 0x101
    list->mem_free   = conf->mem_free;
 100782c:	e3403101 	movt	r3, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1007830:	e5842010 	str	r2, [r4, #16]
    list->mem_free   = conf->mem_free;
 1007834:	e5843014 	str	r3, [r4, #20]
    if (index >= list->size)
 1007838:	9a000030 	bls	1007900 <slist_sublist+0x12c>
    for (i = 0; i < index; i++) {
 100783c:	e3550000 	cmp	r5, #0
    *node = list->head;
 1007840:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < index; i++) {
 1007844:	0a000004 	beq	100785c <slist_sublist+0x88>
 1007848:	e3a03000 	mov	r3, #0
 100784c:	e2833001 	add	r3, r3, #1
        *node = (*node)->next;
 1007850:	e5966004 	ldr	r6, [r6, #4]
    for (i = 0; i < index; i++) {
 1007854:	e1550003 	cmp	r5, r3
 1007858:	1afffffb 	bne	100784c <slist_sublist+0x78>
    if (list->size == 0)
 100785c:	e30d30a1 	movw	r3, #53409	; 0xd0a1
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007860:	e3a09001 	mov	r9, #1
    if (list->size == 0)
 1007864:	e3403101 	movt	r3, #257	; 0x101
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007868:	e3a01008 	mov	r1, #8
 100786c:	e3a00001 	mov	r0, #1
        status = slist_add(sub, node->data);
 1007870:	e596a000 	ldr	sl, [r6]
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007874:	e12fff33 	blx	r3
    if (!node)
 1007878:	e3500000 	cmp	r0, #0
    if (list->size == 0)
 100787c:	e5943000 	ldr	r3, [r4]
    for (i = from; i <= to; i++) {
 1007880:	e2852001 	add	r2, r5, #1
    if (!node)
 1007884:	0a000033 	beq	1007958 <slist_sublist+0x184>
    if (list->size == 0) {
 1007888:	e3530000 	cmp	r3, #0
    node->data = element;
 100788c:	e580a000 	str	sl, [r0]
    list->size++;
 1007890:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 1007894:	1a000008 	bne	10078bc <slist_sublist+0xe8>
    for (i = from; i <= to; i++) {
 1007898:	e1570005 	cmp	r7, r5
        list->head       = node;
 100789c:	e5840004 	str	r0, [r4, #4]
        list->tail       = node;
 10078a0:	e5840008 	str	r0, [r4, #8]
    list->size++;
 10078a4:	e5849000 	str	r9, [r4]
        node = node->next;
 10078a8:	e5966004 	ldr	r6, [r6, #4]
    for (i = from; i <= to; i++) {
 10078ac:	0a00000a 	beq	10078dc <slist_sublist+0x108>
    if (list->size == 0)
 10078b0:	e1a05002 	mov	r5, r2
 10078b4:	e5943010 	ldr	r3, [r4, #16]
 10078b8:	eaffffea 	b	1007868 <slist_sublist+0x94>
        list->tail->next = node;
 10078bc:	e5941008 	ldr	r1, [r4, #8]
    for (i = from; i <= to; i++) {
 10078c0:	e1570005 	cmp	r7, r5
 10078c4:	e2852001 	add	r2, r5, #1
        list->tail->next = node;
 10078c8:	e5810004 	str	r0, [r1, #4]
        list->tail       = node;
 10078cc:	e5840008 	str	r0, [r4, #8]
        node = node->next;
 10078d0:	e5966004 	ldr	r6, [r6, #4]
    list->size++;
 10078d4:	e5843000 	str	r3, [r4]
    for (i = from; i <= to; i++) {
 10078d8:	1afffff4 	bne	10078b0 <slist_sublist+0xdc>
    *out = sub;
 10078dc:	e5884000 	str	r4, [r8]
    return CC_OK;
 10078e0:	e3a00000 	mov	r0, #0
 10078e4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_INVALID_RANGE;
 10078e8:	e3a00003 	mov	r0, #3
 10078ec:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 10078f0:	e3a00003 	mov	r0, #3
}
 10078f4:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 10078f8:	e3a00001 	mov	r0, #1
}
 10078fc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (list->size == 0)
 1007900:	e5942000 	ldr	r2, [r4]
 1007904:	e3520000 	cmp	r2, #0
 1007908:	0a00000e 	beq	1007948 <slist_sublist+0x174>
    SNode *n = list->head;
 100790c:	e5940004 	ldr	r0, [r4, #4]
    while (n) {
 1007910:	e3500000 	cmp	r0, #0
 1007914:	0a000008 	beq	100793c <slist_sublist+0x168>
        SNode *tmp = n->next;
 1007918:	e5905004 	ldr	r5, [r0, #4]
        list->mem_free(n);
 100791c:	e12fff33 	blx	r3
        list->size--;
 1007920:	e5943000 	ldr	r3, [r4]
    while (n) {
 1007924:	e3550000 	cmp	r5, #0
 1007928:	e1a00005 	mov	r0, r5
        list->size--;
 100792c:	e2433001 	sub	r3, r3, #1
 1007930:	e5843000 	str	r3, [r4]
 1007934:	e5943014 	ldr	r3, [r4, #20]
    while (n) {
 1007938:	1afffff6 	bne	1007918 <slist_sublist+0x144>
        list->head = NULL;
 100793c:	e3a02000 	mov	r2, #0
 1007940:	e5842004 	str	r2, [r4, #4]
        list->tail = NULL;
 1007944:	e5842008 	str	r2, [r4, #8]
    list->mem_free(list);
 1007948:	e1a00004 	mov	r0, r4
 100794c:	e12fff33 	blx	r3
        return status;
 1007950:	e3a00008 	mov	r0, #8
 1007954:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    if (list->size == 0)
 1007958:	e3530000 	cmp	r3, #0
 100795c:	0a00000d 	beq	1007998 <slist_sublist+0x1c4>
    SNode *n = list->head;
 1007960:	e5940004 	ldr	r0, [r4, #4]
    while (n) {
 1007964:	e3500000 	cmp	r0, #0
 1007968:	0a000007 	beq	100798c <slist_sublist+0x1b8>
        SNode *tmp = n->next;
 100796c:	e5905004 	ldr	r5, [r0, #4]
        list->mem_free(n);
 1007970:	e5943014 	ldr	r3, [r4, #20]
 1007974:	e12fff33 	blx	r3
        list->size--;
 1007978:	e5943000 	ldr	r3, [r4]
    while (n) {
 100797c:	e2550000 	subs	r0, r5, #0
        list->size--;
 1007980:	e2433001 	sub	r3, r3, #1
 1007984:	e5843000 	str	r3, [r4]
    while (n) {
 1007988:	1afffff7 	bne	100796c <slist_sublist+0x198>
        list->head = NULL;
 100798c:	e3a03000 	mov	r3, #0
 1007990:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1007994:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1007998:	e1a00004 	mov	r0, r4
 100799c:	e5943014 	ldr	r3, [r4, #20]
 10079a0:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 10079a4:	e3a00001 	mov	r0, #1
            return status;
 10079a8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

010079ac <slist_copy_shallow>:
{
 10079ac:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10079b0:	e1a05000 	mov	r5, r0
 10079b4:	e1a06001 	mov	r6, r1
    SList *list = conf->mem_calloc(1, sizeof(SList));
 10079b8:	e3a00001 	mov	r0, #1
 10079bc:	e3a01018 	mov	r1, #24
 10079c0:	fa0055b6 	blx	101d0a0 <calloc>
    if (!list)
 10079c4:	e2504000 	subs	r4, r0, #0
 10079c8:	0a00003e 	beq	1007ac8 <slist_copy_shallow+0x11c>
    SNode *node = list->head;
 10079cc:	e5955004 	ldr	r5, [r5, #4]
    list->mem_alloc  = conf->mem_alloc;
 10079d0:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    list->mem_calloc = conf->mem_calloc;
 10079d4:	e30d30a1 	movw	r3, #53409	; 0xd0a1
    list->mem_free   = conf->mem_free;
 10079d8:	e30d2cb1 	movw	r2, #56497	; 0xdcb1
    list->mem_alloc  = conf->mem_alloc;
 10079dc:	e3401101 	movt	r1, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 10079e0:	e3403101 	movt	r3, #257	; 0x101
    while (node) {
 10079e4:	e3550000 	cmp	r5, #0
    list->mem_free   = conf->mem_free;
 10079e8:	e3402101 	movt	r2, #257	; 0x101
    list->mem_alloc  = conf->mem_alloc;
 10079ec:	e584100c 	str	r1, [r4, #12]
    list->mem_calloc = conf->mem_calloc;
 10079f0:	e5843010 	str	r3, [r4, #16]
    list->mem_free   = conf->mem_free;
 10079f4:	e5842014 	str	r2, [r4, #20]
    while (node) {
 10079f8:	0a00001a 	beq	1007a68 <slist_copy_shallow+0xbc>
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 10079fc:	e3a07001 	mov	r7, #1
 1007a00:	e3a01008 	mov	r1, #8
 1007a04:	e3a00001 	mov	r0, #1
        status = slist_add(copy, node->data);
 1007a08:	e5958000 	ldr	r8, [r5]
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007a0c:	e12fff33 	blx	r3
    if (!node)
 1007a10:	e3500000 	cmp	r0, #0
    if (list->size == 0)
 1007a14:	e5943000 	ldr	r3, [r4]
    if (!node)
 1007a18:	0a000015 	beq	1007a74 <slist_copy_shallow+0xc8>
    if (list->size == 0) {
 1007a1c:	e3530000 	cmp	r3, #0
    node->data = element;
 1007a20:	e5808000 	str	r8, [r0]
    list->size++;
 1007a24:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 1007a28:	1a000007 	bne	1007a4c <slist_copy_shallow+0xa0>
        node = node->next;
 1007a2c:	e5955004 	ldr	r5, [r5, #4]
        list->head       = node;
 1007a30:	e5840004 	str	r0, [r4, #4]
        list->tail       = node;
 1007a34:	e5840008 	str	r0, [r4, #8]
    while (node) {
 1007a38:	e3550000 	cmp	r5, #0
    list->size++;
 1007a3c:	e5847000 	str	r7, [r4]
    while (node) {
 1007a40:	0a000008 	beq	1007a68 <slist_copy_shallow+0xbc>
 1007a44:	e5943010 	ldr	r3, [r4, #16]
 1007a48:	eaffffec 	b	1007a00 <slist_copy_shallow+0x54>
        list->tail->next = node;
 1007a4c:	e5942008 	ldr	r2, [r4, #8]
 1007a50:	e5820004 	str	r0, [r2, #4]
        node = node->next;
 1007a54:	e5955004 	ldr	r5, [r5, #4]
        list->tail       = node;
 1007a58:	e5840008 	str	r0, [r4, #8]
    list->size++;
 1007a5c:	e5843000 	str	r3, [r4]
    while (node) {
 1007a60:	e3550000 	cmp	r5, #0
 1007a64:	1afffff6 	bne	1007a44 <slist_copy_shallow+0x98>
    *out = copy;
 1007a68:	e5864000 	str	r4, [r6]
    return CC_OK;
 1007a6c:	e3a00000 	mov	r0, #0
 1007a70:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (list->size == 0)
 1007a74:	e3530000 	cmp	r3, #0
 1007a78:	0a00000d 	beq	1007ab4 <slist_copy_shallow+0x108>
    SNode *n = list->head;
 1007a7c:	e5940004 	ldr	r0, [r4, #4]
    while (n) {
 1007a80:	e3500000 	cmp	r0, #0
 1007a84:	0a000007 	beq	1007aa8 <slist_copy_shallow+0xfc>
        SNode *tmp = n->next;
 1007a88:	e5905004 	ldr	r5, [r0, #4]
        list->mem_free(n);
 1007a8c:	e5943014 	ldr	r3, [r4, #20]
 1007a90:	e12fff33 	blx	r3
        list->size--;
 1007a94:	e5943000 	ldr	r3, [r4]
    while (n) {
 1007a98:	e2550000 	subs	r0, r5, #0
        list->size--;
 1007a9c:	e2433001 	sub	r3, r3, #1
 1007aa0:	e5843000 	str	r3, [r4]
    while (n) {
 1007aa4:	1afffff7 	bne	1007a88 <slist_copy_shallow+0xdc>
        list->head = NULL;
 1007aa8:	e3a03000 	mov	r3, #0
 1007aac:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1007ab0:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1007ab4:	e1a00004 	mov	r0, r4
 1007ab8:	e5943014 	ldr	r3, [r4, #20]
 1007abc:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1007ac0:	e3a00001 	mov	r0, #1
            return status;
 1007ac4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 1007ac8:	e3a00001 	mov	r0, #1
}
 1007acc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007ad0 <slist_copy_deep>:
{
 1007ad0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1007ad4:	e1a05000 	mov	r5, r0
 1007ad8:	e1a06001 	mov	r6, r1
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1007adc:	e3a00001 	mov	r0, #1
 1007ae0:	e3a01018 	mov	r1, #24
{
 1007ae4:	e1a08002 	mov	r8, r2
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1007ae8:	fa00556c 	blx	101d0a0 <calloc>
    if (!list)
 1007aec:	e2504000 	subs	r4, r0, #0
 1007af0:	0a00003f 	beq	1007bf4 <slist_copy_deep+0x124>
    SNode *node = list->head;
 1007af4:	e5955004 	ldr	r5, [r5, #4]
    list->mem_alloc  = conf->mem_alloc;
 1007af8:	e30d3ca1 	movw	r3, #56481	; 0xdca1
 1007afc:	e3403101 	movt	r3, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1007b00:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    list->mem_alloc  = conf->mem_alloc;
 1007b04:	e584300c 	str	r3, [r4, #12]
    list->mem_free   = conf->mem_free;
 1007b08:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    while (node) {
 1007b0c:	e3550000 	cmp	r5, #0
    list->mem_calloc = conf->mem_calloc;
 1007b10:	e3402101 	movt	r2, #257	; 0x101
    list->mem_free   = conf->mem_free;
 1007b14:	e3403101 	movt	r3, #257	; 0x101
 1007b18:	e1c421f0 	strd	r2, [r4, #16]
    while (node) {
 1007b1c:	0a000014 	beq	1007b74 <slist_copy_deep+0xa4>
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007b20:	e3a07001 	mov	r7, #1
        status = slist_add(copy, cp(node->data));
 1007b24:	e5950000 	ldr	r0, [r5]
 1007b28:	e12fff36 	blx	r6
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007b2c:	e5943010 	ldr	r3, [r4, #16]
        status = slist_add(copy, cp(node->data));
 1007b30:	e1a09000 	mov	r9, r0
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007b34:	e3a01008 	mov	r1, #8
 1007b38:	e3a00001 	mov	r0, #1
 1007b3c:	e12fff33 	blx	r3
    if (!node)
 1007b40:	e3500000 	cmp	r0, #0
    if (list->size == 0)
 1007b44:	e5943000 	ldr	r3, [r4]
    if (!node)
 1007b48:	0a000014 	beq	1007ba0 <slist_copy_deep+0xd0>
    if (list->size == 0) {
 1007b4c:	e3530000 	cmp	r3, #0
    node->data = element;
 1007b50:	e5809000 	str	r9, [r0]
    list->size++;
 1007b54:	e2833001 	add	r3, r3, #1
    if (list->size == 0) {
 1007b58:	1a000008 	bne	1007b80 <slist_copy_deep+0xb0>
        node = node->next;
 1007b5c:	e5955004 	ldr	r5, [r5, #4]
        list->head       = node;
 1007b60:	e5840004 	str	r0, [r4, #4]
        list->tail       = node;
 1007b64:	e5840008 	str	r0, [r4, #8]
    while (node) {
 1007b68:	e3550000 	cmp	r5, #0
    list->size++;
 1007b6c:	e5847000 	str	r7, [r4]
    while (node) {
 1007b70:	1affffeb 	bne	1007b24 <slist_copy_deep+0x54>
    *out = copy;
 1007b74:	e5884000 	str	r4, [r8]
    return CC_OK;
 1007b78:	e3a00000 	mov	r0, #0
 1007b7c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        list->tail->next = node;
 1007b80:	e5942008 	ldr	r2, [r4, #8]
 1007b84:	e5820004 	str	r0, [r2, #4]
        node = node->next;
 1007b88:	e5955004 	ldr	r5, [r5, #4]
        list->tail       = node;
 1007b8c:	e5840008 	str	r0, [r4, #8]
    list->size++;
 1007b90:	e5843000 	str	r3, [r4]
    while (node) {
 1007b94:	e3550000 	cmp	r5, #0
 1007b98:	1affffe1 	bne	1007b24 <slist_copy_deep+0x54>
 1007b9c:	eafffff4 	b	1007b74 <slist_copy_deep+0xa4>
    if (list->size == 0)
 1007ba0:	e3530000 	cmp	r3, #0
 1007ba4:	0a00000d 	beq	1007be0 <slist_copy_deep+0x110>
    SNode *n = list->head;
 1007ba8:	e5940004 	ldr	r0, [r4, #4]
    while (n) {
 1007bac:	e3500000 	cmp	r0, #0
 1007bb0:	0a000007 	beq	1007bd4 <slist_copy_deep+0x104>
        SNode *tmp = n->next;
 1007bb4:	e5905004 	ldr	r5, [r0, #4]
        list->mem_free(n);
 1007bb8:	e5943014 	ldr	r3, [r4, #20]
 1007bbc:	e12fff33 	blx	r3
        list->size--;
 1007bc0:	e5943000 	ldr	r3, [r4]
    while (n) {
 1007bc4:	e2550000 	subs	r0, r5, #0
        list->size--;
 1007bc8:	e2433001 	sub	r3, r3, #1
 1007bcc:	e5843000 	str	r3, [r4]
    while (n) {
 1007bd0:	1afffff7 	bne	1007bb4 <slist_copy_deep+0xe4>
        list->head = NULL;
 1007bd4:	e3a03000 	mov	r3, #0
 1007bd8:	e5843004 	str	r3, [r4, #4]
        list->tail = NULL;
 1007bdc:	e5843008 	str	r3, [r4, #8]
    list->mem_free(list);
 1007be0:	e1a00004 	mov	r0, r4
 1007be4:	e5943014 	ldr	r3, [r4, #20]
 1007be8:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1007bec:	e3a00001 	mov	r0, #1
            return status;
 1007bf0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_ALLOC;
 1007bf4:	e3a00001 	mov	r0, #1
}
 1007bf8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01007bfc <slist_contains>:
    SNode *node = list->head;
 1007bfc:	e5903004 	ldr	r3, [r0, #4]
    while (node) {
 1007c00:	e3530000 	cmp	r3, #0
 1007c04:	0a000007 	beq	1007c28 <slist_contains+0x2c>
    size_t e_count = 0;
 1007c08:	e3a00000 	mov	r0, #0
        if (node->data == element)
 1007c0c:	e5932000 	ldr	r2, [r3]
        node = node->next;
 1007c10:	e5933004 	ldr	r3, [r3, #4]
        if (node->data == element)
 1007c14:	e1510002 	cmp	r1, r2
            e_count++;
 1007c18:	02800001 	addeq	r0, r0, #1
    while (node) {
 1007c1c:	e3530000 	cmp	r3, #0
 1007c20:	1afffff9 	bne	1007c0c <slist_contains+0x10>
 1007c24:	e12fff1e 	bx	lr
    size_t e_count = 0;
 1007c28:	e1a00003 	mov	r0, r3
}
 1007c2c:	e12fff1e 	bx	lr

01007c30 <slist_contains_value>:
{
 1007c30:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    SNode *node = list->head;
 1007c34:	e5904004 	ldr	r4, [r0, #4]
    while (node) {
 1007c38:	e3540000 	cmp	r4, #0
 1007c3c:	0a00000c 	beq	1007c74 <slist_contains_value+0x44>
 1007c40:	e1a06002 	mov	r6, r2
 1007c44:	e1a05001 	mov	r5, r1
    size_t e_count = 0;
 1007c48:	e3a07000 	mov	r7, #0
        if (cmp(node->data, element) == 0)
 1007c4c:	e5940000 	ldr	r0, [r4]
 1007c50:	e1a01005 	mov	r1, r5
 1007c54:	e12fff36 	blx	r6
        node = node->next;
 1007c58:	e5944004 	ldr	r4, [r4, #4]
        if (cmp(node->data, element) == 0)
 1007c5c:	e3500000 	cmp	r0, #0
            e_count++;
 1007c60:	02877001 	addeq	r7, r7, #1
    while (node) {
 1007c64:	e3540000 	cmp	r4, #0
 1007c68:	1afffff7 	bne	1007c4c <slist_contains_value+0x1c>
}
 1007c6c:	e1a00007 	mov	r0, r7
 1007c70:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    size_t e_count = 0;
 1007c74:	e1a07004 	mov	r7, r4
}
 1007c78:	e1a00007 	mov	r0, r7
 1007c7c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007c80 <slist_index_of>:
    SNode *node = list->head;
 1007c80:	e5903004 	ldr	r3, [r0, #4]
    while (node) {
 1007c84:	e3530000 	cmp	r3, #0
 1007c88:	0a00000b 	beq	1007cbc <slist_index_of+0x3c>
        if (node->data == element) {
 1007c8c:	e5930000 	ldr	r0, [r3]
 1007c90:	e1510000 	cmp	r1, r0
    size_t i = 0;
 1007c94:	e3a00000 	mov	r0, #0
        if (node->data == element) {
 1007c98:	1a000003 	bne	1007cac <slist_index_of+0x2c>
 1007c9c:	ea000008 	b	1007cc4 <slist_index_of+0x44>
 1007ca0:	e593c000 	ldr	ip, [r3]
 1007ca4:	e15c0001 	cmp	ip, r1
 1007ca8:	0a000005 	beq	1007cc4 <slist_index_of+0x44>
        node = node->next;
 1007cac:	e5933004 	ldr	r3, [r3, #4]
        i++;
 1007cb0:	e2800001 	add	r0, r0, #1
    while (node) {
 1007cb4:	e3530000 	cmp	r3, #0
 1007cb8:	1afffff8 	bne	1007ca0 <slist_index_of+0x20>
    return CC_ERR_OUT_OF_RANGE;
 1007cbc:	e3a00008 	mov	r0, #8
}
 1007cc0:	e12fff1e 	bx	lr
            *index = i;
 1007cc4:	e5820000 	str	r0, [r2]
            return CC_OK;
 1007cc8:	e3a00000 	mov	r0, #0
 1007ccc:	e12fff1e 	bx	lr

01007cd0 <slist_to_array>:
{
 1007cd0:	e92d4070 	push	{r4, r5, r6, lr}
 1007cd4:	e1a04000 	mov	r4, r0
    void **array = list->mem_alloc(list->size * sizeof(void*));
 1007cd8:	e5900000 	ldr	r0, [r0]
{
 1007cdc:	e1a05001 	mov	r5, r1
    void **array = list->mem_alloc(list->size * sizeof(void*));
 1007ce0:	e594300c 	ldr	r3, [r4, #12]
 1007ce4:	e1a00100 	lsl	r0, r0, #2
 1007ce8:	e12fff33 	blx	r3
    if (!array)
 1007cec:	e3500000 	cmp	r0, #0
 1007cf0:	0a00000d 	beq	1007d2c <slist_to_array+0x5c>
    for (i = 0; i < list->size; i++) {
 1007cf4:	e594e000 	ldr	lr, [r4]
    SNode *node = list->head;
 1007cf8:	e5943004 	ldr	r3, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1007cfc:	e35e0000 	cmp	lr, #0
 1007d00:	0a000006 	beq	1007d20 <slist_to_array+0x50>
 1007d04:	e080e10e 	add	lr, r0, lr, lsl #2
 1007d08:	e1a02000 	mov	r2, r0
        array[i] = node->data;
 1007d0c:	e593c000 	ldr	ip, [r3]
 1007d10:	e482c004 	str	ip, [r2], #4
    for (i = 0; i < list->size; i++) {
 1007d14:	e152000e 	cmp	r2, lr
        node = node->next;
 1007d18:	e5933004 	ldr	r3, [r3, #4]
    for (i = 0; i < list->size; i++) {
 1007d1c:	1afffffa 	bne	1007d0c <slist_to_array+0x3c>
    *out = array;
 1007d20:	e5850000 	str	r0, [r5]
    return CC_OK;
 1007d24:	e3a00000 	mov	r0, #0
 1007d28:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1007d2c:	e3a00001 	mov	r0, #1
}
 1007d30:	e8bd8070 	pop	{r4, r5, r6, pc}

01007d34 <slist_sort>:
    if (list->size == 1)
 1007d34:	e5902000 	ldr	r2, [r0]
 1007d38:	e3520001 	cmp	r2, #1
 1007d3c:	0a000025 	beq	1007dd8 <slist_sort+0xa4>
{
 1007d40:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007d44:	e1a05000 	mov	r5, r0
    void **array = list->mem_alloc(list->size * sizeof(void*));
 1007d48:	e595300c 	ldr	r3, [r5, #12]
 1007d4c:	e1a00102 	lsl	r0, r2, #2
 1007d50:	e1a07001 	mov	r7, r1
 1007d54:	e12fff33 	blx	r3
    if (!array)
 1007d58:	e2506000 	subs	r6, r0, #0
 1007d5c:	0a00001f 	beq	1007de0 <slist_sort+0xac>
    SNode *node = list->head;
 1007d60:	e8950012 	ldm	r5, {r1, r4}
    for (i = 0; i < list->size; i++) {
 1007d64:	e3510000 	cmp	r1, #0
 1007d68:	0a000007 	beq	1007d8c <slist_sort+0x58>
 1007d6c:	e086c101 	add	ip, r6, r1, lsl #2
 1007d70:	e1a02006 	mov	r2, r6
        array[i] = node->data;
 1007d74:	e5940000 	ldr	r0, [r4]
 1007d78:	e4820004 	str	r0, [r2], #4
    for (i = 0; i < list->size; i++) {
 1007d7c:	e15c0002 	cmp	ip, r2
        node = node->next;
 1007d80:	e5944004 	ldr	r4, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1007d84:	1afffffa 	bne	1007d74 <slist_sort+0x40>
 1007d88:	e5954004 	ldr	r4, [r5, #4]
    qsort(elements, list->size, sizeof(void*), cmp);
 1007d8c:	e1a03007 	mov	r3, r7
 1007d90:	e3a02004 	mov	r2, #4
 1007d94:	e1a00006 	mov	r0, r6
 1007d98:	fa005c80 	blx	101efa0 <qsort>
    for (i = 0; i < list->size; i++) {
 1007d9c:	e5951000 	ldr	r1, [r5]
 1007da0:	e3510000 	cmp	r1, #0
 1007da4:	10861101 	addne	r1, r6, r1, lsl #2
 1007da8:	11a03006 	movne	r3, r6
 1007dac:	0a000004 	beq	1007dc4 <slist_sort+0x90>
        node->data = elements[i];
 1007db0:	e4932004 	ldr	r2, [r3], #4
    for (i = 0; i < list->size; i++) {
 1007db4:	e1530001 	cmp	r3, r1
        node->data = elements[i];
 1007db8:	e5842000 	str	r2, [r4]
        node       = node->next;
 1007dbc:	e5944004 	ldr	r4, [r4, #4]
    for (i = 0; i < list->size; i++) {
 1007dc0:	1afffffa 	bne	1007db0 <slist_sort+0x7c>
    list->mem_free(elements);
 1007dc4:	e1a00006 	mov	r0, r6
 1007dc8:	e5953014 	ldr	r3, [r5, #20]
 1007dcc:	e12fff33 	blx	r3
    return CC_OK;
 1007dd0:	e3a00000 	mov	r0, #0
 1007dd4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_OK;
 1007dd8:	e3a00000 	mov	r0, #0
}
 1007ddc:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 1007de0:	e3a00001 	mov	r0, #1
}
 1007de4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007de8 <slist_foreach>:
{
 1007de8:	e92d4070 	push	{r4, r5, r6, lr}
    SNode *n = list->head;
 1007dec:	e5904004 	ldr	r4, [r0, #4]
    while (n) {
 1007df0:	e3540000 	cmp	r4, #0
 1007df4:	08bd8070 	popeq	{r4, r5, r6, pc}
 1007df8:	e1a05001 	mov	r5, r1
        op(n->data);
 1007dfc:	e5940000 	ldr	r0, [r4]
 1007e00:	e12fff35 	blx	r5
        n = n->next;
 1007e04:	e5944004 	ldr	r4, [r4, #4]
    while (n) {
 1007e08:	e3540000 	cmp	r4, #0
 1007e0c:	1afffffa 	bne	1007dfc <slist_foreach+0x14>
 1007e10:	e8bd8070 	pop	{r4, r5, r6, pc}

01007e14 <slist_filter>:
  if (slist_size(list) == 0)
 1007e14:	e5903000 	ldr	r3, [r0]
 1007e18:	e3530000 	cmp	r3, #0
 1007e1c:	0a00002d 	beq	1007ed8 <slist_filter+0xc4>
{
 1007e20:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007e24:	e1a06001 	mov	r6, r1
 1007e28:	e1a04000 	mov	r4, r0
    SList *list = conf->mem_calloc(1, sizeof(SList));
 1007e2c:	e3a01018 	mov	r1, #24
 1007e30:	e3a00001 	mov	r0, #1
 1007e34:	e1a07002 	mov	r7, r2
 1007e38:	fa005498 	blx	101d0a0 <calloc>
    if (!list)
 1007e3c:	e2505000 	subs	r5, r0, #0
 1007e40:	0a000026 	beq	1007ee0 <slist_filter+0xcc>
    SNode *curr = list->head;
 1007e44:	e5944004 	ldr	r4, [r4, #4]
    list->mem_alloc  = conf->mem_alloc;
 1007e48:	e30d3ca1 	movw	r3, #56481	; 0xdca1
 1007e4c:	e3403101 	movt	r3, #257	; 0x101
    list->mem_calloc = conf->mem_calloc;
 1007e50:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    list->mem_alloc  = conf->mem_alloc;
 1007e54:	e585300c 	str	r3, [r5, #12]
    list->mem_free   = conf->mem_free;
 1007e58:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    while (curr) {
 1007e5c:	e3540000 	cmp	r4, #0
    list->mem_calloc = conf->mem_calloc;
 1007e60:	e3402101 	movt	r2, #257	; 0x101
    list->mem_free   = conf->mem_free;
 1007e64:	e3403101 	movt	r3, #257	; 0x101
 1007e68:	e1c521f0 	strd	r2, [r5, #16]
    while (curr) {
 1007e6c:	0a000016 	beq	1007ecc <slist_filter+0xb8>
        if (pred(curr->data)) {
 1007e70:	e5940000 	ldr	r0, [r4]
 1007e74:	e12fff36 	blx	r6
 1007e78:	e3500000 	cmp	r0, #0
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007e7c:	e3a01008 	mov	r1, #8
 1007e80:	e3a00001 	mov	r0, #1
        if (pred(curr->data)) {
 1007e84:	0a00000d 	beq	1007ec0 <slist_filter+0xac>
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007e88:	e5953010 	ldr	r3, [r5, #16]
	  slist_add(filtered, curr->data);
 1007e8c:	e5948000 	ldr	r8, [r4]
    SNode *node = list->mem_calloc(1, sizeof(SNode));
 1007e90:	e12fff33 	blx	r3
    if (!node)
 1007e94:	e3500000 	cmp	r0, #0
 1007e98:	0a000008 	beq	1007ec0 <slist_filter+0xac>
    if (list->size == 0) {
 1007e9c:	e5953000 	ldr	r3, [r5]
    node->data = element;
 1007ea0:	e5808000 	str	r8, [r0]
    if (list->size == 0) {
 1007ea4:	e3530000 	cmp	r3, #0
    list->size++;
 1007ea8:	e2833001 	add	r3, r3, #1
        list->tail->next = node;
 1007eac:	15952008 	ldrne	r2, [r5, #8]
        list->head       = node;
 1007eb0:	05850004 	streq	r0, [r5, #4]
        list->tail->next = node;
 1007eb4:	15820004 	strne	r0, [r2, #4]
        list->tail       = node;
 1007eb8:	e5850008 	str	r0, [r5, #8]
    list->size++;
 1007ebc:	e5853000 	str	r3, [r5]
        curr = curr->next;
 1007ec0:	e5944004 	ldr	r4, [r4, #4]
    while (curr) {
 1007ec4:	e3540000 	cmp	r4, #0
 1007ec8:	1affffe8 	bne	1007e70 <slist_filter+0x5c>
    *out = filtered;
 1007ecc:	e5875000 	str	r5, [r7]
    return CC_OK;
 1007ed0:	e3a00000 	mov	r0, #0
 1007ed4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 1007ed8:	e3a00008 	mov	r0, #8
}
 1007edc:	e12fff1e 	bx	lr
        return CC_ERR_ALLOC;
 1007ee0:	e3a00001 	mov	r0, #1
}
 1007ee4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007ee8 <slist_filter_mut>:
    if (slist_size(list) == 0)
 1007ee8:	e5903000 	ldr	r3, [r0]
 1007eec:	e3530000 	cmp	r3, #0
 1007ef0:	0a00001c 	beq	1007f68 <slist_filter_mut+0x80>
{
 1007ef4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    SNode *curr = list->head;
 1007ef8:	e5904004 	ldr	r4, [r0, #4]
    while (curr) {
 1007efc:	e3540000 	cmp	r4, #0
 1007f00:	11a08001 	movne	r8, r1
 1007f04:	11a06000 	movne	r6, r0
    SNode *next = NULL, *prev =NULL;
 1007f08:	13a07000 	movne	r7, #0
    while (curr) {
 1007f0c:	0a000013 	beq	1007f60 <slist_filter_mut+0x78>
        next = curr->next;
 1007f10:	e8940021 	ldm	r4, {r0, r5}
        if (!pred(curr->data)) {
 1007f14:	e12fff38 	blx	r8
 1007f18:	e3500000 	cmp	r0, #0
 1007f1c:	11a07004 	movne	r7, r4
 1007f20:	1a00000c 	bne	1007f58 <slist_filter_mut+0x70>
        prev->next = node->next;
 1007f24:	e5943004 	ldr	r3, [r4, #4]
    if (prev)
 1007f28:	e3570000 	cmp	r7, #0
    list->mem_free(node);
 1007f2c:	e1a00004 	mov	r0, r4
        prev->next = node->next;
 1007f30:	15873004 	strne	r3, [r7, #4]
 1007f34:	15943004 	ldrne	r3, [r4, #4]
        list->head = node->next;
 1007f38:	05863004 	streq	r3, [r6, #4]
    if (!node->next)
 1007f3c:	e3530000 	cmp	r3, #0
    list->mem_free(node);
 1007f40:	e5963014 	ldr	r3, [r6, #20]
        list->tail = prev;
 1007f44:	05867008 	streq	r7, [r6, #8]
    list->mem_free(node);
 1007f48:	e12fff33 	blx	r3
    list->size--;
 1007f4c:	e5963000 	ldr	r3, [r6]
 1007f50:	e2433001 	sub	r3, r3, #1
 1007f54:	e5863000 	str	r3, [r6]
    while (curr) {
 1007f58:	e2554000 	subs	r4, r5, #0
 1007f5c:	1affffeb 	bne	1007f10 <slist_filter_mut+0x28>
    return CC_OK;
 1007f60:	e3a00000 	mov	r0, #0
}
 1007f64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_OUT_OF_RANGE;
 1007f68:	e3a00008 	mov	r0, #8
}
 1007f6c:	e12fff1e 	bx	lr

01007f70 <slist_iter_init>:
    iter->next    = list->head;
 1007f70:	e5912004 	ldr	r2, [r1, #4]
    iter->index   = 0;
 1007f74:	e3a03000 	mov	r3, #0
    iter->list    = list;
 1007f78:	e5801004 	str	r1, [r0, #4]
    iter->index   = 0;
 1007f7c:	e5803000 	str	r3, [r0]
    iter->current = NULL;
 1007f80:	e1c020f8 	strd	r2, [r0, #8]
    iter->prev    = NULL;
 1007f84:	e5803010 	str	r3, [r0, #16]
}
 1007f88:	e12fff1e 	bx	lr

01007f8c <slist_iter_remove>:
    if (!iter->current)
 1007f8c:	e590300c 	ldr	r3, [r0, #12]
 1007f90:	e3530000 	cmp	r3, #0
 1007f94:	0a00001d 	beq	1008010 <slist_iter_remove+0x84>
    void *e = unlinkn(iter->list, iter->current, iter->prev);
 1007f98:	e590c010 	ldr	ip, [r0, #16]
 1007f9c:	e5932004 	ldr	r2, [r3, #4]
{
 1007fa0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007fa4:	e1a04000 	mov	r4, r0
    if (prev)
 1007fa8:	e35c0000 	cmp	ip, #0
    void *e = unlinkn(iter->list, iter->current, iter->prev);
 1007fac:	e5906004 	ldr	r6, [r0, #4]
    list->mem_free(node);
 1007fb0:	e1a00003 	mov	r0, r3
 1007fb4:	e1a05001 	mov	r5, r1
    void *data = node->data;
 1007fb8:	e5937000 	ldr	r7, [r3]
        prev->next = node->next;
 1007fbc:	158c2004 	strne	r2, [ip, #4]
 1007fc0:	15932004 	ldrne	r2, [r3, #4]
        list->head = node->next;
 1007fc4:	05862004 	streq	r2, [r6, #4]
    list->mem_free(node);
 1007fc8:	e5963014 	ldr	r3, [r6, #20]
    if (!node->next)
 1007fcc:	e3520000 	cmp	r2, #0
        list->tail = prev;
 1007fd0:	0586c008 	streq	ip, [r6, #8]
    list->mem_free(node);
 1007fd4:	e12fff33 	blx	r3
    list->size--;
 1007fd8:	e5962000 	ldr	r2, [r6]
    if (out)
 1007fdc:	e3550000 	cmp	r5, #0
    iter->index--;
 1007fe0:	e5943000 	ldr	r3, [r4]
    iter->current = NULL;
 1007fe4:	e3a00000 	mov	r0, #0
    list->size--;
 1007fe8:	e2422001 	sub	r2, r2, #1
    iter->index--;
 1007fec:	e2433001 	sub	r3, r3, #1
    list->size--;
 1007ff0:	e5862000 	str	r2, [r6]
    iter->index--;
 1007ff4:	e5843000 	str	r3, [r4]
    iter->current = NULL;
 1007ff8:	e584000c 	str	r0, [r4, #12]
    if (out)
 1007ffc:	0a000001 	beq	1008008 <slist_iter_remove+0x7c>
        *out = e;
 1008000:	e5857000 	str	r7, [r5]
 1008004:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    return CC_OK;
 1008008:	e1a00005 	mov	r0, r5
}
 100800c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1008010:	e3a00007 	mov	r0, #7
}
 1008014:	e12fff1e 	bx	lr

01008018 <slist_iter_add>:
    SNode *new_node = iter->list->mem_calloc(1, sizeof(SNode));
 1008018:	e5903004 	ldr	r3, [r0, #4]
{
 100801c:	e92d4070 	push	{r4, r5, r6, lr}
 1008020:	e1a04000 	mov	r4, r0
 1008024:	e1a05001 	mov	r5, r1
    SNode *new_node = iter->list->mem_calloc(1, sizeof(SNode));
 1008028:	e3a00001 	mov	r0, #1
 100802c:	e3a01008 	mov	r1, #8
 1008030:	e5933010 	ldr	r3, [r3, #16]
 1008034:	e12fff33 	blx	r3
    if (!new_node)
 1008038:	e3500000 	cmp	r0, #0
 100803c:	0a00000f 	beq	1008080 <slist_iter_add+0x68>
    if (iter->index == iter->list->size)
 1008040:	e5941004 	ldr	r1, [r4, #4]
 1008044:	e5942000 	ldr	r2, [r4]
    new_node->next = iter->next;
 1008048:	e594e008 	ldr	lr, [r4, #8]
    if (iter->index == iter->list->size)
 100804c:	e5913000 	ldr	r3, [r1]
    iter->current->next = new_node;
 1008050:	e594c00c 	ldr	ip, [r4, #12]
    new_node->data = element;
 1008054:	e5805000 	str	r5, [r0]
    if (iter->index == iter->list->size)
 1008058:	e1520003 	cmp	r2, r3
    iter->index++;
 100805c:	e2822001 	add	r2, r2, #1
    iter->list->size++;
 1008060:	e2833001 	add	r3, r3, #1
    new_node->next = iter->next;
 1008064:	e580e004 	str	lr, [r0, #4]
    iter->current->next = new_node;
 1008068:	e58c0004 	str	r0, [ip, #4]
        iter->list->tail = new_node;
 100806c:	05810008 	streq	r0, [r1, #8]
    return CC_OK;
 1008070:	e3a00000 	mov	r0, #0
    iter->index++;
 1008074:	e5842000 	str	r2, [r4]
    iter->list->size++;
 1008078:	e5813000 	str	r3, [r1]
    return CC_OK;
 100807c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1008080:	e3a00001 	mov	r0, #1
}
 1008084:	e8bd8070 	pop	{r4, r5, r6, pc}

01008088 <slist_iter_replace>:
    if (!iter->current)
 1008088:	e590300c 	ldr	r3, [r0, #12]
 100808c:	e3530000 	cmp	r3, #0
 1008090:	0a000005 	beq	10080ac <slist_iter_replace+0x24>
    void *old = iter->current->data;
 1008094:	e5930000 	ldr	r0, [r3]
    if (out)
 1008098:	e3520000 	cmp	r2, #0
    iter->current->data = element;
 100809c:	e5831000 	str	r1, [r3]
        *out = old;
 10080a0:	15820000 	strne	r0, [r2]
    return CC_OK;
 10080a4:	e3a00000 	mov	r0, #0
 10080a8:	e12fff1e 	bx	lr
        return CC_ERR_VALUE_NOT_FOUND;
 10080ac:	e3a00007 	mov	r0, #7
 10080b0:	e12fff1e 	bx	lr

010080b4 <slist_iter_next>:
    if (!iter->next)
 10080b4:	e5902008 	ldr	r2, [r0, #8]
 10080b8:	e3520000 	cmp	r2, #0
 10080bc:	0a00000e 	beq	10080fc <slist_iter_next+0x48>
 10080c0:	e1a03000 	mov	r3, r0
    if (iter->current)
 10080c4:	e590000c 	ldr	r0, [r0, #12]
    iter->index++;
 10080c8:	e593c000 	ldr	ip, [r3]
{
 10080cc:	e92d4010 	push	{r4, lr}
    void *data = iter->next->data;
 10080d0:	e592e000 	ldr	lr, [r2]
    if (iter->current)
 10080d4:	e3500000 	cmp	r0, #0
    iter->next = iter->next->next;
 10080d8:	e5924004 	ldr	r4, [r2, #4]
    iter->current = iter->next;
 10080dc:	e583200c 	str	r2, [r3, #12]
    iter->index++;
 10080e0:	e28c2001 	add	r2, ip, #1
        iter->prev = iter->current;
 10080e4:	15830010 	strne	r0, [r3, #16]
    return CC_OK;
 10080e8:	e3a00000 	mov	r0, #0
    iter->next = iter->next->next;
 10080ec:	e5834008 	str	r4, [r3, #8]
    iter->index++;
 10080f0:	e5832000 	str	r2, [r3]
    *out = data;
 10080f4:	e581e000 	str	lr, [r1]
}
 10080f8:	e8bd8010 	pop	{r4, pc}
        return CC_ITER_END;
 10080fc:	e3a00009 	mov	r0, #9
}
 1008100:	e12fff1e 	bx	lr

01008104 <slist_iter_index>:
    return iter->index - 1;
 1008104:	e5900000 	ldr	r0, [r0]
}
 1008108:	e2400001 	sub	r0, r0, #1
 100810c:	e12fff1e 	bx	lr

01008110 <slist_zip_iter_init>:
    iter->l2_next    = l2->head;
 1008110:	e592c004 	ldr	ip, [r2, #4]
    iter->index      = 0;
 1008114:	e3a03000 	mov	r3, #0
{
 1008118:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    iter->l1_next    = l1->head;
 100811c:	e591e004 	ldr	lr, [r1, #4]
    iter->l2_next    = l2->head;
 1008120:	e580c010 	str	ip, [r0, #16]
    iter->l2         = l2;
 1008124:	e9804006 	stmib	r0, {r1, r2, lr}
    iter->index      = 0;
 1008128:	e5803000 	str	r3, [r0]
    iter->l1_current = NULL;
 100812c:	e5803014 	str	r3, [r0, #20]
    iter->l2_current = NULL;
 1008130:	e5803018 	str	r3, [r0, #24]
    iter->l1_prev    = NULL;
 1008134:	e580301c 	str	r3, [r0, #28]
    iter->l2_prev    = NULL;
 1008138:	e5803020 	str	r3, [r0, #32]
}
 100813c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01008140 <slist_zip_iter_next>:
{
 1008140:	e1a03000 	mov	r3, r0
    if (!iter->l1_next || !iter->l2_next)
 1008144:	e590000c 	ldr	r0, [r0, #12]
 1008148:	e3500000 	cmp	r0, #0
 100814c:	0a000018 	beq	10081b4 <slist_zip_iter_next+0x74>
 1008150:	e593c010 	ldr	ip, [r3, #16]
 1008154:	e35c0000 	cmp	ip, #0
 1008158:	0a000015 	beq	10081b4 <slist_zip_iter_next+0x74>
{
 100815c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    if (iter->l1_current)
 1008160:	e593e014 	ldr	lr, [r3, #20]
    void *data1 = iter->l1_next->data;
 1008164:	e5905000 	ldr	r5, [r0]
    if (iter->l1_current)
 1008168:	e35e0000 	cmp	lr, #0
    void *data2 = iter->l2_next->data;
 100816c:	e59c4000 	ldr	r4, [ip]
        iter->l1_prev = iter->l1_current;
 1008170:	1583e01c 	strne	lr, [r3, #28]
    if (iter->l2_current)
 1008174:	e593e018 	ldr	lr, [r3, #24]
    iter->l1_next    = iter->l1_next->next;
 1008178:	e5907004 	ldr	r7, [r0, #4]
    iter->l2_next    = iter->l2_next->next;
 100817c:	e59c6004 	ldr	r6, [ip, #4]
    if (iter->l2_current)
 1008180:	e35e0000 	cmp	lr, #0
    iter->l1_current = iter->l1_next;
 1008184:	e5830014 	str	r0, [r3, #20]
        iter->l2_prev = iter->l2_current;
 1008188:	1583e020 	strne	lr, [r3, #32]
    return CC_OK;
 100818c:	e3a00000 	mov	r0, #0
    iter->index++;
 1008190:	e593e000 	ldr	lr, [r3]
    iter->l1_next    = iter->l1_next->next;
 1008194:	e583700c 	str	r7, [r3, #12]
    iter->l2_current = iter->l2_next;
 1008198:	e583c018 	str	ip, [r3, #24]
    iter->index++;
 100819c:	e28ee001 	add	lr, lr, #1
    iter->l2_next    = iter->l2_next->next;
 10081a0:	e5836010 	str	r6, [r3, #16]
    iter->index++;
 10081a4:	e583e000 	str	lr, [r3]
    *out1 = data1;
 10081a8:	e5815000 	str	r5, [r1]
    *out2 = data2;
 10081ac:	e5824000 	str	r4, [r2]
}
 10081b0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        return CC_ITER_END;
 10081b4:	e3a00009 	mov	r0, #9
}
 10081b8:	e12fff1e 	bx	lr

010081bc <slist_zip_iter_add>:
    SNode *new_node1 = iter->l1->mem_calloc(1, sizeof(SNode));
 10081bc:	e5903004 	ldr	r3, [r0, #4]
{
 10081c0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10081c4:	e1a04000 	mov	r4, r0
 10081c8:	e1a07001 	mov	r7, r1
    SNode *new_node1 = iter->l1->mem_calloc(1, sizeof(SNode));
 10081cc:	e3a00001 	mov	r0, #1
 10081d0:	e3a01008 	mov	r1, #8
{
 10081d4:	e1a06002 	mov	r6, r2
    SNode *new_node1 = iter->l1->mem_calloc(1, sizeof(SNode));
 10081d8:	e5933010 	ldr	r3, [r3, #16]
 10081dc:	e12fff33 	blx	r3
    if (!new_node1)
 10081e0:	e2505000 	subs	r5, r0, #0
 10081e4:	0a000021 	beq	1008270 <slist_zip_iter_add+0xb4>
    SNode *new_node2 = iter->l2->mem_calloc(1, sizeof(SNode));
 10081e8:	e5943008 	ldr	r3, [r4, #8]
 10081ec:	e3a01008 	mov	r1, #8
 10081f0:	e3a00001 	mov	r0, #1
 10081f4:	e5933010 	ldr	r3, [r3, #16]
 10081f8:	e12fff33 	blx	r3
    if (!new_node2) {
 10081fc:	e3500000 	cmp	r0, #0
 1008200:	0a00001c 	beq	1008278 <slist_zip_iter_add+0xbc>
    if (iter->index == iter->l1->size)
 1008204:	e8941008 	ldm	r4, {r3, ip}
    new_node1->next = iter->l1_next;
 1008208:	e594100c 	ldr	r1, [r4, #12]
    iter->l1_current->next = new_node1;
 100820c:	e594e014 	ldr	lr, [r4, #20]
    if (iter->index == iter->l1->size)
 1008210:	e59c2000 	ldr	r2, [ip]
    new_node1->data = e1;
 1008214:	e5857000 	str	r7, [r5]
    new_node2->next = iter->l2_next;
 1008218:	e5947010 	ldr	r7, [r4, #16]
    new_node2->data = e2;
 100821c:	e5806000 	str	r6, [r0]
    if (iter->index == iter->l1->size)
 1008220:	e1530002 	cmp	r3, r2
    new_node1->next = iter->l1_next;
 1008224:	e5851004 	str	r1, [r5, #4]
    iter->l1->size++;
 1008228:	e2822001 	add	r2, r2, #1
    iter->l2_current->next = new_node2;
 100822c:	e5941018 	ldr	r1, [r4, #24]
    new_node2->next = iter->l2_next;
 1008230:	e5807004 	str	r7, [r0, #4]
    iter->l1_current->next = new_node1;
 1008234:	e58e5004 	str	r5, [lr, #4]
    iter->l2_current->next = new_node2;
 1008238:	e5810004 	str	r0, [r1, #4]
    if (iter->index == iter->l2->size)
 100823c:	e5941008 	ldr	r1, [r4, #8]
        iter->l1->tail = new_node1;
 1008240:	058c5008 	streq	r5, [ip, #8]
    if (iter->index == iter->l2->size)
 1008244:	e591e000 	ldr	lr, [r1]
 1008248:	e153000e 	cmp	r3, lr
    iter->index++;
 100824c:	e2833001 	add	r3, r3, #1
        iter->l2->tail = new_node2;
 1008250:	05810008 	streq	r0, [r1, #8]
    return CC_OK;
 1008254:	e3a00000 	mov	r0, #0
    iter->index++;
 1008258:	e5843000 	str	r3, [r4]
    iter->l1->size++;
 100825c:	e58c2000 	str	r2, [ip]
    iter->l2->size++;
 1008260:	e5913000 	ldr	r3, [r1]
 1008264:	e2833001 	add	r3, r3, #1
 1008268:	e5813000 	str	r3, [r1]
    return CC_OK;
 100826c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_ALLOC;
 1008270:	e3a00001 	mov	r0, #1
}
 1008274:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        iter->l1->mem_free(new_node1);
 1008278:	e5943004 	ldr	r3, [r4, #4]
 100827c:	e1a00005 	mov	r0, r5
 1008280:	e5933014 	ldr	r3, [r3, #20]
 1008284:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1008288:	e3a00001 	mov	r0, #1
 100828c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01008290 <slist_zip_iter_remove>:
{
 1008290:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1008294:	e1a04000 	mov	r4, r0
    if (!iter->l1_current || !iter->l2_current)
 1008298:	e5900014 	ldr	r0, [r0, #20]
 100829c:	e3500000 	cmp	r0, #0
 10082a0:	0a00002f 	beq	1008364 <slist_zip_iter_remove+0xd4>
 10082a4:	e5943018 	ldr	r3, [r4, #24]
 10082a8:	e3530000 	cmp	r3, #0
 10082ac:	0a00002c 	beq	1008364 <slist_zip_iter_remove+0xd4>
    void *e1 = unlinkn(iter->l1, iter->l1_current, iter->l1_prev);
 10082b0:	e594c01c 	ldr	ip, [r4, #28]
 10082b4:	e1a06001 	mov	r6, r1
 10082b8:	e5903004 	ldr	r3, [r0, #4]
 10082bc:	e1a05002 	mov	r5, r2
 10082c0:	e5949004 	ldr	r9, [r4, #4]
    if (prev)
 10082c4:	e35c0000 	cmp	ip, #0
    void *data = node->data;
 10082c8:	e5908000 	ldr	r8, [r0]
        prev->next = node->next;
 10082cc:	158c3004 	strne	r3, [ip, #4]
 10082d0:	15903004 	ldrne	r3, [r0, #4]
        list->head = node->next;
 10082d4:	05893004 	streq	r3, [r9, #4]
    if (!node->next)
 10082d8:	e3530000 	cmp	r3, #0
    list->mem_free(node);
 10082dc:	e5993014 	ldr	r3, [r9, #20]
        list->tail = prev;
 10082e0:	0589c008 	streq	ip, [r9, #8]
    list->mem_free(node);
 10082e4:	e12fff33 	blx	r3
    list->size--;
 10082e8:	e5993000 	ldr	r3, [r9]
    void *e2 = unlinkn(iter->l2, iter->l2_current, iter->l2_prev);
 10082ec:	e5940018 	ldr	r0, [r4, #24]
 10082f0:	e5942020 	ldr	r2, [r4, #32]
    list->size--;
 10082f4:	e2433001 	sub	r3, r3, #1
    void *e2 = unlinkn(iter->l2, iter->l2_current, iter->l2_prev);
 10082f8:	e5947008 	ldr	r7, [r4, #8]
    list->size--;
 10082fc:	e5893000 	str	r3, [r9]
        prev->next = node->next;
 1008300:	e5903004 	ldr	r3, [r0, #4]
    if (prev)
 1008304:	e3520000 	cmp	r2, #0
    void *data = node->data;
 1008308:	e5909000 	ldr	r9, [r0]
        prev->next = node->next;
 100830c:	15823004 	strne	r3, [r2, #4]
 1008310:	15903004 	ldrne	r3, [r0, #4]
        list->head = node->next;
 1008314:	05873004 	streq	r3, [r7, #4]
    if (!node->next)
 1008318:	e3530000 	cmp	r3, #0
    list->mem_free(node);
 100831c:	e5973014 	ldr	r3, [r7, #20]
        list->tail = prev;
 1008320:	05872008 	streq	r2, [r7, #8]
    list->mem_free(node);
 1008324:	e12fff33 	blx	r3
    list->size--;
 1008328:	e5972000 	ldr	r2, [r7]
    if (out1)
 100832c:	e3560000 	cmp	r6, #0
    iter->index--;
 1008330:	e5943000 	ldr	r3, [r4]
    iter->l1_current = NULL;
 1008334:	e3a01000 	mov	r1, #0
    return CC_OK;
 1008338:	e3a00000 	mov	r0, #0
    list->size--;
 100833c:	e2422001 	sub	r2, r2, #1
    iter->index--;
 1008340:	e2433001 	sub	r3, r3, #1
    list->size--;
 1008344:	e5872000 	str	r2, [r7]
    iter->index--;
 1008348:	e5843000 	str	r3, [r4]
    iter->l1_current = NULL;
 100834c:	e5841014 	str	r1, [r4, #20]
    iter->l2_current = NULL;
 1008350:	e5841018 	str	r1, [r4, #24]
        *out1 = e1;
 1008354:	15868000 	strne	r8, [r6]
    if (out2)
 1008358:	e3550000 	cmp	r5, #0
        *out2 = e2;
 100835c:	15859000 	strne	r9, [r5]
 1008360:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 1008364:	e3a00007 	mov	r0, #7
 1008368:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0100836c <slist_zip_iter_replace>:
{
 100836c:	e92d4030 	push	{r4, r5, lr}
    if (!iter->l1_current || !iter->l2_current)
 1008370:	e590e014 	ldr	lr, [r0, #20]
{
 1008374:	e59dc00c 	ldr	ip, [sp, #12]
    if (!iter->l1_current || !iter->l2_current)
 1008378:	e35e0000 	cmp	lr, #0
 100837c:	0a00000c 	beq	10083b4 <slist_zip_iter_replace+0x48>
 1008380:	e5900018 	ldr	r0, [r0, #24]
 1008384:	e3500000 	cmp	r0, #0
 1008388:	0a000009 	beq	10083b4 <slist_zip_iter_replace+0x48>
    void *old1 = iter->l1_current->data;
 100838c:	e59e5000 	ldr	r5, [lr]
    if (out1)
 1008390:	e3530000 	cmp	r3, #0
    void *old2 = iter->l2_current->data;
 1008394:	e5904000 	ldr	r4, [r0]
    iter->l1_current->data = e1;
 1008398:	e58e1000 	str	r1, [lr]
    iter->l2_current->data = e2;
 100839c:	e5802000 	str	r2, [r0]
    return CC_OK;
 10083a0:	e3a00000 	mov	r0, #0
        *out1 = old1;
 10083a4:	15835000 	strne	r5, [r3]
    if (out2)
 10083a8:	e35c0000 	cmp	ip, #0
        *out2 = old2;
 10083ac:	158c4000 	strne	r4, [ip]
 10083b0:	e8bd8030 	pop	{r4, r5, pc}
        return CC_ERR_VALUE_NOT_FOUND;
 10083b4:	e3a00007 	mov	r0, #7
 10083b8:	e8bd8030 	pop	{r4, r5, pc}

010083bc <slist_zip_iter_index>:
    return iter->index - 1;
 10083bc:	e5900000 	ldr	r0, [r0]
}
 10083c0:	e2400001 	sub	r0, r0, #1
 10083c4:	e12fff1e 	bx	lr

010083c8 <stack_conf_init>:
 *
 * @param[in, out] conf StackConf structure that is being initialized
 */
void stack_conf_init(StackConf *conf)
{
    array_conf_init(conf);
 10083c8:	eaffe0c4 	b	10006e0 <array_conf_init>

010083cc <stack_new>:
 *
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new Stack structure failed.
 */
enum cc_stat stack_new(Stack **out)
{
 10083cc:	e92d4070 	push	{r4, r5, r6, lr}
 10083d0:	e24dd018 	sub	sp, sp, #24
 10083d4:	e1a06000 	mov	r6, r0
    array_conf_init(conf);
 10083d8:	e28d0004 	add	r0, sp, #4
 10083dc:	ebffe0bf 	bl	10006e0 <array_conf_init>
 * the above mentioned condition is not met, or CC_ERR_ALLOC if the memory
 * allocation for the new Stack structure failed.
 */
enum cc_stat stack_new_conf(StackConf const * const conf, Stack **out)
{
    Stack *stack = conf->mem_calloc(1, sizeof(Stack));
 10083e0:	e59d3010 	ldr	r3, [sp, #16]
 10083e4:	e3a01010 	mov	r1, #16
 10083e8:	e3a00001 	mov	r0, #1
 10083ec:	e12fff33 	blx	r3

    if (!stack)
 10083f0:	e2504000 	subs	r4, r0, #0
        return CC_ERR_ALLOC;
 10083f4:	03a05001 	moveq	r5, #1
    if (!stack)
 10083f8:	0a00000c 	beq	1008430 <stack_new+0x64>

    stack->mem_alloc  = conf->mem_alloc;
 10083fc:	e59dc00c 	ldr	ip, [sp, #12]
    stack->mem_calloc = conf->mem_calloc;
    stack->mem_free   = conf->mem_free;

    Array *array;
    enum cc_stat status;
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008400:	e28d0004 	add	r0, sp, #4
    stack->mem_alloc  = conf->mem_alloc;
 1008404:	e59d2010 	ldr	r2, [sp, #16]
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008408:	e1a0100d 	mov	r1, sp
    stack->mem_alloc  = conf->mem_alloc;
 100840c:	e59d3014 	ldr	r3, [sp, #20]
 1008410:	e584c004 	str	ip, [r4, #4]
 1008414:	e1c420f8 	strd	r2, [r4, #8]
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008418:	ebffe07a 	bl	1000608 <array_new_conf>
 100841c:	e2505000 	subs	r5, r0, #0
 1008420:	1a000005 	bne	100843c <stack_new+0x70>
        stack->v = array;
 1008424:	e59d3000 	ldr	r3, [sp]
 1008428:	e5843000 	str	r3, [r4]
    } else {
        conf->mem_free(stack);
        return status;
    }
    *out = stack;
 100842c:	e5864000 	str	r4, [r6]
}
 1008430:	e1a00005 	mov	r0, r5
 1008434:	e28dd018 	add	sp, sp, #24
 1008438:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(stack);
 100843c:	e1a00004 	mov	r0, r4
 1008440:	e59d3014 	ldr	r3, [sp, #20]
 1008444:	e12fff33 	blx	r3
}
 1008448:	e1a00005 	mov	r0, r5
 100844c:	e28dd018 	add	sp, sp, #24
 1008450:	e8bd8070 	pop	{r4, r5, r6, pc}

01008454 <stack_new_conf>:
{
 1008454:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1008458:	e1a04000 	mov	r4, r0
    Stack *stack = conf->mem_calloc(1, sizeof(Stack));
 100845c:	e590300c 	ldr	r3, [r0, #12]
{
 1008460:	e24dd00c 	sub	sp, sp, #12
 1008464:	e1a07001 	mov	r7, r1
    Stack *stack = conf->mem_calloc(1, sizeof(Stack));
 1008468:	e3a00001 	mov	r0, #1
 100846c:	e3a01010 	mov	r1, #16
 1008470:	e12fff33 	blx	r3
    if (!stack)
 1008474:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 1008478:	03a06001 	moveq	r6, #1
    if (!stack)
 100847c:	0a00000b 	beq	10084b0 <stack_new_conf+0x5c>
    stack->mem_alloc  = conf->mem_alloc;
 1008480:	e5940008 	ldr	r0, [r4, #8]
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008484:	e28d1004 	add	r1, sp, #4
    stack->mem_alloc  = conf->mem_alloc;
 1008488:	e1c420dc 	ldrd	r2, [r4, #12]
 100848c:	e5850004 	str	r0, [r5, #4]
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008490:	e1a00004 	mov	r0, r4
    stack->mem_alloc  = conf->mem_alloc;
 1008494:	e1c520f8 	strd	r2, [r5, #8]
    if ((status = array_new_conf(conf, &array)) == CC_OK) {
 1008498:	ebffe05a 	bl	1000608 <array_new_conf>
 100849c:	e2506000 	subs	r6, r0, #0
 10084a0:	1a000005 	bne	10084bc <stack_new_conf+0x68>
        stack->v = array;
 10084a4:	e59d3004 	ldr	r3, [sp, #4]
 10084a8:	e5853000 	str	r3, [r5]
    *out = stack;
 10084ac:	e5875000 	str	r5, [r7]
    return CC_OK;
}
 10084b0:	e1a00006 	mov	r0, r6
 10084b4:	e28dd00c 	add	sp, sp, #12
 10084b8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        conf->mem_free(stack);
 10084bc:	e1a00005 	mov	r0, r5
 10084c0:	e5943010 	ldr	r3, [r4, #16]
 10084c4:	e12fff33 	blx	r3
}
 10084c8:	e1a00006 	mov	r0, r6
 10084cc:	e28dd00c 	add	sp, sp, #12
 10084d0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

010084d4 <stack_destroy>:
 * intact.
 *
 * @param[in] stack the Stack to be destroyed
 */
void stack_destroy(Stack *stack)
{
 10084d4:	e92d4010 	push	{r4, lr}
 10084d8:	e1a04000 	mov	r4, r0
    array_destroy(stack->v);
 10084dc:	e5900000 	ldr	r0, [r0]
 10084e0:	ebffe08c 	bl	1000718 <array_destroy>
    stack->mem_free(stack);
 10084e4:	e594300c 	ldr	r3, [r4, #12]
 10084e8:	e1a00004 	mov	r0, r4
}
 10084ec:	e8bd4010 	pop	{r4, lr}
    stack->mem_free(stack);
 10084f0:	e12fff13 	bx	r3

010084f4 <stack_destroy_cb>:
 * elements allocated on the stack (stack memory).
 *
 * @param[in] stack the stack to be destroyed
 */
void stack_destroy_cb(Stack *stack, void (*cb) (void*))
{
 10084f4:	e92d4010 	push	{r4, lr}
 10084f8:	e1a04000 	mov	r4, r0
    array_destroy_cb(stack->v, cb);
 10084fc:	e5900000 	ldr	r0, [r0]
 1008500:	ebffe08d 	bl	100073c <array_destroy_cb>
    free(stack);
 1008504:	e1a00004 	mov	r0, r4
}
 1008508:	e8bd4010 	pop	{r4, lr}
    free(stack);
 100850c:	ea008215 	b	1028d68 <__free_from_arm>

01008510 <stack_push>:
 * @return CC_OK if the element was successfully pushed, or CC_ERR_ALLOC
 * if the memory allocation for the new element failed.
 */
enum cc_stat stack_push(Stack *stack, void *element)
{
    return array_add(stack->v, element);
 1008510:	e5900000 	ldr	r0, [r0]
 1008514:	eaffe09d 	b	1000790 <array_add>

01008518 <stack_peek>:
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if the
 * Stack is empty.
 */
enum cc_stat stack_peek(Stack *stack, void **out)
{
    return array_get_last(stack->v, out);
 1008518:	e5900000 	ldr	r0, [r0]
 100851c:	eaffe1c1 	b	1000c28 <array_get_last>

01008520 <stack_pop>:
 * @return CC_OK if the element was successfully popped, or CC_ERR_OUT_OF_RANGE
 * if the Stack is already empty.
 */
enum cc_stat stack_pop(Stack *stack, void **out)
{
    return array_remove_last(stack->v, out);
 1008520:	e5900000 	ldr	r0, [r0]
 1008524:	eaffe196 	b	1000b84 <array_remove_last>

01008528 <stack_size>:
 *
 * @return the number of Stack elements.
 */
size_t stack_size(Stack *stack)
{
    return array_size(stack->v);
 1008528:	e5900000 	ldr	r0, [r0]
 100852c:	eaffe337 	b	1001210 <array_size>

01008530 <stack_map>:
 * @param[in] fn the operation function that is to be invoked on each
 *               element of the Stack
 */
void stack_map(Stack *stack, void (*fn) (void *))
{
    array_map(stack->v, fn);
 1008530:	e5900000 	ldr	r0, [r0]
 1008534:	eaffe33f 	b	1001238 <array_map>

01008538 <stack_iter_init>:
 * @param[in] iter the iterator that is being initialized
 * @param[in] s the stack to iterate over
 */
void stack_iter_init(StackIter *iter, Stack *s)
{
    array_iter_init(&(iter->i), s->v);
 1008538:	e5911000 	ldr	r1, [r1]
 100853c:	eaffe36b 	b	10012f0 <array_iter_init>

01008540 <stack_iter_next>:
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the Stack has been reached.
 */
enum cc_stat stack_iter_next(StackIter *iter, void **out)
{
    return array_iter_next(&(iter->i), out);
 1008540:	eaffe36e 	b	1001300 <array_iter_next>

01008544 <stack_iter_replace>:
 * @return  CC_OK if the element was replaced successfully, or
 * CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat stack_iter_replace(StackIter *iter, void *element, void **out)
{
    return array_iter_replace(&(iter->i), element, out);
 1008544:	eaffe40a 	b	1001574 <array_iter_replace>

01008548 <stack_zip_iter_init>:
 * @param[in] s1   first Stack
 * @param[in] s2   second Stack
 */
void stack_zip_iter_init(StackZipIter *iter, Stack *s1, Stack *s2)
{
    array_zip_iter_init(&(iter->i), s1->v, s2->v);
 1008548:	e5922000 	ldr	r2, [r2]
 100854c:	e5911000 	ldr	r1, [r1]
 1008550:	eaffe41e 	b	10015d0 <array_zip_iter_init>

01008554 <stack_zip_iter_next>:
 * @return CC_OK if a next element pair is returned, or CC_ITER_END if the end
 * of one of the stacks has been reached.
 */
enum cc_stat stack_zip_iter_next(StackZipIter *iter, void **out1, void **out2)
{
    return array_zip_iter_next(&(iter->i), out1, out2);
 1008554:	eaffe421 	b	10015e0 <array_zip_iter_next>

01008558 <stack_zip_iter_replace>:
 *
 * @return CC_OK if the element was successfully replaced, or CC_ERR_OUT_OF_RANGE.
 */
enum cc_stat stack_zip_iter_replace(StackZipIter *iter, void *e1, void *e2, void **out1, void **out2)
{
    return array_zip_iter_replace(&(iter->i), e1, e2, out1, out2);
 1008558:	eaffe521 	b	10019e4 <array_zip_iter_replace>

0100855c <treeset_conf_init>:
 *
 * @param[in, out] conf the configuration struct that is being initialized
 */
void treeset_conf_init(TreeSetConf *conf)
{
    treetable_conf_init(conf);
 100855c:	ea0001e9 	b	1008d08 <treetable_conf_init>

01008560 <treeset_new>:
 *
 * @return  CC_OK if the creation was successful, or CC_ERR_ALLOC if the memory
 * allocation for the new TreeSet failed.
 */
enum cc_stat treeset_new(int (*cmp) (const void*, const void*), TreeSet **set)
{
 1008560:	e92d4070 	push	{r4, r5, r6, lr}
 1008564:	e24dd018 	sub	sp, sp, #24
 1008568:	e1a04000 	mov	r4, r0
    treetable_conf_init(conf);
 100856c:	e28d0008 	add	r0, sp, #8
{
 1008570:	e1a06001 	mov	r6, r1
    treetable_conf_init(conf);
 1008574:	eb0001e3 	bl	1008d08 <treetable_conf_init>
    TreeSetConf conf;
    treeset_conf_init(&conf);
    conf.cmp = cmp;
 1008578:	e58d4008 	str	r4, [sp, #8]
 * @return CC_OK if the creation was successful, or CC_ERR_ALLOC if the memory
 * allocation for the new TreeSet structure failed.
 */
enum cc_stat treeset_new_conf(TreeSetConf const * const conf, TreeSet **tset)
{
    TreeSet *set = conf->mem_calloc(1, sizeof(TreeSet));
 100857c:	e3a01014 	mov	r1, #20
 1008580:	e59d3010 	ldr	r3, [sp, #16]
 1008584:	e3a00001 	mov	r0, #1
 1008588:	e12fff33 	blx	r3

    if (!set)
 100858c:	e2504000 	subs	r4, r0, #0
        return CC_ERR_ALLOC;
 1008590:	03a05001 	moveq	r5, #1
    if (!set)
 1008594:	0a00000d 	beq	10085d0 <treeset_new+0x70>

    TreeTable *table;
    enum cc_stat s = treetable_new_conf(conf, &table);
 1008598:	e28d0008 	add	r0, sp, #8
 100859c:	e28d1004 	add	r1, sp, #4
 10085a0:	eb000207 	bl	1008dc4 <treetable_new_conf>

    if (s != CC_OK) {
 10085a4:	e2505000 	subs	r5, r0, #0
 10085a8:	1a00000b 	bne	10085dc <treeset_new+0x7c>
        conf->mem_free(set);
        return s;
    }
    set->t          = table;
 10085ac:	e59d2004 	ldr	r2, [sp, #4]
    set->dummy      = (int*) 1;
 10085b0:	e3a03001 	mov	r3, #1
    set->mem_alloc  = conf->mem_alloc;
    set->mem_calloc = conf->mem_calloc;
 10085b4:	e1cd00dc 	ldrd	r0, [sp, #12]
    set->t          = table;
 10085b8:	e5842000 	str	r2, [r4]
    set->mem_free   = conf->mem_free;
 10085bc:	e59d2014 	ldr	r2, [sp, #20]
    set->mem_calloc = conf->mem_calloc;
 10085c0:	e1c400f8 	strd	r0, [r4, #8]
    set->dummy      = (int*) 1;
 10085c4:	e5843004 	str	r3, [r4, #4]
    set->mem_free   = conf->mem_free;
 10085c8:	e5842010 	str	r2, [r4, #16]

    *tset = set;
 10085cc:	e5864000 	str	r4, [r6]
}
 10085d0:	e1a00005 	mov	r0, r5
 10085d4:	e28dd018 	add	sp, sp, #24
 10085d8:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(set);
 10085dc:	e1a00004 	mov	r0, r4
 10085e0:	e59d3014 	ldr	r3, [sp, #20]
 10085e4:	e12fff33 	blx	r3
}
 10085e8:	e1a00005 	mov	r0, r5
 10085ec:	e28dd018 	add	sp, sp, #24
 10085f0:	e8bd8070 	pop	{r4, r5, r6, pc}

010085f4 <treeset_new_conf>:
{
 10085f4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 10085f8:	e1a04000 	mov	r4, r0
    TreeSet *set = conf->mem_calloc(1, sizeof(TreeSet));
 10085fc:	e5903008 	ldr	r3, [r0, #8]
{
 1008600:	e24dd00c 	sub	sp, sp, #12
 1008604:	e1a07001 	mov	r7, r1
    TreeSet *set = conf->mem_calloc(1, sizeof(TreeSet));
 1008608:	e3a00001 	mov	r0, #1
 100860c:	e3a01014 	mov	r1, #20
 1008610:	e12fff33 	blx	r3
    if (!set)
 1008614:	e2505000 	subs	r5, r0, #0
        return CC_ERR_ALLOC;
 1008618:	03a06001 	moveq	r6, #1
    if (!set)
 100861c:	0a00000d 	beq	1008658 <treeset_new_conf+0x64>
    enum cc_stat s = treetable_new_conf(conf, &table);
 1008620:	e28d1004 	add	r1, sp, #4
 1008624:	e1a00004 	mov	r0, r4
 1008628:	eb0001e5 	bl	1008dc4 <treetable_new_conf>
    if (s != CC_OK) {
 100862c:	e2506000 	subs	r6, r0, #0
 1008630:	1a00000b 	bne	1008664 <treeset_new_conf+0x70>
    set->dummy      = (int*) 1;
 1008634:	e3a03001 	mov	r3, #1
    set->mem_alloc  = conf->mem_alloc;
 1008638:	e5941004 	ldr	r1, [r4, #4]
    set->t          = table;
 100863c:	e59d0004 	ldr	r0, [sp, #4]
    set->dummy      = (int*) 1;
 1008640:	e5853004 	str	r3, [r5, #4]
    set->mem_free   = conf->mem_free;
 1008644:	e1c420d8 	ldrd	r2, [r4, #8]
    set->t          = table;
 1008648:	e5850000 	str	r0, [r5]
    set->mem_alloc  = conf->mem_alloc;
 100864c:	e5851008 	str	r1, [r5, #8]
    set->mem_free   = conf->mem_free;
 1008650:	e1c520fc 	strd	r2, [r5, #12]
    *tset = set;
 1008654:	e5875000 	str	r5, [r7]
    return CC_OK;
}
 1008658:	e1a00006 	mov	r0, r6
 100865c:	e28dd00c 	add	sp, sp, #12
 1008660:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
        conf->mem_free(set);
 1008664:	e1a00005 	mov	r0, r5
 1008668:	e594300c 	ldr	r3, [r4, #12]
 100866c:	e12fff33 	blx	r3
}
 1008670:	e1a00006 	mov	r0, r6
 1008674:	e28dd00c 	add	sp, sp, #12
 1008678:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

0100867c <treeset_destroy>:
 * Destroys the specified TreeSet.
 *
 * @param[in] set the TreeSet to be destroyed
 */
void treeset_destroy(TreeSet *set)
{
 100867c:	e92d4010 	push	{r4, lr}
 1008680:	e1a04000 	mov	r4, r0
    treetable_destroy(set->t);
 1008684:	e5900000 	ldr	r0, [r0]
 1008688:	eb0001f3 	bl	1008e5c <treetable_destroy>
    set->mem_free(set);
 100868c:	e5943010 	ldr	r3, [r4, #16]
 1008690:	e1a00004 	mov	r0, r4
}
 1008694:	e8bd4010 	pop	{r4, lr}
    set->mem_free(set);
 1008698:	e12fff13 	bx	r3

0100869c <treeset_add>:
 * @return CC_OK if the operation was successful, or CC_ERR_ALLOC if the
 * memory allocation for the new element failed.
 */
enum cc_stat treeset_add(TreeSet *set, void *element)
{
    return treetable_add(set->t, element, set->dummy);
 100869c:	e8900005 	ldm	r0, {r0, r2}
 10086a0:	ea00048d 	b	10098dc <treetable_add>

010086a4 <treeset_remove>:
 *
 * @return CC_OK if the mapping was successfully removed, or CC_ERR_VALUE_NOT_FOUND
 * if the value was not found.
 */
enum cc_stat treeset_remove(TreeSet *set, void *element, void **out)
{
 10086a4:	e92d4010 	push	{r4, lr}
    if (treetable_remove(set->t, element, out) == CC_ERR_KEY_NOT_FOUND)
 10086a8:	e5900000 	ldr	r0, [r0]
 10086ac:	eb000549 	bl	1009bd8 <treetable_remove>
 10086b0:	e3500006 	cmp	r0, #6
        return CC_ERR_VALUE_NOT_FOUND;

    return CC_OK;
}
 10086b4:	03a00007 	moveq	r0, #7
 10086b8:	13a00000 	movne	r0, #0
 10086bc:	e8bd8010 	pop	{r4, pc}

010086c0 <treeset_remove_all>:
 *
 * @param set the set from which all elements are being removed
 */
void treeset_remove_all(TreeSet *set)
{
    treetable_remove_all(set->t);
 10086c0:	e5900000 	ldr	r0, [r0]
 10086c4:	ea000588 	b	1009cec <treetable_remove_all>

010086c8 <treeset_get_first>:
 * @param[out] out pointer to where the returned element is stored
 *
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if not.
 */
enum cc_stat treeset_get_first(TreeSet *set, void **out)
{
 10086c8:	e92d4010 	push	{r4, lr}
    if (treetable_get_first_key(set->t, out) == CC_ERR_KEY_NOT_FOUND)
 10086cc:	e5900000 	ldr	r0, [r0]
 10086d0:	eb00039f 	bl	1009554 <treetable_get_first_key>
 10086d4:	e3500006 	cmp	r0, #6
        return CC_ERR_VALUE_NOT_FOUND;

    return CC_OK;
}
 10086d8:	03a00007 	moveq	r0, #7
 10086dc:	13a00000 	movne	r0, #0
 10086e0:	e8bd8010 	pop	{r4, pc}

010086e4 <treeset_get_last>:
 * @param[out] out pointer to where the returned element is stored
 *
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if not.
 */
enum cc_stat treeset_get_last(TreeSet *set, void **out)
{
 10086e4:	e92d4010 	push	{r4, lr}
    if (treetable_get_last_key(set->t, out) == CC_ERR_KEY_NOT_FOUND)
 10086e8:	e5900000 	ldr	r0, [r0]
 10086ec:	eb0003a5 	bl	1009588 <treetable_get_last_key>
 10086f0:	e3500006 	cmp	r0, #6
        return CC_ERR_VALUE_NOT_FOUND;

    return CC_OK;
}
 10086f4:	03a00007 	moveq	r0, #7
 10086f8:	13a00000 	movne	r0, #0
 10086fc:	e8bd8010 	pop	{r4, pc}

01008700 <treeset_get_greater_than>:
 * @param[out] out pointer to where the returned element is stored
 *
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if not.
 */
enum cc_stat treeset_get_greater_than(TreeSet *set, void *element, void **out)
{
 1008700:	e92d4010 	push	{r4, lr}
    if (treetable_get_greater_than(set->t, element, out) == CC_ERR_KEY_NOT_FOUND)
 1008704:	e5900000 	ldr	r0, [r0]
 1008708:	eb0003ab 	bl	10095bc <treetable_get_greater_than>
 100870c:	e3500006 	cmp	r0, #6
        return CC_ERR_VALUE_NOT_FOUND;

    return CC_OK;
}
 1008710:	03a00007 	moveq	r0, #7
 1008714:	13a00000 	movne	r0, #0
 1008718:	e8bd8010 	pop	{r4, pc}

0100871c <treeset_get_lesser_than>:
 * @param[out] out pointer to where the returned element is stored
 *
 * @return CC_OK if the element was found, or CC_ERR_VALUE_NOT_FOUND if not.
 */
enum cc_stat treeset_get_lesser_than(TreeSet *set, void *element, void **out)
{
 100871c:	e92d4010 	push	{r4, lr}
    if (treetable_get_lesser_than(set->t, element, out) == CC_ERR_KEY_NOT_FOUND)
 1008720:	e5900000 	ldr	r0, [r0]
 1008724:	eb0003e2 	bl	10096b4 <treetable_get_lesser_than>
 1008728:	e3500006 	cmp	r0, #6
        return CC_ERR_VALUE_NOT_FOUND;

    return CC_OK;
}
 100872c:	03a00007 	moveq	r0, #7
 1008730:	13a00000 	movne	r0, #0
 1008734:	e8bd8010 	pop	{r4, pc}

01008738 <treeset_contains>:
 *
 * @return true if the specified element is an element of the set.
 */
bool treeset_contains(TreeSet *set, void *element)
{
    return treetable_contains_key(set->t, element);
 1008738:	e5900000 	ldr	r0, [r0]
 100873c:	ea00041b 	b	10097b0 <treetable_contains_key>

01008740 <treeset_size>:
 *
 * @return the size of the set.
 */
size_t treeset_size(TreeSet *set)
{
    return treetable_size(set->t);
 1008740:	e5900000 	ldr	r0, [r0]
 1008744:	ea000417 	b	10097a8 <treetable_size>

01008748 <treeset_foreach>:
 * @param[in] fn the operation function that is invoked on each element
 *               of the set
 */
void treeset_foreach(TreeSet *set, void (*fn) (const void*))
{
    treetable_foreach_key(set->t, fn);
 1008748:	e5900000 	ldr	r0, [r0]
 100874c:	ea0006e8 	b	100a2f4 <treetable_foreach_key>

01008750 <treeset_iter_init>:
 * @param[in] iter the iterator that is being initialized
 * @param[in] set the set on which this iterator will operate
 */
void treeset_iter_init(TreeSetIter *iter, TreeSet *set)
{
    treetable_iter_init(&(iter->i), set->t);
 1008750:	e5911000 	ldr	r1, [r1]
 1008754:	ea00073c 	b	100a44c <treetable_iter_init>

01008758 <treeset_iter_next>:
 *
 * @return CC_OK if the iterator was advanced, or CC_ITER_END if the
 * end of the TreeSet has been reached.
 */
enum cc_stat treeset_iter_next(TreeSetIter *iter, void **element)
{
 1008758:	e92d4010 	push	{r4, lr}
 100875c:	e24dd008 	sub	sp, sp, #8
 1008760:	e1a04001 	mov	r4, r1
    TreeTableEntry entry;

    if (treetable_iter_next(&(iter->i), &entry) != CC_OK)
 1008764:	e1a0100d 	mov	r1, sp
 1008768:	eb000743 	bl	100a47c <treetable_iter_next>
 100876c:	e3500000 	cmp	r0, #0
        return CC_ITER_END;

    *element = entry.key;
 1008770:	059d3000 	ldreq	r3, [sp]
        return CC_ITER_END;
 1008774:	13a00009 	movne	r0, #9
    *element = entry.key;
 1008778:	05843000 	streq	r3, [r4]
    return CC_OK;
}
 100877c:	e28dd008 	add	sp, sp, #8
 1008780:	e8bd8010 	pop	{r4, pc}

01008784 <treeset_iter_remove>:
 * @return CC_OK if the element was successfully removed, or
 * CC_ERR_KEY_NOT_FOUND.
 */
enum cc_stat treeset_iter_remove(TreeSetIter *iter, void **out)
{
    return treetable_iter_remove(&(iter->i), out);
 1008784:	ea000765 	b	100a520 <treetable_iter_remove>

01008788 <remove_node>:
 *
 * @param[in] table the table on which this operation is performed
 * @param[in] z the node that is being removed
 */
static void remove_node(TreeTable *table, RBNode *z)
{
 1008788:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100878c:	e1a04000 	mov	r4, r0
    RBNode *x;
    RBNode *y = z;

    int y_color = y->color;

    if (z->left == table->sentinel) {
 1008790:	e591c010 	ldr	ip, [r1, #16]
 1008794:	e5900004 	ldr	r0, [r0, #4]
    int y_color = y->color;
 1008798:	e5d12008 	ldrb	r2, [r1, #8]
    if (z->left == table->sentinel) {
 100879c:	e591e014 	ldr	lr, [r1, #20]
 10087a0:	e15c0000 	cmp	ip, r0
 10087a4:	0a00007e 	beq	10089a4 <remove_node+0x21c>
        x = z->right;
        transplant(table, z, z->right);
    } else if (z->right == table->sentinel) {
 10087a8:	e150000e 	cmp	r0, lr
 10087ac:	11a0300e 	movne	r3, lr
 10087b0:	1a000050 	bne	10088f8 <remove_node+0x170>
    if (u->parent == table->sentinel)
 10087b4:	e591300c 	ldr	r3, [r1, #12]
 10087b8:	e1500003 	cmp	r0, r3
        table->root = v;
 10087bc:	0584c000 	streq	ip, [r4]
    if (u->parent == table->sentinel)
 10087c0:	0a000003 	beq	10087d4 <remove_node+0x4c>
    else if (u == u->parent->left)
 10087c4:	e5930010 	ldr	r0, [r3, #16]
 10087c8:	e1510000 	cmp	r1, r0
        u->parent->left = v;
 10087cc:	0583c010 	streq	ip, [r3, #16]
        u->parent->right = v;
 10087d0:	1583c014 	strne	ip, [r3, #20]
        transplant(table, z, y);
        y->left = z->left;
        y->left->parent = y;
        y->color = z->color;
    }
    if (y_color == RB_BLACK)
 10087d4:	e3520001 	cmp	r2, #1
    v->parent = u->parent;
 10087d8:	e58c300c 	str	r3, [ip, #12]
    if (y_color == RB_BLACK)
 10087dc:	1a000069 	bne	1008988 <remove_node+0x200>
 10087e0:	e5943000 	ldr	r3, [r4]
    while (x != table->root && x->color == RB_BLACK) {
 10087e4:	e15c0003 	cmp	ip, r3
 10087e8:	0a00003e 	beq	10088e8 <remove_node+0x160>
 10087ec:	e5dc3008 	ldrb	r3, [ip, #8]
 10087f0:	e3530001 	cmp	r3, #1
 10087f4:	1a00003b 	bne	10088e8 <remove_node+0x160>
                w->color = RB_BLACK;
 10087f8:	e1a06002 	mov	r6, r2
                w->color = RB_RED;
 10087fc:	e3a07000 	mov	r7, #0
        if (x == x->parent->left) {
 1008800:	e59c300c 	ldr	r3, [ip, #12]
 1008804:	e5932010 	ldr	r2, [r3, #16]
 1008808:	e152000c 	cmp	r2, ip
 100880c:	0a00006f 	beq	10089d0 <remove_node+0x248>
            if (w->color == RB_RED) {
 1008810:	e5d20008 	ldrb	r0, [r2, #8]
 1008814:	e592e014 	ldr	lr, [r2, #20]
 1008818:	e3500000 	cmp	r0, #0
 100881c:	1a000013 	bne	1008870 <remove_node+0xe8>
                w->color = RB_BLACK;
 1008820:	e5c26008 	strb	r6, [r2, #8]
                x->parent->color = RB_RED;
 1008824:	e5c30008 	strb	r0, [r3, #8]
                rotate_right(table, x->parent);
 1008828:	e5945004 	ldr	r5, [r4, #4]
 */
static void rotate_right(TreeTable *table, RBNode *x)
{
    RBNode *y = x->left;

    x->left = y->right;
 100882c:	e583e010 	str	lr, [r3, #16]

    if (y->right != table->sentinel)
 1008830:	e155000e 	cmp	r5, lr
        y->right->parent = x;
 1008834:	158e300c 	strne	r3, [lr, #12]

    y->parent = x->parent;
 1008838:	e593000c 	ldr	r0, [r3, #12]

    if (x->parent == table->sentinel)
 100883c:	e1550000 	cmp	r5, r0
    y->parent = x->parent;
 1008840:	e582000c 	str	r0, [r2, #12]
        table->root = y;
 1008844:	05842000 	streq	r2, [r4]
    if (x->parent == table->sentinel)
 1008848:	0a000003 	beq	100885c <remove_node+0xd4>
    else if (x == x->parent->right)
 100884c:	e590e014 	ldr	lr, [r0, #20]
 1008850:	e153000e 	cmp	r3, lr
        x->parent->right = y;
 1008854:	05802014 	streq	r2, [r0, #20]
    else
        x->parent->left = y;
 1008858:	15802010 	strne	r2, [r0, #16]

    y->right  = x;
 100885c:	e5823014 	str	r3, [r2, #20]
    x->parent = y;
 1008860:	e583200c 	str	r2, [r3, #12]
                w = x->parent->left;
 1008864:	e59c300c 	ldr	r3, [ip, #12]
 1008868:	e5932010 	ldr	r2, [r3, #16]
 100886c:	e592e014 	ldr	lr, [r2, #20]
            if (w->right->color == RB_BLACK && w->left->color == RB_BLACK) {
 1008870:	e5de5008 	ldrb	r5, [lr, #8]
 1008874:	e5920010 	ldr	r0, [r2, #16]
 1008878:	e3550001 	cmp	r5, #1
 100887c:	e5d05008 	ldrb	r5, [r0, #8]
 1008880:	0a00008c 	beq	1008ab8 <remove_node+0x330>
                if (w->left->color == RB_BLACK) {
 1008884:	e3550001 	cmp	r5, #1
 1008888:	0a000095 	beq	1008ae4 <remove_node+0x35c>
                w->color = x->parent->color;
 100888c:	e5d35008 	ldrb	r5, [r3, #8]
                x->parent->color = RB_BLACK;
 1008890:	e3a0c001 	mov	ip, #1
                w->color = x->parent->color;
 1008894:	e5c25008 	strb	r5, [r2, #8]
                x->parent->color = RB_BLACK;
 1008898:	e5c3c008 	strb	ip, [r3, #8]
                w->left->color = RB_BLACK;
 100889c:	e5c0c008 	strb	ip, [r0, #8]
                rotate_right(table, x->parent);
 10088a0:	e594c004 	ldr	ip, [r4, #4]
    x->left = y->right;
 10088a4:	e583e010 	str	lr, [r3, #16]
    if (y->right != table->sentinel)
 10088a8:	e15c000e 	cmp	ip, lr
        y->right->parent = x;
 10088ac:	158e300c 	strne	r3, [lr, #12]
    y->parent = x->parent;
 10088b0:	e593000c 	ldr	r0, [r3, #12]
    if (x->parent == table->sentinel)
 10088b4:	e15c0000 	cmp	ip, r0
    y->parent = x->parent;
 10088b8:	e582000c 	str	r0, [r2, #12]
        table->root = y;
 10088bc:	01a0c002 	moveq	ip, r2
 10088c0:	05842000 	streq	r2, [r4]
    if (x->parent == table->sentinel)
 10088c4:	0a000005 	beq	10088e0 <remove_node+0x158>
    else if (x == x->parent->right)
 10088c8:	e590c014 	ldr	ip, [r0, #20]
 10088cc:	e15c0003 	cmp	ip, r3
        x->parent->right = y;
 10088d0:	0594c000 	ldreq	ip, [r4]
 10088d4:	1594c000 	ldrne	ip, [r4]
 10088d8:	05802014 	streq	r2, [r0, #20]
        x->parent->left = y;
 10088dc:	15802010 	strne	r2, [r0, #16]
    y->right  = x;
 10088e0:	e5823014 	str	r3, [r2, #20]
    x->parent = y;
 10088e4:	e583200c 	str	r2, [r3, #12]
    x->color = RB_BLACK;
 10088e8:	e3a03001 	mov	r3, #1
 10088ec:	e5cc3008 	strb	r3, [ip, #8]
 10088f0:	ea000024 	b	1008988 <remove_node+0x200>
    while (n->left != s)
 10088f4:	e1a03002 	mov	r3, r2
 10088f8:	e5932010 	ldr	r2, [r3, #16]
 10088fc:	e1500002 	cmp	r0, r2
 1008900:	1afffffb 	bne	10088f4 <remove_node+0x16c>
        if (y->parent == z) {
 1008904:	e593500c 	ldr	r5, [r3, #12]
        x = y->right;
 1008908:	e593c014 	ldr	ip, [r3, #20]
        y_color = y->color;
 100890c:	e5d32008 	ldrb	r2, [r3, #8]
        if (y->parent == z) {
 1008910:	e1550001 	cmp	r5, r1
            x->parent = y;
 1008914:	058c300c 	streq	r3, [ip, #12]
        if (y->parent == z) {
 1008918:	0a000009 	beq	1008944 <remove_node+0x1bc>
    if (u->parent == table->sentinel)
 100891c:	e1500005 	cmp	r0, r5
 1008920:	0a0000a2 	beq	1008bb0 <remove_node+0x428>
    else if (u == u->parent->left)
 1008924:	e5950010 	ldr	r0, [r5, #16]
 1008928:	e1530000 	cmp	r3, r0
        u->parent->right = v;
 100892c:	1585c014 	strne	ip, [r5, #20]
 1008930:	1591e014 	ldrne	lr, [r1, #20]
        u->parent->left = v;
 1008934:	0585c010 	streq	ip, [r5, #16]
    v->parent = u->parent;
 1008938:	e58c500c 	str	r5, [ip, #12]
            y->right = z->right;
 100893c:	e583e014 	str	lr, [r3, #20]
            y->right->parent = y;
 1008940:	e58e300c 	str	r3, [lr, #12]
    if (u->parent == table->sentinel)
 1008944:	e591000c 	ldr	r0, [r1, #12]
 1008948:	e594e004 	ldr	lr, [r4, #4]
 100894c:	e15e0000 	cmp	lr, r0
        table->root = v;
 1008950:	05843000 	streq	r3, [r4]
    if (u->parent == table->sentinel)
 1008954:	0a000003 	beq	1008968 <remove_node+0x1e0>
    else if (u == u->parent->left)
 1008958:	e590e010 	ldr	lr, [r0, #16]
 100895c:	e151000e 	cmp	r1, lr
        u->parent->left = v;
 1008960:	05803010 	streq	r3, [r0, #16]
        u->parent->right = v;
 1008964:	15803014 	strne	r3, [r0, #20]
        y->left = z->left;
 1008968:	e591e010 	ldr	lr, [r1, #16]
    v->parent = u->parent;
 100896c:	e583000c 	str	r0, [r3, #12]
        y->left = z->left;
 1008970:	e583e010 	str	lr, [r3, #16]
        y->left->parent = y;
 1008974:	e58e300c 	str	r3, [lr, #12]
        y->color = z->color;
 1008978:	e5d10008 	ldrb	r0, [r1, #8]
 100897c:	e5c30008 	strb	r0, [r3, #8]
    if (y_color == RB_BLACK)
 1008980:	e3520001 	cmp	r2, #1
 1008984:	0affff95 	beq	10087e0 <remove_node+0x58>
    table->mem_free(z);
 1008988:	e5943018 	ldr	r3, [r4, #24]
 100898c:	e1a00001 	mov	r0, r1
 1008990:	e12fff33 	blx	r3
    table->size--;
 1008994:	e5943008 	ldr	r3, [r4, #8]
 1008998:	e2433001 	sub	r3, r3, #1
 100899c:	e5843008 	str	r3, [r4, #8]
}
 10089a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (u->parent == table->sentinel)
 10089a4:	e591300c 	ldr	r3, [r1, #12]
 10089a8:	e15c0003 	cmp	ip, r3
        table->root = v;
 10089ac:	0584e000 	streq	lr, [r4]
    if (u->parent == table->sentinel)
 10089b0:	0a000003 	beq	10089c4 <remove_node+0x23c>
    else if (u == u->parent->left)
 10089b4:	e5930010 	ldr	r0, [r3, #16]
 10089b8:	e1510000 	cmp	r1, r0
        u->parent->left = v;
 10089bc:	0583e010 	streq	lr, [r3, #16]
        u->parent->right = v;
 10089c0:	1583e014 	strne	lr, [r3, #20]
    v->parent = u->parent;
 10089c4:	e58e300c 	str	r3, [lr, #12]
 10089c8:	e1a0c00e 	mov	ip, lr
 10089cc:	eaffffeb 	b	1008980 <remove_node+0x1f8>
            w = x->parent->right;
 10089d0:	e5932014 	ldr	r2, [r3, #20]
            if (w->color == RB_RED) {
 10089d4:	e5d2e008 	ldrb	lr, [r2, #8]
 10089d8:	e5920010 	ldr	r0, [r2, #16]
 10089dc:	e35e0000 	cmp	lr, #0
 10089e0:	1a000013 	bne	1008a34 <remove_node+0x2ac>
                w->color = RB_BLACK;
 10089e4:	e5c26008 	strb	r6, [r2, #8]
                x->parent->color = RB_RED;
 10089e8:	e5c3e008 	strb	lr, [r3, #8]
                rotate_left(table, x->parent);
 10089ec:	e594e004 	ldr	lr, [r4, #4]
 */
static void rotate_left(TreeTable *table, RBNode *x)
{
    RBNode *y = x->right;

    x->right = y->left;
 10089f0:	e5830014 	str	r0, [r3, #20]

    if (y->left != table->sentinel)
 10089f4:	e15e0000 	cmp	lr, r0
        y->left->parent = x;
 10089f8:	1580300c 	strne	r3, [r0, #12]

    y->parent = x->parent;
 10089fc:	e593000c 	ldr	r0, [r3, #12]

    if (x->parent == table->sentinel)
 1008a00:	e15e0000 	cmp	lr, r0
    y->parent = x->parent;
 1008a04:	e582000c 	str	r0, [r2, #12]
        table->root = y;
 1008a08:	05842000 	streq	r2, [r4]
    if (x->parent == table->sentinel)
 1008a0c:	0a000003 	beq	1008a20 <remove_node+0x298>
    else if (x == x->parent->left)
 1008a10:	e590e010 	ldr	lr, [r0, #16]
 1008a14:	e153000e 	cmp	r3, lr
        x->parent->left = y;
 1008a18:	05802010 	streq	r2, [r0, #16]
    else
        x->parent->right = y;
 1008a1c:	15802014 	strne	r2, [r0, #20]

    y->left   = x;
 1008a20:	e5823010 	str	r3, [r2, #16]
    x->parent = y;
 1008a24:	e583200c 	str	r2, [r3, #12]
                w = x->parent->right;
 1008a28:	e59c300c 	ldr	r3, [ip, #12]
 1008a2c:	e5932014 	ldr	r2, [r3, #20]
 1008a30:	e5920010 	ldr	r0, [r2, #16]
            if (w->left->color == RB_BLACK && w->right->color == RB_BLACK) {
 1008a34:	e5d05008 	ldrb	r5, [r0, #8]
 1008a38:	e592e014 	ldr	lr, [r2, #20]
 1008a3c:	e3550001 	cmp	r5, #1
 1008a40:	e5de5008 	ldrb	r5, [lr, #8]
 1008a44:	0a00003e 	beq	1008b44 <remove_node+0x3bc>
                if (w->right->color == RB_BLACK) {
 1008a48:	e3550001 	cmp	r5, #1
 1008a4c:	0a00003f 	beq	1008b50 <remove_node+0x3c8>
                w->color = x->parent->color;
 1008a50:	e5d35008 	ldrb	r5, [r3, #8]
                x->parent->color = RB_BLACK;
 1008a54:	e3a0c001 	mov	ip, #1
                w->color = x->parent->color;
 1008a58:	e5c25008 	strb	r5, [r2, #8]
                x->parent->color = RB_BLACK;
 1008a5c:	e5c3c008 	strb	ip, [r3, #8]
                w->right->color = RB_BLACK;
 1008a60:	e5cec008 	strb	ip, [lr, #8]
                rotate_left(table, x->parent);
 1008a64:	e594c004 	ldr	ip, [r4, #4]
    x->right = y->left;
 1008a68:	e5830014 	str	r0, [r3, #20]
    if (y->left != table->sentinel)
 1008a6c:	e15c0000 	cmp	ip, r0
        y->left->parent = x;
 1008a70:	1580300c 	strne	r3, [r0, #12]
    y->parent = x->parent;
 1008a74:	e593000c 	ldr	r0, [r3, #12]
    if (x->parent == table->sentinel)
 1008a78:	e15c0000 	cmp	ip, r0
    y->parent = x->parent;
 1008a7c:	e582000c 	str	r0, [r2, #12]
        table->root = y;
 1008a80:	01a0c002 	moveq	ip, r2
 1008a84:	05842000 	streq	r2, [r4]
    if (x->parent == table->sentinel)
 1008a88:	0a000005 	beq	1008aa4 <remove_node+0x31c>
    else if (x == x->parent->left)
 1008a8c:	e590c010 	ldr	ip, [r0, #16]
 1008a90:	e15c0003 	cmp	ip, r3
        x->parent->left = y;
 1008a94:	0594c000 	ldreq	ip, [r4]
 1008a98:	1594c000 	ldrne	ip, [r4]
 1008a9c:	05802010 	streq	r2, [r0, #16]
        x->parent->right = y;
 1008aa0:	15802014 	strne	r2, [r0, #20]
    y->left   = x;
 1008aa4:	e5823010 	str	r3, [r2, #16]
    x->parent = y;
 1008aa8:	e583200c 	str	r2, [r3, #12]
    x->color = RB_BLACK;
 1008aac:	e3a03001 	mov	r3, #1
 1008ab0:	e5cc3008 	strb	r3, [ip, #8]
 1008ab4:	eaffffb3 	b	1008988 <remove_node+0x200>
            if (w->right->color == RB_BLACK && w->left->color == RB_BLACK) {
 1008ab8:	e3550001 	cmp	r5, #1
 1008abc:	1affff72 	bne	100888c <remove_node+0x104>
                w->color = RB_RED;
 1008ac0:	e5c27008 	strb	r7, [r2, #8]
 1008ac4:	e1a0c003 	mov	ip, r3
 1008ac8:	e5942000 	ldr	r2, [r4]
    while (x != table->root && x->color == RB_BLACK) {
 1008acc:	e1530002 	cmp	r3, r2
 1008ad0:	0affff84 	beq	10088e8 <remove_node+0x160>
 1008ad4:	e5d33008 	ldrb	r3, [r3, #8]
 1008ad8:	e3530001 	cmp	r3, #1
 1008adc:	0affff47 	beq	1008800 <remove_node+0x78>
 1008ae0:	eaffff80 	b	10088e8 <remove_node+0x160>
                    w->color = RB_RED;
 1008ae4:	e3a03000 	mov	r3, #0
                    w->right->color = RB_BLACK;
 1008ae8:	e5ce5008 	strb	r5, [lr, #8]
                    w->color = RB_RED;
 1008aec:	e5c23008 	strb	r3, [r2, #8]
                    rotate_left(table, w);
 1008af0:	e5940004 	ldr	r0, [r4, #4]
    x->right = y->left;
 1008af4:	e59e3010 	ldr	r3, [lr, #16]
    if (y->left != table->sentinel)
 1008af8:	e1500003 	cmp	r0, r3
    x->right = y->left;
 1008afc:	e5823014 	str	r3, [r2, #20]
        y->left->parent = x;
 1008b00:	1583200c 	strne	r2, [r3, #12]
    y->parent = x->parent;
 1008b04:	e592300c 	ldr	r3, [r2, #12]
    if (x->parent == table->sentinel)
 1008b08:	e1500003 	cmp	r0, r3
    y->parent = x->parent;
 1008b0c:	e58e300c 	str	r3, [lr, #12]
        table->root = y;
 1008b10:	0584e000 	streq	lr, [r4]
    if (x->parent == table->sentinel)
 1008b14:	0a000003 	beq	1008b28 <remove_node+0x3a0>
    else if (x == x->parent->left)
 1008b18:	e5930010 	ldr	r0, [r3, #16]
 1008b1c:	e1520000 	cmp	r2, r0
        x->parent->left = y;
 1008b20:	0583e010 	streq	lr, [r3, #16]
        x->parent->right = y;
 1008b24:	1583e014 	strne	lr, [r3, #20]
    y->left   = x;
 1008b28:	e58e2010 	str	r2, [lr, #16]
    x->parent = y;
 1008b2c:	e582e00c 	str	lr, [r2, #12]
                    w = x->parent->left;
 1008b30:	e59c300c 	ldr	r3, [ip, #12]
 1008b34:	e5932010 	ldr	r2, [r3, #16]
 1008b38:	e5920010 	ldr	r0, [r2, #16]
 1008b3c:	e592e014 	ldr	lr, [r2, #20]
 1008b40:	eaffff51 	b	100888c <remove_node+0x104>
            if (w->left->color == RB_BLACK && w->right->color == RB_BLACK) {
 1008b44:	e3550001 	cmp	r5, #1
 1008b48:	1affffc0 	bne	1008a50 <remove_node+0x2c8>
 1008b4c:	eaffffdb 	b	1008ac0 <remove_node+0x338>
                    w->color = RB_RED;
 1008b50:	e3a03000 	mov	r3, #0
                    w->left->color = RB_BLACK;
 1008b54:	e5c05008 	strb	r5, [r0, #8]
                    w->color = RB_RED;
 1008b58:	e5c23008 	strb	r3, [r2, #8]
                    rotate_right(table, w);
 1008b5c:	e594e004 	ldr	lr, [r4, #4]
    x->left = y->right;
 1008b60:	e5903014 	ldr	r3, [r0, #20]
    if (y->right != table->sentinel)
 1008b64:	e15e0003 	cmp	lr, r3
    x->left = y->right;
 1008b68:	e5823010 	str	r3, [r2, #16]
        y->right->parent = x;
 1008b6c:	1583200c 	strne	r2, [r3, #12]
    y->parent = x->parent;
 1008b70:	e592300c 	ldr	r3, [r2, #12]
    if (x->parent == table->sentinel)
 1008b74:	e15e0003 	cmp	lr, r3
    y->parent = x->parent;
 1008b78:	e580300c 	str	r3, [r0, #12]
        table->root = y;
 1008b7c:	05840000 	streq	r0, [r4]
    if (x->parent == table->sentinel)
 1008b80:	0a000003 	beq	1008b94 <remove_node+0x40c>
    else if (x == x->parent->right)
 1008b84:	e593e014 	ldr	lr, [r3, #20]
 1008b88:	e152000e 	cmp	r2, lr
        x->parent->right = y;
 1008b8c:	05830014 	streq	r0, [r3, #20]
        x->parent->left = y;
 1008b90:	15830010 	strne	r0, [r3, #16]
    y->right  = x;
 1008b94:	e5802014 	str	r2, [r0, #20]
    x->parent = y;
 1008b98:	e582000c 	str	r0, [r2, #12]
                    w = x->parent->right;
 1008b9c:	e59c300c 	ldr	r3, [ip, #12]
 1008ba0:	e5932014 	ldr	r2, [r3, #20]
 1008ba4:	e592e014 	ldr	lr, [r2, #20]
 1008ba8:	e5920010 	ldr	r0, [r2, #16]
 1008bac:	eaffffa7 	b	1008a50 <remove_node+0x2c8>
        table->root = v;
 1008bb0:	e584c000 	str	ip, [r4]
 1008bb4:	e591e014 	ldr	lr, [r1, #20]
 1008bb8:	eaffff5e 	b	1008938 <remove_node+0x1b0>

01008bbc <treetable_test>:


#ifdef DEBUG
static int treetable_test(TreeTable *table, RBNode *node, int *nb)
{
    if (node == table->sentinel) {
 1008bbc:	e590c004 	ldr	ip, [r0, #4]
 1008bc0:	e15c0001 	cmp	ip, r1
 1008bc4:	0a000039 	beq	1008cb0 <treetable_test+0xf4>
        *nb = 1;
        return RB_ERROR_OK;
    }
    /* check tree order */
    if (node->left != table->sentinel) {
 1008bc8:	e5913010 	ldr	r3, [r1, #16]
{
 1008bcc:	e92d4070 	push	{r4, r5, r6, lr}
 1008bd0:	e1a06002 	mov	r6, r2
 1008bd4:	e24dd008 	sub	sp, sp, #8
 1008bd8:	e1a04001 	mov	r4, r1
    if (node->left != table->sentinel) {
 1008bdc:	e15c0003 	cmp	ip, r3
 1008be0:	e1a05000 	mov	r5, r0
 1008be4:	0a000006 	beq	1008c04 <treetable_test+0x48>
        int cmp = table->cmp(node->left->key, node->key);
 1008be8:	e5930000 	ldr	r0, [r3]
 1008bec:	e5911000 	ldr	r1, [r1]
 1008bf0:	e595300c 	ldr	r3, [r5, #12]
 1008bf4:	e12fff33 	blx	r3
        if (cmp >= 0)
 1008bf8:	e3500000 	cmp	r0, #0
 1008bfc:	b5953004 	ldrlt	r3, [r5, #4]
 1008c00:	aa000017 	bge	1008c64 <treetable_test+0xa8>
            return RB_ERROR_TREE_STRUCTURE;
    }
    if (node->right != table->sentinel) {
 1008c04:	e5942014 	ldr	r2, [r4, #20]
 1008c08:	e1520003 	cmp	r2, r3
 1008c0c:	0a000005 	beq	1008c28 <treetable_test+0x6c>
        int cmp = table->cmp(node->right->key, node->key);
 1008c10:	e5920000 	ldr	r0, [r2]
 1008c14:	e595300c 	ldr	r3, [r5, #12]
 1008c18:	e5941000 	ldr	r1, [r4]
 1008c1c:	e12fff33 	blx	r3
        if (cmp <= 0)
 1008c20:	e3500000 	cmp	r0, #0
 1008c24:	da00000e 	ble	1008c64 <treetable_test+0xa8>
            return RB_ERROR_TREE_STRUCTURE;
    }

    /* check red rule */
    if (node->color == RB_RED && node->parent->color == RB_RED) {
 1008c28:	e5d43008 	ldrb	r3, [r4, #8]
 1008c2c:	e3530000 	cmp	r3, #0
 1008c30:	1a000003 	bne	1008c44 <treetable_test+0x88>
 1008c34:	e594300c 	ldr	r3, [r4, #12]
 1008c38:	e5d30008 	ldrb	r0, [r3, #8]
 1008c3c:	e3500000 	cmp	r0, #0
 1008c40:	0a000005 	beq	1008c5c <treetable_test+0xa0>
    }

    int nb_left;
    int nb_right;

    int left_err = treetable_test(table, node->left, &nb_left);
 1008c44:	e1a0200d 	mov	r2, sp
 1008c48:	e5941010 	ldr	r1, [r4, #16]
 1008c4c:	e1a00005 	mov	r0, r5
 1008c50:	ebffffd9 	bl	1008bbc <treetable_test>

    /* propagate the descendant errors all the way up */
    if (left_err != RB_ERROR_OK)
 1008c54:	e3500004 	cmp	r0, #4
 1008c58:	0a000004 	beq	1008c70 <treetable_test+0xb4>
        *nb = nb_left + 1;
    else
        *nb = nb_left;

    return RB_ERROR_OK;
}
 1008c5c:	e28dd008 	add	sp, sp, #8
 1008c60:	e8bd8070 	pop	{r4, r5, r6, pc}
            return RB_ERROR_TREE_STRUCTURE;
 1008c64:	e3a00002 	mov	r0, #2
}
 1008c68:	e28dd008 	add	sp, sp, #8
 1008c6c:	e8bd8070 	pop	{r4, r5, r6, pc}
    int right_err = treetable_test(table, node->right, &nb_right);
 1008c70:	e1a00005 	mov	r0, r5
 1008c74:	e28d2004 	add	r2, sp, #4
 1008c78:	e5941014 	ldr	r1, [r4, #20]
 1008c7c:	ebffffce 	bl	1008bbc <treetable_test>
    if (right_err != RB_ERROR_OK)
 1008c80:	e3500004 	cmp	r0, #4
 1008c84:	1afffff4 	bne	1008c5c <treetable_test+0xa0>
    if (nb_left != nb_right)
 1008c88:	e59d3000 	ldr	r3, [sp]
 1008c8c:	e59d2004 	ldr	r2, [sp, #4]
 1008c90:	e1530002 	cmp	r3, r2
        return RB_ERROR_BLACK_HEIGHT;
 1008c94:	13a00001 	movne	r0, #1
    if (nb_left != nb_right)
 1008c98:	1affffef 	bne	1008c5c <treetable_test+0xa0>
    if (node->color == RB_BLACK)
 1008c9c:	e5d42008 	ldrb	r2, [r4, #8]
 1008ca0:	e3520001 	cmp	r2, #1
        *nb = nb_left + 1;
 1008ca4:	02833001 	addeq	r3, r3, #1
        *nb = nb_left;
 1008ca8:	e5863000 	str	r3, [r6]
 1008cac:	eaffffea 	b	1008c5c <treetable_test+0xa0>
        *nb = 1;
 1008cb0:	e3a03001 	mov	r3, #1
        return RB_ERROR_OK;
 1008cb4:	e3a00004 	mov	r0, #4
        *nb = 1;
 1008cb8:	e5823000 	str	r3, [r2]
}
 1008cbc:	e12fff1e 	bx	lr

01008cc0 <tree_destroy.part.0>:
static void tree_destroy(TreeTable *table, RBNode *n)
 1008cc0:	e92d4070 	push	{r4, r5, r6, lr}
 1008cc4:	e1a05001 	mov	r5, r1
    if (n == table->sentinel)
 1008cc8:	e5903004 	ldr	r3, [r0, #4]
static void tree_destroy(TreeTable *table, RBNode *n)
 1008ccc:	e1a04000 	mov	r4, r0
    tree_destroy(table, n->left);
 1008cd0:	e5911010 	ldr	r1, [r1, #16]
    if (n == table->sentinel)
 1008cd4:	e1510003 	cmp	r1, r3
 1008cd8:	0a000001 	beq	1008ce4 <tree_destroy.part.0+0x24>
 1008cdc:	ebfffff7 	bl	1008cc0 <tree_destroy.part.0>
 1008ce0:	e5943004 	ldr	r3, [r4, #4]
    tree_destroy(table, n->right);
 1008ce4:	e5951014 	ldr	r1, [r5, #20]
    if (n == table->sentinel)
 1008ce8:	e1510003 	cmp	r1, r3
 1008cec:	0a000001 	beq	1008cf8 <tree_destroy.part.0+0x38>
 1008cf0:	e1a00004 	mov	r0, r4
 1008cf4:	ebfffff1 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1008cf8:	e5943018 	ldr	r3, [r4, #24]
 1008cfc:	e1a00005 	mov	r0, r5
}
 1008d00:	e8bd4070 	pop	{r4, r5, r6, lr}
    table->mem_free(n);
 1008d04:	e12fff13 	bx	r3

01008d08 <treetable_conf_init>:
    conf->mem_alloc  = malloc;
 1008d08:	e30d1ca1 	movw	r1, #56481	; 0xdca1
    conf->mem_calloc = calloc;
 1008d0c:	e30d20a1 	movw	r2, #53409	; 0xd0a1
    conf->mem_free   = free;
 1008d10:	e30d3cb1 	movw	r3, #56497	; 0xdcb1
    conf->mem_alloc  = malloc;
 1008d14:	e3401101 	movt	r1, #257	; 0x101
    conf->mem_calloc = calloc;
 1008d18:	e3402101 	movt	r2, #257	; 0x101
    conf->mem_free   = free;
 1008d1c:	e3403101 	movt	r3, #257	; 0x101
    conf->cmp        = NULL;
 1008d20:	e3a0c000 	mov	ip, #0
    conf->mem_free   = free;
 1008d24:	e980000e 	stmib	r0, {r1, r2, r3}
    conf->cmp        = NULL;
 1008d28:	e580c000 	str	ip, [r0]
}
 1008d2c:	e12fff1e 	bx	lr

01008d30 <treetable_new>:
{
 1008d30:	e92d4070 	push	{r4, r5, r6, lr}
 1008d34:	e1a06000 	mov	r6, r0
 1008d38:	e1a05001 	mov	r5, r1
    TreeTable *table = conf->mem_calloc(1, sizeof(TreeTable));
 1008d3c:	e3a00001 	mov	r0, #1
 1008d40:	e3a0101c 	mov	r1, #28
 1008d44:	fa0050d5 	blx	101d0a0 <calloc>
    if (!table)
 1008d48:	e2504000 	subs	r4, r0, #0
 1008d4c:	0a000016 	beq	1008dac <treetable_new+0x7c>
    RBNode *sentinel = conf->mem_calloc(1, sizeof(RBNode));
 1008d50:	e3a01018 	mov	r1, #24
 1008d54:	e3a00001 	mov	r0, #1
 1008d58:	fa0050d0 	blx	101d0a0 <calloc>
    if (!sentinel) {
 1008d5c:	e2503000 	subs	r3, r0, #0
 1008d60:	0a000013 	beq	1008db4 <treetable_new+0x84>
    table->mem_alloc  = conf->mem_alloc;
 1008d64:	e30d0ca1 	movw	r0, #56481	; 0xdca1
    table->mem_calloc = conf->mem_calloc;
 1008d68:	e30d10a1 	movw	r1, #53409	; 0xd0a1
    table->mem_free   = conf->mem_free;
 1008d6c:	e30d2cb1 	movw	r2, #56497	; 0xdcb1
    table->size       = 0;
 1008d70:	e3a0c000 	mov	ip, #0
    table->mem_alloc  = conf->mem_alloc;
 1008d74:	e3400101 	movt	r0, #257	; 0x101
    table->mem_calloc = conf->mem_calloc;
 1008d78:	e3401101 	movt	r1, #257	; 0x101
    table->mem_free   = conf->mem_free;
 1008d7c:	e3402101 	movt	r2, #257	; 0x101
    sentinel->color   = RB_BLACK;
 1008d80:	e3a0e001 	mov	lr, #1
    table->mem_calloc = conf->mem_calloc;
 1008d84:	e1c401f0 	strd	r0, [r4, #16]
    return CC_OK;
 1008d88:	e1a0000c 	mov	r0, ip
    table->cmp        = conf->cmp;
 1008d8c:	e584600c 	str	r6, [r4, #12]
    table->root       = sentinel;
 1008d90:	e5843000 	str	r3, [r4]
 1008d94:	e5843004 	str	r3, [r4, #4]
    *tt = table;
 1008d98:	e5854000 	str	r4, [r5]
    table->mem_free   = conf->mem_free;
 1008d9c:	e5842018 	str	r2, [r4, #24]
    sentinel->color   = RB_BLACK;
 1008da0:	e5c3e008 	strb	lr, [r3, #8]
    table->size       = 0;
 1008da4:	e584c008 	str	ip, [r4, #8]
    return CC_OK;
 1008da8:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1008dac:	e3a00001 	mov	r0, #1
}
 1008db0:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(table);
 1008db4:	e1a00004 	mov	r0, r4
 1008db8:	fa0053bc 	blx	101dcb0 <free>
        return CC_ERR_ALLOC;
 1008dbc:	e3a00001 	mov	r0, #1
 1008dc0:	e8bd8070 	pop	{r4, r5, r6, pc}

01008dc4 <treetable_new_conf>:
{
 1008dc4:	e92d4070 	push	{r4, r5, r6, lr}
 1008dc8:	e1a05000 	mov	r5, r0
    TreeTable *table = conf->mem_calloc(1, sizeof(TreeTable));
 1008dcc:	e5903008 	ldr	r3, [r0, #8]
{
 1008dd0:	e1a06001 	mov	r6, r1
    TreeTable *table = conf->mem_calloc(1, sizeof(TreeTable));
 1008dd4:	e3a00001 	mov	r0, #1
 1008dd8:	e3a0101c 	mov	r1, #28
 1008ddc:	e12fff33 	blx	r3
    if (!table)
 1008de0:	e2504000 	subs	r4, r0, #0
 1008de4:	0a000015 	beq	1008e40 <treetable_new_conf+0x7c>
    RBNode *sentinel = conf->mem_calloc(1, sizeof(RBNode));
 1008de8:	e5953008 	ldr	r3, [r5, #8]
 1008dec:	e3a01018 	mov	r1, #24
 1008df0:	e3a00001 	mov	r0, #1
 1008df4:	e12fff33 	blx	r3
    if (!sentinel) {
 1008df8:	e2503000 	subs	r3, r0, #0
 1008dfc:	0a000011 	beq	1008e48 <treetable_new_conf+0x84>
    sentinel->color   = RB_BLACK;
 1008e00:	e3a01001 	mov	r1, #1
    table->size       = 0;
 1008e04:	e3a02000 	mov	r2, #0
    sentinel->color   = RB_BLACK;
 1008e08:	e5c31008 	strb	r1, [r3, #8]
    table->mem_free   = conf->mem_free;
 1008e0c:	e1c500d8 	ldrd	r0, [r5, #8]
    table->cmp        = conf->cmp;
 1008e10:	e595e000 	ldr	lr, [r5]
    table->mem_alloc  = conf->mem_alloc;
 1008e14:	e595c004 	ldr	ip, [r5, #4]
    table->mem_calloc = conf->mem_calloc;
 1008e18:	e5840014 	str	r0, [r4, #20]
    return CC_OK;
 1008e1c:	e1a00002 	mov	r0, r2
    table->cmp        = conf->cmp;
 1008e20:	e584e00c 	str	lr, [r4, #12]
    table->mem_alloc  = conf->mem_alloc;
 1008e24:	e584c010 	str	ip, [r4, #16]
    table->mem_free   = conf->mem_free;
 1008e28:	e5841018 	str	r1, [r4, #24]
    table->root       = sentinel;
 1008e2c:	e5843000 	str	r3, [r4]
    table->sentinel   = sentinel;
 1008e30:	e5843004 	str	r3, [r4, #4]
    table->size       = 0;
 1008e34:	e5842008 	str	r2, [r4, #8]
    *tt = table;
 1008e38:	e5864000 	str	r4, [r6]
    return CC_OK;
 1008e3c:	e8bd8070 	pop	{r4, r5, r6, pc}
        return CC_ERR_ALLOC;
 1008e40:	e3a00001 	mov	r0, #1
}
 1008e44:	e8bd8070 	pop	{r4, r5, r6, pc}
        conf->mem_free(table);
 1008e48:	e1a00004 	mov	r0, r4
 1008e4c:	e595300c 	ldr	r3, [r5, #12]
 1008e50:	e12fff33 	blx	r3
        return CC_ERR_ALLOC;
 1008e54:	e3a00001 	mov	r0, #1
 1008e58:	e8bd8070 	pop	{r4, r5, r6, pc}

01008e5c <treetable_destroy>:
{
 1008e5c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1008e60:	e1a04000 	mov	r4, r0
    tree_destroy(table, table->root);
 1008e64:	e5907000 	ldr	r7, [r0]
    if (n == table->sentinel)
 1008e68:	e5903004 	ldr	r3, [r0, #4]
 1008e6c:	e1570003 	cmp	r7, r3
 1008e70:	0a000177 	beq	1009454 <treetable_destroy+0x5f8>
    tree_destroy(table, n->left);
 1008e74:	e5975010 	ldr	r5, [r7, #16]
    if (n == table->sentinel)
 1008e78:	e1530005 	cmp	r3, r5
 1008e7c:	0a0000b6 	beq	100915c <treetable_destroy+0x300>
    tree_destroy(table, n->left);
 1008e80:	e5956010 	ldr	r6, [r5, #16]
    if (n == table->sentinel)
 1008e84:	e1530006 	cmp	r3, r6
 1008e88:	0a000056 	beq	1008fe8 <treetable_destroy+0x18c>
    tree_destroy(table, n->left);
 1008e8c:	e5968010 	ldr	r8, [r6, #16]
    if (n == table->sentinel)
 1008e90:	e1530008 	cmp	r3, r8
 1008e94:	0a000026 	beq	1008f34 <treetable_destroy+0xd8>
    tree_destroy(table, n->left);
 1008e98:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 1008e9c:	e1530009 	cmp	r3, r9
 1008ea0:	0a00000e 	beq	1008ee0 <treetable_destroy+0x84>
    tree_destroy(table, n->left);
 1008ea4:	e5992010 	ldr	r2, [r9, #16]
    if (n == table->sentinel)
 1008ea8:	e1530002 	cmp	r3, r2
 1008eac:	0a000002 	beq	1008ebc <treetable_destroy+0x60>
 1008eb0:	e1a01002 	mov	r1, r2
 1008eb4:	ebffff81 	bl	1008cc0 <tree_destroy.part.0>
 1008eb8:	e5942004 	ldr	r2, [r4, #4]
    tree_destroy(table, n->right);
 1008ebc:	e5991014 	ldr	r1, [r9, #20]
    if (n == table->sentinel)
 1008ec0:	e1510002 	cmp	r1, r2
 1008ec4:	0a000001 	beq	1008ed0 <treetable_destroy+0x74>
 1008ec8:	e1a00004 	mov	r0, r4
 1008ecc:	ebffff7b 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1008ed0:	e1a00009 	mov	r0, r9
 1008ed4:	e5943018 	ldr	r3, [r4, #24]
 1008ed8:	e12fff33 	blx	r3
 1008edc:	e5949004 	ldr	r9, [r4, #4]
    tree_destroy(table, n->right);
 1008ee0:	e598a014 	ldr	sl, [r8, #20]
    if (n == table->sentinel)
 1008ee4:	e15a0009 	cmp	sl, r9
 1008ee8:	0a00000d 	beq	1008f24 <treetable_destroy+0xc8>
    tree_destroy(table, n->left);
 1008eec:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1008ef0:	e1510009 	cmp	r1, r9
 1008ef4:	0a000002 	beq	1008f04 <treetable_destroy+0xa8>
 1008ef8:	e1a00004 	mov	r0, r4
 1008efc:	ebffff6f 	bl	1008cc0 <tree_destroy.part.0>
 1008f00:	e5949004 	ldr	r9, [r4, #4]
    tree_destroy(table, n->right);
 1008f04:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1008f08:	e1510009 	cmp	r1, r9
 1008f0c:	0a000001 	beq	1008f18 <treetable_destroy+0xbc>
 1008f10:	e1a00004 	mov	r0, r4
 1008f14:	ebffff69 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1008f18:	e1a0000a 	mov	r0, sl
 1008f1c:	e5943018 	ldr	r3, [r4, #24]
 1008f20:	e12fff33 	blx	r3
 1008f24:	e1a00008 	mov	r0, r8
 1008f28:	e5943018 	ldr	r3, [r4, #24]
 1008f2c:	e12fff33 	blx	r3
 1008f30:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1008f34:	e5969014 	ldr	r9, [r6, #20]
    if (n == table->sentinel)
 1008f38:	e1590008 	cmp	r9, r8
 1008f3c:	0a000025 	beq	1008fd8 <treetable_destroy+0x17c>
    tree_destroy(table, n->left);
 1008f40:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1008f44:	e15a0008 	cmp	sl, r8
 1008f48:	0a00000e 	beq	1008f88 <treetable_destroy+0x12c>
    tree_destroy(table, n->left);
 1008f4c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1008f50:	e1510008 	cmp	r1, r8
 1008f54:	0a000002 	beq	1008f64 <treetable_destroy+0x108>
 1008f58:	e1a00004 	mov	r0, r4
 1008f5c:	ebffff57 	bl	1008cc0 <tree_destroy.part.0>
 1008f60:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1008f64:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1008f68:	e1510008 	cmp	r1, r8
 1008f6c:	0a000001 	beq	1008f78 <treetable_destroy+0x11c>
 1008f70:	e1a00004 	mov	r0, r4
 1008f74:	ebffff51 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1008f78:	e1a0000a 	mov	r0, sl
 1008f7c:	e5943018 	ldr	r3, [r4, #24]
 1008f80:	e12fff33 	blx	r3
 1008f84:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1008f88:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1008f8c:	e15a0008 	cmp	sl, r8
 1008f90:	0a00000d 	beq	1008fcc <treetable_destroy+0x170>
    tree_destroy(table, n->left);
 1008f94:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1008f98:	e1510008 	cmp	r1, r8
 1008f9c:	0a000002 	beq	1008fac <treetable_destroy+0x150>
 1008fa0:	e1a00004 	mov	r0, r4
 1008fa4:	ebffff45 	bl	1008cc0 <tree_destroy.part.0>
 1008fa8:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1008fac:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1008fb0:	e1510008 	cmp	r1, r8
 1008fb4:	0a000001 	beq	1008fc0 <treetable_destroy+0x164>
 1008fb8:	e1a00004 	mov	r0, r4
 1008fbc:	ebffff3f 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1008fc0:	e1a0000a 	mov	r0, sl
 1008fc4:	e5943018 	ldr	r3, [r4, #24]
 1008fc8:	e12fff33 	blx	r3
 1008fcc:	e1a00009 	mov	r0, r9
 1008fd0:	e5943018 	ldr	r3, [r4, #24]
 1008fd4:	e12fff33 	blx	r3
 1008fd8:	e1a00006 	mov	r0, r6
 1008fdc:	e5943018 	ldr	r3, [r4, #24]
 1008fe0:	e12fff33 	blx	r3
 1008fe4:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1008fe8:	e5958014 	ldr	r8, [r5, #20]
    if (n == table->sentinel)
 1008fec:	e1580006 	cmp	r8, r6
 1008ff0:	0a000055 	beq	100914c <treetable_destroy+0x2f0>
    tree_destroy(table, n->left);
 1008ff4:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 1008ff8:	e1590006 	cmp	r9, r6
 1008ffc:	0a000026 	beq	100909c <treetable_destroy+0x240>
    tree_destroy(table, n->left);
 1009000:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009004:	e15a0006 	cmp	sl, r6
 1009008:	0a00000e 	beq	1009048 <treetable_destroy+0x1ec>
    tree_destroy(table, n->left);
 100900c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009010:	e1510006 	cmp	r1, r6
 1009014:	0a000002 	beq	1009024 <treetable_destroy+0x1c8>
 1009018:	e1a00004 	mov	r0, r4
 100901c:	ebffff27 	bl	1008cc0 <tree_destroy.part.0>
 1009020:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009024:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009028:	e1510006 	cmp	r1, r6
 100902c:	0a000001 	beq	1009038 <treetable_destroy+0x1dc>
 1009030:	e1a00004 	mov	r0, r4
 1009034:	ebffff21 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009038:	e1a0000a 	mov	r0, sl
 100903c:	e5943018 	ldr	r3, [r4, #24]
 1009040:	e12fff33 	blx	r3
 1009044:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009048:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 100904c:	e15a0006 	cmp	sl, r6
 1009050:	0a00000d 	beq	100908c <treetable_destroy+0x230>
    tree_destroy(table, n->left);
 1009054:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009058:	e1510006 	cmp	r1, r6
 100905c:	0a000002 	beq	100906c <treetable_destroy+0x210>
 1009060:	e1a00004 	mov	r0, r4
 1009064:	ebffff15 	bl	1008cc0 <tree_destroy.part.0>
 1009068:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 100906c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009070:	e1510006 	cmp	r1, r6
 1009074:	0a000001 	beq	1009080 <treetable_destroy+0x224>
 1009078:	e1a00004 	mov	r0, r4
 100907c:	ebffff0f 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009080:	e1a0000a 	mov	r0, sl
 1009084:	e5943018 	ldr	r3, [r4, #24]
 1009088:	e12fff33 	blx	r3
 100908c:	e1a00009 	mov	r0, r9
 1009090:	e5943018 	ldr	r3, [r4, #24]
 1009094:	e12fff33 	blx	r3
 1009098:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 100909c:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 10090a0:	e1590006 	cmp	r9, r6
 10090a4:	0a000025 	beq	1009140 <treetable_destroy+0x2e4>
    tree_destroy(table, n->left);
 10090a8:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 10090ac:	e15a0006 	cmp	sl, r6
 10090b0:	0a00000e 	beq	10090f0 <treetable_destroy+0x294>
    tree_destroy(table, n->left);
 10090b4:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 10090b8:	e1510006 	cmp	r1, r6
 10090bc:	0a000002 	beq	10090cc <treetable_destroy+0x270>
 10090c0:	e1a00004 	mov	r0, r4
 10090c4:	ebfffefd 	bl	1008cc0 <tree_destroy.part.0>
 10090c8:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 10090cc:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 10090d0:	e1510006 	cmp	r1, r6
 10090d4:	0a000001 	beq	10090e0 <treetable_destroy+0x284>
 10090d8:	e1a00004 	mov	r0, r4
 10090dc:	ebfffef7 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 10090e0:	e1a0000a 	mov	r0, sl
 10090e4:	e5943018 	ldr	r3, [r4, #24]
 10090e8:	e12fff33 	blx	r3
 10090ec:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 10090f0:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 10090f4:	e15a0006 	cmp	sl, r6
 10090f8:	0a00000d 	beq	1009134 <treetable_destroy+0x2d8>
    tree_destroy(table, n->left);
 10090fc:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009100:	e1510006 	cmp	r1, r6
 1009104:	0a000002 	beq	1009114 <treetable_destroy+0x2b8>
 1009108:	e1a00004 	mov	r0, r4
 100910c:	ebfffeeb 	bl	1008cc0 <tree_destroy.part.0>
 1009110:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009114:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009118:	e1510006 	cmp	r1, r6
 100911c:	0a000001 	beq	1009128 <treetable_destroy+0x2cc>
 1009120:	e1a00004 	mov	r0, r4
 1009124:	ebfffee5 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009128:	e1a0000a 	mov	r0, sl
 100912c:	e5943018 	ldr	r3, [r4, #24]
 1009130:	e12fff33 	blx	r3
 1009134:	e1a00009 	mov	r0, r9
 1009138:	e5943018 	ldr	r3, [r4, #24]
 100913c:	e12fff33 	blx	r3
 1009140:	e1a00008 	mov	r0, r8
 1009144:	e5943018 	ldr	r3, [r4, #24]
 1009148:	e12fff33 	blx	r3
 100914c:	e1a00005 	mov	r0, r5
 1009150:	e5943018 	ldr	r3, [r4, #24]
 1009154:	e12fff33 	blx	r3
 1009158:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100915c:	e5976014 	ldr	r6, [r7, #20]
    if (n == table->sentinel)
 1009160:	e1560005 	cmp	r6, r5
 1009164:	0a0000b6 	beq	1009444 <treetable_destroy+0x5e8>
    tree_destroy(table, n->left);
 1009168:	e5968010 	ldr	r8, [r6, #16]
    if (n == table->sentinel)
 100916c:	e1580005 	cmp	r8, r5
 1009170:	0a000056 	beq	10092d0 <treetable_destroy+0x474>
    tree_destroy(table, n->left);
 1009174:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 1009178:	e1590005 	cmp	r9, r5
 100917c:	0a000026 	beq	100921c <treetable_destroy+0x3c0>
    tree_destroy(table, n->left);
 1009180:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009184:	e15a0005 	cmp	sl, r5
 1009188:	0a00000e 	beq	10091c8 <treetable_destroy+0x36c>
    tree_destroy(table, n->left);
 100918c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009190:	e1510005 	cmp	r1, r5
 1009194:	0a000002 	beq	10091a4 <treetable_destroy+0x348>
 1009198:	e1a00004 	mov	r0, r4
 100919c:	ebfffec7 	bl	1008cc0 <tree_destroy.part.0>
 10091a0:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10091a4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 10091a8:	e1510005 	cmp	r1, r5
 10091ac:	0a000001 	beq	10091b8 <treetable_destroy+0x35c>
 10091b0:	e1a00004 	mov	r0, r4
 10091b4:	ebfffec1 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 10091b8:	e1a0000a 	mov	r0, sl
 10091bc:	e5943018 	ldr	r3, [r4, #24]
 10091c0:	e12fff33 	blx	r3
 10091c4:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10091c8:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 10091cc:	e15a0005 	cmp	sl, r5
 10091d0:	0a00000d 	beq	100920c <treetable_destroy+0x3b0>
    tree_destroy(table, n->left);
 10091d4:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 10091d8:	e1510005 	cmp	r1, r5
 10091dc:	0a000002 	beq	10091ec <treetable_destroy+0x390>
 10091e0:	e1a00004 	mov	r0, r4
 10091e4:	ebfffeb5 	bl	1008cc0 <tree_destroy.part.0>
 10091e8:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10091ec:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 10091f0:	e1510005 	cmp	r1, r5
 10091f4:	0a000001 	beq	1009200 <treetable_destroy+0x3a4>
 10091f8:	e1a00004 	mov	r0, r4
 10091fc:	ebfffeaf 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009200:	e1a0000a 	mov	r0, sl
 1009204:	e5943018 	ldr	r3, [r4, #24]
 1009208:	e12fff33 	blx	r3
 100920c:	e1a00009 	mov	r0, r9
 1009210:	e5943018 	ldr	r3, [r4, #24]
 1009214:	e12fff33 	blx	r3
 1009218:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100921c:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 1009220:	e1590005 	cmp	r9, r5
 1009224:	0a000025 	beq	10092c0 <treetable_destroy+0x464>
    tree_destroy(table, n->left);
 1009228:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 100922c:	e15a0005 	cmp	sl, r5
 1009230:	0a00000e 	beq	1009270 <treetable_destroy+0x414>
    tree_destroy(table, n->left);
 1009234:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009238:	e1510005 	cmp	r1, r5
 100923c:	0a000002 	beq	100924c <treetable_destroy+0x3f0>
 1009240:	e1a00004 	mov	r0, r4
 1009244:	ebfffe9d 	bl	1008cc0 <tree_destroy.part.0>
 1009248:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100924c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009250:	e1510005 	cmp	r1, r5
 1009254:	0a000001 	beq	1009260 <treetable_destroy+0x404>
 1009258:	e1a00004 	mov	r0, r4
 100925c:	ebfffe97 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009260:	e1a0000a 	mov	r0, sl
 1009264:	e5943018 	ldr	r3, [r4, #24]
 1009268:	e12fff33 	blx	r3
 100926c:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009270:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1009274:	e15a0005 	cmp	sl, r5
 1009278:	0a00000d 	beq	10092b4 <treetable_destroy+0x458>
    tree_destroy(table, n->left);
 100927c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009280:	e1510005 	cmp	r1, r5
 1009284:	0a000002 	beq	1009294 <treetable_destroy+0x438>
 1009288:	e1a00004 	mov	r0, r4
 100928c:	ebfffe8b 	bl	1008cc0 <tree_destroy.part.0>
 1009290:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009294:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009298:	e1510005 	cmp	r1, r5
 100929c:	0a000001 	beq	10092a8 <treetable_destroy+0x44c>
 10092a0:	e1a00004 	mov	r0, r4
 10092a4:	ebfffe85 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 10092a8:	e1a0000a 	mov	r0, sl
 10092ac:	e5943018 	ldr	r3, [r4, #24]
 10092b0:	e12fff33 	blx	r3
 10092b4:	e1a00009 	mov	r0, r9
 10092b8:	e5943018 	ldr	r3, [r4, #24]
 10092bc:	e12fff33 	blx	r3
 10092c0:	e1a00008 	mov	r0, r8
 10092c4:	e5943018 	ldr	r3, [r4, #24]
 10092c8:	e12fff33 	blx	r3
 10092cc:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10092d0:	e5968014 	ldr	r8, [r6, #20]
    if (n == table->sentinel)
 10092d4:	e1580005 	cmp	r8, r5
 10092d8:	0a000056 	beq	1009438 <treetable_destroy+0x5dc>
    tree_destroy(table, n->left);
 10092dc:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 10092e0:	e1590005 	cmp	r9, r5
 10092e4:	0a000026 	beq	1009384 <treetable_destroy+0x528>
    tree_destroy(table, n->left);
 10092e8:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 10092ec:	e15a0005 	cmp	sl, r5
 10092f0:	0a00000e 	beq	1009330 <treetable_destroy+0x4d4>
    tree_destroy(table, n->left);
 10092f4:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 10092f8:	e1510005 	cmp	r1, r5
 10092fc:	0a000002 	beq	100930c <treetable_destroy+0x4b0>
 1009300:	e1a00004 	mov	r0, r4
 1009304:	ebfffe6d 	bl	1008cc0 <tree_destroy.part.0>
 1009308:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100930c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009310:	e1510005 	cmp	r1, r5
 1009314:	0a000001 	beq	1009320 <treetable_destroy+0x4c4>
 1009318:	e1a00004 	mov	r0, r4
 100931c:	ebfffe67 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009320:	e1a0000a 	mov	r0, sl
 1009324:	e5943018 	ldr	r3, [r4, #24]
 1009328:	e12fff33 	blx	r3
 100932c:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009330:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1009334:	e15a0005 	cmp	sl, r5
 1009338:	0a00000d 	beq	1009374 <treetable_destroy+0x518>
    tree_destroy(table, n->left);
 100933c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009340:	e1510005 	cmp	r1, r5
 1009344:	0a000002 	beq	1009354 <treetable_destroy+0x4f8>
 1009348:	e1a00004 	mov	r0, r4
 100934c:	ebfffe5b 	bl	1008cc0 <tree_destroy.part.0>
 1009350:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009354:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009358:	e1510005 	cmp	r1, r5
 100935c:	0a000001 	beq	1009368 <treetable_destroy+0x50c>
 1009360:	e1a00004 	mov	r0, r4
 1009364:	ebfffe55 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009368:	e1a0000a 	mov	r0, sl
 100936c:	e5943018 	ldr	r3, [r4, #24]
 1009370:	e12fff33 	blx	r3
 1009374:	e1a00009 	mov	r0, r9
 1009378:	e5943018 	ldr	r3, [r4, #24]
 100937c:	e12fff33 	blx	r3
 1009380:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009384:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 1009388:	e1590005 	cmp	r9, r5
 100938c:	0a000026 	beq	100942c <treetable_destroy+0x5d0>
    tree_destroy(table, n->left);
 1009390:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009394:	e15a0005 	cmp	sl, r5
 1009398:	0a00000e 	beq	10093d8 <treetable_destroy+0x57c>
    tree_destroy(table, n->left);
 100939c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 10093a0:	e1510005 	cmp	r1, r5
 10093a4:	0a000002 	beq	10093b4 <treetable_destroy+0x558>
 10093a8:	e1a00004 	mov	r0, r4
 10093ac:	ebfffe43 	bl	1008cc0 <tree_destroy.part.0>
 10093b0:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10093b4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 10093b8:	e1550001 	cmp	r5, r1
 10093bc:	0a000001 	beq	10093c8 <treetable_destroy+0x56c>
 10093c0:	e1a00004 	mov	r0, r4
 10093c4:	ebfffe3d 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 10093c8:	e1a0000a 	mov	r0, sl
 10093cc:	e5943018 	ldr	r3, [r4, #24]
 10093d0:	e12fff33 	blx	r3
 10093d4:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 10093d8:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 10093dc:	e15a0005 	cmp	sl, r5
 10093e0:	0a00000e 	beq	1009420 <treetable_destroy+0x5c4>
    tree_destroy(table, n->left);
 10093e4:	e59a3010 	ldr	r3, [sl, #16]
    if (n == table->sentinel)
 10093e8:	e1550003 	cmp	r5, r3
 10093ec:	0a000003 	beq	1009400 <treetable_destroy+0x5a4>
 10093f0:	e1a01003 	mov	r1, r3
 10093f4:	e1a00004 	mov	r0, r4
 10093f8:	ebfffe30 	bl	1008cc0 <tree_destroy.part.0>
 10093fc:	e5943004 	ldr	r3, [r4, #4]
    tree_destroy(table, n->right);
 1009400:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009404:	e1510003 	cmp	r1, r3
 1009408:	0a000001 	beq	1009414 <treetable_destroy+0x5b8>
 100940c:	e1a00004 	mov	r0, r4
 1009410:	ebfffe2a 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009414:	e1a0000a 	mov	r0, sl
 1009418:	e5943018 	ldr	r3, [r4, #24]
 100941c:	e12fff33 	blx	r3
 1009420:	e1a00009 	mov	r0, r9
 1009424:	e5943018 	ldr	r3, [r4, #24]
 1009428:	e12fff33 	blx	r3
 100942c:	e1a00008 	mov	r0, r8
 1009430:	e5943018 	ldr	r3, [r4, #24]
 1009434:	e12fff33 	blx	r3
 1009438:	e1a00006 	mov	r0, r6
 100943c:	e5943018 	ldr	r3, [r4, #24]
 1009440:	e12fff33 	blx	r3
 1009444:	e5943018 	ldr	r3, [r4, #24]
 1009448:	e1a00007 	mov	r0, r7
 100944c:	e12fff33 	blx	r3
 1009450:	e5943004 	ldr	r3, [r4, #4]
    table->mem_free(table->sentinel);
 1009454:	e1a00003 	mov	r0, r3
 1009458:	e5943018 	ldr	r3, [r4, #24]
 100945c:	e12fff33 	blx	r3
    table->mem_free(table);
 1009460:	e5943018 	ldr	r3, [r4, #24]
 1009464:	e1a00004 	mov	r0, r4
}
 1009468:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    table->mem_free(table);
 100946c:	e12fff13 	bx	r3

01009470 <treetable_get>:
    if (table->size == 0)
 1009470:	e5903008 	ldr	r3, [r0, #8]
 1009474:	e3530000 	cmp	r3, #0
 1009478:	0a000019 	beq	10094e4 <treetable_get+0x74>
{
 100947c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1009480:	e1a07002 	mov	r7, r2
 1009484:	e1a06001 	mov	r6, r1
 1009488:	e1a05000 	mov	r5, r0
    RBNode *s = table->sentinel;
 100948c:	e8900110 	ldm	r0, {r4, r8}
 1009490:	ea000004 	b	10094a8 <treetable_get+0x38>
        else if (cmp > 0)
 1009494:	0a00000f 	beq	10094d8 <treetable_get+0x68>
            n = n->right;
 1009498:	e5944014 	ldr	r4, [r4, #20]
    } while (n != s && cmp != 0);
 100949c:	e1580004 	cmp	r8, r4
 10094a0:	13500000 	cmpne	r0, #0
 10094a4:	0a000009 	beq	10094d0 <treetable_get+0x60>
        cmp = table->cmp(key, n->key);
 10094a8:	e595300c 	ldr	r3, [r5, #12]
 10094ac:	e1a00006 	mov	r0, r6
 10094b0:	e5941000 	ldr	r1, [r4]
 10094b4:	e12fff33 	blx	r3
        if (cmp < 0)
 10094b8:	e3500000 	cmp	r0, #0
 10094bc:	aafffff4 	bge	1009494 <treetable_get+0x24>
            n = n->left;
 10094c0:	e5944010 	ldr	r4, [r4, #16]
    } while (n != s && cmp != 0);
 10094c4:	e1580004 	cmp	r8, r4
 10094c8:	13500000 	cmpne	r0, #0
 10094cc:	1afffff5 	bne	10094a8 <treetable_get+0x38>
        return CC_ERR_KEY_NOT_FOUND;
 10094d0:	e3a00006 	mov	r0, #6
 10094d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    *out = node->value;
 10094d8:	e5943004 	ldr	r3, [r4, #4]
 10094dc:	e5873000 	str	r3, [r7]
}
 10094e0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_KEY_NOT_FOUND;
 10094e4:	e3a00006 	mov	r0, #6
}
 10094e8:	e12fff1e 	bx	lr

010094ec <treetable_get_first_value>:
    RBNode *node = tree_min(table, table->root);
 10094ec:	e5902000 	ldr	r2, [r0]
 10094f0:	e5900004 	ldr	r0, [r0, #4]
    while (n->left != s)
 10094f4:	ea000000 	b	10094fc <treetable_get_first_value+0x10>
 10094f8:	e1a02003 	mov	r2, r3
 10094fc:	e5923010 	ldr	r3, [r2, #16]
 1009500:	e1500003 	cmp	r0, r3
 1009504:	1afffffb 	bne	10094f8 <treetable_get_first_value+0xc>
    if (node != table->sentinel) {
 1009508:	e1500002 	cmp	r0, r2
        *out = node->value;
 100950c:	15923004 	ldrne	r3, [r2, #4]
        return CC_OK;
 1009510:	13a00000 	movne	r0, #0
    return CC_ERR_VALUE_NOT_FOUND;
 1009514:	03a00007 	moveq	r0, #7
        *out = node->value;
 1009518:	15813000 	strne	r3, [r1]
}
 100951c:	e12fff1e 	bx	lr

01009520 <treetable_get_last_value>:
    RBNode *node = tree_max(table, table->root);
 1009520:	e5902000 	ldr	r2, [r0]
 1009524:	e5900004 	ldr	r0, [r0, #4]
    while (n->right != s)
 1009528:	ea000000 	b	1009530 <treetable_get_last_value+0x10>
 100952c:	e1a02003 	mov	r2, r3
 1009530:	e5923014 	ldr	r3, [r2, #20]
 1009534:	e1500003 	cmp	r0, r3
 1009538:	1afffffb 	bne	100952c <treetable_get_last_value+0xc>
    if (node != table->sentinel) {
 100953c:	e1500002 	cmp	r0, r2
        *out = node->value;
 1009540:	15923004 	ldrne	r3, [r2, #4]
        return CC_OK;
 1009544:	13a00000 	movne	r0, #0
    return CC_ERR_VALUE_NOT_FOUND;
 1009548:	03a00007 	moveq	r0, #7
        *out = node->value;
 100954c:	15813000 	strne	r3, [r1]
}
 1009550:	e12fff1e 	bx	lr

01009554 <treetable_get_first_key>:
    RBNode *node = tree_min(table, table->root);
 1009554:	e5902000 	ldr	r2, [r0]
 1009558:	e5900004 	ldr	r0, [r0, #4]
    while (n->left != s)
 100955c:	ea000000 	b	1009564 <treetable_get_first_key+0x10>
 1009560:	e1a02003 	mov	r2, r3
 1009564:	e5923010 	ldr	r3, [r2, #16]
 1009568:	e1500003 	cmp	r0, r3
 100956c:	1afffffb 	bne	1009560 <treetable_get_first_key+0xc>
    if (node != table->sentinel) {
 1009570:	e1500002 	cmp	r0, r2
        *out = node->key;
 1009574:	15923000 	ldrne	r3, [r2]
        return CC_OK;
 1009578:	13a00000 	movne	r0, #0
    return CC_ERR_KEY_NOT_FOUND;
 100957c:	03a00006 	moveq	r0, #6
        *out = node->key;
 1009580:	15813000 	strne	r3, [r1]
}
 1009584:	e12fff1e 	bx	lr

01009588 <treetable_get_last_key>:
    RBNode *node = tree_max(table, table->root);
 1009588:	e5902000 	ldr	r2, [r0]
 100958c:	e5900004 	ldr	r0, [r0, #4]
    while (n->right != s)
 1009590:	ea000000 	b	1009598 <treetable_get_last_key+0x10>
 1009594:	e1a02003 	mov	r2, r3
 1009598:	e5923014 	ldr	r3, [r2, #20]
 100959c:	e1500003 	cmp	r0, r3
 10095a0:	1afffffb 	bne	1009594 <treetable_get_last_key+0xc>
    if (node != table->sentinel) {
 10095a4:	e1500002 	cmp	r0, r2
        *out = node->key;
 10095a8:	15923000 	ldrne	r3, [r2]
        return CC_OK;
 10095ac:	13a00000 	movne	r0, #0
    return CC_ERR_KEY_NOT_FOUND;
 10095b0:	03a00006 	moveq	r0, #6
        *out = node->key;
 10095b4:	15813000 	strne	r3, [r1]
}
 10095b8:	e12fff1e 	bx	lr

010095bc <treetable_get_greater_than>:
    if (table->size == 0)
 10095bc:	e5903008 	ldr	r3, [r0, #8]
 10095c0:	e3530000 	cmp	r3, #0
 10095c4:	0a000036 	beq	10096a4 <treetable_get_greater_than+0xe8>
{
 10095c8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10095cc:	e1a06002 	mov	r6, r2
 10095d0:	e1a07001 	mov	r7, r1
 10095d4:	e1a05000 	mov	r5, r0
    RBNode *s = table->sentinel;
 10095d8:	e8900110 	ldm	r0, {r4, r8}
 10095dc:	ea000005 	b	10095f8 <treetable_get_greater_than+0x3c>
 10095e0:	e5943014 	ldr	r3, [r4, #20]
        else if (cmp > 0)
 10095e4:	0a000010 	beq	100962c <treetable_get_greater_than+0x70>
    } while (n != s && cmp != 0);
 10095e8:	e1580003 	cmp	r8, r3
 10095ec:	13500000 	cmpne	r0, #0
 10095f0:	e1a04003 	mov	r4, r3
 10095f4:	0a00000a 	beq	1009624 <treetable_get_greater_than+0x68>
        cmp = table->cmp(key, n->key);
 10095f8:	e595300c 	ldr	r3, [r5, #12]
 10095fc:	e1a00007 	mov	r0, r7
 1009600:	e5941000 	ldr	r1, [r4]
 1009604:	e12fff33 	blx	r3
        if (cmp < 0)
 1009608:	e3500000 	cmp	r0, #0
 100960c:	aafffff3 	bge	10095e0 <treetable_get_greater_than+0x24>
            n = n->left;
 1009610:	e5943010 	ldr	r3, [r4, #16]
    } while (n != s && cmp != 0);
 1009614:	e1580003 	cmp	r8, r3
 1009618:	13500000 	cmpne	r0, #0
 100961c:	e1a04003 	mov	r4, r3
 1009620:	1afffff4 	bne	10095f8 <treetable_get_greater_than+0x3c>
    return CC_ERR_KEY_NOT_FOUND;
 1009624:	e3a00006 	mov	r0, #6
 1009628:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (x->right != table->sentinel)
 100962c:	e5950004 	ldr	r0, [r5, #4]
 1009630:	e1500003 	cmp	r0, r3
 1009634:	1a000001 	bne	1009640 <treetable_get_greater_than+0x84>
 1009638:	ea000007 	b	100965c <treetable_get_greater_than+0xa0>
    while (n->left != s)
 100963c:	e1a03001 	mov	r3, r1
 1009640:	e5931010 	ldr	r1, [r3, #16]
 1009644:	e1500001 	cmp	r0, r1
 1009648:	1afffffb 	bne	100963c <treetable_get_greater_than+0x80>
        *out = s->key;
 100964c:	e5933000 	ldr	r3, [r3]
        return CC_OK;
 1009650:	e3a00000 	mov	r0, #0
        *out = s->key;
 1009654:	e5863000 	str	r3, [r6]
}
 1009658:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    RBNode *y = x->parent;
 100965c:	e594100c 	ldr	r1, [r4, #12]
    while (y != table->sentinel && x == y->right) {
 1009660:	e1530001 	cmp	r3, r1
 1009664:	0a00000a 	beq	1009694 <treetable_get_greater_than+0xd8>
 1009668:	e5913014 	ldr	r3, [r1, #20]
 100966c:	e1540003 	cmp	r4, r3
 1009670:	0a000004 	beq	1009688 <treetable_get_greater_than+0xcc>
 1009674:	ea00000c 	b	10096ac <treetable_get_greater_than+0xf0>
 1009678:	e5932014 	ldr	r2, [r3, #20]
 100967c:	e1520001 	cmp	r2, r1
 1009680:	e1a01003 	mov	r1, r3
 1009684:	1afffff0 	bne	100964c <treetable_get_greater_than+0x90>
        y = y->parent;
 1009688:	e591300c 	ldr	r3, [r1, #12]
    while (y != table->sentinel && x == y->right) {
 100968c:	e1500003 	cmp	r0, r3
 1009690:	1afffff8 	bne	1009678 <treetable_get_greater_than+0xbc>
    if (n && s) {
 1009694:	e3530000 	cmp	r3, #0
 1009698:	1affffeb 	bne	100964c <treetable_get_greater_than+0x90>
    return CC_ERR_KEY_NOT_FOUND;
 100969c:	e3a00006 	mov	r0, #6
 10096a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10096a4:	e3a00006 	mov	r0, #6
}
 10096a8:	e12fff1e 	bx	lr
    while (y != table->sentinel && x == y->right) {
 10096ac:	e1a03001 	mov	r3, r1
 10096b0:	eaffffe5 	b	100964c <treetable_get_greater_than+0x90>

010096b4 <treetable_get_lesser_than>:
    if (table->size == 0)
 10096b4:	e5903008 	ldr	r3, [r0, #8]
 10096b8:	e3530000 	cmp	r3, #0
 10096bc:	0a000035 	beq	1009798 <treetable_get_lesser_than+0xe4>
{
 10096c0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10096c4:	e1a06002 	mov	r6, r2
 10096c8:	e1a07001 	mov	r7, r1
 10096cc:	e1a05000 	mov	r5, r0
    RBNode *s = table->sentinel;
 10096d0:	e8900110 	ldm	r0, {r4, r8}
 10096d4:	ea000004 	b	10096ec <treetable_get_lesser_than+0x38>
        else if (cmp > 0)
 10096d8:	0a00000f 	beq	100971c <treetable_get_lesser_than+0x68>
            n = n->right;
 10096dc:	e5944014 	ldr	r4, [r4, #20]
    } while (n != s && cmp != 0);
 10096e0:	e1580004 	cmp	r8, r4
 10096e4:	13500000 	cmpne	r0, #0
 10096e8:	0a000009 	beq	1009714 <treetable_get_lesser_than+0x60>
        cmp = table->cmp(key, n->key);
 10096ec:	e595300c 	ldr	r3, [r5, #12]
 10096f0:	e1a00007 	mov	r0, r7
 10096f4:	e5941000 	ldr	r1, [r4]
 10096f8:	e12fff33 	blx	r3
        if (cmp < 0)
 10096fc:	e3500000 	cmp	r0, #0
 1009700:	aafffff4 	bge	10096d8 <treetable_get_lesser_than+0x24>
            n = n->left;
 1009704:	e5944010 	ldr	r4, [r4, #16]
    } while (n != s && cmp != 0);
 1009708:	e1580004 	cmp	r8, r4
 100970c:	13500000 	cmpne	r0, #0
 1009710:	1afffff5 	bne	10096ec <treetable_get_lesser_than+0x38>
    return CC_ERR_KEY_NOT_FOUND;
 1009714:	e3a00006 	mov	r0, #6
 1009718:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (x->left != table->sentinel)
 100971c:	e5950004 	ldr	r0, [r5, #4]
 1009720:	e5943010 	ldr	r3, [r4, #16]
 1009724:	e1530000 	cmp	r3, r0
 1009728:	1a000001 	bne	1009734 <treetable_get_lesser_than+0x80>
 100972c:	ea000007 	b	1009750 <treetable_get_lesser_than+0x9c>
    while (n->right != s)
 1009730:	e1a03001 	mov	r3, r1
 1009734:	e5931014 	ldr	r1, [r3, #20]
 1009738:	e1500001 	cmp	r0, r1
 100973c:	1afffffb 	bne	1009730 <treetable_get_lesser_than+0x7c>
        *out = s->key;
 1009740:	e5933000 	ldr	r3, [r3]
        return CC_OK;
 1009744:	e3a00000 	mov	r0, #0
        *out = s->key;
 1009748:	e5863000 	str	r3, [r6]
}
 100974c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    RBNode *y = x->parent;
 1009750:	e594100c 	ldr	r1, [r4, #12]
    while (y != table->sentinel && x == y->left) {
 1009754:	e1530001 	cmp	r3, r1
 1009758:	0a00000a 	beq	1009788 <treetable_get_lesser_than+0xd4>
 100975c:	e5913010 	ldr	r3, [r1, #16]
 1009760:	e1540003 	cmp	r4, r3
 1009764:	0a000004 	beq	100977c <treetable_get_lesser_than+0xc8>
 1009768:	ea00000c 	b	10097a0 <treetable_get_lesser_than+0xec>
 100976c:	e5932010 	ldr	r2, [r3, #16]
 1009770:	e1520001 	cmp	r2, r1
 1009774:	e1a01003 	mov	r1, r3
 1009778:	1afffff0 	bne	1009740 <treetable_get_lesser_than+0x8c>
        y = y->parent;
 100977c:	e591300c 	ldr	r3, [r1, #12]
    while (y != table->sentinel && x == y->left) {
 1009780:	e1500003 	cmp	r0, r3
 1009784:	1afffff8 	bne	100976c <treetable_get_lesser_than+0xb8>
    if (n && s) {
 1009788:	e3530000 	cmp	r3, #0
 100978c:	1affffeb 	bne	1009740 <treetable_get_lesser_than+0x8c>
    return CC_ERR_KEY_NOT_FOUND;
 1009790:	e3a00006 	mov	r0, #6
 1009794:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1009798:	e3a00006 	mov	r0, #6
}
 100979c:	e12fff1e 	bx	lr
    while (y != table->sentinel && x == y->left) {
 10097a0:	e1a03001 	mov	r3, r1
 10097a4:	eaffffe5 	b	1009740 <treetable_get_lesser_than+0x8c>

010097a8 <treetable_size>:
}
 10097a8:	e5900008 	ldr	r0, [r0, #8]
 10097ac:	e12fff1e 	bx	lr

010097b0 <treetable_contains_key>:
    if (table->size == 0)
 10097b0:	e5903008 	ldr	r3, [r0, #8]
 10097b4:	e3530000 	cmp	r3, #0
 10097b8:	0a000017 	beq	100981c <treetable_contains_key+0x6c>
{
 10097bc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10097c0:	e1a06001 	mov	r6, r1
 10097c4:	e1a05000 	mov	r5, r0
    RBNode *s = table->sentinel;
 10097c8:	e8900090 	ldm	r0, {r4, r7}
 10097cc:	ea000004 	b	10097e4 <treetable_contains_key+0x34>
        else if (cmp > 0)
 10097d0:	0a00000f 	beq	1009814 <treetable_contains_key+0x64>
            n = n->right;
 10097d4:	e5944014 	ldr	r4, [r4, #20]
    } while (n != s && cmp != 0);
 10097d8:	e1570004 	cmp	r7, r4
 10097dc:	13500000 	cmpne	r0, #0
 10097e0:	0a000009 	beq	100980c <treetable_contains_key+0x5c>
        cmp = table->cmp(key, n->key);
 10097e4:	e595300c 	ldr	r3, [r5, #12]
 10097e8:	e1a00006 	mov	r0, r6
 10097ec:	e5941000 	ldr	r1, [r4]
 10097f0:	e12fff33 	blx	r3
        if (cmp < 0)
 10097f4:	e3500000 	cmp	r0, #0
 10097f8:	aafffff4 	bge	10097d0 <treetable_contains_key+0x20>
            n = n->left;
 10097fc:	e5944010 	ldr	r4, [r4, #16]
    } while (n != s && cmp != 0);
 1009800:	e1570004 	cmp	r7, r4
 1009804:	13500000 	cmpne	r0, #0
 1009808:	1afffff5 	bne	10097e4 <treetable_contains_key+0x34>
    return false;
 100980c:	e3a00000 	mov	r0, #0
 1009810:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return true;
 1009814:	e3a00001 	mov	r0, #1
}
 1009818:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    return false;
 100981c:	e3a00000 	mov	r0, #0
}
 1009820:	e12fff1e 	bx	lr

01009824 <treetable_contains_value>:
{
 1009824:	e92d4010 	push	{r4, lr}
    RBNode *node = tree_min(table, table->root);
 1009828:	e8904008 	ldm	r0, {r3, lr}
    while (n->left != s)
 100982c:	ea000000 	b	1009834 <treetable_contains_value+0x10>
 1009830:	e1a03002 	mov	r3, r2
 1009834:	e5932010 	ldr	r2, [r3, #16]
 1009838:	e15e0002 	cmp	lr, r2
 100983c:	1afffffb 	bne	1009830 <treetable_contains_value+0xc>
    while (node != table->sentinel) {
 1009840:	e153000e 	cmp	r3, lr
 1009844:	0a000022 	beq	10098d4 <treetable_contains_value+0xb0>
 1009848:	e5932014 	ldr	r2, [r3, #20]
    size_t o = 0;
 100984c:	e3a00000 	mov	r0, #0
        if (node->value == value)
 1009850:	e593c004 	ldr	ip, [r3, #4]
 1009854:	e15c0001 	cmp	ip, r1
            o++;
 1009858:	02800001 	addeq	r0, r0, #1
    if (x->right != table->sentinel)
 100985c:	e15e0002 	cmp	lr, r2
 1009860:	1a000001 	bne	100986c <treetable_contains_value+0x48>
 1009864:	ea000008 	b	100988c <treetable_contains_value+0x68>
    while (n->left != s)
 1009868:	e1a02003 	mov	r2, r3
 100986c:	e5923010 	ldr	r3, [r2, #16]
 1009870:	e15e0003 	cmp	lr, r3
 1009874:	1afffffb 	bne	1009868 <treetable_contains_value+0x44>
    while (node != table->sentinel) {
 1009878:	e15e0002 	cmp	lr, r2
 100987c:	08bd8010 	popeq	{r4, pc}
 1009880:	e1a03002 	mov	r3, r2
 1009884:	e5922014 	ldr	r2, [r2, #20]
 1009888:	eafffff0 	b	1009850 <treetable_contains_value+0x2c>
    RBNode *y = x->parent;
 100988c:	e593c00c 	ldr	ip, [r3, #12]
    while (y != table->sentinel && x == y->right) {
 1009890:	e15c000e 	cmp	ip, lr
 1009894:	08bd8010 	popeq	{r4, pc}
 1009898:	e59c4014 	ldr	r4, [ip, #20]
 100989c:	e1540003 	cmp	r4, r3
 10098a0:	1a000008 	bne	10098c8 <treetable_contains_value+0xa4>
        y = y->parent;
 10098a4:	e59c300c 	ldr	r3, [ip, #12]
    while (y != table->sentinel && x == y->right) {
 10098a8:	e1530002 	cmp	r3, r2
 10098ac:	08bd8010 	popeq	{r4, pc}
 10098b0:	e5934014 	ldr	r4, [r3, #20]
 10098b4:	e154000c 	cmp	r4, ip
 10098b8:	e1a0c003 	mov	ip, r3
 10098bc:	0afffff8 	beq	10098a4 <treetable_contains_value+0x80>
    while (n->left != s)
 10098c0:	e1a02004 	mov	r2, r4
 10098c4:	eaffffe1 	b	1009850 <treetable_contains_value+0x2c>
    while (y != table->sentinel && x == y->right) {
 10098c8:	e1a0300c 	mov	r3, ip
    while (n->left != s)
 10098cc:	e1a02004 	mov	r2, r4
 10098d0:	eaffffde 	b	1009850 <treetable_contains_value+0x2c>
    size_t o = 0;
 10098d4:	e3a00000 	mov	r0, #0
}
 10098d8:	e8bd8010 	pop	{r4, pc}

010098dc <treetable_add>:
{
 10098dc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10098e0:	e1a05000 	mov	r5, r0
    RBNode *x = table->root;
 10098e4:	e5904000 	ldr	r4, [r0]
{
 10098e8:	e1a06001 	mov	r6, r1
 10098ec:	e1a07002 	mov	r7, r2
    while (x != table->sentinel) {
 10098f0:	e5903004 	ldr	r3, [r0, #4]
 10098f4:	e1530004 	cmp	r3, r4
 10098f8:	1a000006 	bne	1009918 <treetable_add+0x3c>
 10098fc:	ea00000f 	b	1009940 <treetable_add+0x64>
        } else if (cmp > 0) {
 1009900:	0a00007a 	beq	1009af0 <treetable_add+0x214>
            x = x->right;
 1009904:	e5943014 	ldr	r3, [r4, #20]
    while (x != table->sentinel) {
 1009908:	e5952004 	ldr	r2, [r5, #4]
 100990c:	e1530002 	cmp	r3, r2
 1009910:	0a00000a 	beq	1009940 <treetable_add+0x64>
 1009914:	e1a04003 	mov	r4, r3
        cmp = table->cmp(key, x->key);
 1009918:	e595300c 	ldr	r3, [r5, #12]
 100991c:	e1a00006 	mov	r0, r6
 1009920:	e5941000 	ldr	r1, [r4]
 1009924:	e12fff33 	blx	r3
        if (cmp < 0) {
 1009928:	e3500000 	cmp	r0, #0
 100992c:	aafffff3 	bge	1009900 <treetable_add+0x24>
            x = x->left;
 1009930:	e5943010 	ldr	r3, [r4, #16]
    while (x != table->sentinel) {
 1009934:	e5952004 	ldr	r2, [r5, #4]
 1009938:	e1530002 	cmp	r3, r2
 100993c:	1afffff4 	bne	1009914 <treetable_add+0x38>
    RBNode *n = table->mem_alloc(sizeof(RBNode));
 1009940:	e5953010 	ldr	r3, [r5, #16]
 1009944:	e3a00018 	mov	r0, #24
 1009948:	e12fff33 	blx	r3
    if (!n)
 100994c:	e2508000 	subs	r8, r0, #0
 1009950:	0a000097 	beq	1009bb4 <treetable_add+0x2d8>
    table->size++;
 1009954:	e1c520d4 	ldrd	r2, [r5, #4]
    n->value  = val;
 1009958:	e5887004 	str	r7, [r8, #4]
    n->key    = key;
 100995c:	e5886000 	str	r6, [r8]
    if (y == table->sentinel) {
 1009960:	e1520004 	cmp	r2, r4
    table->size++;
 1009964:	e2833001 	add	r3, r3, #1
    n->parent = y;
 1009968:	e588400c 	str	r4, [r8, #12]
    n->left   = table->sentinel;
 100996c:	e5882010 	str	r2, [r8, #16]
    n->right  = table->sentinel;
 1009970:	e5882014 	str	r2, [r8, #20]
    table->size++;
 1009974:	e5853008 	str	r3, [r5, #8]
    if (y == table->sentinel) {
 1009978:	0a000072 	beq	1009b48 <treetable_add+0x26c>
        n->color = RB_RED;
 100997c:	e3a03000 	mov	r3, #0
        if (table->cmp(key, y->key) < 0) {
 1009980:	e1a00006 	mov	r0, r6
        n->color = RB_RED;
 1009984:	e5c83008 	strb	r3, [r8, #8]
        if (table->cmp(key, y->key) < 0) {
 1009988:	e595300c 	ldr	r3, [r5, #12]
 100998c:	e5941000 	ldr	r1, [r4]
 1009990:	e12fff33 	blx	r3
    while (z->parent->color == RB_RED) {
 1009994:	e598200c 	ldr	r2, [r8, #12]
        if (table->cmp(key, y->key) < 0) {
 1009998:	e3500000 	cmp	r0, #0
            y->right = n;
 100999c:	a5848014 	strge	r8, [r4, #20]
            y->left = n;
 10099a0:	b5848010 	strlt	r8, [r4, #16]
    while (z->parent->color == RB_RED) {
 10099a4:	e5d2e008 	ldrb	lr, [r2, #8]
 10099a8:	e35e0000 	cmp	lr, #0
 10099ac:	1a00002a 	bne	1009a5c <treetable_add+0x180>
                z->parent->color         = RB_BLACK;
 10099b0:	e3a0c001 	mov	ip, #1
 10099b4:	ea000007 	b	10099d8 <treetable_add+0xfc>
                z->parent->parent->color = RB_RED;
 10099b8:	e1a08003 	mov	r8, r3
                z->parent->color         = RB_BLACK;
 10099bc:	e5c2c008 	strb	ip, [r2, #8]
                y->color                 = RB_BLACK;
 10099c0:	e5c1c008 	strb	ip, [r1, #8]
                z->parent->parent->color = RB_RED;
 10099c4:	e5c30008 	strb	r0, [r3, #8]
    while (z->parent->color == RB_RED) {
 10099c8:	e598200c 	ldr	r2, [r8, #12]
 10099cc:	e5d23008 	ldrb	r3, [r2, #8]
 10099d0:	e3530000 	cmp	r3, #0
 10099d4:	1a000020 	bne	1009a5c <treetable_add+0x180>
        if (z->parent == z->parent->parent->left) {
 10099d8:	e592300c 	ldr	r3, [r2, #12]
 10099dc:	e5931010 	ldr	r1, [r3, #16]
 10099e0:	e1520001 	cmp	r2, r1
 10099e4:	0a000021 	beq	1009a70 <treetable_add+0x194>
            if (y->color == RB_RED) {
 10099e8:	e5d10008 	ldrb	r0, [r1, #8]
 10099ec:	e3500000 	cmp	r0, #0
 10099f0:	0afffff0 	beq	10099b8 <treetable_add+0xdc>
                if (z == z->parent->left) {
 10099f4:	e5921010 	ldr	r1, [r2, #16]
 10099f8:	e1580001 	cmp	r8, r1
 10099fc:	0a00003d 	beq	1009af8 <treetable_add+0x21c>
                z->parent->color         = RB_BLACK;
 1009a00:	e5c2c008 	strb	ip, [r2, #8]
    RBNode *y = x->right;
 1009a04:	e5932014 	ldr	r2, [r3, #20]
                z->parent->parent->color = RB_RED;
 1009a08:	e5c3e008 	strb	lr, [r3, #8]
                rotate_left(table, z->parent->parent);
 1009a0c:	e5950004 	ldr	r0, [r5, #4]
    x->right = y->left;
 1009a10:	e5921010 	ldr	r1, [r2, #16]
    if (y->left != table->sentinel)
 1009a14:	e1500001 	cmp	r0, r1
    x->right = y->left;
 1009a18:	e5831014 	str	r1, [r3, #20]
        y->left->parent = x;
 1009a1c:	1581300c 	strne	r3, [r1, #12]
    y->parent = x->parent;
 1009a20:	e593100c 	ldr	r1, [r3, #12]
    if (x->parent == table->sentinel)
 1009a24:	e1500001 	cmp	r0, r1
    y->parent = x->parent;
 1009a28:	e582100c 	str	r1, [r2, #12]
        table->root = y;
 1009a2c:	05852000 	streq	r2, [r5]
    if (x->parent == table->sentinel)
 1009a30:	0a000003 	beq	1009a44 <treetable_add+0x168>
    else if (x == x->parent->left)
 1009a34:	e5910010 	ldr	r0, [r1, #16]
 1009a38:	e1500003 	cmp	r0, r3
        x->parent->left = y;
 1009a3c:	05812010 	streq	r2, [r1, #16]
        x->parent->right = y;
 1009a40:	15812014 	strne	r2, [r1, #20]
    y->left   = x;
 1009a44:	e5823010 	str	r3, [r2, #16]
    x->parent = y;
 1009a48:	e583200c 	str	r2, [r3, #12]
    while (z->parent->color == RB_RED) {
 1009a4c:	e598200c 	ldr	r2, [r8, #12]
 1009a50:	e5d23008 	ldrb	r3, [r2, #8]
 1009a54:	e3530000 	cmp	r3, #0
 1009a58:	0affffde 	beq	10099d8 <treetable_add+0xfc>
    table->root->color = RB_BLACK;
 1009a5c:	e5953000 	ldr	r3, [r5]
 1009a60:	e3a02001 	mov	r2, #1
    return CC_OK;
 1009a64:	e3a00000 	mov	r0, #0
    table->root->color = RB_BLACK;
 1009a68:	e5c32008 	strb	r2, [r3, #8]
 1009a6c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
            y = z->parent->parent->right;
 1009a70:	e5934014 	ldr	r4, [r3, #20]
            if (y->color == RB_RED) {
 1009a74:	e5d40008 	ldrb	r0, [r4, #8]
 1009a78:	e3500000 	cmp	r0, #0
 1009a7c:	1a000004 	bne	1009a94 <treetable_add+0x1b8>
                z->parent->color         = RB_BLACK;
 1009a80:	e5c2c008 	strb	ip, [r2, #8]
                z->parent->parent->color = RB_RED;
 1009a84:	e1a08003 	mov	r8, r3
                y->color                 = RB_BLACK;
 1009a88:	e5c4c008 	strb	ip, [r4, #8]
                z->parent->parent->color = RB_RED;
 1009a8c:	e5c30008 	strb	r0, [r3, #8]
                z = z->parent->parent;
 1009a90:	eaffffcc 	b	10099c8 <treetable_add+0xec>
                if (z == z->parent->right) {
 1009a94:	e5920014 	ldr	r0, [r2, #20]
 1009a98:	e1580000 	cmp	r8, r0
 1009a9c:	11a02001 	movne	r2, r1
 1009aa0:	0a00002d 	beq	1009b5c <treetable_add+0x280>
                z->parent->color         = RB_BLACK;
 1009aa4:	e5c1c008 	strb	ip, [r1, #8]
                z->parent->parent->color = RB_RED;
 1009aa8:	e5c3e008 	strb	lr, [r3, #8]
                rotate_right(table, z->parent->parent);
 1009aac:	e5950004 	ldr	r0, [r5, #4]
    x->left = y->right;
 1009ab0:	e5921014 	ldr	r1, [r2, #20]
    if (y->right != table->sentinel)
 1009ab4:	e1500001 	cmp	r0, r1
    x->left = y->right;
 1009ab8:	e5831010 	str	r1, [r3, #16]
        y->right->parent = x;
 1009abc:	1581300c 	strne	r3, [r1, #12]
    y->parent = x->parent;
 1009ac0:	e593100c 	ldr	r1, [r3, #12]
    if (x->parent == table->sentinel)
 1009ac4:	e1500001 	cmp	r0, r1
    y->parent = x->parent;
 1009ac8:	e582100c 	str	r1, [r2, #12]
        table->root = y;
 1009acc:	05852000 	streq	r2, [r5]
    if (x->parent == table->sentinel)
 1009ad0:	0a000003 	beq	1009ae4 <treetable_add+0x208>
    else if (x == x->parent->right)
 1009ad4:	e5910014 	ldr	r0, [r1, #20]
 1009ad8:	e1500003 	cmp	r0, r3
        x->parent->right = y;
 1009adc:	05812014 	streq	r2, [r1, #20]
        x->parent->left = y;
 1009ae0:	15812010 	strne	r2, [r1, #16]
    y->right  = x;
 1009ae4:	e5823014 	str	r3, [r2, #20]
    x->parent = y;
 1009ae8:	e583200c 	str	r2, [r3, #12]
 1009aec:	eaffffb5 	b	10099c8 <treetable_add+0xec>
            x->value = val;
 1009af0:	e5847004 	str	r7, [r4, #4]
            return CC_OK;
 1009af4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
                    rotate_right(table, z);
 1009af8:	e5954004 	ldr	r4, [r5, #4]
    x->left = y->right;
 1009afc:	e5910014 	ldr	r0, [r1, #20]
    if (y->right != table->sentinel)
 1009b00:	e1540000 	cmp	r4, r0
    x->left = y->right;
 1009b04:	e5820010 	str	r0, [r2, #16]
        y->right->parent = x;
 1009b08:	1580200c 	strne	r2, [r0, #12]
 1009b0c:	1592300c 	ldrne	r3, [r2, #12]
    if (x->parent == table->sentinel)
 1009b10:	e1540003 	cmp	r4, r3
    y->parent = x->parent;
 1009b14:	e581300c 	str	r3, [r1, #12]
        table->root = y;
 1009b18:	05851000 	streq	r1, [r5]
    if (x->parent == table->sentinel)
 1009b1c:	0a000003 	beq	1009b30 <treetable_add+0x254>
    else if (x == x->parent->right)
 1009b20:	e5930014 	ldr	r0, [r3, #20]
 1009b24:	e1520000 	cmp	r2, r0
        x->parent->right = y;
 1009b28:	05831014 	streq	r1, [r3, #20]
        x->parent->left = y;
 1009b2c:	15831010 	strne	r1, [r3, #16]
    y->right  = x;
 1009b30:	e5812014 	str	r2, [r1, #20]
    x->parent = y;
 1009b34:	e1a08002 	mov	r8, r2
 1009b38:	e582100c 	str	r1, [r2, #12]
 1009b3c:	e1a02001 	mov	r2, r1
 1009b40:	e591300c 	ldr	r3, [r1, #12]
 1009b44:	eaffffad 	b	1009a00 <treetable_add+0x124>
        n->color    = RB_BLACK;
 1009b48:	e3a03001 	mov	r3, #1
        table->root = n;
 1009b4c:	e5858000 	str	r8, [r5]
    return CC_OK;
 1009b50:	e3a00000 	mov	r0, #0
        n->color    = RB_BLACK;
 1009b54:	e5c83008 	strb	r3, [r8, #8]
 1009b58:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
                    rotate_left(table, z);
 1009b5c:	e5954004 	ldr	r4, [r5, #4]
    x->right = y->left;
 1009b60:	e5980010 	ldr	r0, [r8, #16]
    if (y->left != table->sentinel)
 1009b64:	e1540000 	cmp	r4, r0
    x->right = y->left;
 1009b68:	e5820014 	str	r0, [r2, #20]
    if (y->left != table->sentinel)
 1009b6c:	0a000012 	beq	1009bbc <treetable_add+0x2e0>
        y->left->parent = x;
 1009b70:	e580200c 	str	r2, [r0, #12]
    y->parent = x->parent;
 1009b74:	e592300c 	ldr	r3, [r2, #12]
    if (x->parent == table->sentinel)
 1009b78:	e1540003 	cmp	r4, r3
    y->parent = x->parent;
 1009b7c:	e588300c 	str	r3, [r8, #12]
    if (x->parent == table->sentinel)
 1009b80:	0a000012 	beq	1009bd0 <treetable_add+0x2f4>
    else if (x == x->parent->left)
 1009b84:	e5930010 	ldr	r0, [r3, #16]
 1009b88:	e1520000 	cmp	r2, r0
        x->parent->right = y;
 1009b8c:	15838014 	strne	r8, [r3, #20]
    else if (x == x->parent->left)
 1009b90:	0a00000c 	beq	1009bc8 <treetable_add+0x2ec>
    y->left   = x;
 1009b94:	e5882010 	str	r2, [r8, #16]
    x->parent = y;
 1009b98:	e1a00008 	mov	r0, r8
 1009b9c:	e582800c 	str	r8, [r2, #12]
 1009ba0:	e598300c 	ldr	r3, [r8, #12]
 1009ba4:	e1a08001 	mov	r8, r1
 1009ba8:	e1a01000 	mov	r1, r0
 1009bac:	e5932010 	ldr	r2, [r3, #16]
 1009bb0:	eaffffbb 	b	1009aa4 <treetable_add+0x1c8>
        return CC_ERR_ALLOC;
 1009bb4:	e3a00001 	mov	r0, #1
}
 1009bb8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (x->parent == table->sentinel)
 1009bbc:	e1530004 	cmp	r3, r4
    y->parent = x->parent;
 1009bc0:	e588300c 	str	r3, [r8, #12]
    if (x->parent == table->sentinel)
 1009bc4:	0a000001 	beq	1009bd0 <treetable_add+0x2f4>
        x->parent->left = y;
 1009bc8:	e5838010 	str	r8, [r3, #16]
 1009bcc:	eafffff0 	b	1009b94 <treetable_add+0x2b8>
        table->root = y;
 1009bd0:	e5858000 	str	r8, [r5]
 1009bd4:	eaffffee 	b	1009b94 <treetable_add+0x2b8>

01009bd8 <treetable_remove>:
    if (table->size == 0)
 1009bd8:	e5903008 	ldr	r3, [r0, #8]
 1009bdc:	e3530000 	cmp	r3, #0
 1009be0:	0a00001e 	beq	1009c60 <treetable_remove+0x88>
{
 1009be4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1009be8:	e1a06002 	mov	r6, r2
 1009bec:	e1a07001 	mov	r7, r1
 1009bf0:	e1a05000 	mov	r5, r0
    RBNode *s = table->sentinel;
 1009bf4:	e8900110 	ldm	r0, {r4, r8}
 1009bf8:	ea000004 	b	1009c10 <treetable_remove+0x38>
        else if (cmp > 0)
 1009bfc:	0a00000f 	beq	1009c40 <treetable_remove+0x68>
            n = n->right;
 1009c00:	e5944014 	ldr	r4, [r4, #20]
    } while (n != s && cmp != 0);
 1009c04:	e1580004 	cmp	r8, r4
 1009c08:	13500000 	cmpne	r0, #0
 1009c0c:	0a000009 	beq	1009c38 <treetable_remove+0x60>
        cmp = table->cmp(key, n->key);
 1009c10:	e595300c 	ldr	r3, [r5, #12]
 1009c14:	e1a00007 	mov	r0, r7
 1009c18:	e5941000 	ldr	r1, [r4]
 1009c1c:	e12fff33 	blx	r3
        if (cmp < 0)
 1009c20:	e3500000 	cmp	r0, #0
 1009c24:	aafffff4 	bge	1009bfc <treetable_remove+0x24>
            n = n->left;
 1009c28:	e5944010 	ldr	r4, [r4, #16]
    } while (n != s && cmp != 0);
 1009c2c:	e1580004 	cmp	r8, r4
 1009c30:	13500000 	cmpne	r0, #0
 1009c34:	1afffff5 	bne	1009c10 <treetable_remove+0x38>
        return CC_ERR_KEY_NOT_FOUND;
 1009c38:	e3a00006 	mov	r0, #6
 1009c3c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
    if (out)
 1009c40:	e3560000 	cmp	r6, #0
        *out = node->value;
 1009c44:	15943004 	ldrne	r3, [r4, #4]
 1009c48:	15863000 	strne	r3, [r6]
    remove_node(table, node);
 1009c4c:	e1a00005 	mov	r0, r5
 1009c50:	e1a01004 	mov	r1, r4
 1009c54:	ebfffacb 	bl	1008788 <remove_node>
    return CC_OK;
 1009c58:	e3a00000 	mov	r0, #0
}
 1009c5c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
        return CC_ERR_KEY_NOT_FOUND;
 1009c60:	e3a00006 	mov	r0, #6
}
 1009c64:	e12fff1e 	bx	lr

01009c68 <treetable_remove_first>:
    if (table->size == 0)
 1009c68:	e5903008 	ldr	r3, [r0, #8]
 1009c6c:	e3530000 	cmp	r3, #0
 1009c70:	0a00000d 	beq	1009cac <treetable_remove_first+0x44>
{
 1009c74:	e92d4010 	push	{r4, lr}
    RBNode *node = tree_min(table, table->root);
 1009c78:	e8901004 	ldm	r0, {r2, ip}
    while (n->left != s)
 1009c7c:	ea000000 	b	1009c84 <treetable_remove_first+0x1c>
 1009c80:	e1a02003 	mov	r2, r3
 1009c84:	e5923010 	ldr	r3, [r2, #16]
 1009c88:	e15c0003 	cmp	ip, r3
 1009c8c:	1afffffb 	bne	1009c80 <treetable_remove_first+0x18>
    if (out)
 1009c90:	e3510000 	cmp	r1, #0
        *out = node->value;
 1009c94:	15923004 	ldrne	r3, [r2, #4]
 1009c98:	15813000 	strne	r3, [r1]
    remove_node(table, node);
 1009c9c:	e1a01002 	mov	r1, r2
 1009ca0:	ebfffab8 	bl	1008788 <remove_node>
    return CC_OK;
 1009ca4:	e3a00000 	mov	r0, #0
}
 1009ca8:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_KEY_NOT_FOUND;
 1009cac:	e3a00006 	mov	r0, #6
}
 1009cb0:	e12fff1e 	bx	lr

01009cb4 <treetable_remove_last>:
{
 1009cb4:	e92d4010 	push	{r4, lr}
    RBNode *node = tree_max(table, table->root);
 1009cb8:	e8901004 	ldm	r0, {r2, ip}
    while (n->right != s)
 1009cbc:	ea000000 	b	1009cc4 <treetable_remove_last+0x10>
 1009cc0:	e1a02003 	mov	r2, r3
 1009cc4:	e5923014 	ldr	r3, [r2, #20]
 1009cc8:	e15c0003 	cmp	ip, r3
 1009ccc:	1afffffb 	bne	1009cc0 <treetable_remove_last+0xc>
    if (out)
 1009cd0:	e3510000 	cmp	r1, #0
        *out = node->value;
 1009cd4:	15923004 	ldrne	r3, [r2, #4]
 1009cd8:	15813000 	strne	r3, [r1]
    remove_node(table, node);
 1009cdc:	e1a01002 	mov	r1, r2
 1009ce0:	ebfffaa8 	bl	1008788 <remove_node>
}
 1009ce4:	e3a00000 	mov	r0, #0
 1009ce8:	e8bd8010 	pop	{r4, pc}

01009cec <treetable_remove_all>:
{
 1009cec:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1009cf0:	e1a04000 	mov	r4, r0
    tree_destroy(table, table->root);
 1009cf4:	e5907000 	ldr	r7, [r0]
    if (n == table->sentinel)
 1009cf8:	e5903004 	ldr	r3, [r0, #4]
 1009cfc:	e1570003 	cmp	r7, r3
 1009d00:	0a000177 	beq	100a2e4 <treetable_remove_all+0x5f8>
    tree_destroy(table, n->left);
 1009d04:	e5975010 	ldr	r5, [r7, #16]
    if (n == table->sentinel)
 1009d08:	e1530005 	cmp	r3, r5
 1009d0c:	0a0000b6 	beq	1009fec <treetable_remove_all+0x300>
    tree_destroy(table, n->left);
 1009d10:	e5956010 	ldr	r6, [r5, #16]
    if (n == table->sentinel)
 1009d14:	e1530006 	cmp	r3, r6
 1009d18:	0a000056 	beq	1009e78 <treetable_remove_all+0x18c>
    tree_destroy(table, n->left);
 1009d1c:	e5968010 	ldr	r8, [r6, #16]
    if (n == table->sentinel)
 1009d20:	e1530008 	cmp	r3, r8
 1009d24:	0a000026 	beq	1009dc4 <treetable_remove_all+0xd8>
    tree_destroy(table, n->left);
 1009d28:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 1009d2c:	e1530009 	cmp	r3, r9
 1009d30:	0a00000e 	beq	1009d70 <treetable_remove_all+0x84>
    tree_destroy(table, n->left);
 1009d34:	e5992010 	ldr	r2, [r9, #16]
    if (n == table->sentinel)
 1009d38:	e1530002 	cmp	r3, r2
 1009d3c:	0a000002 	beq	1009d4c <treetable_remove_all+0x60>
 1009d40:	e1a01002 	mov	r1, r2
 1009d44:	ebfffbdd 	bl	1008cc0 <tree_destroy.part.0>
 1009d48:	e5942004 	ldr	r2, [r4, #4]
    tree_destroy(table, n->right);
 1009d4c:	e5991014 	ldr	r1, [r9, #20]
    if (n == table->sentinel)
 1009d50:	e1510002 	cmp	r1, r2
 1009d54:	0a000001 	beq	1009d60 <treetable_remove_all+0x74>
 1009d58:	e1a00004 	mov	r0, r4
 1009d5c:	ebfffbd7 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009d60:	e1a00009 	mov	r0, r9
 1009d64:	e5943018 	ldr	r3, [r4, #24]
 1009d68:	e12fff33 	blx	r3
 1009d6c:	e5949004 	ldr	r9, [r4, #4]
    tree_destroy(table, n->right);
 1009d70:	e598a014 	ldr	sl, [r8, #20]
    if (n == table->sentinel)
 1009d74:	e15a0009 	cmp	sl, r9
 1009d78:	0a00000d 	beq	1009db4 <treetable_remove_all+0xc8>
    tree_destroy(table, n->left);
 1009d7c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009d80:	e1510009 	cmp	r1, r9
 1009d84:	0a000002 	beq	1009d94 <treetable_remove_all+0xa8>
 1009d88:	e1a00004 	mov	r0, r4
 1009d8c:	ebfffbcb 	bl	1008cc0 <tree_destroy.part.0>
 1009d90:	e5949004 	ldr	r9, [r4, #4]
    tree_destroy(table, n->right);
 1009d94:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009d98:	e1510009 	cmp	r1, r9
 1009d9c:	0a000001 	beq	1009da8 <treetable_remove_all+0xbc>
 1009da0:	e1a00004 	mov	r0, r4
 1009da4:	ebfffbc5 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009da8:	e1a0000a 	mov	r0, sl
 1009dac:	e5943018 	ldr	r3, [r4, #24]
 1009db0:	e12fff33 	blx	r3
 1009db4:	e1a00008 	mov	r0, r8
 1009db8:	e5943018 	ldr	r3, [r4, #24]
 1009dbc:	e12fff33 	blx	r3
 1009dc0:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1009dc4:	e5969014 	ldr	r9, [r6, #20]
    if (n == table->sentinel)
 1009dc8:	e1590008 	cmp	r9, r8
 1009dcc:	0a000025 	beq	1009e68 <treetable_remove_all+0x17c>
    tree_destroy(table, n->left);
 1009dd0:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009dd4:	e15a0008 	cmp	sl, r8
 1009dd8:	0a00000e 	beq	1009e18 <treetable_remove_all+0x12c>
    tree_destroy(table, n->left);
 1009ddc:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009de0:	e1510008 	cmp	r1, r8
 1009de4:	0a000002 	beq	1009df4 <treetable_remove_all+0x108>
 1009de8:	e1a00004 	mov	r0, r4
 1009dec:	ebfffbb3 	bl	1008cc0 <tree_destroy.part.0>
 1009df0:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1009df4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009df8:	e1510008 	cmp	r1, r8
 1009dfc:	0a000001 	beq	1009e08 <treetable_remove_all+0x11c>
 1009e00:	e1a00004 	mov	r0, r4
 1009e04:	ebfffbad 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009e08:	e1a0000a 	mov	r0, sl
 1009e0c:	e5943018 	ldr	r3, [r4, #24]
 1009e10:	e12fff33 	blx	r3
 1009e14:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1009e18:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1009e1c:	e15a0008 	cmp	sl, r8
 1009e20:	0a00000d 	beq	1009e5c <treetable_remove_all+0x170>
    tree_destroy(table, n->left);
 1009e24:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009e28:	e1510008 	cmp	r1, r8
 1009e2c:	0a000002 	beq	1009e3c <treetable_remove_all+0x150>
 1009e30:	e1a00004 	mov	r0, r4
 1009e34:	ebfffba1 	bl	1008cc0 <tree_destroy.part.0>
 1009e38:	e5948004 	ldr	r8, [r4, #4]
    tree_destroy(table, n->right);
 1009e3c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009e40:	e1510008 	cmp	r1, r8
 1009e44:	0a000001 	beq	1009e50 <treetable_remove_all+0x164>
 1009e48:	e1a00004 	mov	r0, r4
 1009e4c:	ebfffb9b 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009e50:	e1a0000a 	mov	r0, sl
 1009e54:	e5943018 	ldr	r3, [r4, #24]
 1009e58:	e12fff33 	blx	r3
 1009e5c:	e1a00009 	mov	r0, r9
 1009e60:	e5943018 	ldr	r3, [r4, #24]
 1009e64:	e12fff33 	blx	r3
 1009e68:	e1a00006 	mov	r0, r6
 1009e6c:	e5943018 	ldr	r3, [r4, #24]
 1009e70:	e12fff33 	blx	r3
 1009e74:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009e78:	e5958014 	ldr	r8, [r5, #20]
    if (n == table->sentinel)
 1009e7c:	e1580006 	cmp	r8, r6
 1009e80:	0a000055 	beq	1009fdc <treetable_remove_all+0x2f0>
    tree_destroy(table, n->left);
 1009e84:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 1009e88:	e1590006 	cmp	r9, r6
 1009e8c:	0a000026 	beq	1009f2c <treetable_remove_all+0x240>
    tree_destroy(table, n->left);
 1009e90:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009e94:	e15a0006 	cmp	sl, r6
 1009e98:	0a00000e 	beq	1009ed8 <treetable_remove_all+0x1ec>
    tree_destroy(table, n->left);
 1009e9c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009ea0:	e1510006 	cmp	r1, r6
 1009ea4:	0a000002 	beq	1009eb4 <treetable_remove_all+0x1c8>
 1009ea8:	e1a00004 	mov	r0, r4
 1009eac:	ebfffb83 	bl	1008cc0 <tree_destroy.part.0>
 1009eb0:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009eb4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009eb8:	e1510006 	cmp	r1, r6
 1009ebc:	0a000001 	beq	1009ec8 <treetable_remove_all+0x1dc>
 1009ec0:	e1a00004 	mov	r0, r4
 1009ec4:	ebfffb7d 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009ec8:	e1a0000a 	mov	r0, sl
 1009ecc:	e5943018 	ldr	r3, [r4, #24]
 1009ed0:	e12fff33 	blx	r3
 1009ed4:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009ed8:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1009edc:	e15a0006 	cmp	sl, r6
 1009ee0:	0a00000d 	beq	1009f1c <treetable_remove_all+0x230>
    tree_destroy(table, n->left);
 1009ee4:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009ee8:	e1510006 	cmp	r1, r6
 1009eec:	0a000002 	beq	1009efc <treetable_remove_all+0x210>
 1009ef0:	e1a00004 	mov	r0, r4
 1009ef4:	ebfffb71 	bl	1008cc0 <tree_destroy.part.0>
 1009ef8:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009efc:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009f00:	e1510006 	cmp	r1, r6
 1009f04:	0a000001 	beq	1009f10 <treetable_remove_all+0x224>
 1009f08:	e1a00004 	mov	r0, r4
 1009f0c:	ebfffb6b 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009f10:	e1a0000a 	mov	r0, sl
 1009f14:	e5943018 	ldr	r3, [r4, #24]
 1009f18:	e12fff33 	blx	r3
 1009f1c:	e1a00009 	mov	r0, r9
 1009f20:	e5943018 	ldr	r3, [r4, #24]
 1009f24:	e12fff33 	blx	r3
 1009f28:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009f2c:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 1009f30:	e1590006 	cmp	r9, r6
 1009f34:	0a000025 	beq	1009fd0 <treetable_remove_all+0x2e4>
    tree_destroy(table, n->left);
 1009f38:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 1009f3c:	e15a0006 	cmp	sl, r6
 1009f40:	0a00000e 	beq	1009f80 <treetable_remove_all+0x294>
    tree_destroy(table, n->left);
 1009f44:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009f48:	e1510006 	cmp	r1, r6
 1009f4c:	0a000002 	beq	1009f5c <treetable_remove_all+0x270>
 1009f50:	e1a00004 	mov	r0, r4
 1009f54:	ebfffb59 	bl	1008cc0 <tree_destroy.part.0>
 1009f58:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009f5c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009f60:	e1510006 	cmp	r1, r6
 1009f64:	0a000001 	beq	1009f70 <treetable_remove_all+0x284>
 1009f68:	e1a00004 	mov	r0, r4
 1009f6c:	ebfffb53 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009f70:	e1a0000a 	mov	r0, sl
 1009f74:	e5943018 	ldr	r3, [r4, #24]
 1009f78:	e12fff33 	blx	r3
 1009f7c:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009f80:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 1009f84:	e15a0006 	cmp	sl, r6
 1009f88:	0a00000d 	beq	1009fc4 <treetable_remove_all+0x2d8>
    tree_destroy(table, n->left);
 1009f8c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 1009f90:	e1510006 	cmp	r1, r6
 1009f94:	0a000002 	beq	1009fa4 <treetable_remove_all+0x2b8>
 1009f98:	e1a00004 	mov	r0, r4
 1009f9c:	ebfffb47 	bl	1008cc0 <tree_destroy.part.0>
 1009fa0:	e5946004 	ldr	r6, [r4, #4]
    tree_destroy(table, n->right);
 1009fa4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 1009fa8:	e1510006 	cmp	r1, r6
 1009fac:	0a000001 	beq	1009fb8 <treetable_remove_all+0x2cc>
 1009fb0:	e1a00004 	mov	r0, r4
 1009fb4:	ebfffb41 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 1009fb8:	e1a0000a 	mov	r0, sl
 1009fbc:	e5943018 	ldr	r3, [r4, #24]
 1009fc0:	e12fff33 	blx	r3
 1009fc4:	e1a00009 	mov	r0, r9
 1009fc8:	e5943018 	ldr	r3, [r4, #24]
 1009fcc:	e12fff33 	blx	r3
 1009fd0:	e1a00008 	mov	r0, r8
 1009fd4:	e5943018 	ldr	r3, [r4, #24]
 1009fd8:	e12fff33 	blx	r3
 1009fdc:	e1a00005 	mov	r0, r5
 1009fe0:	e5943018 	ldr	r3, [r4, #24]
 1009fe4:	e12fff33 	blx	r3
 1009fe8:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 1009fec:	e5976014 	ldr	r6, [r7, #20]
    if (n == table->sentinel)
 1009ff0:	e1560005 	cmp	r6, r5
 1009ff4:	0a0000b6 	beq	100a2d4 <treetable_remove_all+0x5e8>
    tree_destroy(table, n->left);
 1009ff8:	e5968010 	ldr	r8, [r6, #16]
    if (n == table->sentinel)
 1009ffc:	e1580005 	cmp	r8, r5
 100a000:	0a000056 	beq	100a160 <treetable_remove_all+0x474>
    tree_destroy(table, n->left);
 100a004:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 100a008:	e1590005 	cmp	r9, r5
 100a00c:	0a000026 	beq	100a0ac <treetable_remove_all+0x3c0>
    tree_destroy(table, n->left);
 100a010:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 100a014:	e15a0005 	cmp	sl, r5
 100a018:	0a00000e 	beq	100a058 <treetable_remove_all+0x36c>
    tree_destroy(table, n->left);
 100a01c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a020:	e1510005 	cmp	r1, r5
 100a024:	0a000002 	beq	100a034 <treetable_remove_all+0x348>
 100a028:	e1a00004 	mov	r0, r4
 100a02c:	ebfffb23 	bl	1008cc0 <tree_destroy.part.0>
 100a030:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a034:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a038:	e1510005 	cmp	r1, r5
 100a03c:	0a000001 	beq	100a048 <treetable_remove_all+0x35c>
 100a040:	e1a00004 	mov	r0, r4
 100a044:	ebfffb1d 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a048:	e1a0000a 	mov	r0, sl
 100a04c:	e5943018 	ldr	r3, [r4, #24]
 100a050:	e12fff33 	blx	r3
 100a054:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a058:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 100a05c:	e15a0005 	cmp	sl, r5
 100a060:	0a00000d 	beq	100a09c <treetable_remove_all+0x3b0>
    tree_destroy(table, n->left);
 100a064:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a068:	e1510005 	cmp	r1, r5
 100a06c:	0a000002 	beq	100a07c <treetable_remove_all+0x390>
 100a070:	e1a00004 	mov	r0, r4
 100a074:	ebfffb11 	bl	1008cc0 <tree_destroy.part.0>
 100a078:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a07c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a080:	e1510005 	cmp	r1, r5
 100a084:	0a000001 	beq	100a090 <treetable_remove_all+0x3a4>
 100a088:	e1a00004 	mov	r0, r4
 100a08c:	ebfffb0b 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a090:	e1a0000a 	mov	r0, sl
 100a094:	e5943018 	ldr	r3, [r4, #24]
 100a098:	e12fff33 	blx	r3
 100a09c:	e1a00009 	mov	r0, r9
 100a0a0:	e5943018 	ldr	r3, [r4, #24]
 100a0a4:	e12fff33 	blx	r3
 100a0a8:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a0ac:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 100a0b0:	e1590005 	cmp	r9, r5
 100a0b4:	0a000025 	beq	100a150 <treetable_remove_all+0x464>
    tree_destroy(table, n->left);
 100a0b8:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 100a0bc:	e15a0005 	cmp	sl, r5
 100a0c0:	0a00000e 	beq	100a100 <treetable_remove_all+0x414>
    tree_destroy(table, n->left);
 100a0c4:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a0c8:	e1510005 	cmp	r1, r5
 100a0cc:	0a000002 	beq	100a0dc <treetable_remove_all+0x3f0>
 100a0d0:	e1a00004 	mov	r0, r4
 100a0d4:	ebfffaf9 	bl	1008cc0 <tree_destroy.part.0>
 100a0d8:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a0dc:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a0e0:	e1510005 	cmp	r1, r5
 100a0e4:	0a000001 	beq	100a0f0 <treetable_remove_all+0x404>
 100a0e8:	e1a00004 	mov	r0, r4
 100a0ec:	ebfffaf3 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a0f0:	e1a0000a 	mov	r0, sl
 100a0f4:	e5943018 	ldr	r3, [r4, #24]
 100a0f8:	e12fff33 	blx	r3
 100a0fc:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a100:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 100a104:	e15a0005 	cmp	sl, r5
 100a108:	0a00000d 	beq	100a144 <treetable_remove_all+0x458>
    tree_destroy(table, n->left);
 100a10c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a110:	e1510005 	cmp	r1, r5
 100a114:	0a000002 	beq	100a124 <treetable_remove_all+0x438>
 100a118:	e1a00004 	mov	r0, r4
 100a11c:	ebfffae7 	bl	1008cc0 <tree_destroy.part.0>
 100a120:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a124:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a128:	e1510005 	cmp	r1, r5
 100a12c:	0a000001 	beq	100a138 <treetable_remove_all+0x44c>
 100a130:	e1a00004 	mov	r0, r4
 100a134:	ebfffae1 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a138:	e1a0000a 	mov	r0, sl
 100a13c:	e5943018 	ldr	r3, [r4, #24]
 100a140:	e12fff33 	blx	r3
 100a144:	e1a00009 	mov	r0, r9
 100a148:	e5943018 	ldr	r3, [r4, #24]
 100a14c:	e12fff33 	blx	r3
 100a150:	e1a00008 	mov	r0, r8
 100a154:	e5943018 	ldr	r3, [r4, #24]
 100a158:	e12fff33 	blx	r3
 100a15c:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a160:	e5968014 	ldr	r8, [r6, #20]
    if (n == table->sentinel)
 100a164:	e1580005 	cmp	r8, r5
 100a168:	0a000056 	beq	100a2c8 <treetable_remove_all+0x5dc>
    tree_destroy(table, n->left);
 100a16c:	e5989010 	ldr	r9, [r8, #16]
    if (n == table->sentinel)
 100a170:	e1590005 	cmp	r9, r5
 100a174:	0a000026 	beq	100a214 <treetable_remove_all+0x528>
    tree_destroy(table, n->left);
 100a178:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 100a17c:	e15a0005 	cmp	sl, r5
 100a180:	0a00000e 	beq	100a1c0 <treetable_remove_all+0x4d4>
    tree_destroy(table, n->left);
 100a184:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a188:	e1510005 	cmp	r1, r5
 100a18c:	0a000002 	beq	100a19c <treetable_remove_all+0x4b0>
 100a190:	e1a00004 	mov	r0, r4
 100a194:	ebfffac9 	bl	1008cc0 <tree_destroy.part.0>
 100a198:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a19c:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a1a0:	e1510005 	cmp	r1, r5
 100a1a4:	0a000001 	beq	100a1b0 <treetable_remove_all+0x4c4>
 100a1a8:	e1a00004 	mov	r0, r4
 100a1ac:	ebfffac3 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a1b0:	e1a0000a 	mov	r0, sl
 100a1b4:	e5943018 	ldr	r3, [r4, #24]
 100a1b8:	e12fff33 	blx	r3
 100a1bc:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a1c0:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 100a1c4:	e15a0005 	cmp	sl, r5
 100a1c8:	0a00000d 	beq	100a204 <treetable_remove_all+0x518>
    tree_destroy(table, n->left);
 100a1cc:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a1d0:	e1510005 	cmp	r1, r5
 100a1d4:	0a000002 	beq	100a1e4 <treetable_remove_all+0x4f8>
 100a1d8:	e1a00004 	mov	r0, r4
 100a1dc:	ebfffab7 	bl	1008cc0 <tree_destroy.part.0>
 100a1e0:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a1e4:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a1e8:	e1510005 	cmp	r1, r5
 100a1ec:	0a000001 	beq	100a1f8 <treetable_remove_all+0x50c>
 100a1f0:	e1a00004 	mov	r0, r4
 100a1f4:	ebfffab1 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a1f8:	e1a0000a 	mov	r0, sl
 100a1fc:	e5943018 	ldr	r3, [r4, #24]
 100a200:	e12fff33 	blx	r3
 100a204:	e1a00009 	mov	r0, r9
 100a208:	e5943018 	ldr	r3, [r4, #24]
 100a20c:	e12fff33 	blx	r3
 100a210:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a214:	e5989014 	ldr	r9, [r8, #20]
    if (n == table->sentinel)
 100a218:	e1590005 	cmp	r9, r5
 100a21c:	0a000026 	beq	100a2bc <treetable_remove_all+0x5d0>
    tree_destroy(table, n->left);
 100a220:	e599a010 	ldr	sl, [r9, #16]
    if (n == table->sentinel)
 100a224:	e15a0005 	cmp	sl, r5
 100a228:	0a00000e 	beq	100a268 <treetable_remove_all+0x57c>
    tree_destroy(table, n->left);
 100a22c:	e59a1010 	ldr	r1, [sl, #16]
    if (n == table->sentinel)
 100a230:	e1510005 	cmp	r1, r5
 100a234:	0a000002 	beq	100a244 <treetable_remove_all+0x558>
 100a238:	e1a00004 	mov	r0, r4
 100a23c:	ebfffa9f 	bl	1008cc0 <tree_destroy.part.0>
 100a240:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a244:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a248:	e1550001 	cmp	r5, r1
 100a24c:	0a000001 	beq	100a258 <treetable_remove_all+0x56c>
 100a250:	e1a00004 	mov	r0, r4
 100a254:	ebfffa99 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a258:	e1a0000a 	mov	r0, sl
 100a25c:	e5943018 	ldr	r3, [r4, #24]
 100a260:	e12fff33 	blx	r3
 100a264:	e5945004 	ldr	r5, [r4, #4]
    tree_destroy(table, n->right);
 100a268:	e599a014 	ldr	sl, [r9, #20]
    if (n == table->sentinel)
 100a26c:	e15a0005 	cmp	sl, r5
 100a270:	0a00000e 	beq	100a2b0 <treetable_remove_all+0x5c4>
    tree_destroy(table, n->left);
 100a274:	e59a3010 	ldr	r3, [sl, #16]
    if (n == table->sentinel)
 100a278:	e1550003 	cmp	r5, r3
 100a27c:	0a000003 	beq	100a290 <treetable_remove_all+0x5a4>
 100a280:	e1a01003 	mov	r1, r3
 100a284:	e1a00004 	mov	r0, r4
 100a288:	ebfffa8c 	bl	1008cc0 <tree_destroy.part.0>
 100a28c:	e5943004 	ldr	r3, [r4, #4]
    tree_destroy(table, n->right);
 100a290:	e59a1014 	ldr	r1, [sl, #20]
    if (n == table->sentinel)
 100a294:	e1510003 	cmp	r1, r3
 100a298:	0a000001 	beq	100a2a4 <treetable_remove_all+0x5b8>
 100a29c:	e1a00004 	mov	r0, r4
 100a2a0:	ebfffa86 	bl	1008cc0 <tree_destroy.part.0>
    table->mem_free(n);
 100a2a4:	e1a0000a 	mov	r0, sl
 100a2a8:	e5943018 	ldr	r3, [r4, #24]
 100a2ac:	e12fff33 	blx	r3
 100a2b0:	e1a00009 	mov	r0, r9
 100a2b4:	e5943018 	ldr	r3, [r4, #24]
 100a2b8:	e12fff33 	blx	r3
 100a2bc:	e1a00008 	mov	r0, r8
 100a2c0:	e5943018 	ldr	r3, [r4, #24]
 100a2c4:	e12fff33 	blx	r3
 100a2c8:	e1a00006 	mov	r0, r6
 100a2cc:	e5943018 	ldr	r3, [r4, #24]
 100a2d0:	e12fff33 	blx	r3
 100a2d4:	e5943018 	ldr	r3, [r4, #24]
 100a2d8:	e1a00007 	mov	r0, r7
 100a2dc:	e12fff33 	blx	r3
 100a2e0:	e5943004 	ldr	r3, [r4, #4]
    table->size = 0;
 100a2e4:	e3a02000 	mov	r2, #0
    table->root = table->sentinel;
 100a2e8:	e5843000 	str	r3, [r4]
    table->size = 0;
 100a2ec:	e5842008 	str	r2, [r4, #8]
}
 100a2f0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0100a2f4 <treetable_foreach_key>:
{
 100a2f4:	e92d4070 	push	{r4, r5, r6, lr}
 100a2f8:	e1a05000 	mov	r5, r0
 100a2fc:	e1a06001 	mov	r6, r1
    RBNode *n = tree_min(table, table->root);
 100a300:	e5904000 	ldr	r4, [r0]
 100a304:	e5902004 	ldr	r2, [r0, #4]
    while (n->left != s)
 100a308:	ea000000 	b	100a310 <treetable_foreach_key+0x1c>
 100a30c:	e1a04003 	mov	r4, r3
 100a310:	e5943010 	ldr	r3, [r4, #16]
 100a314:	e1520003 	cmp	r2, r3
 100a318:	1afffffb 	bne	100a30c <treetable_foreach_key+0x18>
    while (n != table->sentinel) {
 100a31c:	e1540002 	cmp	r4, r2
 100a320:	08bd8070 	popeq	{r4, r5, r6, pc}
        fn(n->key);
 100a324:	e5940000 	ldr	r0, [r4]
 100a328:	e12fff36 	blx	r6
    if (x->right != table->sentinel)
 100a32c:	e5943014 	ldr	r3, [r4, #20]
 100a330:	e5951004 	ldr	r1, [r5, #4]
 100a334:	e1530001 	cmp	r3, r1
 100a338:	1a000001 	bne	100a344 <treetable_foreach_key+0x50>
 100a33c:	ea000007 	b	100a360 <treetable_foreach_key+0x6c>
    while (n->left != s)
 100a340:	e1a03002 	mov	r3, r2
 100a344:	e5932010 	ldr	r2, [r3, #16]
 100a348:	e1510002 	cmp	r1, r2
 100a34c:	1afffffb 	bne	100a340 <treetable_foreach_key+0x4c>
    while (n != table->sentinel) {
 100a350:	e1510003 	cmp	r1, r3
 100a354:	08bd8070 	popeq	{r4, r5, r6, pc}
    while (n->left != s)
 100a358:	e1a04003 	mov	r4, r3
 100a35c:	eafffff0 	b	100a324 <treetable_foreach_key+0x30>
    RBNode *y = x->parent;
 100a360:	e594200c 	ldr	r2, [r4, #12]
    while (y != table->sentinel && x == y->right) {
 100a364:	e1530002 	cmp	r3, r2
 100a368:	08bd8070 	popeq	{r4, r5, r6, pc}
 100a36c:	e5923014 	ldr	r3, [r2, #20]
 100a370:	e1540003 	cmp	r4, r3
 100a374:	1a000007 	bne	100a398 <treetable_foreach_key+0xa4>
        y = y->parent;
 100a378:	e592300c 	ldr	r3, [r2, #12]
    while (y != table->sentinel && x == y->right) {
 100a37c:	e1510003 	cmp	r1, r3
 100a380:	08bd8070 	popeq	{r4, r5, r6, pc}
 100a384:	e5930014 	ldr	r0, [r3, #20]
 100a388:	e1500002 	cmp	r0, r2
 100a38c:	e1a02003 	mov	r2, r3
 100a390:	0afffff8 	beq	100a378 <treetable_foreach_key+0x84>
 100a394:	eaffffef 	b	100a358 <treetable_foreach_key+0x64>
 100a398:	e1a03002 	mov	r3, r2
 100a39c:	eaffffed 	b	100a358 <treetable_foreach_key+0x64>

0100a3a0 <treetable_foreach_value>:
{
 100a3a0:	e92d4070 	push	{r4, r5, r6, lr}
 100a3a4:	e1a05000 	mov	r5, r0
 100a3a8:	e1a06001 	mov	r6, r1
    RBNode *n = tree_min(table, table->root);
 100a3ac:	e5904000 	ldr	r4, [r0]
 100a3b0:	e5902004 	ldr	r2, [r0, #4]
    while (n->left != s)
 100a3b4:	ea000000 	b	100a3bc <treetable_foreach_value+0x1c>
 100a3b8:	e1a04003 	mov	r4, r3
 100a3bc:	e5943010 	ldr	r3, [r4, #16]
 100a3c0:	e1520003 	cmp	r2, r3
 100a3c4:	1afffffb 	bne	100a3b8 <treetable_foreach_value+0x18>
    while (n != table->sentinel) {
 100a3c8:	e1540002 	cmp	r4, r2
 100a3cc:	08bd8070 	popeq	{r4, r5, r6, pc}
        fn(n->value);
 100a3d0:	e5940004 	ldr	r0, [r4, #4]
 100a3d4:	e12fff36 	blx	r6
    if (x->right != table->sentinel)
 100a3d8:	e5943014 	ldr	r3, [r4, #20]
 100a3dc:	e5951004 	ldr	r1, [r5, #4]
 100a3e0:	e1530001 	cmp	r3, r1
 100a3e4:	1a000001 	bne	100a3f0 <treetable_foreach_value+0x50>
 100a3e8:	ea000007 	b	100a40c <treetable_foreach_value+0x6c>
    while (n->left != s)
 100a3ec:	e1a03002 	mov	r3, r2
 100a3f0:	e5932010 	ldr	r2, [r3, #16]
 100a3f4:	e1510002 	cmp	r1, r2
 100a3f8:	1afffffb 	bne	100a3ec <treetable_foreach_value+0x4c>
    while (n != table->sentinel) {
 100a3fc:	e1510003 	cmp	r1, r3
 100a400:	08bd8070 	popeq	{r4, r5, r6, pc}
    while (n->left != s)
 100a404:	e1a04003 	mov	r4, r3
 100a408:	eafffff0 	b	100a3d0 <treetable_foreach_value+0x30>
    RBNode *y = x->parent;
 100a40c:	e594200c 	ldr	r2, [r4, #12]
    while (y != table->sentinel && x == y->right) {
 100a410:	e1530002 	cmp	r3, r2
 100a414:	08bd8070 	popeq	{r4, r5, r6, pc}
 100a418:	e5923014 	ldr	r3, [r2, #20]
 100a41c:	e1540003 	cmp	r4, r3
 100a420:	1a000007 	bne	100a444 <treetable_foreach_value+0xa4>
        y = y->parent;
 100a424:	e592300c 	ldr	r3, [r2, #12]
    while (y != table->sentinel && x == y->right) {
 100a428:	e1510003 	cmp	r1, r3
 100a42c:	08bd8070 	popeq	{r4, r5, r6, pc}
 100a430:	e5930014 	ldr	r0, [r3, #20]
 100a434:	e1500002 	cmp	r0, r2
 100a438:	e1a02003 	mov	r2, r3
 100a43c:	0afffff8 	beq	100a424 <treetable_foreach_value+0x84>
 100a440:	eaffffef 	b	100a404 <treetable_foreach_value+0x64>
 100a444:	e1a03002 	mov	r3, r2
 100a448:	eaffffed 	b	100a404 <treetable_foreach_value+0x64>

0100a44c <treetable_iter_init>:
    iter->current = table->sentinel;
 100a44c:	e5913004 	ldr	r3, [r1, #4]
    iter->next    = tree_min(table, table->root);
 100a450:	e5912000 	ldr	r2, [r1]
    iter->table   = table;
 100a454:	e5801000 	str	r1, [r0]
    iter->current = table->sentinel;
 100a458:	e5803004 	str	r3, [r0, #4]
    iter->next    = tree_min(table, table->root);
 100a45c:	e5911004 	ldr	r1, [r1, #4]
    while (n->left != s)
 100a460:	ea000000 	b	100a468 <treetable_iter_init+0x1c>
 100a464:	e1a02003 	mov	r2, r3
 100a468:	e5923010 	ldr	r3, [r2, #16]
 100a46c:	e1510003 	cmp	r1, r3
 100a470:	1afffffb 	bne	100a464 <treetable_iter_init+0x18>
    iter->next    = tree_min(table, table->root);
 100a474:	e5802008 	str	r2, [r0, #8]
}
 100a478:	e12fff1e 	bx	lr

0100a47c <treetable_iter_next>:
    if (iter->next == iter->table->sentinel)
 100a47c:	e5902000 	ldr	r2, [r0]
 100a480:	e590c008 	ldr	ip, [r0, #8]
 100a484:	e5923004 	ldr	r3, [r2, #4]
 100a488:	e15c0003 	cmp	ip, r3
 100a48c:	0a00001f 	beq	100a510 <treetable_iter_next+0x94>
{
 100a490:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    entry->key    = iter->next->key;
 100a494:	e59c3004 	ldr	r3, [ip, #4]
 100a498:	e59ce000 	ldr	lr, [ip]
 100a49c:	e5813004 	str	r3, [r1, #4]
 100a4a0:	e581e000 	str	lr, [r1]
    iter->current = iter->next;
 100a4a4:	e580c004 	str	ip, [r0, #4]
    if (x->right != table->sentinel)
 100a4a8:	e59c3014 	ldr	r3, [ip, #20]
 100a4ac:	e5921004 	ldr	r1, [r2, #4]
 100a4b0:	e1530001 	cmp	r3, r1
 100a4b4:	1a000011 	bne	100a500 <treetable_iter_next+0x84>
    RBNode *y = x->parent;
 100a4b8:	e59c200c 	ldr	r2, [ip, #12]
    while (y != table->sentinel && x == y->right) {
 100a4bc:	e1530002 	cmp	r3, r2
 100a4c0:	0a00000a 	beq	100a4f0 <treetable_iter_next+0x74>
 100a4c4:	e5923014 	ldr	r3, [r2, #20]
 100a4c8:	e15c0003 	cmp	ip, r3
 100a4cc:	0a000004 	beq	100a4e4 <treetable_iter_next+0x68>
 100a4d0:	ea000010 	b	100a518 <treetable_iter_next+0x9c>
 100a4d4:	e593c014 	ldr	ip, [r3, #20]
 100a4d8:	e15c0002 	cmp	ip, r2
 100a4dc:	e1a02003 	mov	r2, r3
 100a4e0:	1a000002 	bne	100a4f0 <treetable_iter_next+0x74>
        y = y->parent;
 100a4e4:	e592300c 	ldr	r3, [r2, #12]
    while (y != table->sentinel && x == y->right) {
 100a4e8:	e1510003 	cmp	r1, r3
 100a4ec:	1afffff8 	bne	100a4d4 <treetable_iter_next+0x58>
    iter->next    = get_successor_node(iter->table, iter->current);
 100a4f0:	e5803008 	str	r3, [r0, #8]
    return CC_OK;
 100a4f4:	e3a00000 	mov	r0, #0
}
 100a4f8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
    while (n->left != s)
 100a4fc:	e1a03002 	mov	r3, r2
 100a500:	e5932010 	ldr	r2, [r3, #16]
 100a504:	e1510002 	cmp	r1, r2
 100a508:	1afffffb 	bne	100a4fc <treetable_iter_next+0x80>
 100a50c:	eafffff7 	b	100a4f0 <treetable_iter_next+0x74>
        return CC_ITER_END;
 100a510:	e3a00009 	mov	r0, #9
}
 100a514:	e12fff1e 	bx	lr
    while (y != table->sentinel && x == y->right) {
 100a518:	e1a03002 	mov	r3, r2
 100a51c:	eafffff3 	b	100a4f0 <treetable_iter_next+0x74>

0100a520 <treetable_iter_remove>:
    if (!iter->current)
 100a520:	e5903004 	ldr	r3, [r0, #4]
 100a524:	e3530000 	cmp	r3, #0
 100a528:	0a00000b 	beq	100a55c <treetable_iter_remove+0x3c>
    if (out)
 100a52c:	e3510000 	cmp	r1, #0
{
 100a530:	e92d4010 	push	{r4, lr}
        *out = iter->current->value;
 100a534:	15933004 	ldrne	r3, [r3, #4]
 100a538:	e1a04000 	mov	r4, r0
 100a53c:	15813000 	strne	r3, [r1]
 100a540:	15903004 	ldrne	r3, [r0, #4]
    remove_node(iter->table, iter->current);
 100a544:	e5900000 	ldr	r0, [r0]
 100a548:	e1a01003 	mov	r1, r3
 100a54c:	ebfff88d 	bl	1008788 <remove_node>
    iter->current = NULL;
 100a550:	e3a00000 	mov	r0, #0
 100a554:	e5840004 	str	r0, [r4, #4]
}
 100a558:	e8bd8010 	pop	{r4, pc}
        return CC_ERR_KEY_NOT_FOUND;
 100a55c:	e3a00006 	mov	r0, #6
}
 100a560:	e12fff1e 	bx	lr

0100a564 <treetable_assert_rb_rules>:

int treetable_assert_rb_rules(TreeTable *table)
{
 100a564:	e92d4030 	push	{r4, r5, lr}
 100a568:	e24dd00c 	sub	sp, sp, #12
    int x;
    int status = treetable_test(table, table->root, &x);
 100a56c:	e5905000 	ldr	r5, [r0]
    if (node == table->sentinel) {
 100a570:	e5902004 	ldr	r2, [r0, #4]
 100a574:	e1550002 	cmp	r5, r2
 100a578:	0a00002f 	beq	100a63c <treetable_assert_rb_rules+0xd8>
    if (node->left != table->sentinel) {
 100a57c:	e5953010 	ldr	r3, [r5, #16]
 100a580:	e1a04000 	mov	r4, r0
 100a584:	e1520003 	cmp	r2, r3
 100a588:	0a000006 	beq	100a5a8 <treetable_assert_rb_rules+0x44>
        int cmp = table->cmp(node->left->key, node->key);
 100a58c:	e5930000 	ldr	r0, [r3]
 100a590:	e5951000 	ldr	r1, [r5]
 100a594:	e594300c 	ldr	r3, [r4, #12]
 100a598:	e12fff33 	blx	r3
        if (cmp >= 0)
 100a59c:	e3500000 	cmp	r0, #0
 100a5a0:	b5943004 	ldrlt	r3, [r4, #4]
 100a5a4:	aa000017 	bge	100a608 <treetable_assert_rb_rules+0xa4>
    if (node->right != table->sentinel) {
 100a5a8:	e5952014 	ldr	r2, [r5, #20]
 100a5ac:	e1520003 	cmp	r2, r3
 100a5b0:	0a000005 	beq	100a5cc <treetable_assert_rb_rules+0x68>
        int cmp = table->cmp(node->right->key, node->key);
 100a5b4:	e5920000 	ldr	r0, [r2]
 100a5b8:	e594300c 	ldr	r3, [r4, #12]
 100a5bc:	e5951000 	ldr	r1, [r5]
 100a5c0:	e12fff33 	blx	r3
        if (cmp <= 0)
 100a5c4:	e3500000 	cmp	r0, #0
 100a5c8:	da00000e 	ble	100a608 <treetable_assert_rb_rules+0xa4>
    if (node->color == RB_RED && node->parent->color == RB_RED) {
 100a5cc:	e5d53008 	ldrb	r3, [r5, #8]
 100a5d0:	e3530000 	cmp	r3, #0
 100a5d4:	1a000003 	bne	100a5e8 <treetable_assert_rb_rules+0x84>
 100a5d8:	e595300c 	ldr	r3, [r5, #12]
 100a5dc:	e5d30008 	ldrb	r0, [r3, #8]
 100a5e0:	e3500000 	cmp	r0, #0
 100a5e4:	0a000005 	beq	100a600 <treetable_assert_rb_rules+0x9c>
    int left_err = treetable_test(table, node->left, &nb_left);
 100a5e8:	e1a0200d 	mov	r2, sp
 100a5ec:	e5951010 	ldr	r1, [r5, #16]
 100a5f0:	e1a00004 	mov	r0, r4
 100a5f4:	ebfff970 	bl	1008bbc <treetable_test>
    if (left_err != RB_ERROR_OK)
 100a5f8:	e3500004 	cmp	r0, #4
 100a5fc:	0a000004 	beq	100a614 <treetable_assert_rb_rules+0xb0>
    return status;
}
 100a600:	e28dd00c 	add	sp, sp, #12
 100a604:	e8bd8030 	pop	{r4, r5, pc}
            return RB_ERROR_TREE_STRUCTURE;
 100a608:	e3a00002 	mov	r0, #2
}
 100a60c:	e28dd00c 	add	sp, sp, #12
 100a610:	e8bd8030 	pop	{r4, r5, pc}
    int right_err = treetable_test(table, node->right, &nb_right);
 100a614:	e5951014 	ldr	r1, [r5, #20]
 100a618:	e1a00004 	mov	r0, r4
 100a61c:	e28d2004 	add	r2, sp, #4
 100a620:	ebfff965 	bl	1008bbc <treetable_test>
    if (right_err != RB_ERROR_OK)
 100a624:	e3500004 	cmp	r0, #4
 100a628:	1afffff4 	bne	100a600 <treetable_assert_rb_rules+0x9c>
    if (nb_left != nb_right)
 100a62c:	e1cd20d0 	ldrd	r2, [sp]
 100a630:	e1520003 	cmp	r2, r3
        return RB_ERROR_BLACK_HEIGHT;
 100a634:	13a00001 	movne	r0, #1
 100a638:	1afffff0 	bne	100a600 <treetable_assert_rb_rules+0x9c>
        return RB_ERROR_OK;
 100a63c:	e3a00004 	mov	r0, #4
}
 100a640:	e28dd00c 	add	sp, sp, #12
 100a644:	e8bd8030 	pop	{r4, r5, pc}

0100a648 <acq_ctrl_init>:

/*
 * Initialise the acquistion outer controller.
 */
void acq_ctrl_init()
{
 100a648:	e92d4370 	push	{r4, r5, r6, r8, r9, lr}
	g_acq_ctrl_state.last_acquisition = 0;
 100a64c:	e3043340 	movw	r3, #17216	; 0x4340
	g_acq_ctrl_state.acq_period = 1000000 / 50;
	g_acq_ctrl_state.auto_trigger_counter = 0;
	g_acq_ctrl_state.seq = 0;

	g_acq_ctrl_state.state = ACQCTRL_IDLE;
 100a650:	e3a04001 	mov	r4, #1
	g_acq_ctrl_state.seq = 0;
 100a654:	e3a05000 	mov	r5, #0
	g_acq_ctrl_state.last_acquisition = 0;
 100a658:	e3403107 	movt	r3, #263	; 0x107
	g_acq_ctrl_state.acq_period = 1000000 / 50;
 100a65c:	e3042e20 	movw	r2, #20000	; 0x4e20
	g_acq_ctrl_state.last_acquisition = 0;
 100a660:	e3a08000 	mov	r8, #0
 100a664:	e3a09000 	mov	r9, #0

	// For the time being this is set to two but later it will change according to
	// the requested memory depth.
	g_acq_ctrl_state.n_wave_groups = 2;
 100a668:	e3a06002 	mov	r6, #2

	// Setup IOs
	gpio_set_ps_irq_direction(ACQCTRL_IRQIO_READY, GPIO_HAL_OUTPUT);
 100a66c:	e1a01005 	mov	r1, r5
 100a670:	e1a00004 	mov	r0, r4
	g_acq_ctrl_state.last_acquisition = 0;
 100a674:	e1c380f0 	strd	r8, [r3]
	g_acq_ctrl_state.auto_trigger_counter = 0;
 100a678:	e1c380f8 	strd	r8, [r3, #8]
	g_acq_ctrl_state.seq = 0;
 100a67c:	e5835018 	str	r5, [r3, #24]
	g_acq_ctrl_state.state = ACQCTRL_IDLE;
 100a680:	e5834034 	str	r4, [r3, #52]	; 0x34
	g_acq_ctrl_state.n_wave_groups = 2;
 100a684:	e5836028 	str	r6, [r3, #40]	; 0x28
	g_acq_ctrl_state.acq_period = 1000000 / 50;
 100a688:	e5832024 	str	r2, [r3, #36]	; 0x24
	gpio_set_ps_irq_direction(ACQCTRL_IRQIO_READY, GPIO_HAL_OUTPUT);
 100a68c:	eb001528 	bl	100fb34 <gpio_set_ps_irq_direction>
	gpio_set_ps_irq_direction(ACQCTRL_IRQIO_SEND, GPIO_HAL_INPUT);
 100a690:	e1a01004 	mov	r1, r4
 100a694:	e1a00006 	mov	r0, r6
 100a698:	eb001525 	bl	100fb34 <gpio_set_ps_irq_direction>

	gpio_write_ps_irq(ACQCTRL_IRQIO_READY, 0);
 100a69c:	e1a01005 	mov	r1, r5
 100a6a0:	e1a00004 	mov	r0, r4
}
 100a6a4:	e8bd4370 	pop	{r4, r5, r6, r8, r9, lr}
	gpio_write_ps_irq(ACQCTRL_IRQIO_READY, 0);
 100a6a8:	ea001556 	b	100fc08 <gpio_write_ps_irq>

0100a6ac <acq_ctrl_setup_auto_period>:

/*
 * Set the period between acquisition.  Bounds checks are performed.
 */
int acq_ctrl_setup_auto_period(uint32_t period_us)
{
 100a6ac:	e92d4070 	push	{r4, r5, r6, lr}
	// Can't change if not stopped: ignore
	if(g_acq_ctrl_state.tick_run) {
 100a6b0:	e3045340 	movw	r5, #17216	; 0x4340
 100a6b4:	e3405107 	movt	r5, #263	; 0x107
 100a6b8:	e5d5602e 	ldrb	r6, [r5, #46]	; 0x2e
 100a6bc:	e3560000 	cmp	r6, #0
 100a6c0:	1a000010 	bne	100a708 <acq_ctrl_setup_auto_period+0x5c>

	if(period_us < SEC_TO_US(ACQCTRL_MIN_PERIOD)) {
		return ACQCTRL_RES_PARAM_ERROR;
	}

	if(period_us > SEC_TO_US(ACQCTRL_MAX_PERIOD)) {
 100a6c4:	e2403d4e 	sub	r3, r0, #4992	; 0x1380
 100a6c8:	e30b2678 	movw	r2, #46712	; 0xb678
 100a6cc:	e2433008 	sub	r3, r3, #8
 100a6d0:	e3432b9a 	movt	r2, #15258	; 0x3b9a
 100a6d4:	e1530002 	cmp	r3, r2
 100a6d8:	8a000008 	bhi	100a700 <acq_ctrl_setup_auto_period+0x54>
		return ACQCTRL_RES_PARAM_ERROR;
	}

	d_printf(D_INFO, "Set period to %d us", period_us);
 100a6dc:	e3091650 	movw	r1, #38480	; 0x9650
 100a6e0:	e1a04000 	mov	r4, r0
 100a6e4:	e1a02000 	mov	r2, r0
 100a6e8:	e3401106 	movt	r1, #262	; 0x106
 100a6ec:	e3a00002 	mov	r0, #2
 100a6f0:	eb0015fe 	bl	100fef0 <d_printf>
	g_acq_ctrl_state.acq_period = period_us;
 100a6f4:	e5854024 	str	r4, [r5, #36]	; 0x24

	return ACQCTRL_RES_OK;
 100a6f8:	e1a00006 	mov	r0, r6
 100a6fc:	e8bd8070 	pop	{r4, r5, r6, pc}
		return ACQCTRL_RES_PARAM_ERROR;
 100a700:	e3e00000 	mvn	r0, #0
}
 100a704:	e8bd8070 	pop	{r4, r5, r6, pc}
		return ACQCTRL_RES_NOT_STOPPED;
 100a708:	e3e00001 	mvn	r0, #1
 100a70c:	e8bd8070 	pop	{r4, r5, r6, pc}

0100a710 <acq_ctrl_start>:
/*
 * Start the acquisition controller; does not start the acquisition
 * until the next tick.
 */
int acq_ctrl_start()
{
 100a710:	e92d4010 	push	{r4, lr}
		return ACQCTRL_RES_NOT_STOPPED;
	}
	*/

	// Set acquisition time to force an acquisition start soon
	g_acq_ctrl_state.last_acquisition = systick_get_time_us_nonirq();
 100a714:	eb002771 	bl	10144e0 <systick_get_time_us_nonirq>
 100a718:	e3043340 	movw	r3, #17216	; 0x4340
	g_acq_ctrl_state.start_run = 1;
 100a71c:	e3a02001 	mov	r2, #1
	g_acq_ctrl_state.last_acquisition = systick_get_time_us_nonirq();
 100a720:	e3403107 	movt	r3, #263	; 0x107

	// Start the acquisition now ... we handle the results in the tick
	acq_start(ACQ_START_FIFO_RESET);
}
 100a724:	e8bd4010 	pop	{r4, lr}
	g_acq_ctrl_state.last_acquisition = systick_get_time_us_nonirq();
 100a728:	e1c300f0 	strd	r0, [r3]
	acq_start(ACQ_START_FIFO_RESET);
 100a72c:	e1a00002 	mov	r0, r2
	g_acq_ctrl_state.start_run = 1;
 100a730:	e5c3202c 	strb	r2, [r3, #44]	; 0x2c
	acq_start(ACQ_START_FIFO_RESET);
 100a734:	ea000954 	b	100cc8c <acq_start>

0100a738 <acq_ctrl_stop>:
/*
 * Stop the acquisition.  The acquisition stops on the next tick.
 */
void acq_ctrl_stop()
{
	g_acq_ctrl_state.stop_run = 1;
 100a738:	e3043340 	movw	r3, #17216	; 0x4340
 100a73c:	e3a02001 	mov	r2, #1
 100a740:	e3403107 	movt	r3, #263	; 0x107
 100a744:	e5c3202d 	strb	r2, [r3, #45]	; 0x2d
}
 100a748:	e12fff1e 	bx	lr

0100a74c <acq_ctrl_tick>:

/*
 * Main tick controller for acquisition.  Manages acquisition super-controller behaviour.
 */
void acq_ctrl_tick()
{
 100a74c:	e92d4df0 	push	{r4, r5, r6, r7, r8, sl, fp, lr}
	struct mipi_csi_stream_queue_item_t q_item;
	uint64_t time = systick_get_time_us_nonirq();

	switch(g_acq_ctrl_state.state) {
 100a750:	e304a340 	movw	sl, #17216	; 0x4340
{
 100a754:	e24dd048 	sub	sp, sp, #72	; 0x48
	switch(g_acq_ctrl_state.state) {
 100a758:	e340a107 	movt	sl, #263	; 0x107
	uint64_t time = systick_get_time_us_nonirq();
 100a75c:	eb00275f 	bl	10144e0 <systick_get_time_us_nonirq>
	switch(g_acq_ctrl_state.state) {
 100a760:	e59a3034 	ldr	r3, [sl, #52]	; 0x34
	uint64_t time = systick_get_time_us_nonirq();
 100a764:	e1a0b000 	mov	fp, r0
 100a768:	e1a08001 	mov	r8, r1
	switch(g_acq_ctrl_state.state) {
 100a76c:	e2433001 	sub	r3, r3, #1
 100a770:	e3530005 	cmp	r3, #5
 100a774:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 100a778:	ea000028 	b	100a820 <acq_ctrl_tick+0xd4>
 100a77c:	0100a840 	.word	0x0100a840
 100a780:	0100a878 	.word	0x0100a878
 100a784:	0100a898 	.word	0x0100a898
 100a788:	0100a90c 	.word	0x0100a90c
 100a78c:	0100a794 	.word	0x0100a794
 100a790:	0100a828 	.word	0x0100a828
			 * If using >=2 buffers then we need to swap the buffers (in future software, rotate through
			 * the list of buffers available.)
			 */
			//outbyte('S');

			if(g_acq_ctrl_state.n_wave_groups >= 2) {
 100a794:	e59a3028 	ldr	r3, [sl, #40]	; 0x28
 100a798:	e3530001 	cmp	r3, #1
 100a79c:	9a000089 	bls	100a9c8 <acq_ctrl_tick+0x27c>
				acq_swap();
 100a7a0:	eb000799 	bl	100c60c <acq_swap>
				acq_rewind();
 100a7a4:	eb00077d 	bl	100c5a0 <acq_rewind>
				g_acq_ctrl_state.last_acquisition = time;
				acq_start(ACQ_START_FIFO_RESET);
 100a7a8:	e3a00001 	mov	r0, #1
				g_acq_ctrl_state.last_acquisition = time;
 100a7ac:	e58ab000 	str	fp, [sl]
 100a7b0:	e58a8004 	str	r8, [sl, #4]

				// Prepare the queued item.  In the future we'll remove all references to the previous task queue.
				q_item.item_type = MCSI_TYPE_WAVEFORM_RANGE;
				q_item.config.clip_start = 0;
 100a7b4:	e3a04000 	mov	r4, #0
				acq_start(ACQ_START_FIFO_RESET);
 100a7b8:	eb000933 	bl	100cc8c <acq_start>
				q_item.config.clip_end = g_acq_state.pre_buffsz + g_acq_state.post_buffsz;
 100a7bc:	e3053318 	movw	r3, #21272	; 0x5318
				q_item.config.wave_start = 0;
				q_item.config.wave_end = acq_get_nwaves_request();
				q_item.config.flags = 0;
				q_item.config.seq = g_acq_ctrl_state.seq;
 100a7c0:	e59a2018 	ldr	r2, [sl, #24]
				q_item.config.clip_end = g_acq_state.pre_buffsz + g_acq_state.post_buffsz;
 100a7c4:	e3403107 	movt	r3, #263	; 0x107
				q_item.item_type = MCSI_TYPE_WAVEFORM_RANGE;
 100a7c8:	e3a0c003 	mov	ip, #3
				q_item.config.clip_end = g_acq_state.pre_buffsz + g_acq_state.post_buffsz;
 100a7cc:	e5931764 	ldr	r1, [r3, #1892]	; 0x764
 100a7d0:	e5930768 	ldr	r0, [r3, #1896]	; 0x768
				q_item.config.seq = g_acq_ctrl_state.seq;
 100a7d4:	e58d2044 	str	r2, [sp, #68]	; 0x44
				q_item.wave_buffer_first = g_acq_state.acq_done_first;
				g_acq_ctrl_state.seq++;
 100a7d8:	e2822001 	add	r2, r2, #1
 100a7dc:	e58a2018 	str	r2, [sl, #24]
				q_item.config.clip_end = g_acq_state.pre_buffsz + g_acq_state.post_buffsz;
 100a7e0:	e0812000 	add	r2, r1, r0
				q_item.config.wave_end = acq_get_nwaves_request();
 100a7e4:	e5931774 	ldr	r1, [r3, #1908]	; 0x774
				q_item.wave_buffer_first = g_acq_state.acq_done_first;
 100a7e8:	e5933888 	ldr	r3, [r3, #2184]	; 0x888

				//mipi_csi_generate_sg_list_for_waves(&q_item);
				mipi_csi_process_queue_item(&q_item);
 100a7ec:	e28d0014 	add	r0, sp, #20
				q_item.config.clip_start = 0;
 100a7f0:	e58d4038 	str	r4, [sp, #56]	; 0x38
				q_item.config.clip_end = g_acq_state.pre_buffsz + g_acq_state.post_buffsz;
 100a7f4:	e58d203c 	str	r2, [sp, #60]	; 0x3c
				q_item.wave_buffer_first = g_acq_state.acq_done_first;
 100a7f8:	e58d3028 	str	r3, [sp, #40]	; 0x28
				q_item.config.wave_end = acq_get_nwaves_request();
 100a7fc:	e58d1034 	str	r1, [sp, #52]	; 0x34
				q_item.item_type = MCSI_TYPE_WAVEFORM_RANGE;
 100a800:	e58dc014 	str	ip, [sp, #20]
				q_item.config.wave_start = 0;
 100a804:	e58d4030 	str	r4, [sp, #48]	; 0x30
				q_item.config.flags = 0;
 100a808:	e58d4040 	str	r4, [sp, #64]	; 0x40
				mipi_csi_process_queue_item(&q_item);
 100a80c:	eb001d8b 	bl	1011e40 <mipi_csi_process_queue_item>

				g_acq_ctrl_state.state = ACQCTRL_WAIT_FOR_SEND;
 100a810:	e3a03006 	mov	r3, #6
				// Case not handled yet
				D_ASSERT(0);
			}

			// Clear slot miss state so we can count next slot miss
			g_acq_ctrl_state.miss_slotA = 0;
 100a814:	e5ca402f 	strb	r4, [sl, #47]	; 0x2f
			g_acq_ctrl_state.miss_slotB = 0;
 100a818:	e5ca4030 	strb	r4, [sl, #48]	; 0x30
				g_acq_ctrl_state.state = ACQCTRL_WAIT_FOR_SEND;
 100a81c:	e58a3034 	str	r3, [sl, #52]	; 0x34
				// If done we can go back to waiting for the acquisition to complete
				g_acq_ctrl_state.state = ACQCTRL_ACQUIRING;
			}
			break;
	}
}
 100a820:	e28dd048 	add	sp, sp, #72	; 0x48
 100a824:	e8bd8df0 	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
			if(mcsi_get_task_done()) {
 100a828:	eb001e6a 	bl	10121d8 <mcsi_get_task_done>
 100a82c:	e3500000 	cmp	r0, #0
				g_acq_ctrl_state.state = ACQCTRL_ACQUIRING;
 100a830:	13a03002 	movne	r3, #2
 100a834:	158a3034 	strne	r3, [sl, #52]	; 0x34
}
 100a838:	e28dd048 	add	sp, sp, #72	; 0x48
 100a83c:	e8bd8df0 	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
			if(g_acq_ctrl_state.start_run) {
 100a840:	e5da302c 	ldrb	r3, [sl, #44]	; 0x2c
			g_acq_ctrl_state.tick_run = 0;
 100a844:	e3a02000 	mov	r2, #0
 100a848:	e5ca202e 	strb	r2, [sl, #46]	; 0x2e
			if(g_acq_ctrl_state.start_run) {
 100a84c:	e1530002 	cmp	r3, r2
				g_acq_ctrl_state.tick_run = 1;
 100a850:	13a03001 	movne	r3, #1
				g_acq_ctrl_state.state = ACQCTRL_ACQUIRING;
 100a854:	13a02002 	movne	r2, #2
				g_acq_ctrl_state.tick_run = 1;
 100a858:	15ca302e 	strbne	r3, [sl, #46]	; 0x2e
			if(g_acq_ctrl_state.stop_run) {
 100a85c:	e5da302d 	ldrb	r3, [sl, #45]	; 0x2d
				g_acq_ctrl_state.state = ACQCTRL_ACQUIRING;
 100a860:	158a2034 	strne	r2, [sl, #52]	; 0x34
			if(g_acq_ctrl_state.stop_run) {
 100a864:	e3530000 	cmp	r3, #0
				g_acq_ctrl_state.stop_run = 0;
 100a868:	13a03000 	movne	r3, #0
 100a86c:	15ca302d 	strbne	r3, [sl, #45]	; 0x2d
				g_acq_ctrl_state.tick_run = 0;
 100a870:	15ca302e 	strbne	r3, [sl, #46]	; 0x2e
 100a874:	eaffffe9 	b	100a820 <acq_ctrl_tick+0xd4>
			if(g_acq_ctrl_state.stop_run) {
 100a878:	e5da302d 	ldrb	r3, [sl, #45]	; 0x2d
 100a87c:	e3530000 	cmp	r3, #0
 100a880:	0a00003c 	beq	100a978 <acq_ctrl_tick+0x22c>
				g_acq_ctrl_state.state = ACQCTRL_IDLE;
 100a884:	e3a02001 	mov	r2, #1
				g_acq_ctrl_state.stop_run = 0;
 100a888:	e3a03000 	mov	r3, #0
				g_acq_ctrl_state.state = ACQCTRL_IDLE;
 100a88c:	e58a2034 	str	r2, [sl, #52]	; 0x34
				g_acq_ctrl_state.stop_run = 0;
 100a890:	e5ca302d 	strb	r3, [sl, #45]	; 0x2d
 100a894:	eaffffe1 	b	100a820 <acq_ctrl_tick+0xd4>
			if(!gpio_read_ps_irq(ACQCTRL_IRQIO_SEND)) {
 100a898:	e3a00002 	mov	r0, #2
 100a89c:	eb0014f2 	bl	100fc6c <gpio_read_ps_irq>
 100a8a0:	e3500000 	cmp	r0, #0
				g_acq_ctrl_state.state = ACQCTRL_DONE_ACQUIRE_WAIT_PI_ACK;
 100a8a4:	03a03004 	moveq	r3, #4
 100a8a8:	058a3034 	streq	r3, [sl, #52]	; 0x34
			if(!gpio_read_ps_irq(ACQCTRL_IRQIO_SEND)) {
 100a8ac:	0affffdb 	beq	100a820 <acq_ctrl_tick+0xd4>
				if(!g_acq_ctrl_state.miss_slotA) {
 100a8b0:	e5da302f 	ldrb	r3, [sl, #47]	; 0x2f
 100a8b4:	e3530000 	cmp	r3, #0
 100a8b8:	1affffd8 	bne	100a820 <acq_ctrl_tick+0xd4>
					if((time - g_acq_ctrl_state.last_acquisition) > (g_acq_ctrl_state.acq_period * 2)) {
 100a8bc:	e59a1000 	ldr	r1, [sl]
 100a8c0:	e59a0004 	ldr	r0, [sl, #4]
 100a8c4:	e59a3024 	ldr	r3, [sl, #36]	; 0x24
 100a8c8:	e05b2001 	subs	r2, fp, r1
 100a8cc:	e58d2008 	str	r2, [sp, #8]
 100a8d0:	e0c82000 	sbc	r2, r8, r0
 100a8d4:	e58d200c 	str	r2, [sp, #12]
 100a8d8:	e1a03083 	lsl	r3, r3, #1
 100a8dc:	e1cd00d8 	ldrd	r0, [sp, #8]
 100a8e0:	e1a02003 	mov	r2, r3
 100a8e4:	e3a03000 	mov	r3, #0
 100a8e8:	e1510003 	cmp	r1, r3
 100a8ec:	01500002 	cmpeq	r0, r2
 100a8f0:	9affffca 	bls	100a820 <acq_ctrl_tick+0xd4>
						g_acq_ctrl_state.stats.slot_miss_countA++;
 100a8f4:	e59a301c 	ldr	r3, [sl, #28]
						g_acq_ctrl_state.miss_slotA = 1;
 100a8f8:	e3a02001 	mov	r2, #1
 100a8fc:	e5ca202f 	strb	r2, [sl, #47]	; 0x2f
						g_acq_ctrl_state.stats.slot_miss_countA++;
 100a900:	e0833002 	add	r3, r3, r2
 100a904:	e58a301c 	str	r3, [sl, #28]
 100a908:	eaffffc4 	b	100a820 <acq_ctrl_tick+0xd4>
			gpio_write_ps_irq(ACQCTRL_IRQIO_READY, 1);
 100a90c:	e3a01001 	mov	r1, #1
 100a910:	e1a00001 	mov	r0, r1
 100a914:	eb0014bb 	bl	100fc08 <gpio_write_ps_irq>
			if(gpio_read_ps_irq(ACQCTRL_IRQIO_SEND)) {
 100a918:	e3a00002 	mov	r0, #2
 100a91c:	eb0014d2 	bl	100fc6c <gpio_read_ps_irq>
 100a920:	e3500000 	cmp	r0, #0
 100a924:	1a000021 	bne	100a9b0 <acq_ctrl_tick+0x264>
				if(!g_acq_ctrl_state.miss_slotB) {
 100a928:	e5da3030 	ldrb	r3, [sl, #48]	; 0x30
 100a92c:	e3530000 	cmp	r3, #0
 100a930:	1affffba 	bne	100a820 <acq_ctrl_tick+0xd4>
					if((time - g_acq_ctrl_state.last_acquisition) > (g_acq_ctrl_state.acq_period * 2)) {
 100a934:	e59a3024 	ldr	r3, [sl, #36]	; 0x24
 100a938:	e59a1000 	ldr	r1, [sl]
 100a93c:	e59a0004 	ldr	r0, [sl, #4]
 100a940:	e1a03083 	lsl	r3, r3, #1
 100a944:	e05b6001 	subs	r6, fp, r1
 100a948:	e0c87000 	sbc	r7, r8, r0
 100a94c:	e1a02003 	mov	r2, r3
 100a950:	e3a03000 	mov	r3, #0
 100a954:	e1570003 	cmp	r7, r3
 100a958:	01560002 	cmpeq	r6, r2
 100a95c:	9affffaf 	bls	100a820 <acq_ctrl_tick+0xd4>
						g_acq_ctrl_state.stats.slot_miss_countB++;
 100a960:	e59a3020 	ldr	r3, [sl, #32]
						g_acq_ctrl_state.miss_slotB = 1;
 100a964:	e3a02001 	mov	r2, #1
 100a968:	e5ca2030 	strb	r2, [sl, #48]	; 0x30
						g_acq_ctrl_state.stats.slot_miss_countB++;
 100a96c:	e0833002 	add	r3, r3, r2
 100a970:	e58a3020 	str	r3, [sl, #32]
 100a974:	eaffffa9 	b	100a820 <acq_ctrl_tick+0xd4>
				if((time - g_acq_ctrl_state.last_acquisition) > g_acq_ctrl_state.acq_period) {
 100a978:	e59a1000 	ldr	r1, [sl]
 100a97c:	e59a3024 	ldr	r3, [sl, #36]	; 0x24
 100a980:	e59a0004 	ldr	r0, [sl, #4]
 100a984:	e05b4001 	subs	r4, fp, r1
 100a988:	e1a02003 	mov	r2, r3
 100a98c:	e3a03000 	mov	r3, #0
 100a990:	e0c85000 	sbc	r5, r8, r0
 100a994:	e1550003 	cmp	r5, r3
 100a998:	01540002 	cmpeq	r4, r2
 100a99c:	9affff9f 	bls	100a820 <acq_ctrl_tick+0xd4>
					acq_stop();
 100a9a0:	eb000b0d 	bl	100d5dc <acq_stop>
					g_acq_ctrl_state.state = ACQCTRL_DONE_ACQUIRE_WAIT_PI_READY;
 100a9a4:	e3a03003 	mov	r3, #3
 100a9a8:	e58a3034 	str	r3, [sl, #52]	; 0x34
 100a9ac:	eaffff9b 	b	100a820 <acq_ctrl_tick+0xd4>
				gpio_write_ps_irq(ACQCTRL_IRQIO_READY, 0);
 100a9b0:	e3a01000 	mov	r1, #0
 100a9b4:	e3a00001 	mov	r0, #1
 100a9b8:	eb001492 	bl	100fc08 <gpio_write_ps_irq>
				g_acq_ctrl_state.state = ACQCTRL_SEND_DATA;
 100a9bc:	e3a03005 	mov	r3, #5
 100a9c0:	e58a3034 	str	r3, [sl, #52]	; 0x34
 100a9c4:	eaffff95 	b	100a820 <acq_ctrl_tick+0xd4>
				D_ASSERT(0);
 100a9c8:	e3a000ee 	mov	r0, #238	; 0xee
 100a9cc:	e3093664 	movw	r3, #38500	; 0x9664
 100a9d0:	e30b2334 	movw	r2, #45876	; 0xb334
 100a9d4:	e3091678 	movw	r1, #38520	; 0x9678
 100a9d8:	e58d0000 	str	r0, [sp]
 100a9dc:	e3403106 	movt	r3, #262	; 0x106
 100a9e0:	e3a00004 	mov	r0, #4
 100a9e4:	e3402106 	movt	r2, #262	; 0x106
 100a9e8:	e3401106 	movt	r1, #262	; 0x106
 100a9ec:	eb00153f 	bl	100fef0 <d_printf>
 100a9f0:	e3e00062 	mvn	r0, #98	; 0x62
 100a9f4:	fa0049c7 	blx	101d118 <exit>

0100a9f8 <acq_ctrl_reset>:
{
 100a9f8:	e92d4070 	push	{r4, r5, r6, lr}
	g_acq_ctrl_state.stop_run = 1;
 100a9fc:	e3044340 	movw	r4, #17216	; 0x4340
 100aa00:	e3a05001 	mov	r5, #1
 100aa04:	e3404107 	movt	r4, #263	; 0x107
 100aa08:	e5c4502d 	strb	r5, [r4, #45]	; 0x2d
	acq_ctrl_tick();
 100aa0c:	ebffff4e 	bl	100a74c <acq_ctrl_tick>
	g_acq_ctrl_state.state = ACQCTRL_IDLE;
 100aa10:	e5845034 	str	r5, [r4, #52]	; 0x34
}
 100aa14:	e8bd8070 	pop	{r4, r5, r6, pc}

0100aa18 <acq_debug_dump_wordline.constprop.0>:
 * @param	pretrig		colour to use pre-trigger (ANSI escape seq.)
 * @param	posttrig	colour to use post-trigger (ANSI escape seq.)
 * @param	subpos		0-7 sub position, shades the relevant column
 * @param	mode		0 = colour according to intensity, 1 = colour according to pre/post trig colour
 */
void acq_debug_dump_wordline(int index, uint8_t *wordptr, uint8_t trig, char rf, uint8_t pretrig, uint8_t posttrig, uint8_t subpos, int mode)
 100aa18:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100aa1c:	e24dd00c 	sub	sp, sp, #12
 100aa20:	e1a0a003 	mov	sl, r3
 100aa24:	e1a04000 	mov	r4, r0
 100aa28:	e1a06001 	mov	r6, r1
 100aa2c:	e1a0b002 	mov	fp, r2
 100aa30:	e5dd9030 	ldrb	r9, [sp, #48]	; 0x30
{
	uint8_t byte;
	uint8_t col = 0, bgcol = 0;
	int r, g, b, i;

	rf = tolower(rf);
 100aa34:	fa004c4a 	blx	101db64 <__locale_ctype_ptr>
 100aa38:	e5d03073 	ldrb	r3, [r0, #115]	; 0x73
 100aa3c:	e2033003 	and	r3, r3, #3
 100aa40:	e3530001 	cmp	r3, #1
 100aa44:	0a000021 	beq	100aad0 <acq_debug_dump_wordline.constprop.0+0xb8>
				col = pretrig;
			}
		}

		if(mode == 0) {
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100aa48:	e30986a4 	movw	r8, #38564	; 0x96a4
			b = r;

			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
		}

		d_printf(D_RAW, "m%02x ", byte);
 100aa4c:	e30976ac 	movw	r7, #38572	; 0x96ac
	d_printf(D_RAW, "\033[%dm %6d  \033[0m", posttrig, index);
 100aa50:	e1a03004 	mov	r3, r4
 100aa54:	e30916e0 	movw	r1, #38624	; 0x96e0
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100aa58:	e3408106 	movt	r8, #262	; 0x106
		d_printf(D_RAW, "m%02x ", byte);
 100aa5c:	e3407106 	movt	r7, #262	; 0x106
	for(i = 0; i < 8; i++) {
 100aa60:	e3a04000 	mov	r4, #0
	d_printf(D_RAW, "\033[%dm %6d  \033[0m", posttrig, index);
 100aa64:	e3401106 	movt	r1, #262	; 0x106
 100aa68:	e1a0200a 	mov	r2, sl
 100aa6c:	e3a00000 	mov	r0, #0
 100aa70:	eb00151e 	bl	100fef0 <d_printf>
		byte = *wordptr++;
 100aa74:	e4d65001 	ldrb	r5, [r6], #1
		if(i == subpos) {
 100aa78:	e1590004 	cmp	r9, r4
 100aa7c:	03a03064 	moveq	r3, #100	; 0x64
 100aa80:	13a03028 	movne	r3, #40	; 0x28
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100aa84:	e1a01008 	mov	r1, r8
 100aa88:	e3a00000 	mov	r0, #0
			if(byte >= trig) {
 100aa8c:	e355007e 	cmp	r5, #126	; 0x7e
	for(i = 0; i < 8; i++) {
 100aa90:	e2844001 	add	r4, r4, #1
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100aa94:	91a0200b 	movls	r2, fp
 100aa98:	81a0200a 	movhi	r2, sl
 100aa9c:	eb001513 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100aaa0:	e1a02005 	mov	r2, r5
 100aaa4:	e1a01007 	mov	r1, r7
 100aaa8:	e3a00000 	mov	r0, #0
 100aaac:	eb00150f 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100aab0:	e3540008 	cmp	r4, #8
 100aab4:	1affffee 	bne	100aa74 <acq_debug_dump_wordline.constprop.0+0x5c>
	}

	d_printf(D_RAW, "\033[0m\r\n");
 100aab8:	e30b1a90 	movw	r1, #47760	; 0xba90
 100aabc:	e3a00000 	mov	r0, #0
 100aac0:	e3401106 	movt	r1, #262	; 0x106
}
 100aac4:	e28dd00c 	add	sp, sp, #12
 100aac8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_RAW, "\033[0m\r\n");
 100aacc:	ea001507 	b	100fef0 <d_printf>
	D_ASSERT(rf == 'r' || rf == 'f');
 100aad0:	e3a000d5 	mov	r0, #213	; 0xd5
 100aad4:	e30936b4 	movw	r3, #38580	; 0x96b4
 100aad8:	e30926c8 	movw	r2, #38600	; 0x96c8
 100aadc:	e3091678 	movw	r1, #38520	; 0x9678
 100aae0:	e58d0000 	str	r0, [sp]
 100aae4:	e3403106 	movt	r3, #262	; 0x106
 100aae8:	e3a00004 	mov	r0, #4
 100aaec:	e3402106 	movt	r2, #262	; 0x106
 100aaf0:	e3401106 	movt	r1, #262	; 0x106
 100aaf4:	eb0014fd 	bl	100fef0 <d_printf>
 100aaf8:	e3e00062 	mvn	r0, #98	; 0x62
 100aafc:	fa004985 	blx	101d118 <exit>

0100ab00 <acq_debug_dump>:
{
 100ab00:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(g_acq_state.last_debug_timer != 0) {
 100ab04:	e3054318 	movw	r4, #21272	; 0x5318
 100ab08:	e3404107 	movt	r4, #263	; 0x107
{
 100ab0c:	ed2d8b02 	vpush	{d8}
	if(g_acq_state.last_debug_timer != 0) {
 100ab10:	e2847e81 	add	r7, r4, #2064	; 0x810
{
 100ab14:	e24dde77 	sub	sp, sp, #1904	; 0x770
	if(g_acq_state.last_debug_timer != 0) {
 100ab18:	e1c720d0 	ldrd	r2, [r7]
{
 100ab1c:	e24dd00c 	sub	sp, sp, #12
	void *sp = NULL;  // approximately the stack
 100ab20:	e3a05000 	mov	r5, #0
 100ab24:	e58d576c 	str	r5, [sp, #1900]	; 0x76c
	if(g_acq_state.last_debug_timer != 0) {
 100ab28:	e1923003 	orrs	r3, r2, r3
 100ab2c:	1a000134 	bne	100b004 <acq_debug_dump+0x504>
 100ab30:	e284ae7b 	add	sl, r4, #1968	; 0x7b0
 100ab34:	e2849e7e 	add	r9, r4, #2016	; 0x7e0
 100ab38:	e58d5748 	str	r5, [sp, #1864]	; 0x748
 100ab3c:	e58d5754 	str	r5, [sp, #1876]	; 0x754
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **   ", &g_acq_state);
 100ab40:	e3052318 	movw	r2, #21272	; 0x5318
 100ab44:	e30916f0 	movw	r1, #38640	; 0x96f0
 100ab48:	e3402107 	movt	r2, #263	; 0x107
 100ab4c:	e3401106 	movt	r1, #262	; 0x106
 100ab50:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 100ab54:	e30d5bb4 	movw	r5, #56244	; 0xdbb4
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **   ", &g_acq_state);
 100ab58:	eb0014e4 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100ab5c:	e3091724 	movw	r1, #38692	; 0x9724
 100ab60:	e3a00002 	mov	r0, #2
 100ab64:	e3401106 	movt	r1, #262	; 0x106
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 100ab68:	e3405106 	movt	r5, #262	; 0x106
	d_printf(D_INFO, "                                                ");
 100ab6c:	eb0014df 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts   ", (void*)&sp);
 100ab70:	e28d2e76 	add	r2, sp, #1888	; 0x760
 100ab74:	e3091758 	movw	r1, #38744	; 0x9758
 100ab78:	e282200c 	add	r2, r2, #12
 100ab7c:	e3401106 	movt	r1, #262	; 0x106
 100ab80:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "dma                   = 0x%08x                  ", g_acq_state.dma);
 100ab84:	e59f8604 	ldr	r8, [pc, #1540]	; 100b190 <acq_debug_dump+0x690>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts   ", (void*)&sp);
 100ab88:	eb0014d8 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100ab8c:	e3091724 	movw	r1, #38692	; 0x9724
 100ab90:	e3a00002 	mov	r0, #2
 100ab94:	e3401106 	movt	r1, #262	; 0x106

	reg &= FAB_CFG_ADDR_MASK;

	// Wrapped in dsb to ensure synchronous read
	//dsb();
	res = _FAB_CFG_ACCESS(reg);
 100ab98:	e3a06000 	mov	r6, #0
 100ab9c:	eb0014d3 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x                  ", g_acq_state.acq_mode_flags);
 100aba0:	e300375c 	movw	r3, #1884	; 0x75c
 100aba4:	e309178c 	movw	r1, #38796	; 0x978c
 100aba8:	e19420b3 	ldrh	r2, [r4, r3]
 100abac:	e3401106 	movt	r1, #262	; 0x106
 100abb0:	e3a00002 	mov	r0, #2
 100abb4:	e34463c0 	movt	r6, #17344	; 0x43c0
 100abb8:	eb0014cc 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 100abbc:	e5942000 	ldr	r2, [r4]
 100abc0:	e30917c0 	movw	r1, #38848	; 0x97c0
 100abc4:	e3401106 	movt	r1, #262	; 0x106
 100abc8:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "s.num_alloc_err_total = %llu                    ", g_acq_state.stats.num_alloc_err_total);
 100abcc:	e59fb5c0 	ldr	fp, [pc, #1472]	; 100b194 <acq_debug_dump+0x694>
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 100abd0:	e7953102 	ldr	r3, [r5, r2, lsl #2]
 100abd4:	eb0014c5 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "sub_state             = %d [%s]                 ", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
 100abd8:	e5942004 	ldr	r2, [r4, #4]
 100abdc:	e3a00002 	mov	r0, #2
 100abe0:	e30917f4 	movw	r1, #38900	; 0x97f4
 100abe4:	e3401106 	movt	r1, #262	; 0x106
 100abe8:	e0855012 	add	r5, r5, r2, lsl r0
 100abec:	e595301c 	ldr	r3, [r5, #28]
 100abf0:	eb0014be 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_current           = 0x%08x                  ", g_acq_state.acq_current);
 100abf4:	e3091828 	movw	r1, #38952	; 0x9828
 100abf8:	e5942884 	ldr	r2, [r4, #2180]	; 0x884
 100abfc:	e3401106 	movt	r1, #262	; 0x106
 100ac00:	e3a00002 	mov	r0, #2
 100ac04:	eb0014b9 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_first             = 0x%08x                  ", g_acq_state.acq_first);
 100ac08:	e309185c 	movw	r1, #39004	; 0x985c
 100ac0c:	e5942880 	ldr	r2, [r4, #2176]	; 0x880
 100ac10:	e3401106 	movt	r1, #262	; 0x106
 100ac14:	e3a00002 	mov	r0, #2
 100ac18:	eb0014b4 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_done_current      = 0x%08x                  ", g_acq_state.acq_done_current);
 100ac1c:	e3091890 	movw	r1, #39056	; 0x9890
 100ac20:	e594288c 	ldr	r2, [r4, #2188]	; 0x88c
 100ac24:	e3401106 	movt	r1, #262	; 0x106
 100ac28:	e3a00002 	mov	r0, #2
 100ac2c:	eb0014af 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_done_first        = 0x%08x                  ", g_acq_state.acq_done_first);
 100ac30:	e30918c4 	movw	r1, #39108	; 0x98c4
 100ac34:	e5942888 	ldr	r2, [r4, #2184]	; 0x888
 100ac38:	e3401106 	movt	r1, #262	; 0x106
 100ac3c:	e3a00002 	mov	r0, #2
 100ac40:	eb0014aa 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "dma                   = 0x%08x                  ", g_acq_state.dma);
 100ac44:	e2881008 	add	r1, r8, #8
 100ac48:	e3002748 	movw	r2, #1864	; 0x748
 100ac4c:	e1a0000d 	mov	r0, sp
 100ac50:	eb004eaa 	bl	101e700 <memcpy>
 100ac54:	e30918f8 	movw	r1, #39160	; 0x98f8
 100ac58:	e898000c 	ldm	r8, {r2, r3}
 100ac5c:	e3401106 	movt	r1, #262	; 0x106
 100ac60:	e3a00002 	mov	r0, #2
 100ac64:	eb0014a1 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "dma_config            = 0x%08x                  ", g_acq_state.dma_config);
 100ac68:	e309192c 	movw	r1, #39212	; 0x992c
 100ac6c:	e5942758 	ldr	r2, [r4, #1880]	; 0x758
 100ac70:	e3401106 	movt	r1, #262	; 0x106
 100ac74:	e3a00002 	mov	r0, #2
 100ac78:	eb00149c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "demux_reg             = 0x%02x                  ", g_acq_state.demux_reg);
 100ac7c:	e3091960 	movw	r1, #39264	; 0x9960
 100ac80:	e5942790 	ldr	r2, [r4, #1936]	; 0x790
 100ac84:	e3401106 	movt	r1, #262	; 0x106
 100ac88:	e3a00002 	mov	r0, #2
 100ac8c:	eb001497 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100ac90:	e3091724 	movw	r1, #38692	; 0x9724
 100ac94:	e3a00002 	mov	r0, #2
 100ac98:	e3401106 	movt	r1, #262	; 0x106
 100ac9c:	eb001493 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "R_acq_ctrl_a          = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_CTRL_A), g_acq_state.dbg_isr_acq_ctrl_a);
 100aca0:	e3091994 	movw	r1, #39316	; 0x9994
 100aca4:	e5962050 	ldr	r2, [r6, #80]	; 0x50
 100aca8:	e5943794 	ldr	r3, [r4, #1940]	; 0x794
 100acac:	e3401106 	movt	r1, #262	; 0x106
 100acb0:	e3a00002 	mov	r0, #2
 100acb4:	eb00148d 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "R_acq_status_a        = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_A), g_acq_state.dbg_isr_acq_status_a);
 100acb8:	e30919c8 	movw	r1, #39368	; 0x99c8
 100acbc:	e5962058 	ldr	r2, [r6, #88]	; 0x58
 100acc0:	e5943798 	ldr	r3, [r4, #1944]	; 0x798
 100acc4:	e3401106 	movt	r1, #262	; 0x106
 100acc8:	e3a00002 	mov	r0, #2
 100accc:	eb001487 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "R_acq_status_b        = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_B), g_acq_state.dbg_isr_acq_status_b);
 100acd0:	e30919fc 	movw	r1, #39420	; 0x99fc
 100acd4:	e596205c 	ldr	r2, [r6, #92]	; 0x5c
 100acd8:	e594379c 	ldr	r3, [r4, #1948]	; 0x79c
 100acdc:	e3401106 	movt	r1, #262	; 0x106
 100ace0:	e3a00002 	mov	r0, #2
 100ace4:	eb001481 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "R_acq_trigger_ptr     = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR), g_acq_state.dbg_isr_acq_trig_ptr);
 100ace8:	e3091a30 	movw	r1, #39472	; 0x9a30
 100acec:	e5962048 	ldr	r2, [r6, #72]	; 0x48
 100acf0:	e59437a0 	ldr	r3, [r4, #1952]	; 0x7a0
 100acf4:	e3401106 	movt	r1, #262	; 0x106
 100acf8:	e3a00002 	mov	r0, #2
 100acfc:	eb00147b 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100ad00:	e3091724 	movw	r1, #38692	; 0x9724
 100ad04:	e3a00002 	mov	r0, #2
 100ad08:	e3401106 	movt	r1, #262	; 0x106
 100ad0c:	eb001477 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "pre_buffsz            = %7d bytes (0x%08x)      ", g_acq_state.pre_buffsz, g_acq_state.pre_buffsz);
 100ad10:	e5943764 	ldr	r3, [r4, #1892]	; 0x764
 100ad14:	e3091a64 	movw	r1, #39524	; 0x9a64
 100ad18:	e3401106 	movt	r1, #262	; 0x106
 100ad1c:	e3a00002 	mov	r0, #2
 100ad20:	e1a02003 	mov	r2, r3
 100ad24:	eb001471 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "post_buffsz           = %7d bytes (0x%08x)      ", g_acq_state.post_buffsz, g_acq_state.post_buffsz);
 100ad28:	e5943768 	ldr	r3, [r4, #1896]	; 0x768
 100ad2c:	e3091a98 	movw	r1, #39576	; 0x9a98
 100ad30:	e3401106 	movt	r1, #262	; 0x106
 100ad34:	e3a00002 	mov	r0, #2
 100ad38:	e1a02003 	mov	r2, r3
 100ad3c:	eb00146b 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "total_buffsz          = %7d bytes (0x%08x)      ", g_acq_state.total_buffsz, g_acq_state.total_buffsz);
 100ad40:	e594376c 	ldr	r3, [r4, #1900]	; 0x76c
 100ad44:	e3091acc 	movw	r1, #39628	; 0x9acc
 100ad48:	e3401106 	movt	r1, #262	; 0x106
 100ad4c:	e3a00002 	mov	r0, #2
 100ad50:	e1a02003 	mov	r2, r3
 100ad54:	eb001465 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "pre_sampct            = %7d wavewords           ", g_acq_state.pre_sampct);
 100ad58:	e3091b00 	movw	r1, #39680	; 0x9b00
 100ad5c:	e5942788 	ldr	r2, [r4, #1928]	; 0x788
 100ad60:	e3401106 	movt	r1, #262	; 0x106
 100ad64:	e3a00002 	mov	r0, #2
 100ad68:	eb001460 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "post_sampct           = %7d wavewords           ", g_acq_state.post_sampct);
 100ad6c:	e3091b34 	movw	r1, #39732	; 0x9b34
 100ad70:	e594278c 	ldr	r2, [r4, #1932]	; 0x78c
 100ad74:	e3401106 	movt	r1, #262	; 0x106
 100ad78:	e3a00002 	mov	r0, #2
 100ad7c:	eb00145b 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "num_acq_request       = %7d waves               ", g_acq_state.num_acq_request);
 100ad80:	e3091b68 	movw	r1, #39784	; 0x9b68
 100ad84:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
 100ad88:	e3401106 	movt	r1, #262	; 0x106
 100ad8c:	e3a00002 	mov	r0, #2
 100ad90:	eb001456 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "num_acq_made          = %7d waves               ", g_acq_state.num_acq_made);
 100ad94:	e3091b9c 	movw	r1, #39836	; 0x9b9c
 100ad98:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
 100ad9c:	e3401106 	movt	r1, #262	; 0x106
 100ada0:	e3a00002 	mov	r0, #2
 100ada4:	eb001451 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "num_acq_made_done     = %7d waves               ", g_acq_state.num_acq_made_done);
 100ada8:	e3091bd0 	movw	r1, #39888	; 0x9bd0
 100adac:	e594277c 	ldr	r2, [r4, #1916]	; 0x77c
 100adb0:	e3401106 	movt	r1, #262	; 0x106
 100adb4:	e3a00002 	mov	r0, #2
 100adb8:	eb00144c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100adbc:	e3091724 	movw	r1, #38692	; 0x9724
 100adc0:	e3a00002 	mov	r0, #2
 100adc4:	e3401106 	movt	r1, #262	; 0x106
 100adc8:	eb001448 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_current->flags    = 0x%04x                  ", g_acq_state.acq_current->flags);
 100adcc:	e5943884 	ldr	r3, [r4, #2180]	; 0x884
 100add0:	e3091c04 	movw	r1, #39940	; 0x9c04
 100add4:	e3401106 	movt	r1, #262	; 0x106
 100add8:	e3a00002 	mov	r0, #2
 100addc:	e1d321b0 	ldrh	r2, [r3, #16]
 100ade0:	eb001442 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)             ", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
 100ade4:	e5943884 	ldr	r3, [r4, #2180]	; 0x884
 100ade8:	e3091c38 	movw	r1, #39992	; 0x9c38
 100adec:	e3401106 	movt	r1, #262	; 0x106
 100adf0:	e3a00002 	mov	r0, #2
 100adf4:	e593300c 	ldr	r3, [r3, #12]
 100adf8:	e1a02003 	mov	r2, r3
 100adfc:	eb00143b 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100ae00:	e3091724 	movw	r1, #38692	; 0x9724
 100ae04:	e3a00002 	mov	r0, #2
 100ae08:	e3401106 	movt	r1, #262	; 0x106
 100ae0c:	eb001437 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_acq_total       = %llu                    ", g_acq_state.stats.num_acq_total);
 100ae10:	e3091c6c 	movw	r1, #40044	; 0x9c6c
 100ae14:	e14a20d8 	ldrd	r2, [sl, #-8]
 100ae18:	e3401106 	movt	r1, #262	; 0x106
 100ae1c:	e3a00002 	mov	r0, #2
 100ae20:	eb001432 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_alloc_err_total = %llu                    ", g_acq_state.stats.num_alloc_err_total);
 100ae24:	e3091ca0 	movw	r1, #40096	; 0x9ca0
 100ae28:	e14b20d8 	ldrd	r2, [fp, #-8]
 100ae2c:	e3401106 	movt	r1, #262	; 0x106
 100ae30:	e3a00002 	mov	r0, #2
 100ae34:	eb00142d 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_alloc_total     = %llu                    ", g_acq_state.stats.num_alloc_total);
 100ae38:	e3091cd4 	movw	r1, #40148	; 0x9cd4
 100ae3c:	e1cb20d0 	ldrd	r2, [fp]
 100ae40:	e3401106 	movt	r1, #262	; 0x106
 100ae44:	e3a00002 	mov	r0, #2
 100ae48:	eb001428 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_err_total       = %llu                    ", g_acq_state.stats.num_err_total);
 100ae4c:	e3091d08 	movw	r1, #40200	; 0x9d08
 100ae50:	e14b22d8 	ldrd	r2, [fp, #-40]	; 0xffffffd8
 100ae54:	e3401106 	movt	r1, #262	; 0x106
 100ae58:	e3a00002 	mov	r0, #2
 100ae5c:	eb001423 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_post_total      = %llu                    ", g_acq_state.stats.num_post_total);
 100ae60:	e3091d3c 	movw	r1, #40252	; 0x9d3c
 100ae64:	e14b23d0 	ldrd	r2, [fp, #-48]	; 0xffffffd0
 100ae68:	e3401106 	movt	r1, #262	; 0x106
 100ae6c:	e3a00002 	mov	r0, #2
 100ae70:	eb00141e 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_pre_total       = %llu                    ", g_acq_state.stats.num_pre_total);
 100ae74:	e3091d70 	movw	r1, #40304	; 0x9d70
 100ae78:	e1ca20d0 	ldrd	r2, [sl]
 100ae7c:	e3401106 	movt	r1, #262	; 0x106
 100ae80:	e3a00002 	mov	r0, #2
 100ae84:	eb001419 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_pre_fill_total  = %llu                    ", g_acq_state.stats.num_pre_fill_total);
 100ae88:	e3091da4 	movw	r1, #40356	; 0x9da4
 100ae8c:	e14b23d8 	ldrd	r2, [fp, #-56]	; 0xffffffc8
 100ae90:	e3401106 	movt	r1, #262	; 0x106
 100ae94:	e3a00002 	mov	r0, #2
 100ae98:	eb001414 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_samples         = %llu                    ", g_acq_state.stats.num_samples);
 100ae9c:	e3091dd8 	movw	r1, #40408	; 0x9dd8
 100aea0:	e14920d8 	ldrd	r2, [r9, #-8]
 100aea4:	e3401106 	movt	r1, #262	; 0x106
 100aea8:	e3a00002 	mov	r0, #2
 100aeac:	eb00140f 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_samples_raw     = %llu                    ", g_acq_state.stats.num_samples_raw);
 100aeb0:	e3091e0c 	movw	r1, #40460	; 0x9e0c
 100aeb4:	e1c920d0 	ldrd	r2, [r9]
 100aeb8:	e3401106 	movt	r1, #262	; 0x106
 100aebc:	e3a00002 	mov	r0, #2
 100aec0:	eb00140a 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_irqs            = %llu                    ", g_acq_state.stats.num_irqs);
 100aec4:	e3091e40 	movw	r1, #40512	; 0x9e40
 100aec8:	e1cb20d8 	ldrd	r2, [fp, #8]
 100aecc:	e3401106 	movt	r1, #262	; 0x106
 100aed0:	e3a00002 	mov	r0, #2
 100aed4:	eb001405 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_fifo_full       = %llu                    ", g_acq_state.stats.num_fifo_full);
 100aed8:	e3091e74 	movw	r1, #40564	; 0x9e74
 100aedc:	e1cb21d0 	ldrd	r2, [fp, #16]
 100aee0:	e3401106 	movt	r1, #262	; 0x106
 100aee4:	e3a00002 	mov	r0, #2
 100aee8:	eb001400 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_fifo_pkt_dscd   = %llu                    ", g_acq_state.stats.num_fifo_pkt_dscd);
 100aeec:	e3091ea8 	movw	r1, #40616	; 0x9ea8
 100aef0:	e14720d8 	ldrd	r2, [r7, #-8]
 100aef4:	e3401106 	movt	r1, #262	; 0x106
 100aef8:	e3a00002 	mov	r0, #2
 100aefc:	eb0013fb 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "s.num_fifo_stall_tot  = %llu                    ", g_acq_state.stats.num_fifo_stall_total);
 100af00:	e3091edc 	movw	r1, #40668	; 0x9edc
 100af04:	e14b22d0 	ldrd	r2, [fp, #-32]	; 0xffffffe0
 100af08:	e3401106 	movt	r1, #262	; 0x106
 100af0c:	e3a00002 	mov	r0, #2
 100af10:	eb0013f6 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100af14:	e3091724 	movw	r1, #38692	; 0x9724
 100af18:	e3a00002 	mov	r0, #2
 100af1c:	e3401106 	movt	r1, #262	; 0x106
 100af20:	eb0013f2 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Approx acq. rate      = %d acq/s                ", (int)acq_rate);
 100af24:	e3091f10 	movw	r1, #40720	; 0x9f10
 100af28:	e59d2754 	ldr	r2, [sp, #1876]	; 0x754
 100af2c:	e3401106 	movt	r1, #262	; 0x106
 100af30:	e3a00002 	mov	r0, #2
 100af34:	eb0013ed 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Approx sample rate    = %d Ksa/s                ", (int)sample_rate);
 100af38:	e3091f44 	movw	r1, #40772	; 0x9f44
 100af3c:	e59d2748 	ldr	r2, [sp, #1864]	; 0x748
 100af40:	e3401106 	movt	r1, #262	; 0x106
 100af44:	e3a00002 	mov	r0, #2
 100af48:	eb0013e8 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Debug delta           = %d us                   ", (int)time_delta_us);
 100af4c:	eefd7ac8 	vcvt.s32.f32	s15, s16
 100af50:	e3091f78 	movw	r1, #40824	; 0x9f78
 100af54:	e3401106 	movt	r1, #262	; 0x106
 100af58:	e3a00002 	mov	r0, #2
 100af5c:	ee172a90 	vmov	r2, s15
 100af60:	eb0013e2 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100af64:	e3091724 	movw	r1, #38692	; 0x9724
 100af68:	e3a00002 	mov	r0, #2
 100af6c:	e3401106 	movt	r1, #262	; 0x106
 100af70:	eb0013de 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "** End **                                       ");
 100af74:	e3091fac 	movw	r1, #40876	; 0x9fac
 100af78:	e3a00002 	mov	r0, #2
 100af7c:	e3401106 	movt	r1, #262	; 0x106
 100af80:	eb0013da 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100af84:	e3091724 	movw	r1, #38692	; 0x9724
 100af88:	e3a00002 	mov	r0, #2
 100af8c:	e3401106 	movt	r1, #262	; 0x106
 100af90:	eb0013d6 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100af94:	e3091724 	movw	r1, #38692	; 0x9724
 100af98:	e3a00002 	mov	r0, #2
 100af9c:	e3401106 	movt	r1, #262	; 0x106
 100afa0:	eb0013d2 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100afa4:	e3091724 	movw	r1, #38692	; 0x9724
 100afa8:	e3a00002 	mov	r0, #2
 100afac:	e3401106 	movt	r1, #262	; 0x106
 100afb0:	eb0013ce 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100afb4:	e3091724 	movw	r1, #38692	; 0x9724
 100afb8:	e3a00002 	mov	r0, #2
 100afbc:	e3401106 	movt	r1, #262	; 0x106
 100afc0:	eb0013ca 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                                                ");
 100afc4:	e3091724 	movw	r1, #38692	; 0x9724
 100afc8:	e3a00002 	mov	r0, #2
 100afcc:	e3401106 	movt	r1, #262	; 0x106
 100afd0:	eb0013c6 	bl	100fef0 <d_printf>
	g_acq_state.stat_last = g_acq_state.stats;
 100afd4:	e2881e7a 	add	r1, r8, #1952	; 0x7a0
 100afd8:	e2880e81 	add	r0, r8, #2064	; 0x810
 100afdc:	e3a02068 	mov	r2, #104	; 0x68
 100afe0:	eb004dc6 	bl	101e700 <memcpy>
	g_acq_state.last_debug_timer = timer_value;
 100afe4:	e59d3758 	ldr	r3, [sp, #1880]	; 0x758
 100afe8:	e5873000 	str	r3, [r7]
 100afec:	e59d375c 	ldr	r3, [sp, #1884]	; 0x75c
 100aff0:	e5873004 	str	r3, [r7, #4]
}
 100aff4:	e28dde77 	add	sp, sp, #1904	; 0x770
 100aff8:	e28dd00c 	add	sp, sp, #12
 100affc:	ecbd8b02 	vpop	{d8}
 100b000:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		d_read_global_timer(&lsb, &msb);
 100b004:	e28d0e77 	add	r0, sp, #1904	; 0x770
 100b008:	e28d1e77 	add	r1, sp, #1904	; 0x770
 100b00c:	e2800004 	add	r0, r0, #4
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 100b010:	e284ae7b 	add	sl, r4, #1968	; 0x7b0
		d_read_global_timer(&lsb, &msb);
 100b014:	eb00143e 	bl	1010114 <d_read_global_timer>
		timer_value = (((uint64_t)msb) << 32) | lsb;
 100b018:	e59d3774 	ldr	r3, [sp, #1908]	; 0x774
 100b01c:	e2849e7e 	add	r9, r4, #2016	; 0x7e0
		time_delta = timer_value - g_acq_state.last_debug_timer;
 100b020:	e5970000 	ldr	r0, [r7]
		timer_value = (((uint64_t)msb) << 32) | lsb;
 100b024:	e59d2770 	ldr	r2, [sp, #1904]	; 0x770
		time_delta = timer_value - g_acq_state.last_debug_timer;
 100b028:	e5971004 	ldr	r1, [r7, #4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b02c:	e0530000 	subs	r0, r3, r0
		timer_value = (((uint64_t)msb) << 32) | lsb;
 100b030:	e58d3758 	str	r3, [sp, #1880]	; 0x758
 100b034:	e58d275c 	str	r2, [sp, #1884]	; 0x75c
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b038:	e0c21001 	sbc	r1, r2, r1
 100b03c:	fa0046f9 	blx	101cc28 <__aeabi_ul2d>
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 100b040:	e51ac008 	ldr	ip, [sl, #-8]
 100b044:	e5943818 	ldr	r3, [r4, #2072]	; 0x818
 100b048:	e594281c 	ldr	r2, [r4, #2076]	; 0x81c
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b04c:	ec410b31 	vmov	d17, r0, r1
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 100b050:	e51a1004 	ldr	r1, [sl, #-4]
 100b054:	e05c3003 	subs	r3, ip, r3
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b058:	eddf0b48 	vldr	d16, [pc, #288]	; 100b180 <acq_debug_dump+0x680>
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 100b05c:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 100b060:	e0c13002 	sbc	r3, r1, r2
 100b064:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
		if(acq_delta > 0) {
 100b068:	e28d3d1d 	add	r3, sp, #1856	; 0x740
 100b06c:	e2833008 	add	r3, r3, #8
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b070:	ee610ba0 	vmul.f64	d16, d17, d16
		if(acq_delta > 0) {
 100b074:	e1c320d0 	ldrd	r2, [r3]
 100b078:	e1923003 	orrs	r3, r2, r3
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 100b07c:	eeb78be0 	vcvt.f32.f64	s16, d16
		if(acq_delta > 0) {
 100b080:	1a00001d 	bne	100b0fc <acq_debug_dump+0x5fc>
 100b084:	e5992000 	ldr	r2, [r9]
 100b088:	e5943850 	ldr	r3, [r4, #2128]	; 0x850
 100b08c:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
 100b090:	e5990004 	ldr	r0, [r9, #4]
 100b094:	e0523003 	subs	r3, r2, r3
 100b098:	e58d3760 	str	r3, [sp, #1888]	; 0x760
 100b09c:	e0c03001 	sbc	r3, r0, r1
 100b0a0:	e58d3764 	str	r3, [sp, #1892]	; 0x764
		if(sample_delta > 0) {
 100b0a4:	e28d3e76 	add	r3, sp, #1888	; 0x760
 100b0a8:	e1c320d0 	ldrd	r2, [r3]
 100b0ac:	e1923003 	orrs	r3, r2, r3
 100b0b0:	0a00002d 	beq	100b16c <acq_debug_dump+0x66c>
			if(time_delta_us > 0) {
 100b0b4:	eeb58ac0 	vcmpe.f32	s16, #0.0
 100b0b8:	e3a03000 	mov	r3, #0
 100b0bc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100b0c0:	d58d3748 	strle	r3, [sp, #1864]	; 0x748
 100b0c4:	d58d3754 	strle	r3, [sp, #1876]	; 0x754
 100b0c8:	dafffe9c 	ble	100ab40 <acq_debug_dump+0x40>
 100b0cc:	e58d3754 	str	r3, [sp, #1876]	; 0x754
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
 100b0d0:	e28d3e76 	add	r3, sp, #1888	; 0x760
 100b0d4:	e1c300d0 	ldrd	r0, [r3]
 100b0d8:	fa004751 	blx	101ce24 <__aeabi_ul2f>
 100b0dc:	ee070a90 	vmov	s15, r0
 100b0e0:	ed9f7a28 	vldr	s14, [pc, #160]	; 100b188 <acq_debug_dump+0x688>
 100b0e4:	eec77a88 	vdiv.f32	s15, s15, s16
 100b0e8:	ee677a87 	vmul.f32	s15, s15, s14
 100b0ec:	eefd7ae7 	vcvt.s32.f32	s15, s15
 100b0f0:	ee173a90 	vmov	r3, s15
 100b0f4:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 100b0f8:	eafffe90 	b	100ab40 <acq_debug_dump+0x40>
			if(time_delta_us > 0) {
 100b0fc:	e5990000 	ldr	r0, [r9]
 100b100:	e5943850 	ldr	r3, [r4, #2128]	; 0x850
 100b104:	e5942854 	ldr	r2, [r4, #2132]	; 0x854
 100b108:	e5991004 	ldr	r1, [r9, #4]
 100b10c:	e0503003 	subs	r3, r0, r3
 100b110:	eeb58ac0 	vcmpe.f32	s16, #0.0
 100b114:	e58d3760 	str	r3, [sp, #1888]	; 0x760
 100b118:	e0c13002 	sbc	r3, r1, r2
 100b11c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100b120:	e58d3764 	str	r3, [sp, #1892]	; 0x764
 100b124:	daffffde 	ble	100b0a4 <acq_debug_dump+0x5a4>
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 100b128:	e28d3d1d 	add	r3, sp, #1856	; 0x740
 100b12c:	e2833008 	add	r3, r3, #8
 100b130:	e1c300d0 	ldrd	r0, [r3]
 100b134:	fa00473a 	blx	101ce24 <__aeabi_ul2f>
 100b138:	ee070a90 	vmov	s15, r0
		if(sample_delta > 0) {
 100b13c:	e28d3e76 	add	r3, sp, #1888	; 0x760
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 100b140:	ed9f7a11 	vldr	s14, [pc, #68]	; 100b18c <acq_debug_dump+0x68c>
 100b144:	eec77a88 	vdiv.f32	s15, s15, s16
		if(sample_delta > 0) {
 100b148:	e1c320d0 	ldrd	r2, [r3]
 100b14c:	e1923003 	orrs	r3, r2, r3
 100b150:	058d5748 	streq	r5, [sp, #1864]	; 0x748
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 100b154:	ee677a87 	vmul.f32	s15, s15, s14
 100b158:	eefd7ae7 	vcvt.s32.f32	s15, s15
 100b15c:	ee173a90 	vmov	r3, s15
 100b160:	e58d3754 	str	r3, [sp, #1876]	; 0x754
		if(sample_delta > 0) {
 100b164:	1affffd9 	bne	100b0d0 <acq_debug_dump+0x5d0>
 100b168:	eafffe74 	b	100ab40 <acq_debug_dump+0x40>
 100b16c:	e3a03000 	mov	r3, #0
 100b170:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 100b174:	e58d3754 	str	r3, [sp, #1876]	; 0x754
 100b178:	eafffe70 	b	100ab40 <acq_debug_dump+0x40>
 100b17c:	e320f000 	nop	{0}
 100b180:	a17f0000 	.word	0xa17f0000
 100b184:	3f689374 	.word	0x3f689374
 100b188:	447a0000 	.word	0x447a0000
 100b18c:	49742400 	.word	0x49742400
 100b190:	01075320 	.word	0x01075320
 100b194:	01075b08 	.word	0x01075b08

0100b198 <acq_debug_ll_dump>:
	d_printf(D_INFO, "** Acquisition Linked List State for 0x%08x %s **", base, str);
 100b198:	e1a03001 	mov	r3, r1
 100b19c:	e3091fe0 	movw	r1, #40928	; 0x9fe0
{
 100b1a0:	e92d4030 	push	{r4, r5, lr}
	d_printf(D_INFO, "** Acquisition Linked List State for 0x%08x %s **", base, str);
 100b1a4:	e1a02000 	mov	r2, r0
{
 100b1a8:	e24dd014 	sub	sp, sp, #20
 100b1ac:	e1a04000 	mov	r4, r0
	d_printf(D_INFO, "** Acquisition Linked List State for 0x%08x %s **", base, str);
 100b1b0:	e3401106 	movt	r1, #262	; 0x106
 100b1b4:	e3a00002 	mov	r0, #2
 100b1b8:	eb00134c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100b1bc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b1c0:	e3a00002 	mov	r0, #2
 100b1c4:	e3401106 	movt	r1, #262	; 0x106
 100b1c8:	eb001348 	bl	100fef0 <d_printf>
	while(wave != NULL) {
 100b1cc:	e3540000 	cmp	r4, #0
 100b1d0:	0a00000f 	beq	100b214 <acq_debug_ll_dump+0x7c>
		d_printf(D_INFO, "info = 0x%08x, buffer = 0x%08x, next = 0x%08x, flags = 0x%04x, index = %8d", wave, wave->buff_acq, wave->next, wave->flags, wave->idx);
 100b1d4:	e30a5014 	movw	r5, #40980	; 0xa014
 100b1d8:	e3405106 	movt	r5, #262	; 0x106
 100b1dc:	e594c000 	ldr	ip, [r4]
 100b1e0:	e1a02004 	mov	r2, r4
 100b1e4:	e5943008 	ldr	r3, [r4, #8]
 100b1e8:	e1a01005 	mov	r1, r5
 100b1ec:	e3a00002 	mov	r0, #2
 100b1f0:	e58dc008 	str	ip, [sp, #8]
 100b1f4:	e1d4c1b0 	ldrh	ip, [r4, #16]
 100b1f8:	e58dc004 	str	ip, [sp, #4]
 100b1fc:	e594c01c 	ldr	ip, [r4, #28]
 100b200:	e58dc000 	str	ip, [sp]
 100b204:	eb001339 	bl	100fef0 <d_printf>
		wave = wave->next;
 100b208:	e594401c 	ldr	r4, [r4, #28]
	while(wave != NULL) {
 100b20c:	e3540000 	cmp	r4, #0
 100b210:	1afffff1 	bne	100b1dc <acq_debug_ll_dump+0x44>
	d_printf(D_INFO, "");
 100b214:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b218:	e3a00002 	mov	r0, #2
 100b21c:	e3401106 	movt	r1, #262	; 0x106
}
 100b220:	e28dd014 	add	sp, sp, #20
 100b224:	e8bd4030 	pop	{r4, r5, lr}
	d_printf(D_INFO, "");
 100b228:	ea001330 	b	100fef0 <d_printf>

0100b22c <acq_debug_dump_waveraw>:
{
 100b22c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
		sz = g_acq_state.pre_buffsz;
 100b230:	e3055318 	movw	r5, #21272	; 0x5318
 100b234:	e3405107 	movt	r5, #263	; 0x107
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 100b238:	e30a70c0 	movw	r7, #41152	; 0xa0c0
 100b23c:	e3407106 	movt	r7, #262	; 0x106
		sz = g_acq_state.pre_buffsz;
 100b240:	e3a04000 	mov	r4, #0
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 100b244:	e5953004 	ldr	r3, [r5, #4]
{
 100b248:	e24dd00c 	sub	sp, sp, #12
		sz = g_acq_state.pre_buffsz;
 100b24c:	e5952764 	ldr	r2, [r5, #1892]	; 0x764
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 100b250:	e2433001 	sub	r3, r3, #1
 100b254:	e3530001 	cmp	r3, #1
		sz = g_acq_state.post_buffsz;
 100b258:	85956768 	ldrhi	r6, [r5, #1896]	; 0x768
		sz = g_acq_state.pre_buffsz;
 100b25c:	91a06002 	movls	r6, r2
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 100b260:	930a1060 	movwls	r1, #41056	; 0xa060
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 100b264:	830a1090 	movwhi	r1, #41104	; 0xa090
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 100b268:	93401106 	movtls	r1, #262	; 0x106
 100b26c:	93a00002 	movls	r0, #2
 100b270:	e3c66007 	bic	r6, r6, #7
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 100b274:	83401106 	movthi	r1, #262	; 0x106
 100b278:	e2866008 	add	r6, r6, #8
 100b27c:	83a00002 	movhi	r0, #2
 100b280:	eb00131a 	bl	100fef0 <d_printf>
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 100b284:	e5953884 	ldr	r3, [r5, #2180]	; 0x884
 100b288:	e1a02004 	mov	r2, r4
 100b28c:	e1a01007 	mov	r1, r7
 100b290:	e3a00002 	mov	r0, #2
 100b294:	e593c008 	ldr	ip, [r3, #8]
 100b298:	e7bc3004 	ldr	r3, [ip, r4]!
 100b29c:	e2844008 	add	r4, r4, #8
 100b2a0:	e59cc004 	ldr	ip, [ip, #4]
 100b2a4:	e58dc000 	str	ip, [sp]
 100b2a8:	eb001310 	bl	100fef0 <d_printf>
	for(i = 0; i <= sz; i += 2) {
 100b2ac:	e1560004 	cmp	r6, r4
 100b2b0:	1afffff3 	bne	100b284 <acq_debug_dump_waveraw+0x58>
	d_printf(D_INFO, "** End of Waveform Data **");
 100b2b4:	e30a10d8 	movw	r1, #41176	; 0xa0d8
 100b2b8:	e3a00002 	mov	r0, #2
 100b2bc:	e3401106 	movt	r1, #262	; 0x106
}
 100b2c0:	e28dd00c 	add	sp, sp, #12
 100b2c4:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "** End of Waveform Data **");
 100b2c8:	ea001308 	b	100fef0 <d_printf>

0100b2cc <acq_debug_dump_wordline>:
{
 100b2cc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b2d0:	e1a0a003 	mov	sl, r3
 100b2d4:	e24dd014 	sub	sp, sp, #20
 100b2d8:	e1a08002 	mov	r8, r2
 100b2dc:	e1a0b000 	mov	fp, r0
 100b2e0:	e1a04001 	mov	r4, r1
 100b2e4:	e5dd9038 	ldrb	r9, [sp, #56]	; 0x38
 100b2e8:	e5dd603c 	ldrb	r6, [sp, #60]	; 0x3c
 100b2ec:	e5dd7040 	ldrb	r7, [sp, #64]	; 0x40
 100b2f0:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
	rf = tolower(rf);
 100b2f4:	fa004a1a 	blx	101db64 <__locale_ctype_ptr>
 100b2f8:	e080000a 	add	r0, r0, sl
 100b2fc:	e5d02001 	ldrb	r2, [r0, #1]
 100b300:	e2022003 	and	r2, r2, #3
 100b304:	e3520001 	cmp	r2, #1
 100b308:	028aa020 	addeq	sl, sl, #32
 100b30c:	06efa07a 	uxtbeq	sl, sl
	D_ASSERT(rf == 'r' || rf == 'f');
 100b310:	e35a0072 	cmp	sl, #114	; 0x72
 100b314:	135a0066 	cmpne	sl, #102	; 0x66
 100b318:	13a00001 	movne	r0, #1
 100b31c:	03a00000 	moveq	r0, #0
 100b320:	1a00008d 	bne	100b55c <acq_debug_dump_wordline+0x290>
	d_printf(D_RAW, "\033[%dm %6d  \033[0m", posttrig, index);
 100b324:	e30916e0 	movw	r1, #38624	; 0x96e0
 100b328:	e1a0300b 	mov	r3, fp
 100b32c:	e3401106 	movt	r1, #262	; 0x106
 100b330:	e1a02006 	mov	r2, r6
 100b334:	eb0012ed 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b338:	e3550001 	cmp	r5, #1
 100b33c:	0a000022 	beq	100b3cc <acq_debug_dump_wordline+0x100>
 100b340:	e3550000 	cmp	r5, #0
 100b344:	0a000053 	beq	100b498 <acq_debug_dump_wordline+0x1cc>
 100b348:	e35a0066 	cmp	sl, #102	; 0x66
		d_printf(D_RAW, "m%02x ", byte);
 100b34c:	e30956ac 	movw	r5, #38572	; 0x96ac
 100b350:	e2846008 	add	r6, r4, #8
 100b354:	e3405106 	movt	r5, #262	; 0x106
 100b358:	0a00000d 	beq	100b394 <acq_debug_dump_wordline+0xc8>
 100b35c:	e35a0072 	cmp	sl, #114	; 0x72
 100b360:	0a000012 	beq	100b3b0 <acq_debug_dump_wordline+0xe4>
 100b364:	e4d42001 	ldrb	r2, [r4], #1
 100b368:	e1a01005 	mov	r1, r5
 100b36c:	e3a00000 	mov	r0, #0
 100b370:	eb0012de 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b374:	e1540006 	cmp	r4, r6
 100b378:	1afffff9 	bne	100b364 <acq_debug_dump_wordline+0x98>
	d_printf(D_RAW, "\033[0m\r\n");
 100b37c:	e30b1a90 	movw	r1, #47760	; 0xba90
 100b380:	e3a00000 	mov	r0, #0
 100b384:	e3401106 	movt	r1, #262	; 0x106
}
 100b388:	e28dd014 	add	sp, sp, #20
 100b38c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_RAW, "\033[0m\r\n");
 100b390:	ea0012d6 	b	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b394:	e4d42001 	ldrb	r2, [r4], #1
 100b398:	e1a01005 	mov	r1, r5
 100b39c:	e3a00000 	mov	r0, #0
 100b3a0:	eb0012d2 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b3a4:	e1540006 	cmp	r4, r6
 100b3a8:	1afffff9 	bne	100b394 <acq_debug_dump_wordline+0xc8>
 100b3ac:	eafffff2 	b	100b37c <acq_debug_dump_wordline+0xb0>
		d_printf(D_RAW, "m%02x ", byte);
 100b3b0:	e4d42001 	ldrb	r2, [r4], #1
 100b3b4:	e1a01005 	mov	r1, r5
 100b3b8:	e3a00000 	mov	r0, #0
 100b3bc:	eb0012cb 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b3c0:	e1540006 	cmp	r4, r6
 100b3c4:	1afffff9 	bne	100b3b0 <acq_debug_dump_wordline+0xe4>
 100b3c8:	eaffffeb 	b	100b37c <acq_debug_dump_wordline+0xb0>
 100b3cc:	e35a0066 	cmp	sl, #102	; 0x66
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b3d0:	e30a70f4 	movw	r7, #41204	; 0xa0f4
		d_printf(D_RAW, "m%02x ", byte);
 100b3d4:	e30966ac 	movw	r6, #38572	; 0x96ac
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b3d8:	e3407106 	movt	r7, #262	; 0x106
		d_printf(D_RAW, "m%02x ", byte);
 100b3dc:	e3406106 	movt	r6, #262	; 0x106
 100b3e0:	e2848008 	add	r8, r4, #8
 100b3e4:	0a000016 	beq	100b444 <acq_debug_dump_wordline+0x178>
 100b3e8:	e35a0072 	cmp	sl, #114	; 0x72
 100b3ec:	0a000045 	beq	100b508 <acq_debug_dump_wordline+0x23c>
		byte = *wordptr++;
 100b3f0:	e4d45001 	ldrb	r5, [r4], #1
			g = 16 + ((676 * (int)byte) / 256);
 100b3f4:	e3a03fa9 	mov	r3, #676	; 0x2a4
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b3f8:	e1a01007 	mov	r1, r7
 100b3fc:	e3a00000 	mov	r0, #0
			g = 16 + ((676 * (int)byte) / 256);
 100b400:	e0030593 	mul	r3, r3, r5
			r = 16 + ((224 * (int)byte) / 256);
 100b404:	e0652185 	rsb	r2, r5, r5, lsl #3
 100b408:	e1a021c2 	asr	r2, r2, #3
			g = 16 + ((676 * (int)byte) / 256);
 100b40c:	e1a03443 	asr	r3, r3, #8
			r = 16 + ((224 * (int)byte) / 256);
 100b410:	e2822010 	add	r2, r2, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b414:	e58d2000 	str	r2, [sp]
			g = 16 + ((676 * (int)byte) / 256);
 100b418:	e2833010 	add	r3, r3, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b41c:	e35300ff 	cmp	r3, #255	; 0xff
 100b420:	a3a030ff 	movge	r3, #255	; 0xff
 100b424:	eb0012b1 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b428:	e1a02005 	mov	r2, r5
 100b42c:	e1a01006 	mov	r1, r6
 100b430:	e3a00000 	mov	r0, #0
 100b434:	eb0012ad 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b438:	e1580004 	cmp	r8, r4
 100b43c:	1affffeb 	bne	100b3f0 <acq_debug_dump_wordline+0x124>
 100b440:	eaffffcd 	b	100b37c <acq_debug_dump_wordline+0xb0>
		byte = *wordptr++;
 100b444:	e4d45001 	ldrb	r5, [r4], #1
			g = 16 + ((676 * (int)byte) / 256);
 100b448:	e3a03fa9 	mov	r3, #676	; 0x2a4
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b44c:	e1a01007 	mov	r1, r7
 100b450:	e3a00000 	mov	r0, #0
			g = 16 + ((676 * (int)byte) / 256);
 100b454:	e0030593 	mul	r3, r3, r5
			r = 16 + ((224 * (int)byte) / 256);
 100b458:	e0652185 	rsb	r2, r5, r5, lsl #3
 100b45c:	e1a021c2 	asr	r2, r2, #3
			g = 16 + ((676 * (int)byte) / 256);
 100b460:	e1a03443 	asr	r3, r3, #8
			r = 16 + ((224 * (int)byte) / 256);
 100b464:	e2822010 	add	r2, r2, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b468:	e58d2000 	str	r2, [sp]
			g = 16 + ((676 * (int)byte) / 256);
 100b46c:	e2833010 	add	r3, r3, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b470:	e35300ff 	cmp	r3, #255	; 0xff
 100b474:	a3a030ff 	movge	r3, #255	; 0xff
 100b478:	eb00129c 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b47c:	e1a02005 	mov	r2, r5
 100b480:	e1a01006 	mov	r1, r6
 100b484:	e3a00000 	mov	r0, #0
 100b488:	eb001298 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b48c:	e1580004 	cmp	r8, r4
 100b490:	1affffeb 	bne	100b444 <acq_debug_dump_wordline+0x178>
 100b494:	eaffffb8 	b	100b37c <acq_debug_dump_wordline+0xb0>
 100b498:	e35a0066 	cmp	sl, #102	; 0x66
 100b49c:	0a00003a 	beq	100b58c <acq_debug_dump_wordline+0x2c0>
 100b4a0:	e35a0072 	cmp	sl, #114	; 0x72
 100b4a4:	0a00004f 	beq	100b5e8 <acq_debug_dump_wordline+0x31c>
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4a8:	e30996a4 	movw	r9, #38564	; 0x96a4
		d_printf(D_RAW, "m%02x ", byte);
 100b4ac:	e30986ac 	movw	r8, #38572	; 0x96ac
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4b0:	e3409106 	movt	r9, #262	; 0x106
		d_printf(D_RAW, "m%02x ", byte);
 100b4b4:	e3408106 	movt	r8, #262	; 0x106
 100b4b8:	e284a008 	add	sl, r4, #8
	d_printf(D_RAW, "\033[%dm %6d  \033[0m", posttrig, index);
 100b4bc:	e1a05004 	mov	r5, r4
		byte = *wordptr++;
 100b4c0:	e2855001 	add	r5, r5, #1
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4c4:	e3a02000 	mov	r2, #0
		byte = *wordptr++;
 100b4c8:	e1a03005 	mov	r3, r5
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4cc:	e1a00002 	mov	r0, r2
		byte = *wordptr++;
 100b4d0:	e5736001 	ldrb	r6, [r3, #-1]!
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4d4:	e1a01009 	mov	r1, r9
		if(i == subpos) {
 100b4d8:	e0433004 	sub	r3, r3, r4
 100b4dc:	e1570003 	cmp	r7, r3
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b4e0:	13a03028 	movne	r3, #40	; 0x28
 100b4e4:	03a03064 	moveq	r3, #100	; 0x64
 100b4e8:	eb001280 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b4ec:	e1a02006 	mov	r2, r6
 100b4f0:	e1a01008 	mov	r1, r8
 100b4f4:	e3a00000 	mov	r0, #0
 100b4f8:	eb00127c 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b4fc:	e155000a 	cmp	r5, sl
 100b500:	1affffee 	bne	100b4c0 <acq_debug_dump_wordline+0x1f4>
 100b504:	eaffff9c 	b	100b37c <acq_debug_dump_wordline+0xb0>
		byte = *wordptr++;
 100b508:	e4d45001 	ldrb	r5, [r4], #1
			g = 16 + ((676 * (int)byte) / 256);
 100b50c:	e3a03fa9 	mov	r3, #676	; 0x2a4
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b510:	e1a01007 	mov	r1, r7
 100b514:	e3a00000 	mov	r0, #0
			g = 16 + ((676 * (int)byte) / 256);
 100b518:	e0030593 	mul	r3, r3, r5
			r = 16 + ((224 * (int)byte) / 256);
 100b51c:	e0652185 	rsb	r2, r5, r5, lsl #3
 100b520:	e1a021c2 	asr	r2, r2, #3
			g = 16 + ((676 * (int)byte) / 256);
 100b524:	e1a03443 	asr	r3, r3, #8
			r = 16 + ((224 * (int)byte) / 256);
 100b528:	e2822010 	add	r2, r2, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b52c:	e58d2000 	str	r2, [sp]
			g = 16 + ((676 * (int)byte) / 256);
 100b530:	e2833010 	add	r3, r3, #16
			d_printf(D_RAW, "\033[38;2;%d;%d;%d", r, g, b);
 100b534:	e35300ff 	cmp	r3, #255	; 0xff
 100b538:	a3a030ff 	movge	r3, #255	; 0xff
 100b53c:	eb00126b 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b540:	e1a02005 	mov	r2, r5
 100b544:	e1a01006 	mov	r1, r6
 100b548:	e3a00000 	mov	r0, #0
 100b54c:	eb001267 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b550:	e1540008 	cmp	r4, r8
 100b554:	1affffeb 	bne	100b508 <acq_debug_dump_wordline+0x23c>
 100b558:	eaffff87 	b	100b37c <acq_debug_dump_wordline+0xb0>
	D_ASSERT(rf == 'r' || rf == 'f');
 100b55c:	e3a000d5 	mov	r0, #213	; 0xd5
 100b560:	e30936b4 	movw	r3, #38580	; 0x96b4
 100b564:	e30926c8 	movw	r2, #38600	; 0x96c8
 100b568:	e3091678 	movw	r1, #38520	; 0x9678
 100b56c:	e58d0000 	str	r0, [sp]
 100b570:	e3403106 	movt	r3, #262	; 0x106
 100b574:	e3a00004 	mov	r0, #4
 100b578:	e3402106 	movt	r2, #262	; 0x106
 100b57c:	e3401106 	movt	r1, #262	; 0x106
 100b580:	eb00125a 	bl	100fef0 <d_printf>
 100b584:	e3e00062 	mvn	r0, #98	; 0x62
 100b588:	fa0046e2 	blx	101d118 <exit>
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b58c:	e309b6a4 	movw	fp, #38564	; 0x96a4
		d_printf(D_RAW, "m%02x ", byte);
 100b590:	e30936ac 	movw	r3, #38572	; 0x96ac
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b594:	e340b106 	movt	fp, #262	; 0x106
		d_printf(D_RAW, "m%02x ", byte);
 100b598:	e3403106 	movt	r3, #262	; 0x106
 100b59c:	e58d300c 	str	r3, [sp, #12]
		byte = *wordptr++;
 100b5a0:	e4d4a001 	ldrb	sl, [r4], #1
		if(i == subpos) {
 100b5a4:	e1570005 	cmp	r7, r5
 100b5a8:	03a03064 	moveq	r3, #100	; 0x64
 100b5ac:	13a03028 	movne	r3, #40	; 0x28
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b5b0:	e1a0100b 	mov	r1, fp
 100b5b4:	e3a00000 	mov	r0, #0
			if(byte <= trig) {
 100b5b8:	e158000a 	cmp	r8, sl
	for(i = 0; i < 8; i++) {
 100b5bc:	e2855001 	add	r5, r5, #1
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b5c0:	31a02009 	movcc	r2, r9
 100b5c4:	21a02006 	movcs	r2, r6
 100b5c8:	eb001248 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b5cc:	e1a0200a 	mov	r2, sl
 100b5d0:	e59d100c 	ldr	r1, [sp, #12]
 100b5d4:	e3a00000 	mov	r0, #0
 100b5d8:	eb001244 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b5dc:	e3550008 	cmp	r5, #8
 100b5e0:	1affffee 	bne	100b5a0 <acq_debug_dump_wordline+0x2d4>
 100b5e4:	eaffff64 	b	100b37c <acq_debug_dump_wordline+0xb0>
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b5e8:	e309b6a4 	movw	fp, #38564	; 0x96a4
		d_printf(D_RAW, "m%02x ", byte);
 100b5ec:	e30936ac 	movw	r3, #38572	; 0x96ac
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b5f0:	e340b106 	movt	fp, #262	; 0x106
		d_printf(D_RAW, "m%02x ", byte);
 100b5f4:	e3403106 	movt	r3, #262	; 0x106
 100b5f8:	e58d300c 	str	r3, [sp, #12]
		byte = *wordptr++;
 100b5fc:	e4d4a001 	ldrb	sl, [r4], #1
		if(i == subpos) {
 100b600:	e1570005 	cmp	r7, r5
 100b604:	03a03064 	moveq	r3, #100	; 0x64
 100b608:	13a03028 	movne	r3, #40	; 0x28
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b60c:	e1a0100b 	mov	r1, fp
 100b610:	e3a00000 	mov	r0, #0
			if(byte >= trig) {
 100b614:	e158000a 	cmp	r8, sl
	for(i = 0; i < 8; i++) {
 100b618:	e2855001 	add	r5, r5, #1
			d_printf(D_RAW, "\033[%d;%d", col, bgcol);
 100b61c:	81a02009 	movhi	r2, r9
 100b620:	91a02006 	movls	r2, r6
 100b624:	eb001231 	bl	100fef0 <d_printf>
		d_printf(D_RAW, "m%02x ", byte);
 100b628:	e1a0200a 	mov	r2, sl
 100b62c:	e59d100c 	ldr	r1, [sp, #12]
 100b630:	e3a00000 	mov	r0, #0
 100b634:	eb00122d 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100b638:	e3550008 	cmp	r5, #8
 100b63c:	1affffee 	bne	100b5fc <acq_debug_dump_wordline+0x330>
 100b640:	eaffff4d 	b	100b37c <acq_debug_dump_wordline+0xb0>

0100b644 <acq_debug_dump_wave_pointer>:
	uint32_t start, end;
	uint64_t word;
	int i;

	// Dump info about this wave
	d_printf(D_INFO, "");
 100b644:	e30b15a4 	movw	r1, #46500	; 0xb5a4
{
 100b648:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	d_printf(D_INFO, "");
 100b64c:	e3401106 	movt	r1, #262	; 0x106
{
 100b650:	e24dd00c 	sub	sp, sp, #12
 100b654:	e1a04000 	mov	r4, r0
	d_printf(D_INFO, "");
 100b658:	e3a00002 	mov	r0, #2
 100b65c:	eb001223 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "** Waveinfo for index %d **", wave->idx);
 100b660:	e30a1104 	movw	r1, #41220	; 0xa104
 100b664:	e5942000 	ldr	r2, [r4]
 100b668:	e3401106 	movt	r1, #262	; 0x106
 100b66c:	e3a00002 	mov	r0, #2
 100b670:	eb00121e 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100b674:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b678:	e3a00002 	mov	r0, #2
 100b67c:	e3401106 	movt	r1, #262	; 0x106
 100b680:	eb00121a 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "buff_acq address      = 0x%08x", wave->buff_acq);
 100b684:	e30a1120 	movw	r1, #41248	; 0xa120
 100b688:	e5942008 	ldr	r2, [r4, #8]
 100b68c:	e3401106 	movt	r1, #262	; 0x106
 100b690:	e3a00002 	mov	r0, #2
 100b694:	eb001215 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "buff_alloc address    = 0x%08x", wave->buff_alloc);
 100b698:	e30a1140 	movw	r1, #41280	; 0xa140
 100b69c:	e5942004 	ldr	r2, [r4, #4]
 100b6a0:	e3401106 	movt	r1, #262	; 0x106
 100b6a4:	e3a00002 	mov	r0, #2
 100b6a8:	eb001210 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100b6ac:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b6b0:	e3a00002 	mov	r0, #2
 100b6b4:	e3401106 	movt	r1, #262	; 0x106
 100b6b8:	eb00120c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "idx                   = %d", wave->idx);
 100b6bc:	e30a1160 	movw	r1, #41312	; 0xa160
 100b6c0:	e5942000 	ldr	r2, [r4]
 100b6c4:	e3401106 	movt	r1, #262	; 0x106
 100b6c8:	e3a00002 	mov	r0, #2
 100b6cc:	eb001207 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "flags                 = 0x%04x", wave->flags);
 100b6d0:	e30a117c 	movw	r1, #41340	; 0xa17c
 100b6d4:	e1d421b0 	ldrh	r2, [r4, #16]
 100b6d8:	e3401106 	movt	r1, #262	; 0x106
 100b6dc:	e3a00002 	mov	r0, #2
 100b6e0:	eb001202 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trigger_at            = 0x%08x (%d) (subpos:%d)", wave->trigger_at, wave->trigger_at, wave->trigger_at & 0x07);
 100b6e4:	e594300c 	ldr	r3, [r4, #12]
 100b6e8:	e30a119c 	movw	r1, #41372	; 0xa19c
 100b6ec:	e3401106 	movt	r1, #262	; 0x106
 100b6f0:	e3a00002 	mov	r0, #2
 100b6f4:	e2032007 	and	r2, r3, #7
 100b6f8:	e58d2000 	str	r2, [sp]
 100b6fc:	e1a02003 	mov	r2, r3
 100b700:	eb0011fa 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trigger_at(div8)      = 0x%08x (%d)", wave->trigger_at >> 3, wave->trigger_at >> 3);
 100b704:	e594300c 	ldr	r3, [r4, #12]
 100b708:	e30a11cc 	movw	r1, #41420	; 0xa1cc
 100b70c:	e3401106 	movt	r1, #262	; 0x106
 100b710:	e3a00002 	mov	r0, #2
 100b714:	e1a031a3 	lsr	r3, r3, #3
 100b718:	e1a02003 	mov	r2, r3
 100b71c:	eb0011f3 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trigger_at(div16)     = 0x%08x (%d)", wave->trigger_at >> 4, wave->trigger_at >> 4);
 100b720:	e594300c 	ldr	r3, [r4, #12]
 100b724:	e30a11f0 	movw	r1, #41456	; 0xa1f0
 100b728:	e3401106 	movt	r1, #262	; 0x106
 100b72c:	e3a00002 	mov	r0, #2
 100b730:	e1a03223 	lsr	r3, r3, #4
 100b734:	e1a02003 	mov	r2, r3
 100b738:	eb0011ec 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100b73c:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b740:	e3a00002 	mov	r0, #2
 100b744:	e3401106 	movt	r1, #262	; 0x106
 100b748:	eb0011e8 	bl	100fef0 <d_printf>

	// If waveform is completed with trigger then display it
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK)) {
 100b74c:	e594300c 	ldr	r3, [r4, #12]
 100b750:	e3530000 	cmp	r3, #0
 100b754:	ba000049 	blt	100b880 <acq_debug_dump_wave_pointer+0x23c>
		 * generated the trigger event.  These are discarded (for now).
		 *
		 * The trigger_at value is given in 8-byte word counts; it must be scaled
		 * by two to get the address.
		 */
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 100b758:	e3056318 	movw	r6, #21272	; 0x5318
 100b75c:	e5940008 	ldr	r0, [r4, #8]
 100b760:	e3406107 	movt	r6, #263	; 0x107
 100b764:	e596176c 	ldr	r1, [r6, #1900]	; 0x76c
 100b768:	eb003b62 	bl	101a4f8 <Xil_DCacheInvalidateRange>
		dmb();
 100b76c:	f57ff05f 	dmb	sy

		//addr_start = wave->buff_acq;

		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b770:	e594500c 	ldr	r5, [r4, #12]
		end = g_acq_state.pre_sampct * 2;

		//d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);

		d_printf(D_RAW, " bytepos word\r\n");
 100b774:	e30a1214 	movw	r1, #41492	; 0xa214
		end = g_acq_state.pre_sampct * 2;
 100b778:	e5969788 	ldr	r9, [r6, #1928]	; 0x788
		d_printf(D_RAW, " bytepos word\r\n");
 100b77c:	e3401106 	movt	r1, #262	; 0x106
 100b780:	e3a00000 	mov	r0, #0
 100b784:	eb0011d9 	bl	100fef0 <d_printf>
		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b788:	e1a051a5 	lsr	r5, r5, #3
		end = g_acq_state.pre_sampct * 2;
 100b78c:	e1a09089 	lsl	r9, r9, #1
		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b790:	e2855001 	add	r5, r5, #1
 100b794:	e1a08085 	lsl	r8, r5, #1

		for(i = start; i < end; i += 2) {
 100b798:	e1580009 	cmp	r8, r9
 100b79c:	e1a07008 	mov	r7, r8
 100b7a0:	31a05185 	lslcc	r5, r5, #3
 100b7a4:	2a00000c 	bcs	100b7dc <acq_debug_dump_wave_pointer+0x198>
			//d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i * 4, (wave->buff_acq[i]), (wave->buff_acq[i + 1]));
			acq_debug_dump_wordline(i * 4, (uint8_t*)(&wave->buff_acq[i]), 0x7f, 'r', 36, 96, wave->trigger_at & 0x07, 0);
 100b7a8:	e594c00c 	ldr	ip, [r4, #12]
 100b7ac:	e1a00005 	mov	r0, r5
 100b7b0:	e5941008 	ldr	r1, [r4, #8]
		for(i = start; i < end; i += 2) {
 100b7b4:	e2877002 	add	r7, r7, #2
			acq_debug_dump_wordline(i * 4, (uint8_t*)(&wave->buff_acq[i]), 0x7f, 'r', 36, 96, wave->trigger_at & 0x07, 0);
 100b7b8:	e3a03060 	mov	r3, #96	; 0x60
 100b7bc:	e3a02024 	mov	r2, #36	; 0x24
 100b7c0:	e20cc007 	and	ip, ip, #7
 100b7c4:	e0811005 	add	r1, r1, r5
 100b7c8:	e58dc000 	str	ip, [sp]
 100b7cc:	ebfffc91 	bl	100aa18 <acq_debug_dump_wordline.constprop.0>
		for(i = start; i < end; i += 2) {
 100b7d0:	e1590007 	cmp	r9, r7
 100b7d4:	e2855008 	add	r5, r5, #8
 100b7d8:	8afffff2 	bhi	100b7a8 <acq_debug_dump_wave_pointer+0x164>
 100b7dc:	e1a08108 	lsl	r8, r8, #2
{
 100b7e0:	e3a05000 	mov	r5, #0
		}

		for(i = 0; i < start; i += 2) {
			//d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i * 4, (wave->buff_acq[i]), (wave->buff_acq[i + 1]));
			acq_debug_dump_wordline(i * 4, (uint8_t*)(&wave->buff_acq[i]), 0x7f, 'r', 35, 95, wave->trigger_at & 0x07, 0);
 100b7e4:	e594c00c 	ldr	ip, [r4, #12]
 100b7e8:	e1a00005 	mov	r0, r5
 100b7ec:	e5941008 	ldr	r1, [r4, #8]
 100b7f0:	e3a0305f 	mov	r3, #95	; 0x5f
 100b7f4:	e3a02023 	mov	r2, #35	; 0x23
 100b7f8:	e20cc007 	and	ip, ip, #7
 100b7fc:	e0811005 	add	r1, r1, r5
 100b800:	e58dc000 	str	ip, [sp]
 100b804:	e2855008 	add	r5, r5, #8
 100b808:	ebfffc82 	bl	100aa18 <acq_debug_dump_wordline.constprop.0>
		for(i = 0; i < start; i += 2) {
 100b80c:	e1580005 	cmp	r8, r5
 100b810:	1afffff3 	bne	100b7e4 <acq_debug_dump_wave_pointer+0x1a0>
		}

		start = g_acq_state.pre_sampct * 2;
 100b814:	e5965788 	ldr	r5, [r6, #1928]	; 0x788
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100b818:	e596778c 	ldr	r7, [r6, #1932]	; 0x78c
 100b81c:	e0857007 	add	r7, r5, r7

		for(i = start; i < end; i += 2) {
 100b820:	e1a06085 	lsl	r6, r5, #1
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100b824:	e1a07087 	lsl	r7, r7, #1
		for(i = start; i < end; i += 2) {
 100b828:	e1560007 	cmp	r6, r7
 100b82c:	2a00000d 	bcs	100b868 <acq_debug_dump_wave_pointer+0x224>
 100b830:	e1a05185 	lsl	r5, r5, #3
			//d_printf(D_RAW, "\033[97m%8d 0x%08x 0x%08x\033[0m\r\n", i * 4, (wave->buff_acq[i]), (wave->buff_acq[i + 1]));
			acq_debug_dump_wordline(i * 4, (uint8_t*)(&wave->buff_acq[i]), 0x7f, 'r', 33, 93, wave->trigger_at & 0x07, 0);
 100b834:	e594c00c 	ldr	ip, [r4, #12]
 100b838:	e1a00005 	mov	r0, r5
 100b83c:	e5941008 	ldr	r1, [r4, #8]
		for(i = start; i < end; i += 2) {
 100b840:	e2866002 	add	r6, r6, #2
			acq_debug_dump_wordline(i * 4, (uint8_t*)(&wave->buff_acq[i]), 0x7f, 'r', 33, 93, wave->trigger_at & 0x07, 0);
 100b844:	e3a0305d 	mov	r3, #93	; 0x5d
 100b848:	e3a02021 	mov	r2, #33	; 0x21
 100b84c:	e20cc007 	and	ip, ip, #7
 100b850:	e0811005 	add	r1, r1, r5
 100b854:	e58dc000 	str	ip, [sp]
 100b858:	ebfffc6e 	bl	100aa18 <acq_debug_dump_wordline.constprop.0>
		for(i = start; i < end; i += 2) {
 100b85c:	e1570006 	cmp	r7, r6
 100b860:	e2855008 	add	r5, r5, #8
 100b864:	8afffff2 	bhi	100b834 <acq_debug_dump_wave_pointer+0x1f0>
		}
	} else {
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", wave->idx);
	}

	d_printf(D_INFO, "");
 100b868:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100b86c:	e3a00002 	mov	r0, #2
 100b870:	e3401106 	movt	r1, #262	; 0x106
}
 100b874:	e28dd00c 	add	sp, sp, #12
 100b878:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
	d_printf(D_INFO, "");
 100b87c:	ea00119b 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", wave->idx);
 100b880:	e30a1224 	movw	r1, #41508	; 0xa224
 100b884:	e5942000 	ldr	r2, [r4]
 100b888:	e3401106 	movt	r1, #262	; 0x106
 100b88c:	e3a00004 	mov	r0, #4
 100b890:	eb001196 	bl	100fef0 <d_printf>
 100b894:	eafffff3 	b	100b868 <acq_debug_dump_wave_pointer+0x224>

0100b898 <acq_debug_dump_wave>:
	D_ASSERT(list == ACQLIST_ACQ || list == ACQLIST_DONE);
 100b898:	e2413001 	sub	r3, r1, #1
{
 100b89c:	e92d4010 	push	{r4, lr}
	D_ASSERT(list == ACQLIST_ACQ || list == ACQLIST_DONE);
 100b8a0:	e3530001 	cmp	r3, #1
{
 100b8a4:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(list == ACQLIST_ACQ || list == ACQLIST_DONE);
 100b8a8:	8a000010 	bhi	100b8f0 <acq_debug_dump_wave+0x58>
	if(acq_get_ll_pointer(index, &wave, list) != ACQRES_OK) {
 100b8ac:	e1a02001 	mov	r2, r1
 100b8b0:	e28d100c 	add	r1, sp, #12
 100b8b4:	e1a04000 	mov	r4, r0
 100b8b8:	eb00079a 	bl	100d728 <acq_get_ll_pointer>
 100b8bc:	e3500000 	cmp	r0, #0
 100b8c0:	1a000003 	bne	100b8d4 <acq_debug_dump_wave+0x3c>
	acq_debug_dump_wave_pointer(wave);
 100b8c4:	e59d000c 	ldr	r0, [sp, #12]
 100b8c8:	ebffff5d 	bl	100b644 <acq_debug_dump_wave_pointer>
}
 100b8cc:	e28dd010 	add	sp, sp, #16
 100b8d0:	e8bd8010 	pop	{r4, pc}
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 100b8d4:	e30a1284 	movw	r1, #41604	; 0xa284
 100b8d8:	e1a02004 	mov	r2, r4
 100b8dc:	e3401106 	movt	r1, #262	; 0x106
 100b8e0:	e3a00004 	mov	r0, #4
 100b8e4:	eb001181 	bl	100fef0 <d_printf>
}
 100b8e8:	e28dd010 	add	sp, sp, #16
 100b8ec:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(list == ACQLIST_ACQ || list == ACQLIST_DONE);
 100b8f0:	e3a000b8 	mov	r0, #184	; 0xb8
 100b8f4:	e30936b4 	movw	r3, #38580	; 0x96b4
 100b8f8:	e30a2258 	movw	r2, #41560	; 0xa258
 100b8fc:	e3091678 	movw	r1, #38520	; 0x9678
 100b900:	e58d0000 	str	r0, [sp]
 100b904:	e3403106 	movt	r3, #262	; 0x106
 100b908:	e3a00004 	mov	r0, #4
 100b90c:	e3402106 	movt	r2, #262	; 0x106
 100b910:	e3401106 	movt	r1, #262	; 0x106
 100b914:	eb001175 	bl	100fef0 <d_printf>
 100b918:	e3e00062 	mvn	r0, #98	; 0x62
 100b91c:	fa0045fd 	blx	101d118 <exit>

0100b920 <acq_copy_slow_mipi>:
 * @param	index	Index of wave to dump. Function will explore LL to find the waveform.
 * @param	buffer	Buffer to place assembled waveform.  The buffer must be at least as large as the
 * 					total_buffsz parameter or buffer overflow could occur.
 */
int acq_copy_slow_mipi(int index, uint32_t *buffer)
{
 100b920:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 100b924:	e24dd010 	sub	sp, sp, #16
 100b928:	e1a07001 	mov	r7, r1
	struct acq_buffer_t *wave;
	uint32_t start, end;
	int res;

	// Find the LL pointer to this waveindex
	res = acq_get_ll_pointer(index, &wave, ACQLIST_DONE);
 100b92c:	e3a02002 	mov	r2, #2
 100b930:	e28d100c 	add	r1, sp, #12
{
 100b934:	e1a04000 	mov	r4, r0
	res = acq_get_ll_pointer(index, &wave, ACQLIST_DONE);
 100b938:	eb00077a 	bl	100d728 <acq_get_ll_pointer>

	if(res != ACQRES_OK) {
 100b93c:	e2505000 	subs	r5, r0, #0
 100b940:	1a000055 	bne	100ba9c <acq_copy_slow_mipi+0x17c>
	}

	//d_printf(D_INFO, "acq: trigger_at=0x%08x (sample:%d, sub_index:%d)", wave->trigger_at, wave->trigger_at >> 3, wave->trigger_at & 0x07);

	// If waveform is completed with trigger then copy it
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 100b944:	e59d300c 	ldr	r3, [sp, #12]
 100b948:	e593200c 	ldr	r2, [r3, #12]
 100b94c:	e3520000 	cmp	r2, #0
 100b950:	ba000002 	blt	100b960 <acq_copy_slow_mipi+0x40>
 100b954:	e1d321b0 	ldrh	r2, [r3, #16]
 100b958:	e3120001 	tst	r2, #1
 100b95c:	1a000003 	bne	100b970 <acq_copy_slow_mipi+0x50>
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));

		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
		buffer += start;
	} else {
		return ACQRES_WAVE_NOT_READY;
 100b960:	e3e0500a 	mvn	r5, #10
	}
}
 100b964:	e1a00005 	mov	r0, r5
 100b968:	e28dd010 	add	sp, sp, #16
 100b96c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 100b970:	e3056318 	movw	r6, #21272	; 0x5318
 100b974:	e5930008 	ldr	r0, [r3, #8]
 100b978:	e3406107 	movt	r6, #263	; 0x107
 100b97c:	e596176c 	ldr	r1, [r6, #1900]	; 0x76c
 100b980:	eb003adc 	bl	101a4f8 <Xil_DCacheInvalidateRange>
		dmb();
 100b984:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b988:	e59d300c 	ldr	r3, [sp, #12]
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 100b98c:	e30a12b8 	movw	r1, #41656	; 0xa2b8
 100b990:	e3a00001 	mov	r0, #1
 100b994:	e3401106 	movt	r1, #262	; 0x106
		end = g_acq_state.pre_sampct * 2;
 100b998:	e5969788 	ldr	r9, [r6, #1928]	; 0x788
		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b99c:	e593400c 	ldr	r4, [r3, #12]
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 100b9a0:	e5932008 	ldr	r2, [r3, #8]
		start = (((wave->trigger_at >> 3) + 1) * 2);
 100b9a4:	e1a041a4 	lsr	r4, r4, #3
 100b9a8:	e0844000 	add	r4, r4, r0
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 100b9ac:	eb00114f 	bl	100fef0 <d_printf>
		d_printf(D_EXINFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100b9b0:	e59d300c 	ldr	r3, [sp, #12]
 100b9b4:	e0498004 	sub	r8, r9, r4
 100b9b8:	e1a08188 	lsl	r8, r8, #3
 100b9bc:	e1a04184 	lsl	r4, r4, #3
 100b9c0:	e1a09189 	lsl	r9, r9, #3
 100b9c4:	e5932008 	ldr	r2, [r3, #8]
 100b9c8:	e30a12cc 	movw	r1, #41676	; 0xa2cc
 100b9cc:	e1a03004 	mov	r3, r4
 100b9d0:	e58d9004 	str	r9, [sp, #4]
 100b9d4:	e58d8000 	str	r8, [sp]
 100b9d8:	e3401106 	movt	r1, #262	; 0x106
 100b9dc:	e0822004 	add	r2, r2, r4
 100b9e0:	e3a00001 	mov	r0, #1
 100b9e4:	eb001141 	bl	100fef0 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 100b9e8:	e59da00c 	ldr	sl, [sp, #12]
 100b9ec:	e1a02008 	mov	r2, r8
 100b9f0:	e1a00007 	mov	r0, r7
		buffer += (end - start);
 100b9f4:	e0879008 	add	r9, r7, r8
		buffer += start;
 100b9f8:	e0897004 	add	r7, r9, r4
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 100b9fc:	e59a1008 	ldr	r1, [sl, #8]
 100ba00:	e0811004 	add	r1, r1, r4
 100ba04:	eb004b3d 	bl	101e700 <memcpy>
		d_printf(D_EXINFO, "1. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq, 0, start * 4, start * 4);
 100ba08:	e30a1304 	movw	r1, #41732	; 0xa304
 100ba0c:	e59a2008 	ldr	r2, [sl, #8]
 100ba10:	e1a03005 	mov	r3, r5
 100ba14:	e58d4004 	str	r4, [sp, #4]
 100ba18:	e58d4000 	str	r4, [sp]
 100ba1c:	e3401106 	movt	r1, #262	; 0x106
 100ba20:	e3a00001 	mov	r0, #1
 100ba24:	eb001131 	bl	100fef0 <d_printf>
		memcpy(buffer, wave->buff_acq, start * 4);
 100ba28:	e59d800c 	ldr	r8, [sp, #12]
 100ba2c:	e1a02004 	mov	r2, r4
 100ba30:	e1a00009 	mov	r0, r9
 100ba34:	e5981008 	ldr	r1, [r8, #8]
 100ba38:	eb004b30 	bl	101e700 <memcpy>
		start = g_acq_state.pre_sampct * 2;
 100ba3c:	e5964788 	ldr	r4, [r6, #1928]	; 0x788
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100ba40:	e30a133c 	movw	r1, #41788	; 0xa33c
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100ba44:	e596578c 	ldr	r5, [r6, #1932]	; 0x78c
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100ba48:	e3401106 	movt	r1, #262	; 0x106
 100ba4c:	e5982008 	ldr	r2, [r8, #8]
 100ba50:	e3a00001 	mov	r0, #1
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100ba54:	e0843005 	add	r3, r4, r5
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100ba58:	e1a04184 	lsl	r4, r4, #3
 100ba5c:	e1a05185 	lsl	r5, r5, #3
 100ba60:	e1a03183 	lsl	r3, r3, #3
 100ba64:	e0822004 	add	r2, r2, r4
 100ba68:	e58d3004 	str	r3, [sp, #4]
 100ba6c:	e58d5000 	str	r5, [sp]
 100ba70:	e1a03004 	mov	r3, r4
 100ba74:	eb00111d 	bl	100fef0 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 100ba78:	e59d300c 	ldr	r3, [sp, #12]
 100ba7c:	e1a02005 	mov	r2, r5
 100ba80:	e1a00007 	mov	r0, r7
 100ba84:	e5931008 	ldr	r1, [r3, #8]
 100ba88:	e0811004 	add	r1, r1, r4
 100ba8c:	eb004b1b 	bl	101e700 <memcpy>
}
 100ba90:	e1a00005 	mov	r0, r5
 100ba94:	e28dd010 	add	sp, sp, #16
 100ba98:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 100ba9c:	e30a1284 	movw	r1, #41604	; 0xa284
 100baa0:	e1a02004 	mov	r2, r4
 100baa4:	e3401106 	movt	r1, #262	; 0x106
 100baa8:	e3a00004 	mov	r0, #4
 100baac:	eb00110f 	bl	100fef0 <d_printf>
}
 100bab0:	e1a00005 	mov	r0, r5
 100bab4:	e28dd010 	add	sp, sp, #16
 100bab8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0100babc <acq_dma_address_helper>:
 */
int acq_dma_address_helper(struct acq_buffer_t *wave, struct acq_dma_addr_t *addr_helper)
{
	uint32_t start, end;

	D_ASSERT(wave != NULL);
 100babc:	e3500000 	cmp	r0, #0
{
 100bac0:	e92d4010 	push	{r4, lr}
 100bac4:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(wave != NULL);
 100bac8:	0a00001b 	beq	100bb3c <acq_dma_address_helper+0x80>
	D_ASSERT(addr_helper != NULL);
 100bacc:	e3510000 	cmp	r1, #0
 100bad0:	0a000025 	beq	100bb6c <acq_dma_address_helper+0xb0>

	//d_printf(D_INFO, "0x%08x 0x%02x", wave->trigger_at, wave->flags);

	if((wave->trigger_at & TRIGGER_INVALID_MASK) || !(wave->flags & ACQBUF_FLAG_READY_CSI)) {
 100bad4:	e590300c 	ldr	r3, [r0, #12]
 100bad8:	e3530000 	cmp	r3, #0
 100badc:	ba00002a 	blt	100bb8c <acq_dma_address_helper+0xd0>
 100bae0:	e1d021b0 	ldrh	r2, [r0, #16]
 100bae4:	e3120c01 	tst	r2, #256	; 0x100
 100bae8:	0a000027 	beq	100bb8c <acq_dma_address_helper+0xd0>
	//end = ACQ_64SAMPCT_TO_32PTR(wave->pre_sz);

	start = ACQ_TRIGGER_AT_TO_BYPTR(wave->trigger_at);
	end = wave->pre_sz;

	addr_helper->pre_upper_start = (uint32_t)wave->buff_acq + start;
 100baec:	e590c008 	ldr	ip, [r0, #8]
	start = ACQ_TRIGGER_AT_TO_BYPTR(wave->trigger_at);
 100baf0:	e3c33007 	bic	r3, r3, #7
	end = wave->pre_sz;
 100baf4:	e5902014 	ldr	r2, [r0, #20]
	start = ACQ_TRIGGER_AT_TO_BYPTR(wave->trigger_at);
 100baf8:	e2833008 	add	r3, r3, #8

	addr_helper->pre_lower_start = (uint32_t)wave->buff_acq;
	addr_helper->pre_lower_end = addr_helper->pre_lower_start + start;

	addr_helper->post_start = (uint32_t)wave->buff_acq + wave->pre_sz;
	addr_helper->post_end = addr_helper->post_start + wave->post_sz;
 100bafc:	e590e018 	ldr	lr, [r0, #24]

	addr_helper->wave_base = (uint32_t)wave->buff_acq;  // Alias for pre_lower_start but keeps the values distinct for future changes
	addr_helper->flags = ACQBUF_ALL_FLAGS;

	return ACQRES_OK;
 100bb00:	e3a00000 	mov	r0, #0
	addr_helper->pre_upper_start = (uint32_t)wave->buff_acq + start;
 100bb04:	e083300c 	add	r3, r3, ip
	addr_helper->flags = ACQBUF_ALL_FLAGS;
 100bb08:	e3a04007 	mov	r4, #7
	addr_helper->pre_upper_end = addr_helper->pre_upper_start + end - start;
 100bb0c:	e08c2002 	add	r2, ip, r2
	addr_helper->pre_lower_start = (uint32_t)wave->buff_acq;
 100bb10:	e581c000 	str	ip, [r1]
	addr_helper->post_end = addr_helper->post_start + wave->post_sz;
 100bb14:	e08ee002 	add	lr, lr, r2
	addr_helper->pre_upper_start = (uint32_t)wave->buff_acq + start;
 100bb18:	e5813008 	str	r3, [r1, #8]
	addr_helper->pre_lower_end = addr_helper->pre_lower_start + start;
 100bb1c:	e5813004 	str	r3, [r1, #4]
	addr_helper->pre_upper_end = addr_helper->pre_upper_start + end - start;
 100bb20:	e581200c 	str	r2, [r1, #12]
	addr_helper->post_start = (uint32_t)wave->buff_acq + wave->pre_sz;
 100bb24:	e5812010 	str	r2, [r1, #16]
	addr_helper->post_end = addr_helper->post_start + wave->post_sz;
 100bb28:	e581e014 	str	lr, [r1, #20]
	addr_helper->wave_base = (uint32_t)wave->buff_acq;  // Alias for pre_lower_start but keeps the values distinct for future changes
 100bb2c:	e581c018 	str	ip, [r1, #24]
	addr_helper->flags = ACQBUF_ALL_FLAGS;
 100bb30:	e5c1401c 	strb	r4, [r1, #28]
}
 100bb34:	e28dd008 	add	sp, sp, #8
 100bb38:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(wave != NULL);
 100bb3c:	e30936b4 	movw	r3, #38580	; 0x96b4
 100bb40:	e30a2374 	movw	r2, #41844	; 0xa374
 100bb44:	e3091678 	movw	r1, #38520	; 0x9678
 100bb48:	e3403106 	movt	r3, #262	; 0x106
 100bb4c:	e3402106 	movt	r2, #262	; 0x106
 100bb50:	e300019f 	movw	r0, #415	; 0x19f
 100bb54:	e58d0000 	str	r0, [sp]
	D_ASSERT(addr_helper != NULL);
 100bb58:	e3a00004 	mov	r0, #4
 100bb5c:	e3401106 	movt	r1, #262	; 0x106
 100bb60:	eb0010e2 	bl	100fef0 <d_printf>
 100bb64:	e3e00062 	mvn	r0, #98	; 0x62
 100bb68:	fa00456a 	blx	101d118 <exit>
 100bb6c:	e3a00e1a 	mov	r0, #416	; 0x1a0
 100bb70:	e30936b4 	movw	r3, #38580	; 0x96b4
 100bb74:	e30a2384 	movw	r2, #41860	; 0xa384
 100bb78:	e3091678 	movw	r1, #38520	; 0x9678
 100bb7c:	e58d0000 	str	r0, [sp]
 100bb80:	e3403106 	movt	r3, #262	; 0x106
 100bb84:	e3402106 	movt	r2, #262	; 0x106
 100bb88:	eafffff2 	b	100bb58 <acq_dma_address_helper+0x9c>
		return ACQRES_WAVE_NOT_READY;
 100bb8c:	e3e0000a 	mvn	r0, #10
 100bb90:	eaffffe7 	b	100bb34 <acq_dma_address_helper+0x78>

0100bb94 <acq_dma_address_helper_debug>:
 *
 * @param	wave			Pointer to the waveform struct for the address helper
 * @param	addr_helper		Pointer to an addr_helper struct
 */
void acq_dma_address_helper_debug(struct acq_buffer_t *wave, struct acq_dma_addr_t *addr_helper)
{
 100bb94:	e92d4030 	push	{r4, r5, lr}
 100bb98:	e1a04001 	mov	r4, r1
	d_printf(D_RAW, "WaveBase = 0x%08x, Trigger = 0x%08x, PrLS = 0x%08x, PrLE = 0x%08x, PrUS = 0x%08x, PrUE = 0x%08x, PoS = 0x%08x, PoE = 0x%08x, WavIdx = %3d, N = 0x%08x\r\n", \
 100bb9c:	e590e01c 	ldr	lr, [r0, #28]
{
 100bba0:	e24dd024 	sub	sp, sp, #36	; 0x24
 100bba4:	e1a05000 	mov	r5, r0
	d_printf(D_RAW, "WaveBase = 0x%08x, Trigger = 0x%08x, PrLS = 0x%08x, PrLE = 0x%08x, PrUS = 0x%08x, PrUE = 0x%08x, PoS = 0x%08x, PoE = 0x%08x, WavIdx = %3d, N = 0x%08x\r\n", \
 100bba8:	e30a1398 	movw	r1, #41880	; 0xa398
 100bbac:	e590c000 	ldr	ip, [r0]
 100bbb0:	e3401106 	movt	r1, #262	; 0x106
 100bbb4:	e5942014 	ldr	r2, [r4, #20]
 100bbb8:	e3a00000 	mov	r0, #0
 100bbbc:	e5943010 	ldr	r3, [r4, #16]
 100bbc0:	e58de01c 	str	lr, [sp, #28]
 100bbc4:	e594e00c 	ldr	lr, [r4, #12]
 100bbc8:	e58dc018 	str	ip, [sp, #24]
 100bbcc:	e594c008 	ldr	ip, [r4, #8]
 100bbd0:	e58d2014 	str	r2, [sp, #20]
 100bbd4:	e5942004 	ldr	r2, [r4, #4]
 100bbd8:	e58d3010 	str	r3, [sp, #16]
 100bbdc:	e5943000 	ldr	r3, [r4]
 100bbe0:	e98d5004 	stmib	sp, {r2, ip, lr}
 100bbe4:	e58d3000 	str	r3, [sp]
 100bbe8:	e1c520d8 	ldrd	r2, [r5, #8]
 100bbec:	eb0010bf 	bl	100fef0 <d_printf>
			addr_helper->pre_lower_start, addr_helper->pre_lower_end, \
			addr_helper->pre_upper_start, addr_helper->pre_upper_end, \
			addr_helper->post_start, addr_helper->post_end,  wave->idx, wave->next);

	d_printf(D_RAW, "DeBASED:                                     PrLS = 0x%08x, PrLE = 0x%08x, PrUS = 0x%08x, PrUE = 0x%08x, PoS = 0x%08x, PoE = 0x%08x\r\n\r\n", \
			addr_helper->pre_lower_start - (uint32_t)wave->buff_acq, addr_helper->pre_lower_end - (uint32_t)wave->buff_acq, \
 100bbf0:	e5952008 	ldr	r2, [r5, #8]
	d_printf(D_RAW, "DeBASED:                                     PrLS = 0x%08x, PrLE = 0x%08x, PrUS = 0x%08x, PrUE = 0x%08x, PoS = 0x%08x, PoE = 0x%08x\r\n\r\n", \
 100bbf4:	e30a1430 	movw	r1, #42032	; 0xa430
 100bbf8:	e5943014 	ldr	r3, [r4, #20]
 100bbfc:	e3401106 	movt	r1, #262	; 0x106
 100bc00:	e5945010 	ldr	r5, [r4, #16]
 100bc04:	e3a00000 	mov	r0, #0
 100bc08:	e594e00c 	ldr	lr, [r4, #12]
 100bc0c:	e594c008 	ldr	ip, [r4, #8]
 100bc10:	e0433002 	sub	r3, r3, r2
 100bc14:	e58d300c 	str	r3, [sp, #12]
 100bc18:	e0455002 	sub	r5, r5, r2
 100bc1c:	e5943004 	ldr	r3, [r4, #4]
 100bc20:	e04ee002 	sub	lr, lr, r2
 100bc24:	e5944000 	ldr	r4, [r4]
 100bc28:	e04cc002 	sub	ip, ip, r2
 100bc2c:	e58d5008 	str	r5, [sp, #8]
 100bc30:	e0433002 	sub	r3, r3, r2
 100bc34:	e58de004 	str	lr, [sp, #4]
 100bc38:	e58dc000 	str	ip, [sp]
 100bc3c:	e0442002 	sub	r2, r4, r2
 100bc40:	eb0010aa 	bl	100fef0 <d_printf>
			addr_helper->pre_upper_start - (uint32_t)wave->buff_acq, addr_helper->pre_upper_end - (uint32_t)wave->buff_acq, \
			addr_helper->post_start - (uint32_t)wave->buff_acq, addr_helper->post_end - (uint32_t)wave->buff_acq);
}
 100bc44:	e28dd024 	add	sp, sp, #36	; 0x24
 100bc48:	e8bd8030 	pop	{r4, r5, pc}

0100bc4c <acq_hacks_init>:
#include "fabric_config.h"
#include "trigger.h"

void acq_hacks_init()
{
	d_printf(D_ERROR, "Start test");
 100bc4c:	e30a15b0 	movw	r1, #42416	; 0xa5b0
{
 100bc50:	e92d4010 	push	{r4, lr}
	d_printf(D_ERROR, "Start test");
 100bc54:	e3a00004 	mov	r0, #4
 100bc58:	e3401106 	movt	r1, #262	; 0x106
 100bc5c:	eb0010a3 	bl	100fef0 <d_printf>

	acq_prepare_triggered(ACQ_MODE_1CH | ACQ_MODE_8BIT, 12000, 12000, 99);
 100bc60:	e3022ee0 	movw	r2, #12000	; 0x2ee0
 100bc64:	e3a03063 	mov	r3, #99	; 0x63
 100bc68:	e1a01002 	mov	r1, r2
 100bc6c:	e3a00021 	mov	r0, #33	; 0x21
 100bc70:	eb00029b 	bl	100c6e4 <acq_prepare_triggered>
	trig_configure_edge(TRIG_ADCSRC1, 0x7f, 0x10, TRIG_EDGE_RISING);
 100bc74:	e3a0107f 	mov	r1, #127	; 0x7f
 100bc78:	e3a03002 	mov	r3, #2
 100bc7c:	e3a02010 	mov	r2, #16
 100bc80:	e3a00000 	mov	r0, #0
 100bc84:	eb0023f8 	bl	1014c6c <trig_configure_edge>
	acq_start(1);
 100bc88:	e3a00001 	mov	r0, #1
 100bc8c:	eb0003fe 	bl	100cc8c <acq_start>

	bogo_delay(10000);
 100bc90:	e3020710 	movw	r0, #10000	; 0x2710
 100bc94:	eb00107c 	bl	100fe8c <bogo_delay>

	dma_bd_debug_dump(g_mipi_csi_state.bd_ring);
 100bc98:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 100bc9c:	e3403107 	movt	r3, #263	; 0x107
 100bca0:	e5930758 	ldr	r0, [r3, #1880]	; 0x758
 100bca4:	eb000c42 	bl	100edb4 <dma_bd_debug_dump>

	d_printf(D_ERROR, "Done test");
 100bca8:	e30a15bc 	movw	r1, #42428	; 0xa5bc
 100bcac:	e3a00004 	mov	r0, #4
 100bcb0:	e3401106 	movt	r1, #262	; 0x106
}
 100bcb4:	e8bd4010 	pop	{r4, lr}
	d_printf(D_ERROR, "Done test");
 100bcb8:	ea00108c 	b	100fef0 <d_printf>

0100bcbc <acq_hacks_run>:
		bogo_delay(10000);

		d_printf(D_ERROR, "Done");
	}
#endif
}
 100bcbc:	e12fff1e 	bx	lr

0100bcc0 <_acq_irq_fifo_gen_rst>:
{
	uint32_t res;

	reg &= FAB_CFG_ADDR_MASK;
	//dsb();
	res = _FAB_CFG_ACCESS(reg);
 100bcc0:	e3a01000 	mov	r1, #0
 100bcc4:	e34413c0 	movt	r1, #17344	; 0x43c0
 100bcc8:	e5913058 	ldr	r3, [r1, #88]	; 0x58
		d_printf(D_WARN, "NotRecover");
		return;
	}
#endif

	if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_RG_FIFO_STALL)) {
 100bccc:	e3130010 	tst	r3, #16
 100bcd0:	0a00004c 	beq	100be08 <_acq_irq_fifo_gen_rst+0x148>
{
 100bcd4:	e92d4070 	push	{r4, r5, r6, lr}
	fabcfg_write(FAB_CFG_ACQ_CTRL_A, g_acq_state.acq_ctrl_a);
}

static inline void _acq_clear_and_set_ctrl_a(uint32_t bitmask_clear, uint32_t bitmask_set)
{
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 100bcd8:	e3054318 	movw	r4, #21272	; 0x5318
 100bcdc:	e3404107 	movt	r4, #263	; 0x107
		_acq_clear_and_set_ctrl_a(ACQ_CTRL_A_RUN | ACQ_CTRL_A_AXI_RUN, ACQ_CTRL_A_FIFO_RESET /*| ACQ_CTRL_A_TRIG_RST*/ | ACQ_CTRL_A_ABORT);

		// Wait until both FIFO level readouts report 0x0000
		while(((fabcfg_read_no_dsb(FAB_CFG_ACQ_STATUS_A) & ACQ_STATUS_A_FIFO_MASK) != 0) && \
 100bce0:	e3a03000 	mov	r3, #0
{
 100bce4:	e24dd008 	sub	sp, sp, #8
		while(((fabcfg_read_no_dsb(FAB_CFG_ACQ_STATUS_A) & ACQ_STATUS_A_FIFO_MASK) != 0) && \
 100bce8:	e34f3fff 	movt	r3, #65535	; 0xffff
 100bcec:	e5940780 	ldr	r0, [r4, #1920]	; 0x780
	res = _FAB_CFG_ACCESS(reg);
 100bcf0:	e1a02001 	mov	r2, r1
 100bcf4:	e3c0c003 	bic	ip, r0, #3
	g_acq_state.acq_ctrl_a |= bitmask_set;
 100bcf8:	e38cc060 	orr	ip, ip, #96	; 0x60
 100bcfc:	e584c780 	str	ip, [r4, #1920]	; 0x780
static inline void fabcfg_write(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
	//d_printf(D_RAW, "%08x : %08x\r\n", reg, data);
	//dsb();
	_FAB_CFG_ACCESS(reg) = data;
 100bd00:	e581c050 	str	ip, [r1, #80]	; 0x50
 100bd04:	ea000002 	b	100bd14 <_acq_irq_fifo_gen_rst+0x54>
	res = _FAB_CFG_ACCESS(reg);
 100bd08:	e592105c 	ldr	r1, [r2, #92]	; 0x5c
 100bd0c:	e1110003 	tst	r1, r3
 100bd10:	0a000002 	beq	100bd20 <_acq_irq_fifo_gen_rst+0x60>
 100bd14:	e5921058 	ldr	r1, [r2, #88]	; 0x58
 100bd18:	e1110003 	tst	r1, r3
 100bd1c:	1afffff9 	bne	100bd08 <_acq_irq_fifo_gen_rst+0x48>
			  ((fabcfg_read_no_dsb(FAB_CFG_ACQ_STATUS_B) & ACQ_STATUS_B_FIFO_MASK) != 0)) ;

		_acq_clear_ctrl_a(ACQ_CTRL_A_FIFO_RESET  /*| ACQ_CTRL_A_TRIG_RST*/ | ACQ_CTRL_A_ABORT);

		// Reset the current acquisition and try again.  Set a tracking flag for diagnostics/debug.
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 100bd20:	e5942884 	ldr	r2, [r4, #2180]	; 0x884
	_FAB_CFG_ACCESS(reg) = data;
 100bd24:	e3a0c000 	mov	ip, #0
 100bd28:	e59f6110 	ldr	r6, [pc, #272]	; 100be40 <_acq_irq_fifo_gen_rst+0x180>
 100bd2c:	e3c03063 	bic	r3, r0, #99	; 0x63
 100bd30:	e344c3c0 	movt	ip, #17344	; 0x43c0
		g_acq_state.acq_current->trigger_at = 0;
 100bd34:	e3a00000 	mov	r0, #0
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 100bd38:	e1d211b0 	ldrh	r1, [r2, #16]
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100bd3c:	e5843780 	str	r3, [r4, #1920]	; 0x780
		g_acq_state.state = ACQSTATE_WAIT_TRIG; // TODO: maybe need another state here
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL; // TODO: maybe need another state here

		XAxiDma_Reset(&g_acq_state.dma);
		while(!XAxiDma_ResetIsDone(&g_acq_state.dma));
 100bd40:	e1a05006 	mov	r5, r6
 100bd44:	e58c3050 	str	r3, [ip, #80]	; 0x50
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 100bd48:	e3813004 	orr	r3, r1, #4
		g_acq_state.acq_current->trigger_at = 0;
 100bd4c:	e582000c 	str	r0, [r2, #12]
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 100bd50:	e1c231b0 	strh	r3, [r2, #16]
		XAxiDma_Reset(&g_acq_state.dma);
 100bd54:	e1a00006 	mov	r0, r6
		g_acq_state.state = ACQSTATE_WAIT_TRIG; // TODO: maybe need another state here
 100bd58:	e3a02003 	mov	r2, #3
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL; // TODO: maybe need another state here
 100bd5c:	e3a03001 	mov	r3, #1
 100bd60:	e1c420f0 	strd	r2, [r4]
		XAxiDma_Reset(&g_acq_state.dma);
 100bd64:	eb002517 	bl	10151c8 <XAxiDma_Reset>
		while(!XAxiDma_ResetIsDone(&g_acq_state.dma));
 100bd68:	e1a00005 	mov	r0, r5
 100bd6c:	eb00255a 	bl	10152dc <XAxiDma_ResetIsDone>
 100bd70:	e3500000 	cmp	r0, #0
 100bd74:	0afffffb 	beq	100bd68 <_acq_irq_fifo_gen_rst+0xa8>
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 100bd78:	e594c008 	ldr	ip, [r4, #8]
 */
int _acq_core_dma_start(uint32_t *buff_ptr, uint32_t buff_sz)
{
	int error;

	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100bd7c:	e3a03001 	mov	r3, #1
		if(_acq_core_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz) != ACQRES_OK) {
 100bd80:	e5941884 	ldr	r1, [r4, #2180]	; 0x884
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100bd84:	e59f00b4 	ldr	r0, [pc, #180]	; 100be40 <_acq_irq_fifo_gen_rst+0x180>
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 100bd88:	e59c2030 	ldr	r2, [ip, #48]	; 0x30
 100bd8c:	e5911008 	ldr	r1, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 100bd90:	e3822a07 	orr	r2, r2, #28672	; 0x7000
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 100bd94:	e58c2030 	str	r2, [ip, #48]	; 0x30
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100bd98:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 100bd9c:	eb0026e5 	bl	1015938 <XAxiDma_SimpleTransfer>

	if(error != XST_SUCCESS) {
 100bda0:	e2502000 	subs	r2, r0, #0
 100bda4:	1a00001b 	bne	100be18 <_acq_irq_fifo_gen_rst+0x158>
	return *(volatile u32 *) Addr;
 100bda8:	e5942088 	ldr	r2, [r4, #136]	; 0x88
	res = _FAB_CFG_ACCESS(reg);
 100bdac:	e3a00000 	mov	r0, #0
 100bdb0:	e34403c0 	movt	r0, #17344	; 0x43c0
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 100bdb4:	e5963778 	ldr	r3, [r6, #1912]	; 0x778
		g_acq_state.stats.num_fifo_stall_total++;
 100bdb8:	e594c7d4 	ldr	ip, [r4, #2004]	; 0x7d4
 100bdbc:	e5922000 	ldr	r2, [r2]
 100bdc0:	e3c33802 	bic	r3, r3, #131072	; 0x20000
 100bdc4:	e3c33010 	bic	r3, r3, #16
		d_printf(D_ERROR, "acquire: unable to start DMA core, error %d", error);
		return ACQRES_DMA_FAIL;
	}

	g_acq_state.dmacr_state = XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_CR_OFFSET);
 100bdc8:	e5842784 	str	r2, [r4, #1924]	; 0x784
	g_acq_state.acq_ctrl_a |= bitmask_set;
 100bdcc:	e3833f41 	orr	r3, r3, #260	; 0x104
 100bdd0:	e590e058 	ldr	lr, [r0, #88]	; 0x58
 100bdd4:	e3833003 	orr	r3, r3, #3
		g_acq_state.stats.num_fifo_stall_total++;
 100bdd8:	e59427d0 	ldr	r2, [r4, #2000]	; 0x7d0
		stat_a = fabcfg_read(FAB_CFG_ACQ_STATUS_A);
 100bddc:	e58de000 	str	lr, [sp]
 100bde0:	e590e05c 	ldr	lr, [r0, #92]	; 0x5c
		g_acq_state.stats.num_fifo_stall_total++;
 100bde4:	e2922001 	adds	r2, r2, #1
 100bde8:	e2acc000 	adc	ip, ip, #0
 100bdec:	e5863778 	str	r3, [r6, #1912]	; 0x778
		stat_b = fabcfg_read(FAB_CFG_ACQ_STATUS_B);
 100bdf0:	e58de004 	str	lr, [sp, #4]
	_FAB_CFG_ACCESS(reg) = data;
 100bdf4:	e5803050 	str	r3, [r0, #80]	; 0x50
		g_acq_state.stats.num_fifo_stall_total++;
 100bdf8:	e58427d0 	str	r2, [r4, #2000]	; 0x7d0
 100bdfc:	e584c7d4 	str	ip, [r4, #2004]	; 0x7d4
}
 100be00:	e28dd008 	add	sp, sp, #8
 100be04:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: FIFO stall interrupt without FIFO stall signal!");
 100be08:	e30a1618 	movw	r1, #42520	; 0xa618
 100be0c:	e3a00004 	mov	r0, #4
 100be10:	e3401106 	movt	r1, #262	; 0x106
 100be14:	ea001035 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "acquire: unable to start DMA core, error %d", error);
 100be18:	e30a15c8 	movw	r1, #42440	; 0xa5c8
 100be1c:	e3a00004 	mov	r0, #4
 100be20:	e3401106 	movt	r1, #262	; 0x106
 100be24:	eb001031 	bl	100fef0 <d_printf>
			d_printf(D_ERROR, "acquire: FIFO stall not recovered");
 100be28:	e30a15f4 	movw	r1, #42484	; 0xa5f4
 100be2c:	e3a00004 	mov	r0, #4
 100be30:	e3401106 	movt	r1, #262	; 0x106
}
 100be34:	e28dd008 	add	sp, sp, #8
 100be38:	e8bd4070 	pop	{r4, r5, r6, lr}
			d_printf(D_ERROR, "acquire: FIFO stall not recovered");
 100be3c:	ea00102b 	b	100fef0 <d_printf>
 100be40:	01075320 	.word	0x01075320

0100be44 <_acq_irq_error_dma>:
{
 100be44:	e92d4010 	push	{r4, lr}
			XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_SR_OFFSET), \
 100be48:	e3054318 	movw	r4, #21272	; 0x5318
 100be4c:	e3404107 	movt	r4, #263	; 0x107
{
 100be50:	e24dd008 	sub	sp, sp, #8
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100be54:	e30a1654 	movw	r1, #42580	; 0xa654
 100be58:	e1a02000 	mov	r2, r0
			XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_SR_OFFSET), \
 100be5c:	e594c088 	ldr	ip, [r4, #136]	; 0x88
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100be60:	e3401106 	movt	r1, #262	; 0x106
 100be64:	e3a00004 	mov	r0, #4
 100be68:	e59c3004 	ldr	r3, [ip, #4]
 100be6c:	e59cc028 	ldr	ip, [ip, #40]	; 0x28
 100be70:	e58dc000 	str	ip, [sp]
 100be74:	eb00101d 	bl	100fef0 <d_printf>
	g_acq_state.acq_ctrl_a |= bitmask;
 100be78:	e5941780 	ldr	r1, [r4, #1920]	; 0x780
 100be7c:	e3a00000 	mov	r0, #0
	g_acq_state.stats.num_err_total++;
 100be80:	e59437c8 	ldr	r3, [r4, #1992]	; 0x7c8
 100be84:	e34403c0 	movt	r0, #17344	; 0x43c0
 100be88:	e594c7cc 	ldr	ip, [r4, #1996]	; 0x7cc
 100be8c:	e3811008 	orr	r1, r1, #8
 100be90:	e2933001 	adds	r3, r3, #1
 100be94:	e5841780 	str	r1, [r4, #1920]	; 0x780
 100be98:	e2acc000 	adc	ip, ip, #0
 100be9c:	e5801050 	str	r1, [r0, #80]	; 0x50
	g_acq_state.state = ACQSTATE_ERROR;
 100bea0:	e3a00006 	mov	r0, #6
	g_acq_state.sub_state = ACQSUBST_NONE;
 100bea4:	e3a01000 	mov	r1, #0
	g_acq_state.state = ACQSTATE_ERROR;
 100bea8:	e5840000 	str	r0, [r4]
	XAxiDma_Reset(&g_acq_state.dma);
 100beac:	e2840008 	add	r0, r4, #8
	g_acq_state.sub_state = ACQSUBST_NONE;
 100beb0:	e5841004 	str	r1, [r4, #4]
	g_acq_state.stats.num_err_total++;
 100beb4:	e58437c8 	str	r3, [r4, #1992]	; 0x7c8
 100beb8:	e584c7cc 	str	ip, [r4, #1996]	; 0x7cc
}
 100bebc:	e28dd008 	add	sp, sp, #8
 100bec0:	e8bd4010 	pop	{r4, lr}
	XAxiDma_Reset(&g_acq_state.dma);
 100bec4:	ea0024bf 	b	10151c8 <XAxiDma_Reset>

0100bec8 <_acq_reset_PL_fifo>:
{
 100bec8:	e92d4070 	push	{r4, r5, r6, lr}
 100becc:	e3054318 	movw	r4, #21272	; 0x5318
 100bed0:	e3404107 	movt	r4, #263	; 0x107
 100bed4:	e3a05000 	mov	r5, #0
 100bed8:	e34453c0 	movt	r5, #17344	; 0x43c0
	bogo_delay(10);
 100bedc:	e3a0000a 	mov	r0, #10
 100bee0:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100bee4:	e3833020 	orr	r3, r3, #32
 100bee8:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100beec:	e5853050 	str	r3, [r5, #80]	; 0x50
 100bef0:	eb000fe5 	bl	100fe8c <bogo_delay>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100bef4:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100bef8:	e3c33020 	bic	r3, r3, #32
 100befc:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100bf00:	e5853050 	str	r3, [r5, #80]	; 0x50
}
 100bf04:	e8bd8070 	pop	{r4, r5, r6, pc}

0100bf08 <_acq_reset_trigger>:
	g_acq_state.acq_ctrl_a |= bitmask;
 100bf08:	e3052318 	movw	r2, #21272	; 0x5318
 100bf0c:	e3a01000 	mov	r1, #0
 100bf10:	e3402107 	movt	r2, #263	; 0x107
 100bf14:	e34413c0 	movt	r1, #17344	; 0x43c0
 100bf18:	e5923780 	ldr	r3, [r2, #1920]	; 0x780
 100bf1c:	e3830008 	orr	r0, r3, #8
 100bf20:	e3c33008 	bic	r3, r3, #8
 100bf24:	e5810050 	str	r0, [r1, #80]	; 0x50
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100bf28:	e5823780 	str	r3, [r2, #1920]	; 0x780
 100bf2c:	e5813050 	str	r3, [r1, #80]	; 0x50
}
 100bf30:	e12fff1e 	bx	lr

0100bf34 <_acq_wait_for_ndone>:
	res = _FAB_CFG_ACCESS(reg);
 100bf34:	e3a02000 	mov	r2, #0
 100bf38:	e34423c0 	movt	r2, #17344	; 0x43c0
 100bf3c:	e5923058 	ldr	r3, [r2, #88]	; 0x58
	while(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DONE)) ;
 100bf40:	e3130001 	tst	r3, #1
 100bf44:	1afffffc 	bne	100bf3c <_acq_wait_for_ndone+0x8>
 100bf48:	e12fff1e 	bx	lr

0100bf4c <_acq_fast_dma_start>:
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100bf4c:	e3053318 	movw	r3, #21272	; 0x5318
 100bf50:	e3403107 	movt	r3, #263	; 0x107
 100bf54:	e593c088 	ldr	ip, [r3, #136]	; 0x88
	*LocalAddr = Value;
 100bf58:	e58c0018 	str	r0, [ip, #24]
	g_acq_state.dmacr_state |= XAXIDMA_CR_RUNSTOP_MASK;
 100bf5c:	e5932784 	ldr	r2, [r3, #1924]	; 0x784
 100bf60:	e3822001 	orr	r2, r2, #1
 100bf64:	e5832784 	str	r2, [r3, #1924]	; 0x784
 100bf68:	e58c2000 	str	r2, [ip]
 100bf6c:	e58c1028 	str	r1, [ip, #40]	; 0x28
}
 100bf70:	e12fff1e 	bx	lr

0100bf74 <_acq_core_dma_start>:
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100bf74:	e1a02001 	mov	r2, r1
{
 100bf78:	e92d4010 	push	{r4, lr}
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100bf7c:	e1a01000 	mov	r1, r0
 100bf80:	e3a03001 	mov	r3, #1
 100bf84:	e59f003c 	ldr	r0, [pc, #60]	; 100bfc8 <_acq_core_dma_start+0x54>
 100bf88:	eb00266a 	bl	1015938 <XAxiDma_SimpleTransfer>
	if(error != XST_SUCCESS) {
 100bf8c:	e3500000 	cmp	r0, #0
 100bf90:	1a000005 	bne	100bfac <_acq_core_dma_start+0x38>
	g_acq_state.dmacr_state = XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_CR_OFFSET);
 100bf94:	e3053318 	movw	r3, #21272	; 0x5318
 100bf98:	e3403107 	movt	r3, #263	; 0x107
	return *(volatile u32 *) Addr;
 100bf9c:	e5932088 	ldr	r2, [r3, #136]	; 0x88
 100bfa0:	e5922000 	ldr	r2, [r2]
 100bfa4:	e5832784 	str	r2, [r3, #1924]	; 0x784

	//d_printf(D_WARN, "c=%d", buff_sz);

	return ACQRES_OK;
}
 100bfa8:	e8bd8010 	pop	{r4, pc}
		d_printf(D_ERROR, "acquire: unable to start DMA core, error %d", error);
 100bfac:	e30a15c8 	movw	r1, #42440	; 0xa5c8
 100bfb0:	e1a02000 	mov	r2, r0
 100bfb4:	e3401106 	movt	r1, #262	; 0x106
 100bfb8:	e3a00004 	mov	r0, #4
 100bfbc:	eb000fcb 	bl	100fef0 <d_printf>
		return ACQRES_DMA_FAIL;
 100bfc0:	e3e00004 	mvn	r0, #4
 100bfc4:	e8bd8010 	pop	{r4, pc}
 100bfc8:	01075320 	.word	0x01075320

0100bfcc <acq_write_training>:
void acq_write_training()
{
	int i;
	uint32_t train_regA = 0, train_regB = 0;

	d_printf(D_INFO, "acquire: start loading train values");
 100bfcc:	e30a169c 	movw	r1, #42652	; 0xa69c
{
 100bfd0:	e92d4070 	push	{r4, r5, r6, lr}
	d_printf(D_INFO, "acquire: start loading train values");
 100bfd4:	e3a00002 	mov	r0, #2
 100bfd8:	e3401106 	movt	r1, #262	; 0x106
 100bfdc:	eb000fc3 	bl	100fef0 <d_printf>

	// 5 LSBs from each line train value are stored into A and B registers
	for(i = 0; i < 4; i++) {
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100bfe0:	e305c318 	movw	ip, #21272	; 0x5318
	_FAB_CFG_ACCESS(reg) = data;
 100bfe4:	e3a00000 	mov	r0, #0
 100bfe8:	e340c107 	movt	ip, #263	; 0x107
 100bfec:	e34403c0 	movt	r0, #17344	; 0x43c0
 100bff0:	e5dc3899 	ldrb	r3, [ip, #2201]	; 0x899
	res = _FAB_CFG_ACCESS(reg);
 100bff4:	e1a02000 	mov	r2, r0
	}

	for(i = 0; i < 4; i++) {
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100bff8:	e5dc189d 	ldrb	r1, [ip, #2205]	; 0x89d
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100bffc:	e5dc4898 	ldrb	r4, [ip, #2200]	; 0x898
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c000:	e5dce89c 	ldrb	lr, [ip, #2204]	; 0x89c
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100c004:	e203301f 	and	r3, r3, #31
 100c008:	e1a03583 	lsl	r3, r3, #11
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c00c:	e201101f 	and	r1, r1, #31
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100c010:	e5dc689b 	ldrb	r6, [ip, #2203]	; 0x89b
 100c014:	e204401f 	and	r4, r4, #31
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c018:	e1a01581 	lsl	r1, r1, #11
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100c01c:	e1833184 	orr	r3, r3, r4, lsl #3
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c020:	e5dc489e 	ldrb	r4, [ip, #2206]	; 0x89e
 100c024:	e20ee01f 	and	lr, lr, #31
 100c028:	e5dc589f 	ldrb	r5, [ip, #2207]	; 0x89f
 100c02c:	e181118e 	orr	r1, r1, lr, lsl #3
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100c030:	e5dce89a 	ldrb	lr, [ip, #2202]	; 0x89a
 100c034:	e1833d86 	orr	r3, r3, r6, lsl #27
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c038:	e204401f 	and	r4, r4, #31
 100c03c:	e1811984 	orr	r1, r1, r4, lsl #19
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 100c040:	e20ec01f 	and	ip, lr, #31
 100c044:	e183398c 	orr	r3, r3, ip, lsl #19
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 100c048:	e1811d85 	orr	r1, r1, r5, lsl #27
	}

	fabcfg_write(FAB_CFG_ACQ_TRAIN_A, train_regA | ACQ_TRAIN_A_LOAD);
 100c04c:	e3833001 	orr	r3, r3, #1
	_FAB_CFG_ACCESS(reg) = data;
 100c050:	e5803064 	str	r3, [r0, #100]	; 0x64
 100c054:	e5801068 	str	r1, [r0, #104]	; 0x68
	res = _FAB_CFG_ACCESS(reg);
 100c058:	e5923060 	ldr	r3, [r2, #96]	; 0x60
	fabcfg_write(FAB_CFG_ACQ_TRAIN_B, train_regB);

	// Verify "DL" bit is clear
	while(fabcfg_test(FAB_CFG_ACQ_STATUS_C, ACQ_STATUS_C_DELAY_LOADED)) ;
 100c05c:	e3130a02 	tst	r3, #8192	; 0x2000
 100c060:	1afffffc 	bne	100c058 <acq_write_training+0x8c>
 */
static inline void fabcfg_clear(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
	//dsb();
	_FAB_CFG_ACCESS(reg) &= ~data;
 100c064:	e5923064 	ldr	r3, [r2, #100]	; 0x64
	while(!fabcfg_test(FAB_CFG_ACQ_STATUS_C, ACQ_STATUS_C_DELAY_LOADED)) {
		//outbyte('C');
	}
#endif

	d_printf(D_INFO, "acquire: training values loaded");
 100c068:	e30a16c0 	movw	r1, #42688	; 0xa6c0
 100c06c:	e3401106 	movt	r1, #262	; 0x106
 100c070:	e3a00002 	mov	r0, #2
}
 100c074:	e8bd4070 	pop	{r4, r5, r6, lr}
 100c078:	e3c33001 	bic	r3, r3, #1
 100c07c:	e5823064 	str	r3, [r2, #100]	; 0x64
	d_printf(D_INFO, "acquire: training values loaded");
 100c080:	ea000f9a 	b	100fef0 <d_printf>

0100c084 <acq_init>:
{
 100c084:	e92d4070 	push	{r4, r5, r6, lr}
	g_acq_state.state = ACQSTATE_UNINIT;
 100c088:	e3054318 	movw	r4, #21272	; 0x5318
 100c08c:	e3404107 	movt	r4, #263	; 0x107
 100c090:	e3a02000 	mov	r2, #0
 100c094:	e3a03000 	mov	r3, #0
	g_acq_state.acq_first = NULL;
 100c098:	e284cd22 	add	ip, r4, #2176	; 0x880
	g_acq_state.last_debug_timer = 0;
 100c09c:	e2841e81 	add	r1, r4, #2064	; 0x810
	g_acq_state.acq_first = NULL;
 100c0a0:	e1cc20f0 	strd	r2, [ip]
	g_acq_state.state = ACQSTATE_UNINIT;
 100c0a4:	e1c420f0 	strd	r2, [r4]
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 100c0a8:	e3a00000 	mov	r0, #0
	g_acq_state.last_debug_timer = 0;
 100c0ac:	e1c120f0 	strd	r2, [r1]
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 100c0b0:	e2845008 	add	r5, r4, #8
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 100c0b4:	eb00268a 	bl	1015ae4 <XAxiDma_LookupConfig>
 100c0b8:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 100c0bc:	e1a00005 	mov	r0, r5
 100c0c0:	e1a01003 	mov	r1, r3
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 100c0c4:	e5843758 	str	r3, [r4, #1880]	; 0x758
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 100c0c8:	eb002496 	bl	1015328 <XAxiDma_CfgInitialize>
	if(error != XST_SUCCESS) {
 100c0cc:	e3500000 	cmp	r0, #0
 100c0d0:	1a000046 	bne	100c1f0 <acq_init+0x16c>
	d_printf(D_INFO, "acquire: DMA initialised @ 0x%08x", g_acq_state.dma_config->BaseAddr);
 100c0d4:	e5943758 	ldr	r3, [r4, #1880]	; 0x758
 100c0d8:	e30a171c 	movw	r1, #42780	; 0xa71c
 100c0dc:	e3a00002 	mov	r0, #2
 100c0e0:	e3401106 	movt	r1, #262	; 0x106
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 100c0e4:	e1a04005 	mov	r4, r5
	d_printf(D_INFO, "acquire: DMA initialised @ 0x%08x", g_acq_state.dma_config->BaseAddr);
 100c0e8:	e5932004 	ldr	r2, [r3, #4]
 100c0ec:	eb000f7f 	bl	100fef0 <d_printf>
	XAxiDma_Reset(&g_acq_state.dma);
 100c0f0:	e1a00005 	mov	r0, r5
 100c0f4:	eb002433 	bl	10151c8 <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 100c0f8:	e1a00004 	mov	r0, r4
 100c0fc:	eb002476 	bl	10152dc <XAxiDma_ResetIsDone>
 100c100:	e3500000 	cmp	r0, #0
 100c104:	0afffffb 	beq	100c0f8 <acq_init+0x74>
	d_printf(D_INFO, "acquire: DMA reset OK");
 100c108:	e30a1740 	movw	r1, #42816	; 0xa740
 100c10c:	e3a00002 	mov	r0, #2
 100c110:	e3401106 	movt	r1, #262	; 0x106
 100c114:	eb000f75 	bl	100fef0 <d_printf>
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ, ACQ_DMA_RX_IRQ_PRIO, ACQ_DMA_RX_IRQ_TRIG);
 100c118:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c11c:	e3a03003 	mov	r3, #3
 100c120:	e3400107 	movt	r0, #263	; 0x107
 100c124:	e3a02040 	mov	r2, #64	; 0x40
 100c128:	e3a0103d 	mov	r1, #61	; 0x3d
 100c12c:	eb003277 	bl	1018b10 <XScuGic_SetPriorityTriggerType>
	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ, \
 100c130:	e30c2e00 	movw	r2, #52736	; 0xce00
 100c134:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c138:	e3402100 	movt	r2, #256	; 0x100
 100c13c:	e3400107 	movt	r0, #263	; 0x107
 100c140:	e59f30fc 	ldr	r3, [pc, #252]	; 100c244 <acq_init+0x1c0>
 100c144:	e3a0103d 	mov	r1, #61	; 0x3d
 100c148:	eb0031cf 	bl	101888c <XScuGic_Connect>
	if(error != XST_SUCCESS) {
 100c14c:	e2504000 	subs	r4, r0, #0
 100c150:	1a000034 	bne	100c228 <acq_init+0x1a4>
	d_printf(D_INFO, "acquire: SCUGIC connected for DMA IRQ");
 100c154:	e30a1798 	movw	r1, #42904	; 0xa798
 100c158:	e3a00002 	mov	r0, #2
 100c15c:	e3401106 	movt	r1, #262	; 0x106
 100c160:	eb000f62 	bl	100fef0 <d_printf>
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ, ACQ_FIFO_STALL_IRQ_PRIO, \
 100c164:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c168:	e3a03003 	mov	r3, #3
 100c16c:	e3400107 	movt	r0, #263	; 0x107
 100c170:	e3a02020 	mov	r2, #32
 100c174:	e3a0103e 	mov	r1, #62	; 0x3e
 100c178:	eb003264 	bl	1018b10 <XScuGic_SetPriorityTriggerType>
	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ, \
 100c17c:	e30b2cc0 	movw	r2, #48320	; 0xbcc0
 100c180:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c184:	e1a03004 	mov	r3, r4
 100c188:	e3402100 	movt	r2, #256	; 0x100
 100c18c:	e3400107 	movt	r0, #263	; 0x107
 100c190:	e3a0103e 	mov	r1, #62	; 0x3e
 100c194:	eb0031bc 	bl	101888c <XScuGic_Connect>
	if(error != XST_SUCCESS) {
 100c198:	e2504000 	subs	r4, r0, #0
 100c19c:	1a00001a 	bne	100c20c <acq_init+0x188>
	d_printf(D_INFO, "acquire: SCUGIC connected for FIFO stall IRQ");
 100c1a0:	e30a1800 	movw	r1, #43008	; 0xa800
 100c1a4:	e3a00002 	mov	r0, #2
 100c1a8:	e3401106 	movt	r1, #262	; 0x106
 100c1ac:	eb000f4f 	bl	100fef0 <d_printf>
	XScuGic_Enable(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ);
 100c1b0:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c1b4:	e3a0103d 	mov	r1, #61	; 0x3d
 100c1b8:	e3400107 	movt	r0, #263	; 0x107
 100c1bc:	eb003309 	bl	1018de8 <XScuGic_Enable>
	XScuGic_Enable(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ);
 100c1c0:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 100c1c4:	e3a0103e 	mov	r1, #62	; 0x3e
 100c1c8:	e3400107 	movt	r0, #263	; 0x107
 100c1cc:	eb003305 	bl	1018de8 <XScuGic_Enable>
	d_printf(D_INFO, "acquire: SCUGIC configured");
 100c1d0:	e30a1830 	movw	r1, #43056	; 0xa830
 100c1d4:	e3a00002 	mov	r0, #2
 100c1d8:	e3401106 	movt	r1, #262	; 0x106
 100c1dc:	eb000f43 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 100c1e0:	e5854890 	str	r4, [r5, #2192]	; 0x890
 100c1e4:	e5854894 	str	r4, [r5, #2196]	; 0x894
}
 100c1e8:	e8bd4070 	pop	{r4, r5, r6, lr}
	acq_write_training();
 100c1ec:	eaffff76 	b	100bfcc <acq_write_training>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
 100c1f0:	e30a16e0 	movw	r1, #42720	; 0xa6e0
 100c1f4:	e1a02000 	mov	r2, r0
 100c1f8:	e3401106 	movt	r1, #262	; 0x106
 100c1fc:	e3a00004 	mov	r0, #4
 100c200:	eb000f3a 	bl	100fef0 <d_printf>
		exit(-1);
 100c204:	e3e00000 	mvn	r0, #0
 100c208:	fa0043c2 	blx	101d118 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise FIFO stall IRQ! (error=%d)", error);
 100c20c:	e30a17c0 	movw	r1, #42944	; 0xa7c0
 100c210:	e3a00004 	mov	r0, #4
 100c214:	e1a02004 	mov	r2, r4
 100c218:	e3401106 	movt	r1, #262	; 0x106
 100c21c:	eb000f33 	bl	100fef0 <d_printf>
		exit(-1);
 100c220:	e3e00000 	mvn	r0, #0
 100c224:	fa0043bb 	blx	101d118 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
 100c228:	e30a1758 	movw	r1, #42840	; 0xa758
 100c22c:	e3a00004 	mov	r0, #4
 100c230:	e1a02004 	mov	r2, r4
 100c234:	e3401106 	movt	r1, #262	; 0x106
 100c238:	eb000f2c 	bl	100fef0 <d_printf>
		exit(-1);
 100c23c:	e3e00000 	mvn	r0, #0
 100c240:	fa0043b4 	blx	101d118 <exit>
 100c244:	010753a0 	.word	0x010753a0

0100c248 <acq_get_next_alloc>:
 *
 * If this fails (e.g. no memory) ACQRES_MALLOC_FAIL is returned and values in `next`
 * are left unchanged; otherwise ACQRES_OK is returned.
 */
int acq_get_next_alloc(struct acq_buffer_t *next)
{
 100c248:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}

	/*
	 * Buffer must align with a cache boundary (32 bytes) and end at the end of a cache boundary,
	 * even if the whole size is not used.
	 */
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c24c:	e3055318 	movw	r5, #21272	; 0x5318
 100c250:	e3405107 	movt	r5, #263	; 0x107
{
 100c254:	e1a04000 	mov	r4, r0
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c258:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c25c:	e595676c 	ldr	r6, [r5, #1900]	; 0x76c
 100c260:	e0866000 	add	r6, r6, r0
 100c264:	e3c6601f 	bic	r6, r6, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c268:	e1a01006 	mov	r1, r6
 100c26c:	fa004649 	blx	101db98 <memalign>

	if(work == NULL) {
 100c270:	e250e000 	subs	lr, r0, #0
 100c274:	0a000013 	beq	100c2c8 <acq_get_next_alloc+0x80>
	// Both blocks allocated aligned, so both pointers are identical.  TODO: once tested buff_alloc
	// may be removed entirely.
	next->buff_alloc = work;
	next->buff_acq = work;

	g_acq_state.stats.num_alloc_total++;
 100c278:	e59537f0 	ldr	r3, [r5, #2032]	; 0x7f0
	next->idx = 0;
 100c27c:	e3a01000 	mov	r1, #0
	g_acq_state.stats.num_alloc_total++;
 100c280:	e595c7f4 	ldr	ip, [r5, #2036]	; 0x7f4

	return ACQRES_OK;
 100c284:	e1a00001 	mov	r0, r1
	next->pre_sz = g_acq_state.pre_buffsz;
 100c288:	e5956764 	ldr	r6, [r5, #1892]	; 0x764
	next->flags = ACQBUF_FLAG_ALLOC;
 100c28c:	e3a07080 	mov	r7, #128	; 0x80
	g_acq_state.stats.num_alloc_total++;
 100c290:	e2933001 	adds	r3, r3, #1
	next->idx = 0;
 100c294:	e5841000 	str	r1, [r4]
	next->trigger_at = 0;
 100c298:	e584100c 	str	r1, [r4, #12]
	g_acq_state.stats.num_alloc_total++;
 100c29c:	e0acc001 	adc	ip, ip, r1
	next->next = NULL;
 100c2a0:	e584101c 	str	r1, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 100c2a4:	e5951768 	ldr	r1, [r5, #1896]	; 0x768
	next->flags = ACQBUF_FLAG_ALLOC;
 100c2a8:	e1c471b0 	strh	r7, [r4, #16]
	next->pre_sz = g_acq_state.pre_buffsz;
 100c2ac:	e5846014 	str	r6, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 100c2b0:	e5841018 	str	r1, [r4, #24]
	next->buff_alloc = work;
 100c2b4:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 100c2b8:	e584e008 	str	lr, [r4, #8]
	g_acq_state.stats.num_alloc_total++;
 100c2bc:	e58537f0 	str	r3, [r5, #2032]	; 0x7f0
 100c2c0:	e585c7f4 	str	ip, [r5, #2036]	; 0x7f4
}
 100c2c4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 100c2c8:	e30a184c 	movw	r1, #43084	; 0xa84c
 100c2cc:	e1a02006 	mov	r2, r6
 100c2d0:	e3401106 	movt	r1, #262	; 0x106
 100c2d4:	e3a00004 	mov	r0, #4
 100c2d8:	eb000f04 	bl	100fef0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 100c2dc:	e59537e8 	ldr	r3, [r5, #2024]	; 0x7e8
 100c2e0:	e2855e7f 	add	r5, r5, #2032	; 0x7f0
 100c2e4:	e5152004 	ldr	r2, [r5, #-4]
 100c2e8:	e2933001 	adds	r3, r3, #1
 100c2ec:	e2a22000 	adc	r2, r2, #0
 100c2f0:	e5053008 	str	r3, [r5, #-8]
 100c2f4:	e5052004 	str	r2, [r5, #-4]
		malloc_stats();
 100c2f8:	fa004adc 	blx	101ee70 <malloc_stats>
		return ACQRES_MALLOC_FAIL;
 100c2fc:	e3e00000 	mvn	r0, #0
 100c300:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100c304 <acq_append_next_alloc>:
/*
 * Append a new acquisition buffer to the linked list and set the current pointer to reference
 * this acquisition pointer.
 */
int acq_append_next_alloc()
{
 100c304:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	struct acq_buffer_t *next;
	int res;

	next = malloc(sizeof(struct acq_buffer_t));
 100c308:	e3a00020 	mov	r0, #32
 100c30c:	fa004663 	blx	101dca0 <malloc>

	/*
	 * Allocate the struct that stores the buffer info first.  This is
	 * just a few bytes, but could fail if we are near the memory limit.
	 */
	if(next == NULL) {
 100c310:	e2504000 	subs	r4, r0, #0
 100c314:	0a00003a 	beq	100c404 <acq_append_next_alloc+0x100>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c318:	e3055318 	movw	r5, #21272	; 0x5318
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c31c:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c320:	e3405107 	movt	r5, #263	; 0x107
		g_acq_state.stats.num_alloc_err_total++;
		malloc_stats();
		return ACQRES_MALLOC_FAIL;
	}

	next->next = NULL;
 100c324:	e3a06000 	mov	r6, #0
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c328:	e595776c 	ldr	r7, [r5, #1900]	; 0x76c
	next->flags = ACQBUF_FLAG_ALLOC;
 100c32c:	e3a08080 	mov	r8, #128	; 0x80
	next->next = NULL;
 100c330:	e584601c 	str	r6, [r4, #28]
	next->trigger_at = 0;
 100c334:	e584600c 	str	r6, [r4, #12]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c338:	e0877000 	add	r7, r7, r0
	next->flags = ACQBUF_FLAG_ALLOC;
 100c33c:	e1c481b0 	strh	r8, [r4, #16]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c340:	e3c7701f 	bic	r7, r7, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c344:	e1a01007 	mov	r1, r7
 100c348:	fa004612 	blx	101db98 <memalign>
	if(work == NULL) {
 100c34c:	e250e000 	subs	lr, r0, #0
 100c350:	0a000017 	beq	100c3b4 <acq_append_next_alloc+0xb0>
	 * Set current acquisition next pointer to this structure, increase the index
	 * to be one higher than the last index then move the current pointer to reference
	 * this structure.
	 */
	//d_printf(D_INFO, "AppNext cur:%08x cur->next:%08x next:%08x", g_acq_state.acq_current, g_acq_state.acq_current->next, next);
	g_acq_state.acq_current->next = next;
 100c354:	e5957884 	ldr	r7, [r5, #2180]	; 0x884
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
	g_acq_state.acq_current = next;
	g_acq_state.stats.num_alloc_total++;

	return ACQRES_OK;
 100c358:	e1a00006 	mov	r0, r6
	g_acq_state.stats.num_alloc_total++;
 100c35c:	e59517f0 	ldr	r1, [r5, #2032]	; 0x7f0
	next->idx = 0;
 100c360:	e5846000 	str	r6, [r4]
	g_acq_state.stats.num_alloc_total++;
 100c364:	e59527f4 	ldr	r2, [r5, #2036]	; 0x7f4
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 100c368:	e5973000 	ldr	r3, [r7]
	g_acq_state.stats.num_alloc_total++;
 100c36c:	e2911002 	adds	r1, r1, #2
	next->trigger_at = 0;
 100c370:	e584600c 	str	r6, [r4, #12]
	next->flags = ACQBUF_FLAG_ALLOC;
 100c374:	e1c481b0 	strh	r8, [r4, #16]
	g_acq_state.stats.num_alloc_total++;
 100c378:	e2a22000 	adc	r2, r2, #0
	next->pre_sz = g_acq_state.pre_buffsz;
 100c37c:	e5958764 	ldr	r8, [r5, #1892]	; 0x764
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 100c380:	e2833001 	add	r3, r3, #1
	next->next = NULL;
 100c384:	e584601c 	str	r6, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 100c388:	e5956768 	ldr	r6, [r5, #1896]	; 0x768
	next->buff_alloc = work;
 100c38c:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 100c390:	e584e008 	str	lr, [r4, #8]
	next->pre_sz = g_acq_state.pre_buffsz;
 100c394:	e5848014 	str	r8, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 100c398:	e5846018 	str	r6, [r4, #24]
	g_acq_state.acq_current->next = next;
 100c39c:	e587401c 	str	r4, [r7, #28]
	g_acq_state.stats.num_alloc_total++;
 100c3a0:	e58517f0 	str	r1, [r5, #2032]	; 0x7f0
 100c3a4:	e58527f4 	str	r2, [r5, #2036]	; 0x7f4
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 100c3a8:	e5843000 	str	r3, [r4]
	g_acq_state.acq_current = next;
 100c3ac:	e5854884 	str	r4, [r5, #2180]	; 0x884
}
 100c3b0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 100c3b4:	e30a184c 	movw	r1, #43084	; 0xa84c
 100c3b8:	e1a02007 	mov	r2, r7
 100c3bc:	e3401106 	movt	r1, #262	; 0x106
 100c3c0:	e3a00004 	mov	r0, #4
 100c3c4:	eb000ec9 	bl	100fef0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 100c3c8:	e59537e8 	ldr	r3, [r5, #2024]	; 0x7e8
 100c3cc:	e2855e7f 	add	r5, r5, #2032	; 0x7f0
 100c3d0:	e5152004 	ldr	r2, [r5, #-4]
 100c3d4:	e2933001 	adds	r3, r3, #1
 100c3d8:	e0a22006 	adc	r2, r2, r6
 100c3dc:	e5053008 	str	r3, [r5, #-8]
 100c3e0:	e5052004 	str	r2, [r5, #-4]
		malloc_stats();
 100c3e4:	fa004aa1 	blx	101ee70 <malloc_stats>
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 100c3e8:	e30a18c0 	movw	r1, #43200	; 0xa8c0
 100c3ec:	e3e02000 	mvn	r2, #0
 100c3f0:	e3401106 	movt	r1, #262	; 0x106
 100c3f4:	e3a00004 	mov	r0, #4
 100c3f8:	eb000ebc 	bl	100fef0 <d_printf>
		return ACQRES_MALLOC_FAIL;
 100c3fc:	e3e00000 	mvn	r0, #0
		return res;
 100c400:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for alloc structure", sizeof(struct acq_buffer_t));
 100c404:	e30a1884 	movw	r1, #43140	; 0xa884
 100c408:	e3a00004 	mov	r0, #4
 100c40c:	e3a02020 	mov	r2, #32
 100c410:	e3401106 	movt	r1, #262	; 0x106
 100c414:	eb000eb5 	bl	100fef0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 100c418:	e59f2020 	ldr	r2, [pc, #32]	; 100c440 <acq_append_next_alloc+0x13c>
 100c41c:	e5123008 	ldr	r3, [r2, #-8]
 100c420:	e5121004 	ldr	r1, [r2, #-4]
 100c424:	e2933001 	adds	r3, r3, #1
 100c428:	e2a11000 	adc	r1, r1, #0
 100c42c:	e5023008 	str	r3, [r2, #-8]
 100c430:	e5021004 	str	r1, [r2, #-4]
		malloc_stats();
 100c434:	fa004a8d 	blx	101ee70 <malloc_stats>
 100c438:	e3e00000 	mvn	r0, #0
 100c43c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 100c440:	01075b08 	.word	0x01075b08

0100c444 <acq_free_all_alloc_core>:
/*
 * Free all acquisition buffers starting from a pointer.  Recommend disabling
 * interrupts while executing this function.
 */
void acq_free_all_alloc_core(struct acq_buffer_t *list_base)
{
 100c444:	e92d4030 	push	{r4, r5, lr}
	struct acq_buffer_t *next = list_base;
	struct acq_buffer_t *next_next;

	D_ASSERT(list_base != NULL);
 100c448:	e2504000 	subs	r4, r0, #0
{
 100c44c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(list_base != NULL);
 100c450:	0a000008 	beq	100c478 <acq_free_all_alloc_core+0x34>
	 * a NULL next pointer.
	 */
	while(next != NULL) {
		//d_printf(D_INFO, "FA Ba:%08x n:%08x b:%08x idx:%d nn:%08x fl:%04x", list_base, next, next->buff_alloc, next->idx, next->next, next->flags);

		next_next = next->next;
 100c454:	e594501c 	ldr	r5, [r4, #28]

		// Free the buffer *and* the acquisition structure
		//d_printf(D_INFO, "free 0x%08x [BA]", next->buff_alloc);
		free(next->buff_alloc);
 100c458:	e5940004 	ldr	r0, [r4, #4]
 100c45c:	fa004613 	blx	101dcb0 <free>

		//d_printf(D_INFO, "free 0x%08x (N)", next);
		free(next);
 100c460:	e1a00004 	mov	r0, r4
 100c464:	fa004611 	blx	101dcb0 <free>
	while(next != NULL) {
 100c468:	e2554000 	subs	r4, r5, #0
 100c46c:	1afffff8 	bne	100c454 <acq_free_all_alloc_core+0x10>

		next = next_next;
	}

	//d_printf(D_INFO, "donefree");
}
 100c470:	e28dd00c 	add	sp, sp, #12
 100c474:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(list_base != NULL);
 100c478:	e3a00c03 	mov	r0, #768	; 0x300
 100c47c:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100c480:	e30a290c 	movw	r2, #43276	; 0xa90c
 100c484:	e3091678 	movw	r1, #38520	; 0x9678
 100c488:	e58d0000 	str	r0, [sp]
 100c48c:	e3403106 	movt	r3, #262	; 0x106
 100c490:	e3a00004 	mov	r0, #4
 100c494:	e3402106 	movt	r2, #262	; 0x106
 100c498:	e3401106 	movt	r1, #262	; 0x106
 100c49c:	eb000e93 	bl	100fef0 <d_printf>
 100c4a0:	e3e00062 	mvn	r0, #98	; 0x62
 100c4a4:	fa00431b 	blx	101d118 <exit>

0100c4a8 <acq_free_all_alloc>:
/*
 * Free all acquisition buffers safely.  Interrupts are inhibited while the lists
 * are freed.
 */
void acq_free_all_alloc(int flags)
{
 100c4a8:	e92d4070 	push	{r4, r5, r6, lr}
 100c4ac:	e1a06000 	mov	r6, r0
 100c4b0:	e24dd008 	sub	sp, sp, #8
	//d_printf(D_INFO, "acq_free_all_alloc");

	GLOBAL_IRQ_DISABLE();
 100c4b4:	f10c0080 	cpsid	i

	if(flags & ACQLIST_ACQ) {
 100c4b8:	e3100001 	tst	r0, #1
 100c4bc:	1a000004 	bne	100c4d4 <acq_free_all_alloc+0x2c>

		g_acq_state.acq_first = NULL;
		g_acq_state.acq_current = NULL;
	}

	if(flags & ACQLIST_DONE) {
 100c4c0:	e3160002 	tst	r6, #2
 100c4c4:	1a000014 	bne	100c51c <acq_free_all_alloc+0x74>

		g_acq_state.acq_done_first = NULL;
		g_acq_state.acq_done_current = NULL;
	}

	GLOBAL_IRQ_ENABLE();
 100c4c8:	f1080080 	cpsie	i

	//d_printf(D_INFO, "END acq_free_all_alloc");
}
 100c4cc:	e28dd008 	add	sp, sp, #8
 100c4d0:	e8bd8070 	pop	{r4, r5, r6, pc}
		acq_free_all_alloc_core(g_acq_state.acq_first);
 100c4d4:	e3053318 	movw	r3, #21272	; 0x5318
 100c4d8:	e3403107 	movt	r3, #263	; 0x107
 100c4dc:	e5934880 	ldr	r4, [r3, #2176]	; 0x880
	D_ASSERT(list_base != NULL);
 100c4e0:	e3540000 	cmp	r4, #0
 100c4e4:	0a00001f 	beq	100c568 <acq_free_all_alloc+0xc0>
		next_next = next->next;
 100c4e8:	e594501c 	ldr	r5, [r4, #28]
		free(next->buff_alloc);
 100c4ec:	e5940004 	ldr	r0, [r4, #4]
 100c4f0:	fa0045ee 	blx	101dcb0 <free>
		free(next);
 100c4f4:	e1a00004 	mov	r0, r4
 100c4f8:	fa0045ec 	blx	101dcb0 <free>
	while(next != NULL) {
 100c4fc:	e2554000 	subs	r4, r5, #0
 100c500:	1afffff8 	bne	100c4e8 <acq_free_all_alloc+0x40>
		g_acq_state.acq_first = NULL;
 100c504:	e59f308c 	ldr	r3, [pc, #140]	; 100c598 <acq_free_all_alloc+0xf0>
	if(flags & ACQLIST_DONE) {
 100c508:	e3160002 	tst	r6, #2
		g_acq_state.acq_first = NULL;
 100c50c:	e3a00000 	mov	r0, #0
 100c510:	e3a01000 	mov	r1, #0
 100c514:	e1c300f0 	strd	r0, [r3]
	if(flags & ACQLIST_DONE) {
 100c518:	0affffea 	beq	100c4c8 <acq_free_all_alloc+0x20>
		acq_free_all_alloc_core(g_acq_state.acq_done_first);
 100c51c:	e3053318 	movw	r3, #21272	; 0x5318
 100c520:	e3403107 	movt	r3, #263	; 0x107
 100c524:	e5934888 	ldr	r4, [r3, #2184]	; 0x888
	D_ASSERT(list_base != NULL);
 100c528:	e3540000 	cmp	r4, #0
 100c52c:	0a00000d 	beq	100c568 <acq_free_all_alloc+0xc0>
		next_next = next->next;
 100c530:	e594501c 	ldr	r5, [r4, #28]
		free(next->buff_alloc);
 100c534:	e5940004 	ldr	r0, [r4, #4]
 100c538:	fa0045dc 	blx	101dcb0 <free>
		free(next);
 100c53c:	e1a00004 	mov	r0, r4
 100c540:	fa0045da 	blx	101dcb0 <free>
	while(next != NULL) {
 100c544:	e2554000 	subs	r4, r5, #0
 100c548:	1afffff8 	bne	100c530 <acq_free_all_alloc+0x88>
		g_acq_state.acq_done_first = NULL;
 100c54c:	e59f3048 	ldr	r3, [pc, #72]	; 100c59c <acq_free_all_alloc+0xf4>
 100c550:	e3a00000 	mov	r0, #0
 100c554:	e3a01000 	mov	r1, #0
 100c558:	e14300f8 	strd	r0, [r3, #-8]
	GLOBAL_IRQ_ENABLE();
 100c55c:	f1080080 	cpsie	i
}
 100c560:	e28dd008 	add	sp, sp, #8
 100c564:	e8bd8070 	pop	{r4, r5, r6, pc}
	D_ASSERT(list_base != NULL);
 100c568:	e3a00c03 	mov	r0, #768	; 0x300
 100c56c:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100c570:	e30a290c 	movw	r2, #43276	; 0xa90c
 100c574:	e3091678 	movw	r1, #38520	; 0x9678
 100c578:	e58d0000 	str	r0, [sp]
 100c57c:	e3403106 	movt	r3, #262	; 0x106
 100c580:	e3a00004 	mov	r0, #4
 100c584:	e3402106 	movt	r2, #262	; 0x106
 100c588:	e3401106 	movt	r1, #262	; 0x106
 100c58c:	eb000e57 	bl	100fef0 <d_printf>
 100c590:	e3e00062 	mvn	r0, #98	; 0x62
 100c594:	fa0042df 	blx	101d118 <exit>
 100c598:	01075b98 	.word	0x01075b98
 100c59c:	01075ba8 	.word	0x01075ba8

0100c5a0 <acq_rewind>:
 *
 * Only the currently active acquisition buffer is rewound.
 */
void acq_rewind()
{
	struct acq_buffer_t *next = g_acq_state.acq_first;
 100c5a0:	e3051318 	movw	r1, #21272	; 0x5318
 100c5a4:	e3401107 	movt	r1, #263	; 0x107
 100c5a8:	e5913880 	ldr	r3, [r1, #2176]	; 0x880

	//d_printf(D_INFO, "Start Rewind");

	// Disable interrupts while we process this as we're altering the linked list
	GLOBAL_IRQ_DISABLE();
 100c5ac:	f10c0080 	cpsid	i

	/*
	 * Iterate through the list of allocations starting at the first allocation,
	 * clearing the flags and trigger position.
	 */
	while(next != NULL) {
 100c5b0:	e3530000 	cmp	r3, #0
 100c5b4:	0a000009 	beq	100c5e0 <acq_rewind+0x40>
 100c5b8:	e3a0cd06 	mov	ip, #384	; 0x180
 100c5bc:	e3a00080 	mov	r0, #128	; 0x80
		//d_printf(D_INFO, "RW %08x %d %08x %04x", next, next->idx, next->next, next->flags);

		if(next->flags & ACQBUF_FLAG_PKT_DONE) {
 100c5c0:	e1d321b0 	ldrh	r2, [r3, #16]
 100c5c4:	e2122001 	ands	r2, r2, #1
 100c5c8:	1a00000a 	bne	100c5f8 <acq_rewind+0x58>
			next->flags = ACQBUF_FLAG_READY_CSI | ACQBUF_FLAG_ALLOC;
		} else {
			next->flags = ACQBUF_FLAG_ALLOC;
			next->trigger_at = 0;
 100c5cc:	e583200c 	str	r2, [r3, #12]
 100c5d0:	e1c301b0 	strh	r0, [r3, #16]
		}

		next = next->next;
 100c5d4:	e593301c 	ldr	r3, [r3, #28]
	while(next != NULL) {
 100c5d8:	e3530000 	cmp	r3, #0
 100c5dc:	1afffff7 	bne	100c5c0 <acq_rewind+0x20>
	}

	g_acq_state.acq_current = g_acq_state.acq_first;
 100c5e0:	e5913880 	ldr	r3, [r1, #2176]	; 0x880
	g_acq_state.num_acq_made = 0; // Reset wave counter
 100c5e4:	e3a02000 	mov	r2, #0
 100c5e8:	e5812778 	str	r2, [r1, #1912]	; 0x778
	g_acq_state.acq_current = g_acq_state.acq_first;
 100c5ec:	e5813884 	str	r3, [r1, #2180]	; 0x884

	GLOBAL_IRQ_ENABLE();
 100c5f0:	f1080080 	cpsie	i

	//d_printf(D_INFO, "Done Rewind");
}
 100c5f4:	e12fff1e 	bx	lr
 100c5f8:	e1c3c1b0 	strh	ip, [r3, #16]
		next = next->next;
 100c5fc:	e593301c 	ldr	r3, [r3, #28]
	while(next != NULL) {
 100c600:	e3530000 	cmp	r3, #0
 100c604:	1affffed 	bne	100c5c0 <acq_rewind+0x20>
 100c608:	eafffff4 	b	100c5e0 <acq_rewind+0x40>

0100c60c <acq_swap>:
 * as required.
 *
 * Interrupts are disabled while this process runs.
 */
void acq_swap()
{
 100c60c:	e92d4010 	push	{r4, lr}
 100c610:	e24dd008 	sub	sp, sp, #8
	struct acq_buffer_t *temp_first, *temp_current;

	GLOBAL_IRQ_DISABLE();
 100c614:	f10c0080 	cpsid	i

	D_ASSERT(!(g_acq_state.control & ACQCTRL_FLAG_NO_SWAP));
 100c618:	e3053318 	movw	r3, #21272	; 0x5318
 100c61c:	e300175e 	movw	r1, #1886	; 0x75e
 100c620:	e3403107 	movt	r3, #263	; 0x107
 100c624:	e19320b1 	ldrh	r2, [r3, r1]
 100c628:	e3120004 	tst	r2, #4
 100c62c:	1a000018 	bne	100c694 <acq_swap+0x88>
	D_ASSERT((g_acq_state.control & (ACQCTRL_FLAG_LIST_A_ACQ | ACQCTRL_FLAG_LIST_B_ACQ)));
 100c630:	e3120003 	tst	r2, #3
 100c634:	0a000022 	beq	100c6c4 <acq_swap+0xb8>

	if(g_acq_state.control & ACQCTRL_FLAG_LIST_A_ACQ) {
 100c638:	e3120001 	tst	r2, #1
 100c63c:	1a00000f 	bne	100c680 <acq_swap+0x74>
		g_acq_state.acq_done_first = temp_first;
		g_acq_state.acq_done_current = temp_current;

		g_acq_state.control &= ~ACQCTRL_FLAG_LIST_A_ACQ;
		g_acq_state.control |= ACQCTRL_FLAG_LIST_B_ACQ;
	} else if(g_acq_state.control & ACQCTRL_FLAG_LIST_B_ACQ) {
 100c640:	e3120002 	tst	r2, #2
 100c644:	0a00000a 	beq	100c674 <acq_swap+0x68>
		temp_first = g_acq_state.acq_done_first;
 100c648:	e5934880 	ldr	r4, [r3, #2176]	; 0x880
		g_acq_state.acq_done_first = g_acq_state.acq_first;
		g_acq_state.acq_done_current = g_acq_state.acq_current;
		g_acq_state.acq_first = temp_first;
		g_acq_state.acq_current = temp_current;

		g_acq_state.control &= ~ACQCTRL_FLAG_LIST_B_ACQ;
 100c64c:	e3c22002 	bic	r2, r2, #2
		g_acq_state.acq_first = temp_first;
 100c650:	e593e888 	ldr	lr, [r3, #2184]	; 0x888
		g_acq_state.control |= ACQCTRL_FLAG_LIST_A_ACQ;
 100c654:	e3822001 	orr	r2, r2, #1
		temp_first = g_acq_state.acq_done_first;
 100c658:	e593c884 	ldr	ip, [r3, #2180]	; 0x884
 100c65c:	e593088c 	ldr	r0, [r3, #2188]	; 0x88c
		g_acq_state.control |= ACQCTRL_FLAG_LIST_A_ACQ;
 100c660:	e18320b1 	strh	r2, [r3, r1]
		g_acq_state.acq_first = temp_first;
 100c664:	e5834888 	str	r4, [r3, #2184]	; 0x888
 100c668:	e583e880 	str	lr, [r3, #2176]	; 0x880
 100c66c:	e583c88c 	str	ip, [r3, #2188]	; 0x88c
 100c670:	e5830884 	str	r0, [r3, #2180]	; 0x884
	}

	GLOBAL_IRQ_ENABLE();
 100c674:	f1080080 	cpsie	i
}
 100c678:	e28dd008 	add	sp, sp, #8
 100c67c:	e8bd8010 	pop	{r4, pc}
		g_acq_state.control &= ~ACQCTRL_FLAG_LIST_A_ACQ;
 100c680:	e3c22001 	bic	r2, r2, #1
		g_acq_state.acq_first = g_acq_state.acq_done_first;
 100c684:	e5934880 	ldr	r4, [r3, #2176]	; 0x880
 100c688:	e593e888 	ldr	lr, [r3, #2184]	; 0x888
		g_acq_state.control |= ACQCTRL_FLAG_LIST_B_ACQ;
 100c68c:	e3822002 	orr	r2, r2, #2
 100c690:	eafffff0 	b	100c658 <acq_swap+0x4c>
	D_ASSERT(!(g_acq_state.control & ACQCTRL_FLAG_NO_SWAP));
 100c694:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100c698:	e30a2920 	movw	r2, #43296	; 0xa920
 100c69c:	e3091678 	movw	r1, #38520	; 0x9678
 100c6a0:	e3403106 	movt	r3, #262	; 0x106
 100c6a4:	e3402106 	movt	r2, #262	; 0x106
 100c6a8:	e3000375 	movw	r0, #885	; 0x375
 100c6ac:	e58d0000 	str	r0, [sp]
	D_ASSERT((g_acq_state.control & (ACQCTRL_FLAG_LIST_A_ACQ | ACQCTRL_FLAG_LIST_B_ACQ)));
 100c6b0:	e3a00004 	mov	r0, #4
 100c6b4:	e3401106 	movt	r1, #262	; 0x106
 100c6b8:	eb000e0c 	bl	100fef0 <d_printf>
 100c6bc:	e3e00062 	mvn	r0, #98	; 0x62
 100c6c0:	fa004294 	blx	101d118 <exit>
 100c6c4:	e3000376 	movw	r0, #886	; 0x376
 100c6c8:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100c6cc:	e30a2950 	movw	r2, #43344	; 0xa950
 100c6d0:	e3091678 	movw	r1, #38520	; 0x9678
 100c6d4:	e58d0000 	str	r0, [sp]
 100c6d8:	e3403106 	movt	r3, #262	; 0x106
 100c6dc:	e3402106 	movt	r2, #262	; 0x106
 100c6e0:	eafffff2 	b	100c6b0 <acq_swap+0xa4>

0100c6e4 <acq_prepare_triggered>:
	uint32_t align_mask;
	uint32_t demux;
	int i, error;

	// How can we acquire an empty buffer of no waveforms?
	if(COND_UNLIKELY(num_acq == 0 || pre_sz == 0 || post_sz == 0)) {
 100c6e4:	e3510000 	cmp	r1, #0
 100c6e8:	e16fcf12 	clz	ip, r2
 100c6ec:	e1a0c2ac 	lsr	ip, ip, #5
 100c6f0:	03a0c001 	moveq	ip, #1
 100c6f4:	e3530000 	cmp	r3, #0
 100c6f8:	03a0c001 	moveq	ip, #1
{
 100c6fc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(COND_UNLIKELY(num_acq == 0 || pre_sz == 0 || post_sz == 0)) {
 100c700:	e35c0000 	cmp	ip, #0
{
 100c704:	e24dd014 	sub	sp, sp, #20
	if(COND_UNLIKELY(num_acq == 0 || pre_sz == 0 || post_sz == 0)) {
 100c708:	1a00007a 	bne	100c8f8 <acq_prepare_triggered+0x214>
		d_printf(D_ERROR, "acquire: zero buffer/zero wavecount");
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 8-bit, 12-bit or 14-bit set
	if(COND_UNLIKELY(!(mode_flags & (ACQ_MODE_8BIT | ACQ_MODE_12BIT | ACQ_MODE_14BIT)))) {
 100c70c:	e3100007 	tst	r0, #7
 100c710:	e1a05000 	mov	r5, r0
 100c714:	0a0000fe 	beq	100cb14 <acq_prepare_triggered+0x430>
		d_printf(D_ERROR, "acquire: bit-depth not provided");
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 1ch, 2ch or 4ch set
	if(COND_UNLIKELY(!(mode_flags & (ACQ_MODE_1CH | ACQ_MODE_2CH | ACQ_MODE_4CH)))) {
 100c718:	e31000e0 	tst	r0, #224	; 0xe0
 100c71c:	0a000111 	beq	100cb68 <acq_prepare_triggered+0x484>
		d_printf(D_ERROR, "acquire: channel mode not provided");
		return ACQRES_PARAM_FAIL;
	}

	// Must not have "CONTINUOUS" or "TRIGGERED" set
	if(COND_UNLIKELY(mode_flags & (ACQ_MODE_TRIGGERED | ACQ_MODE_CONTINUOUS))) {
 100c720:	e3100c03 	tst	r0, #768	; 0x300
 100c724:	1a000115 	bne	100cb80 <acq_prepare_triggered+0x49c>
		return ACQRES_PARAM_FAIL;
	}

	error = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 100c728:	e2157001 	ands	r7, r5, #1
 100c72c:	e1a00001 	mov	r0, r1
 100c730:	e1a06003 	mov	r6, r3
 100c734:	0a000064 	beq	100c8cc <acq_prepare_triggered+0x1e8>
		align_mask = ACQ_SAMPLES_ALIGN_8B_AMOD;
		pre_sampct = pre_sz / ACQ_SAMPLES_ALIGN_8B;
		post_sampct = post_sz / ACQ_SAMPLES_ALIGN_8B;
		error |= (post_sz & align_mask) | (pre_sz & align_mask);
 100c738:	e181c002 	orr	ip, r1, r2
		post_sampct = post_sz / ACQ_SAMPLES_ALIGN_8B;
 100c73c:	e1a081a2 	lsr	r8, r2, #3
 100c740:	e21cc007 	ands	ip, ip, #7
		pre_sampct = pre_sz / ACQ_SAMPLES_ALIGN_8B;
 100c744:	e1a011a1 	lsr	r1, r1, #3
		error |= (post_sz & align_mask) | (pre_sz & align_mask);
 100c748:	13a0c001 	movne	ip, #1
		align_mask = ACQ_SAMPLES_ALIGN_8B_AMOD;
 100c74c:	e3a0e007 	mov	lr, #7
		pre_sampct = pre_sz / ACQ_SAMPLES_ALIGN_PR;
		post_sampct = post_sz / ACQ_SAMPLES_ALIGN_PR;
		error |= (post_sz & align_mask) | (pre_sz & align_mask);
	}

	if(COND_UNLIKELY(pre_sz < ACQ_MIN_PREPOST_SIZE || post_sz < ACQ_MIN_PREPOST_SIZE)) {
 100c750:	e3520007 	cmp	r2, #7
 100c754:	83500007 	cmphi	r0, #7
 100c758:	93a03001 	movls	r3, #1
 100c75c:	83a03000 	movhi	r3, #0
		error |= 1;
	}

	if(COND_UNLIKELY(error)) {
 100c760:	e19c3003 	orrs	r3, ip, r3
 100c764:	1a00010b 	bne	100cb98 <acq_prepare_triggered+0x4b4>
		//post_sz *= 8;
		//pre_sz *= 8;
	}
#endif

	g_acq_state.pre_buffsz = pre_sz;
 100c768:	e3054318 	movw	r4, #21272	; 0x5318
	g_acq_state.post_buffsz = post_sz;
	g_acq_state.pre_sampct = pre_sampct;
	g_acq_state.post_sampct = post_sampct;
	g_acq_state.total_buffsz = pre_sz + post_sz;
 100c76c:	e0803002 	add	r3, r0, r2
	g_acq_state.pre_buffsz = pre_sz;
 100c770:	e3404107 	movt	r4, #263	; 0x107

	// If the acquisition is small, set a flag indicating this which will trigger a FIFO reset mode
	// to maximise performance
	if(g_acq_state.total_buffsz <= ACQ_SHORT_THRESHOLD) {
 100c774:	e3530a02 	cmp	r3, #8192	; 0x2000
	g_acq_state.total_buffsz = pre_sz + post_sz;
 100c778:	e584376c 	str	r3, [r4, #1900]	; 0x76c
	/*
	 * Ensure that the total acquisition size doesn't exceed the available memory.  If
	 * that's OK, then free any existing buffers and allocate the memory blocks.  Include an
	 * allocation penalty in our size calculation.
	 */
	total_acq_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) * num_acq;
 100c77c:	e2833020 	add	r3, r3, #32
 100c780:	e0030396 	mul	r3, r6, r3
		mode_flags |= ACQ_MODE_SHORT_WITH_RESET;
 100c784:	93855b01 	orrls	r5, r5, #1024	; 0x400

	if(mode_flags & ACQ_MODE_SUPPORT_SWAPPING) {
 100c788:	e215bb02 	ands	fp, r5, #2048	; 0x800
	g_acq_state.pre_buffsz = pre_sz;
 100c78c:	e5840764 	str	r0, [r4, #1892]	; 0x764
	g_acq_state.post_buffsz = post_sz;
 100c790:	e5842768 	str	r2, [r4, #1896]	; 0x768
	g_acq_state.pre_sampct = pre_sampct;
 100c794:	e5841788 	str	r1, [r4, #1928]	; 0x788
		total_acq_sz *= 2; // Double memory allocation required for two buffers
 100c798:	11a03083 	lslne	r3, r3, #1
	g_acq_state.post_sampct = post_sampct;
 100c79c:	e584878c 	str	r8, [r4, #1932]	; 0x78c
	}

	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 100c7a0:	e3530303 	cmp	r3, #201326592	; 0xc000000
 100c7a4:	8a000126 	bhi	100cc44 <acq_prepare_triggered+0x560>
	 * If both lists pointers are identical (unified lists in use), only free once.
	 * If the list pointers differ, then free both (distinct lists in use)
	 *
	 * XXX: Perhaps there's a better/saner way of doing this?
	 */
	if(g_acq_state.acq_first == g_acq_state.acq_done_first) {
 100c7a8:	e5942880 	ldr	r2, [r4, #2176]	; 0x880
	g_acq_state.state = ACQSTATE_UNINIT;
 100c7ac:	e3a01000 	mov	r1, #0
	if(g_acq_state.acq_first == g_acq_state.acq_done_first) {
 100c7b0:	e5943888 	ldr	r3, [r4, #2184]	; 0x888
	g_acq_state.state = ACQSTATE_UNINIT;
 100c7b4:	e5841000 	str	r1, [r4]
	if(g_acq_state.acq_first == g_acq_state.acq_done_first) {
 100c7b8:	e1520003 	cmp	r2, r3
 100c7bc:	0a00006c 	beq	100c974 <acq_prepare_triggered+0x290>
		}

		g_acq_state.acq_done_first = NULL;
		g_acq_state.acq_first = NULL;
	} else {
		if(g_acq_state.acq_first != NULL) {
 100c7c0:	e3520000 	cmp	r2, #0
 100c7c4:	0a000002 	beq	100c7d4 <acq_prepare_triggered+0xf0>
			acq_free_all_alloc(ACQLIST_ACQ);
 100c7c8:	e3a00001 	mov	r0, #1
 100c7cc:	ebffff35 	bl	100c4a8 <acq_free_all_alloc>
 100c7d0:	e5943888 	ldr	r3, [r4, #2184]	; 0x888
		}

		if(g_acq_state.acq_done_first != NULL) {
 100c7d4:	e3530000 	cmp	r3, #0
 100c7d8:	0a000001 	beq	100c7e4 <acq_prepare_triggered+0x100>
			acq_free_all_alloc(ACQLIST_DONE);
 100c7dc:	e3a00002 	mov	r0, #2
 100c7e0:	ebffff30 	bl	100c4a8 <acq_free_all_alloc>
		}
	}

	first_a = malloc(sizeof(struct acq_buffer_t));
 100c7e4:	e3a00020 	mov	r0, #32
 100c7e8:	fa00452c 	blx	101dca0 <malloc>

	if(first_a == NULL) {
 100c7ec:	e2508000 	subs	r8, r0, #0
 100c7f0:	0a000115 	beq	100cc4c <acq_prepare_triggered+0x568>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c7f4:	e594976c 	ldr	r9, [r4, #1900]	; 0x76c
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c7f8:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c7fc:	e0899000 	add	r9, r9, r0
 100c800:	e3c9901f 	bic	r9, r9, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c804:	e1a01009 	mov	r1, r9
 100c808:	fa0044e2 	blx	101db98 <memalign>
	if(work == NULL) {
 100c80c:	e3500000 	cmp	r0, #0
 100c810:	0a0000a1 	beq	100ca9c <acq_prepare_triggered+0x3b8>
	g_acq_state.stats.num_alloc_total++;
 100c814:	e59f946c 	ldr	r9, [pc, #1132]	; 100cc88 <acq_prepare_triggered+0x5a4>
	next->idx = 0;
 100c818:	e3a02000 	mov	r2, #0
	next->pre_sz = g_acq_state.pre_buffsz;
 100c81c:	e594e764 	ldr	lr, [r4, #1892]	; 0x764
	next->flags = ACQBUF_FLAG_ALLOC;
 100c820:	e3a0a080 	mov	sl, #128	; 0x80
	next->post_sz = g_acq_state.post_buffsz;
 100c824:	e594c768 	ldr	ip, [r4, #1896]	; 0x768
	g_acq_state.stats.num_alloc_total++;
 100c828:	e5993000 	ldr	r3, [r9]
 100c82c:	e5991004 	ldr	r1, [r9, #4]
	next->buff_alloc = work;
 100c830:	e5880004 	str	r0, [r8, #4]
	g_acq_state.stats.num_alloc_total++;
 100c834:	e2933001 	adds	r3, r3, #1
	next->buff_acq = work;
 100c838:	e5880008 	str	r0, [r8, #8]
	g_acq_state.stats.num_alloc_total++;
 100c83c:	e0a11002 	adc	r1, r1, r2
	g_acq_state.acq_A_first = first_a;

	/*
	 * If we support swapping, allocate a second linked list.
	 */
	if(mode_flags & ACQ_MODE_SUPPORT_SWAPPING) {
 100c840:	e15b0002 	cmp	fp, r2
	g_acq_state.acq_first = first_a;
 100c844:	e5848880 	str	r8, [r4, #2176]	; 0x880
 100c848:	e5848884 	str	r8, [r4, #2180]	; 0x884
	g_acq_state.acq_A_first = first_a;
 100c84c:	e5848890 	str	r8, [r4, #2192]	; 0x890
	g_acq_state.stats.num_alloc_total++;
 100c850:	e5893000 	str	r3, [r9]
 100c854:	e5891004 	str	r1, [r9, #4]
	next->pre_sz = g_acq_state.pre_buffsz;
 100c858:	e588e014 	str	lr, [r8, #20]
	next->post_sz = g_acq_state.post_buffsz;
 100c85c:	e588c018 	str	ip, [r8, #24]
	next->idx = 0;
 100c860:	e5882000 	str	r2, [r8]
	next->trigger_at = 0;
 100c864:	e588200c 	str	r2, [r8, #12]
	next->next = NULL;
 100c868:	e588201c 	str	r2, [r8, #28]
	next->flags = ACQBUF_FLAG_ALLOC;
 100c86c:	e1c8a1b0 	strh	sl, [r8, #16]
	if(mode_flags & ACQ_MODE_SUPPORT_SWAPPING) {
 100c870:	1a000047 	bne	100c994 <acq_prepare_triggered+0x2b0>
	 * Allocate all subsequent blocks on start up.  We can't allocate these in the IRQ. Then set
	 * the current pointer back to the first so that we start acquiring from that wave buffer.
	 *
	 * If at any point this fails, bail out and free memory.
	 */
	for(i = 0; i < (num_acq - 1); i++) {
 100c874:	e256a001 	subs	sl, r6, #1
 100c878:	0a00009d 	beq	100caf4 <acq_prepare_triggered+0x410>
	uint32_t pre_sampct = 0, post_sampct = 0;
 100c87c:	e3a09000 	mov	r9, #0
 100c880:	ea000002 	b	100c890 <acq_prepare_triggered+0x1ac>
	for(i = 0; i < (num_acq - 1); i++) {
 100c884:	e153000a 	cmp	r3, sl
 100c888:	0a000022 	beq	100c918 <acq_prepare_triggered+0x234>
 100c88c:	e1a09003 	mov	r9, r3
		error = acq_append_next_alloc();
 100c890:	ebfffe9b 	bl	100c304 <acq_append_next_alloc>
		if(error != ACQRES_OK) {
 100c894:	e2508000 	subs	r8, r0, #0
	for(i = 0; i < (num_acq - 1); i++) {
 100c898:	e2893001 	add	r3, r9, #1
		if(error != ACQRES_OK) {
 100c89c:	0afffff8 	beq	100c884 <acq_prepare_triggered+0x1a0>
			d_printf(D_ERROR, "acquire: error %d while allocating buffer #%d [A], aborting allocation", error, i);
 100c8a0:	e30a1bd4 	movw	r1, #43988	; 0xabd4
 100c8a4:	e3a00004 	mov	r0, #4
 100c8a8:	e1a03009 	mov	r3, r9
 100c8ac:	e3401106 	movt	r1, #262	; 0x106
 100c8b0:	e1a02008 	mov	r2, r8
 100c8b4:	eb000d8d 	bl	100fef0 <d_printf>
			acq_free_all_alloc(ACQLIST_ACQ);
 100c8b8:	e3a00001 	mov	r0, #1
 100c8bc:	ebfffef9 	bl	100c4a8 <acq_free_all_alloc>

	//acq_debug_ll_dump(g_acq_state.acq_first,      "CURR");
	//acq_debug_ll_dump(g_acq_state.acq_done_first, "DONE");

	return ACQRES_OK;
}
 100c8c0:	e1a00008 	mov	r0, r8
 100c8c4:	e28dd014 	add	sp, sp, #20
 100c8c8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 100c8cc:	e3150006 	tst	r5, #6
	uint32_t pre_sampct = 0, post_sampct = 0;
 100c8d0:	01a08007 	moveq	r8, r7
 100c8d4:	01a01007 	moveq	r1, r7
	} else if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 100c8d8:	0affff9c 	beq	100c750 <acq_prepare_triggered+0x6c>
		error |= (post_sz & align_mask) | (pre_sz & align_mask);
 100c8dc:	e180c002 	orr	ip, r0, r2
		pre_sampct = pre_sz / ACQ_SAMPLES_ALIGN_PR;
 100c8e0:	e1a01120 	lsr	r1, r0, #2
		post_sampct = post_sz / ACQ_SAMPLES_ALIGN_PR;
 100c8e4:	e21cc003 	ands	ip, ip, #3
 100c8e8:	e1a08122 	lsr	r8, r2, #2
		error |= (post_sz & align_mask) | (pre_sz & align_mask);
 100c8ec:	13a0c001 	movne	ip, #1
		align_mask = ACQ_SAMPLES_ALIGN_PR_AMOD;
 100c8f0:	e3a0e003 	mov	lr, #3
 100c8f4:	eaffff95 	b	100c750 <acq_prepare_triggered+0x6c>
		d_printf(D_ERROR, "acquire: zero buffer/zero wavecount");
 100c8f8:	e30a199c 	movw	r1, #43420	; 0xa99c
 100c8fc:	e3a00004 	mov	r0, #4
 100c900:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_PARAM_FAIL;
 100c904:	e3e08002 	mvn	r8, #2
		d_printf(D_ERROR, "acquire: zero buffer/zero wavecount");
 100c908:	eb000d78 	bl	100fef0 <d_printf>
}
 100c90c:	e1a00008 	mov	r0, r8
 100c910:	e28dd014 	add	sp, sp, #20
 100c914:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(mode_flags & ACQ_MODE_SUPPORT_SWAPPING) {
 100c918:	e35b0000 	cmp	fp, #0
 100c91c:	0a000074 	beq	100caf4 <acq_prepare_triggered+0x410>
		g_acq_state.acq_current = g_acq_state.acq_B_first;
 100c920:	e5943894 	ldr	r3, [r4, #2196]	; 0x894
		g_acq_state.acq_first = g_acq_state.acq_B_first;
 100c924:	e5843880 	str	r3, [r4, #2176]	; 0x880
 100c928:	e5843884 	str	r3, [r4, #2180]	; 0x884
		for(i = 0; i < (num_acq - 1); i++) {
 100c92c:	ea000002 	b	100c93c <acq_prepare_triggered+0x258>
 100c930:	e1590008 	cmp	r9, r8
 100c934:	e1a08003 	mov	r8, r3
 100c938:	0a000037 	beq	100ca1c <acq_prepare_triggered+0x338>
			error = acq_append_next_alloc();
 100c93c:	ebfffe70 	bl	100c304 <acq_append_next_alloc>
			if(error != ACQRES_OK) {
 100c940:	e3500000 	cmp	r0, #0
		for(i = 0; i < (num_acq - 1); i++) {
 100c944:	e2883001 	add	r3, r8, #1
			if(error != ACQRES_OK) {
 100c948:	0afffff8 	beq	100c930 <acq_prepare_triggered+0x24c>
				d_printf(D_ERROR, "acquire: error %d while allocating buffer #%d [A], aborting allocation", error, i);
 100c94c:	e30a1bd4 	movw	r1, #43988	; 0xabd4
 100c950:	e1a02000 	mov	r2, r0
 100c954:	e1a03008 	mov	r3, r8
 100c958:	e3401106 	movt	r1, #262	; 0x106
 100c95c:	e3a00004 	mov	r0, #4
			error = acq_append_next_alloc();
 100c960:	e1a08002 	mov	r8, r2
				d_printf(D_ERROR, "acquire: error %d while allocating buffer #%d [A], aborting allocation", error, i);
 100c964:	eb000d61 	bl	100fef0 <d_printf>
				acq_free_all_alloc(ACQLIST_ACQ); // param ACQLIST_ACQ is correct as we have temporarily swapped the list pointers
 100c968:	e3a00001 	mov	r0, #1
 100c96c:	ebfffecd 	bl	100c4a8 <acq_free_all_alloc>
				return error;
 100c970:	eaffffd2 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		if(g_acq_state.acq_first != NULL) {
 100c974:	e1520001 	cmp	r2, r1
 100c978:	0a000001 	beq	100c984 <acq_prepare_triggered+0x2a0>
			acq_free_all_alloc(ACQLIST_ACQ);
 100c97c:	e3a00001 	mov	r0, #1
 100c980:	ebfffec8 	bl	100c4a8 <acq_free_all_alloc>
		g_acq_state.acq_done_first = NULL;
 100c984:	e3a03000 	mov	r3, #0
 100c988:	e5843888 	str	r3, [r4, #2184]	; 0x888
		g_acq_state.acq_first = NULL;
 100c98c:	e5843880 	str	r3, [r4, #2176]	; 0x880
 100c990:	eaffff93 	b	100c7e4 <acq_prepare_triggered+0x100>
		first_b = malloc(sizeof(struct acq_buffer_t));
 100c994:	e3a00020 	mov	r0, #32
 100c998:	fa0044c0 	blx	101dca0 <malloc>
		if(first_b == NULL) {
 100c99c:	e2508000 	subs	r8, r0, #0
 100c9a0:	0a0000b1 	beq	100cc6c <acq_prepare_triggered+0x588>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c9a4:	e594376c 	ldr	r3, [r4, #1900]	; 0x76c
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c9a8:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100c9ac:	e0833000 	add	r3, r3, r0
 100c9b0:	e3c3301f 	bic	r3, r3, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100c9b4:	e1a01003 	mov	r1, r3
 100c9b8:	e58d300c 	str	r3, [sp, #12]
 100c9bc:	fa004475 	blx	101db98 <memalign>
	if(work == NULL) {
 100c9c0:	e3500000 	cmp	r0, #0
 100c9c4:	e59d300c 	ldr	r3, [sp, #12]
 100c9c8:	e3a02000 	mov	r2, #0
 100c9cc:	0a000089 	beq	100cbf8 <acq_prepare_triggered+0x514>
	g_acq_state.stats.num_alloc_total++;
 100c9d0:	e899000a 	ldm	r9, {r1, r3}
	next->idx = 0;
 100c9d4:	e5882000 	str	r2, [r8]
	next->trigger_at = 0;
 100c9d8:	e588200c 	str	r2, [r8, #12]
	g_acq_state.stats.num_alloc_total++;
 100c9dc:	e2911001 	adds	r1, r1, #1
	next->pre_sz = g_acq_state.pre_buffsz;
 100c9e0:	e594c764 	ldr	ip, [r4, #1892]	; 0x764
	next->next = NULL;
 100c9e4:	e588201c 	str	r2, [r8, #28]
	g_acq_state.stats.num_alloc_total++;
 100c9e8:	e2a33000 	adc	r3, r3, #0
	next->post_sz = g_acq_state.post_buffsz;
 100c9ec:	e5942768 	ldr	r2, [r4, #1896]	; 0x768
	next->flags = ACQBUF_FLAG_ALLOC;
 100c9f0:	e1c8a1b0 	strh	sl, [r8, #16]
	for(i = 0; i < (num_acq - 1); i++) {
 100c9f4:	e256a001 	subs	sl, r6, #1
	next->buff_alloc = work;
 100c9f8:	e5880004 	str	r0, [r8, #4]
	next->buff_acq = work;
 100c9fc:	e5880008 	str	r0, [r8, #8]
		g_acq_state.acq_done_first = first_b;
 100ca00:	e5848888 	str	r8, [r4, #2184]	; 0x888
 100ca04:	e584888c 	str	r8, [r4, #2188]	; 0x88c
		g_acq_state.acq_B_first = first_b;
 100ca08:	e5848894 	str	r8, [r4, #2196]	; 0x894
	g_acq_state.stats.num_alloc_total++;
 100ca0c:	e889000a 	stm	r9, {r1, r3}
	next->pre_sz = g_acq_state.pre_buffsz;
 100ca10:	e588c014 	str	ip, [r8, #20]
	next->post_sz = g_acq_state.post_buffsz;
 100ca14:	e5882018 	str	r2, [r8, #24]
	for(i = 0; i < (num_acq - 1); i++) {
 100ca18:	1affff97 	bne	100c87c <acq_prepare_triggered+0x198>
		g_acq_state.acq_current = g_acq_state.acq_A_first;
 100ca1c:	e5943890 	ldr	r3, [r4, #2192]	; 0x890
		g_acq_state.control = ACQCTRL_FLAG_LIST_A_ACQ;
 100ca20:	e300275e 	movw	r2, #1886	; 0x75e
 100ca24:	e3a01001 	mov	r1, #1
 100ca28:	e18410b2 	strh	r1, [r4, r2]
		g_acq_state.acq_first = g_acq_state.acq_A_first;
 100ca2c:	e5843880 	str	r3, [r4, #2176]	; 0x880
 100ca30:	e5843884 	str	r3, [r4, #2180]	; 0x884
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 100ca34:	e5943788 	ldr	r3, [r4, #1928]	; 0x788
	g_acq_state.num_acq_made = 0;
 100ca38:	e3a02000 	mov	r2, #0
	_FAB_CFG_ACCESS(reg) = data;
 100ca3c:	e3a01000 	mov	r1, #0
	g_acq_state.num_acq_request = num_acq;
 100ca40:	e5846774 	str	r6, [r4, #1908]	; 0x774
	g_acq_state.num_acq_made = 0;
 100ca44:	e5842778 	str	r2, [r4, #1912]	; 0x778
 100ca48:	e34413c0 	movt	r1, #17344	; 0x43c0
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 100ca4c:	e2433001 	sub	r3, r3, #1
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 100ca50:	e300075c 	movw	r0, #1884	; 0x75c
 100ca54:	e3852c01 	orr	r2, r5, #256	; 0x100
	if(mode_flags & ACQ_MODE_8BIT) {
 100ca58:	e3570000 	cmp	r7, #0
	g_acq_state.state = ACQSTATE_STOPPED;
 100ca5c:	e3a06001 	mov	r6, #1
 100ca60:	e3a07000 	mov	r7, #0
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 100ca64:	e18420b0 	strh	r2, [r4, r0]
	g_acq_state.state = ACQSTATE_STOPPED;
 100ca68:	e1c460f0 	strd	r6, [r4]
 100ca6c:	e5813040 	str	r3, [r1, #64]	; 0x40
	fabcfg_write(FAB_CFG_ACQ_SIZE_B, g_acq_state.post_sampct - 1);
 100ca70:	e594378c 	ldr	r3, [r4, #1932]	; 0x78c
 100ca74:	e2433001 	sub	r3, r3, #1
 100ca78:	e5813044 	str	r3, [r1, #68]	; 0x44
	if(mode_flags & ACQ_MODE_8BIT) {
 100ca7c:	1a00002a 	bne	100cb2c <acq_prepare_triggered+0x448>
	} else if(mode_flags & ACQ_MODE_12BIT) {
 100ca80:	e3150002 	tst	r5, #2
 100ca84:	0a000050 	beq	100cbcc <acq_prepare_triggered+0x4e8>
 100ca88:	e3a01014 	mov	r1, #20
 100ca8c:	e3a02012 	mov	r2, #18
 100ca90:	e3a03011 	mov	r3, #17
		demux |= ADCDEMUX_12BIT;
 100ca94:	e3a00010 	mov	r0, #16
 100ca98:	ea000027 	b	100cb3c <acq_prepare_triggered+0x458>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 100ca9c:	e30a184c 	movw	r1, #43084	; 0xa84c
 100caa0:	e1a02009 	mov	r2, r9
 100caa4:	e3a00004 	mov	r0, #4
 100caa8:	e3401106 	movt	r1, #262	; 0x106
 100caac:	eb000d0f 	bl	100fef0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 100cab0:	e59f21d0 	ldr	r2, [pc, #464]	; 100cc88 <acq_prepare_triggered+0x5a4>
		return ACQRES_MALLOC_FAIL;
 100cab4:	e3e08000 	mvn	r8, #0
		g_acq_state.stats.num_alloc_err_total++;
 100cab8:	e5123008 	ldr	r3, [r2, #-8]
 100cabc:	e5121004 	ldr	r1, [r2, #-4]
 100cac0:	e2933001 	adds	r3, r3, #1
 100cac4:	e2a11000 	adc	r1, r1, #0
 100cac8:	e5023008 	str	r3, [r2, #-8]
 100cacc:	e5021004 	str	r1, [r2, #-4]
		malloc_stats();
 100cad0:	fa0048e6 	blx	101ee70 <malloc_stats>
		d_printf(D_ERROR, "acquire: unable to get allocation for first-A buffer: error %d", error);
 100cad4:	e30a1b0c 	movw	r1, #43788	; 0xab0c
 100cad8:	e1a02008 	mov	r2, r8
 100cadc:	e3401106 	movt	r1, #262	; 0x106
 100cae0:	e3a00004 	mov	r0, #4
 100cae4:	eb000d01 	bl	100fef0 <d_printf>
}
 100cae8:	e1a00008 	mov	r0, r8
 100caec:	e28dd014 	add	sp, sp, #20
 100caf0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		g_acq_state.acq_current = g_acq_state.acq_first;
 100caf4:	e5943880 	ldr	r3, [r4, #2176]	; 0x880
		g_acq_state.control = ACQCTRL_FLAG_NO_SWAP;
 100caf8:	e300275e 	movw	r2, #1886	; 0x75e
 100cafc:	e3a01004 	mov	r1, #4
 100cb00:	e18410b2 	strh	r1, [r4, r2]
		g_acq_state.acq_current = g_acq_state.acq_first;
 100cb04:	e5843884 	str	r3, [r4, #2180]	; 0x884
		g_acq_state.acq_done_first = g_acq_state.acq_first;
 100cb08:	e5843888 	str	r3, [r4, #2184]	; 0x888
		g_acq_state.acq_done_current = g_acq_state.acq_first;
 100cb0c:	e584388c 	str	r3, [r4, #2188]	; 0x88c
		g_acq_state.control = ACQCTRL_FLAG_NO_SWAP;
 100cb10:	eaffffc7 	b	100ca34 <acq_prepare_triggered+0x350>
		d_printf(D_ERROR, "acquire: bit-depth not provided");
 100cb14:	e30a19c0 	movw	r1, #43456	; 0xa9c0
 100cb18:	e3a00004 	mov	r0, #4
 100cb1c:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_PARAM_FAIL;
 100cb20:	e3e08002 	mvn	r8, #2
		d_printf(D_ERROR, "acquire: bit-depth not provided");
 100cb24:	eb000cf1 	bl	100fef0 <d_printf>
		return ACQRES_PARAM_FAIL;
 100cb28:	eaffff64 	b	100c8c0 <acq_prepare_triggered+0x1dc>
 100cb2c:	e3a0100c 	mov	r1, #12
 100cb30:	e3a0200a 	mov	r2, #10
 100cb34:	e3a03009 	mov	r3, #9
		demux |= ADCDEMUX_8BIT;
 100cb38:	e3a00008 	mov	r0, #8
	if(mode_flags & ACQ_MODE_1CH) {
 100cb3c:	e3150020 	tst	r5, #32
 100cb40:	1a000002 	bne	100cb50 <acq_prepare_triggered+0x46c>
	} else if(mode_flags & ACQ_MODE_2CH) {
 100cb44:	e3150040 	tst	r5, #64	; 0x40
		demux |= ADCDEMUX_2CH;
 100cb48:	11a03002 	movne	r3, r2
	} else if(mode_flags & ACQ_MODE_2CH) {
 100cb4c:	0a00001a 	beq	100cbbc <acq_prepare_triggered+0x4d8>
	return ACQRES_OK;
 100cb50:	e3a08000 	mov	r8, #0
	g_acq_state.demux_reg = demux;
 100cb54:	e5843790 	str	r3, [r4, #1936]	; 0x790
	d_dump_malloc_info();
 100cb58:	eb000e2c 	bl	1010410 <d_dump_malloc_info>
}
 100cb5c:	e1a00008 	mov	r0, r8
 100cb60:	e28dd014 	add	sp, sp, #20
 100cb64:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		d_printf(D_ERROR, "acquire: channel mode not provided");
 100cb68:	e30a19e0 	movw	r1, #43488	; 0xa9e0
 100cb6c:	e3a00004 	mov	r0, #4
 100cb70:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_PARAM_FAIL;
 100cb74:	e3e08002 	mvn	r8, #2
		d_printf(D_ERROR, "acquire: channel mode not provided");
 100cb78:	eb000cdc 	bl	100fef0 <d_printf>
		return ACQRES_PARAM_FAIL;
 100cb7c:	eaffff4f 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		d_printf(D_ERROR, "acquire: triggered or continuous flag set (both bits must be clear)");
 100cb80:	e30a1a04 	movw	r1, #43524	; 0xaa04
 100cb84:	e3a00004 	mov	r0, #4
 100cb88:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_PARAM_FAIL;
 100cb8c:	e3e08002 	mvn	r8, #2
		d_printf(D_ERROR, "acquire: triggered or continuous flag set (both bits must be clear)");
 100cb90:	eb000cd6 	bl	100fef0 <d_printf>
		return ACQRES_PARAM_FAIL;
 100cb94:	eaffff49 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d req_align_mask=0x%08x)", \
 100cb98:	e30a1a48 	movw	r1, #43592	; 0xaa48
 100cb9c:	e1a03002 	mov	r3, r2
 100cba0:	e58de000 	str	lr, [sp]
 100cba4:	e1a02000 	mov	r2, r0
 100cba8:	e3401106 	movt	r1, #262	; 0x106
 100cbac:	e3a00004 	mov	r0, #4
 100cbb0:	eb000cce 	bl	100fef0 <d_printf>
		return ACQRES_ALIGN_FAIL;
 100cbb4:	e3e08001 	mvn	r8, #1
 100cbb8:	eaffff40 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		demux |= ADCDEMUX_4CH;
 100cbbc:	e3150080 	tst	r5, #128	; 0x80
 100cbc0:	01a03000 	moveq	r3, r0
 100cbc4:	11a03001 	movne	r3, r1
 100cbc8:	eaffffe0 	b	100cb50 <acq_prepare_triggered+0x46c>
	} else if(mode_flags & ACQ_MODE_14BIT) {
 100cbcc:	e2053004 	and	r3, r5, #4
 100cbd0:	e3530000 	cmp	r3, #0
 100cbd4:	03a01004 	moveq	r1, #4
 100cbd8:	13a01024 	movne	r1, #36	; 0x24
 100cbdc:	03a02002 	moveq	r2, #2
 100cbe0:	13a02022 	movne	r2, #34	; 0x22
 100cbe4:	03a03001 	moveq	r3, #1
 100cbe8:	13a03021 	movne	r3, #33	; 0x21
 100cbec:	03a00000 	moveq	r0, #0
 100cbf0:	13a00020 	movne	r0, #32
 100cbf4:	eaffffd0 	b	100cb3c <acq_prepare_triggered+0x458>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 100cbf8:	e30a184c 	movw	r1, #43084	; 0xa84c
 100cbfc:	e1a02003 	mov	r2, r3
 100cc00:	e3401106 	movt	r1, #262	; 0x106
 100cc04:	e3a00004 	mov	r0, #4
 100cc08:	eb000cb8 	bl	100fef0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 100cc0c:	e5193008 	ldr	r3, [r9, #-8]
		return ACQRES_MALLOC_FAIL;
 100cc10:	e3e08000 	mvn	r8, #0
		g_acq_state.stats.num_alloc_err_total++;
 100cc14:	e5192004 	ldr	r2, [r9, #-4]
 100cc18:	e2933001 	adds	r3, r3, #1
 100cc1c:	e2a22000 	adc	r2, r2, #0
 100cc20:	e5093008 	str	r3, [r9, #-8]
 100cc24:	e5092004 	str	r2, [r9, #-4]
		malloc_stats();
 100cc28:	fa004890 	blx	101ee70 <malloc_stats>
			d_printf(D_ERROR, "acquire: unable to get allocation for first-B buffer: error %d", error);
 100cc2c:	e30a1b94 	movw	r1, #43924	; 0xab94
 100cc30:	e1a02008 	mov	r2, r8
 100cc34:	e3401106 	movt	r1, #262	; 0x106
 100cc38:	e3a00004 	mov	r0, #4
 100cc3c:	eb000cab 	bl	100fef0 <d_printf>
			return error;
 100cc40:	eaffff1e 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		return ACQRES_TOTAL_MALLOC_FAIL;
 100cc44:	e3e08003 	mvn	r8, #3
 100cc48:	eaffff1c 	b	100c8c0 <acq_prepare_triggered+0x1dc>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first-A entry in acquisition", sizeof(struct acq_buffer_t));
 100cc4c:	e30a1ac4 	movw	r1, #43716	; 0xaac4
 100cc50:	e3a02020 	mov	r2, #32
 100cc54:	e3401106 	movt	r1, #262	; 0x106
 100cc58:	e3a00004 	mov	r0, #4
 100cc5c:	eb000ca3 	bl	100fef0 <d_printf>
		return ACQRES_MALLOC_FAIL;
 100cc60:	e3e08000 	mvn	r8, #0
		malloc_stats();
 100cc64:	fa004881 	blx	101ee70 <malloc_stats>
		return ACQRES_MALLOC_FAIL;
 100cc68:	eaffff14 	b	100c8c0 <acq_prepare_triggered+0x1dc>
			d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first-B entry in acquisition", sizeof(struct acq_buffer_t));
 100cc6c:	e30a1b4c 	movw	r1, #43852	; 0xab4c
 100cc70:	e3a02020 	mov	r2, #32
 100cc74:	e3401106 	movt	r1, #262	; 0x106
 100cc78:	e3a00004 	mov	r0, #4
 100cc7c:	eb000c9b 	bl	100fef0 <d_printf>
			return ACQRES_MALLOC_FAIL;
 100cc80:	e3e08000 	mvn	r8, #0
 100cc84:	eaffff0d 	b	100c8c0 <acq_prepare_triggered+0x1dc>
 100cc88:	01075b08 	.word	0x01075b08

0100cc8c <acq_start>:
 * 			ACQRES_NOT_IMPLEMENTED if the mode is not presently supported;
 * 			ACQRES_DMA_FAIL if DMA task could not be started;
 * 			ACQRES_OK if acquisition task started successfully.
 */
int acq_start(int reset_fifo)
{
 100cc8c:	e92d4070 	push	{r4, r5, r6, lr}
	int error;

	//d_printf(D_INFO, "acquire: starts");

	if(COND_UNLIKELY(g_acq_state.state == ACQSTATE_UNINIT)) {
 100cc90:	e3054318 	movw	r4, #21272	; 0x5318
 100cc94:	e3404107 	movt	r4, #263	; 0x107
 100cc98:	e5943000 	ldr	r3, [r4]
 100cc9c:	e3530000 	cmp	r3, #0
 100cca0:	0a00003e 	beq	100cda0 <acq_start+0x114>
	if(!(g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE)) {
		return ACQRES_NOT_STOPPED;
	}
#endif

	if(g_acq_state.acq_mode_flags & ACQ_MODE_TRIGGERED) {
 100cca4:	e300375c 	movw	r3, #1884	; 0x75c
 100cca8:	e19420b3 	ldrh	r2, [r4, r3]
 100ccac:	e3120c01 	tst	r2, #256	; 0x100
 100ccb0:	0a000040 	beq	100cdb8 <acq_start+0x12c>
		XAxiDma_Reset(&g_acq_state.dma);
 100ccb4:	e1a05000 	mov	r5, r0
 100ccb8:	e2840008 	add	r0, r4, #8
 100ccbc:	eb002141 	bl	10151c8 <XAxiDma_Reset>
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 100ccc0:	e5942008 	ldr	r2, [r4, #8]

		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 100ccc4:	e5941884 	ldr	r1, [r4, #2180]	; 0x884
 100ccc8:	e5923030 	ldr	r3, [r2, #48]	; 0x30
 100cccc:	e5910008 	ldr	r0, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 100ccd0:	e3833a07 	orr	r3, r3, #28672	; 0x7000
	*LocalAddr = Value;
 100ccd4:	e5823030 	str	r3, [r2, #48]	; 0x30
		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 100ccd8:	e594176c 	ldr	r1, [r4, #1900]	; 0x76c
 100ccdc:	eb003652 	bl	101a62c <Xil_DCacheFlushRange>
		dsb();
 100cce0:	f57ff04f 	dsb	sy

		//d_printf(D_INFO, "acquire: %d bytes", g_acq_state.pre_buffsz);
		error = _acq_core_dma_start((uint32_t)g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz);
 100cce4:	e5941884 	ldr	r1, [r4, #2180]	; 0x884
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 100cce8:	e2840008 	add	r0, r4, #8
 100ccec:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 100ccf0:	e3a03001 	mov	r3, #1
 100ccf4:	e5911008 	ldr	r1, [r1, #8]
 100ccf8:	eb00230e 	bl	1015938 <XAxiDma_SimpleTransfer>
	if(error != XST_SUCCESS) {
 100ccfc:	e2506000 	subs	r6, r0, #0
 100cd00:	1a000032 	bne	100cdd0 <acq_start+0x144>
			return ACQRES_DMA_FAIL;
		}

		// Ensure we clear the overrun flag as this is a new packet.  If this is not cleared
		// we cannot recover from overrun.
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 100cd04:	e5940884 	ldr	r0, [r4, #2180]	; 0x884

		// Start the transaction: initially with triggers masked and not in POST_TRIG mode
		_acq_set_ctrl_a(ACQ_CTRL_A_DATA_VALID | ACQ_CTRL_A_RUN | ACQ_CTRL_A_TRIG_MASK | ACQ_CTRL_A_AXI_RUN);

		// Reset the FIFO, if needed
		if(reset_fifo == ACQ_START_FIFO_RESET) {
 100cd08:	e3550001 	cmp	r5, #1
	return *(volatile u32 *) Addr;
 100cd0c:	e5942088 	ldr	r2, [r4, #136]	; 0x88
 100cd10:	e3a05000 	mov	r5, #0
 100cd14:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100cd18:	e34453c0 	movt	r5, #17344	; 0x43c0
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 100cd1c:	e1d011b0 	ldrh	r1, [r0, #16]
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL;
 100cd20:	e3a0c001 	mov	ip, #1
 100cd24:	e5922000 	ldr	r2, [r2]
 100cd28:	e3c33b82 	bic	r3, r3, #133120	; 0x20800
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 100cd2c:	e3c11002 	bic	r1, r1, #2
 100cd30:	e3c33050 	bic	r3, r3, #80	; 0x50
	g_acq_state.dmacr_state = XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_CR_OFFSET);
 100cd34:	e5842784 	str	r2, [r4, #1924]	; 0x784
	g_acq_state.acq_ctrl_a |= bitmask;
 100cd38:	e3832f41 	orr	r2, r3, #260	; 0x104
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 100cd3c:	e1c011b0 	strh	r1, [r0, #16]
 100cd40:	e3822003 	orr	r2, r2, #3
		g_acq_state.acq_early_abort = 0;
 100cd44:	e5d41760 	ldrb	r1, [r4, #1888]	; 0x760
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL;
 100cd48:	e3a00002 	mov	r0, #2
 100cd4c:	e8841001 	stm	r4, {r0, ip}
		g_acq_state.acq_early_abort = 0;
 100cd50:	e7c01016 	bfi	r1, r6, #0, #1
 100cd54:	e5c41760 	strb	r1, [r4, #1888]	; 0x760
 100cd58:	e5853050 	str	r3, [r5, #80]	; 0x50
 100cd5c:	e5842780 	str	r2, [r4, #1920]	; 0x780
 100cd60:	e5852050 	str	r2, [r5, #80]	; 0x50
		if(reset_fifo == ACQ_START_FIFO_RESET) {
 100cd64:	0a000001 	beq	100cd70 <acq_start+0xe4>
		return ACQRES_OK;
	} else {
		d_printf(D_ERROR, "acquire: mode unsupported (0x%08x)", g_acq_state.acq_mode_flags);
		return ACQRES_NOT_IMPLEMENTED;
	}
}
 100cd68:	e1a00006 	mov	r0, r6
 100cd6c:	e8bd8070 	pop	{r4, r5, r6, pc}
 100cd70:	e3833f49 	orr	r3, r3, #292	; 0x124
	bogo_delay(10);
 100cd74:	e3a0000a 	mov	r0, #10
 100cd78:	e3833003 	orr	r3, r3, #3
 100cd7c:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100cd80:	e5853050 	str	r3, [r5, #80]	; 0x50
 100cd84:	eb000c40 	bl	100fe8c <bogo_delay>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100cd88:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
}
 100cd8c:	e1a00006 	mov	r0, r6
 100cd90:	e3c33020 	bic	r3, r3, #32
 100cd94:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100cd98:	e5853050 	str	r3, [r5, #80]	; 0x50
 100cd9c:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "ACQSTATE_UNINIT");
 100cda0:	e30a1534 	movw	r1, #42292	; 0xa534
 100cda4:	e3a00004 	mov	r0, #4
 100cda8:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_NOT_INITIALISED;
 100cdac:	e3e06005 	mvn	r6, #5
		d_printf(D_ERROR, "ACQSTATE_UNINIT");
 100cdb0:	eb000c4e 	bl	100fef0 <d_printf>
		return ACQRES_NOT_INITIALISED;
 100cdb4:	eaffffeb 	b	100cd68 <acq_start+0xdc>
		d_printf(D_ERROR, "acquire: mode unsupported (0x%08x)", g_acq_state.acq_mode_flags);
 100cdb8:	e30a1c44 	movw	r1, #44100	; 0xac44
 100cdbc:	e3a00004 	mov	r0, #4
 100cdc0:	e3401106 	movt	r1, #262	; 0x106
		return ACQRES_NOT_IMPLEMENTED;
 100cdc4:	e3e06006 	mvn	r6, #6
		d_printf(D_ERROR, "acquire: mode unsupported (0x%08x)", g_acq_state.acq_mode_flags);
 100cdc8:	eb000c48 	bl	100fef0 <d_printf>
		return ACQRES_NOT_IMPLEMENTED;
 100cdcc:	eaffffe5 	b	100cd68 <acq_start+0xdc>
		d_printf(D_ERROR, "acquire: unable to start DMA core, error %d", error);
 100cdd0:	e30a15c8 	movw	r1, #42440	; 0xa5c8
 100cdd4:	e1a02006 	mov	r2, r6
 100cdd8:	e3401106 	movt	r1, #262	; 0x106
 100cddc:	e3a00004 	mov	r0, #4
 100cde0:	eb000c42 	bl	100fef0 <d_printf>
			d_printf(D_ERROR, "acquire: unable to start DMA, error %d", error);
 100cde4:	e30a1c1c 	movw	r1, #44060	; 0xac1c
 100cde8:	e3e02004 	mvn	r2, #4
 100cdec:	e3401106 	movt	r1, #262	; 0x106
 100cdf0:	e3a00004 	mov	r0, #4
 100cdf4:	eb000c3d 	bl	100fef0 <d_printf>
			return ACQRES_DMA_FAIL;
 100cdf8:	e3e06004 	mvn	r6, #4
 100cdfc:	eaffffd9 	b	100cd68 <acq_start+0xdc>

0100ce00 <_acq_irq_rx_handler>:
	irq_status = XAxiDma_BdRingGetIrq(bd_ring);
 100ce00:	e5902000 	ldr	r2, [r0]
{
 100ce04:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
		XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 100ce08:	e3054318 	movw	r4, #21272	; 0x5318
{
 100ce0c:	e24dd014 	sub	sp, sp, #20
	irq_status = XAxiDma_BdRingGetIrq(bd_ring);
 100ce10:	e2821004 	add	r1, r2, #4
 100ce14:	e5923004 	ldr	r3, [r2, #4]
	if(irq_status & XAXIDMA_IRQ_ERROR_MASK) {
 100ce18:	e3130901 	tst	r3, #16384	; 0x4000
	irq_status = XAxiDma_BdRingGetIrq(bd_ring);
 100ce1c:	e2036a07 	and	r6, r3, #28672	; 0x7000
	*LocalAddr = Value;
 100ce20:	13a0c901 	movne	ip, #16384	; 0x4000
		XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 100ce24:	13404107 	movtne	r4, #263	; 0x107
 100ce28:	1582c004 	strne	ip, [r2, #4]
 100ce2c:	13a0ea07 	movne	lr, #28672	; 0x7000
 100ce30:	1594c008 	ldrne	ip, [r4, #8]
 100ce34:	03404107 	movteq	r4, #263	; 0x107
 100ce38:	158ce004 	strne	lr, [ip, #4]
	if(irq_status & XAXIDMA_IRQ_IOC_MASK) {
 100ce3c:	e3130a01 	tst	r3, #4096	; 0x1000
 100ce40:	0a000041 	beq	100cf4c <_acq_irq_rx_handler+0x14c>
		switch(g_acq_state.sub_state) {
 100ce44:	e5943004 	ldr	r3, [r4, #4]
 100ce48:	e1a05000 	mov	r5, r0
 100ce4c:	e3530003 	cmp	r3, #3
 100ce50:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 100ce54:	ea00003c 	b	100cf4c <_acq_irq_rx_handler+0x14c>
 100ce58:	0100cf64 	.word	0x0100cf64
 100ce5c:	0100cf80 	.word	0x0100cf80
 100ce60:	0100d060 	.word	0x0100d060
 100ce64:	0100ce68 	.word	0x0100ce68
				if(!g_acq_state.acq_early_abort && !fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DONE)) {
 100ce68:	e5d43760 	ldrb	r3, [r4, #1888]	; 0x760
 100ce6c:	e3130001 	tst	r3, #1
 100ce70:	1a000004 	bne	100ce88 <_acq_irq_rx_handler+0x88>
	res = _FAB_CFG_ACCESS(reg);
 100ce74:	e3a08000 	mov	r8, #0
 100ce78:	e34483c0 	movt	r8, #17344	; 0x43c0
 100ce7c:	e5983058 	ldr	r3, [r8, #88]	; 0x58
 100ce80:	e2137001 	ands	r7, r3, #1
 100ce84:	0a000145 	beq	100d3a0 <_acq_irq_rx_handler+0x5a0>
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 100ce88:	e5940780 	ldr	r0, [r4, #1920]	; 0x780
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 100ce8c:	e3a09004 	mov	r9, #4
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100ce90:	e59f772c 	ldr	r7, [pc, #1836]	; 100d5c4 <_acq_irq_rx_handler+0x7c4>
	_FAB_CFG_ACCESS(reg) = data;
 100ce94:	e3a08000 	mov	r8, #0
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 100ce98:	e594c884 	ldr	ip, [r4, #2180]	; 0x884
 100ce9c:	e34483c0 	movt	r8, #17344	; 0x43c0
 100cea0:	e3c03802 	bic	r3, r0, #131072	; 0x20000
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100cea4:	e3a0a000 	mov	sl, #0
 100cea8:	e3c33003 	bic	r3, r3, #3
 100ceac:	e5972000 	ldr	r2, [r7]
	g_acq_state.acq_ctrl_a |= bitmask_set;
 100ceb0:	e1833009 	orr	r3, r3, r9
 100ceb4:	e597b004 	ldr	fp, [r7, #4]
 100ceb8:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100cebc:	e5883050 	str	r3, [r8, #80]	; 0x50
 100cec0:	e594e768 	ldr	lr, [r4, #1896]	; 0x768
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 100cec4:	e1dc11b0 	ldrh	r1, [ip, #16]
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 100cec8:	e5849004 	str	r9, [r4, #4]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100cecc:	e092200e 	adds	r2, r2, lr
				g_acq_state.state = ACQSTATE_RUNNING;
 100ced0:	e5849000 	str	r9, [r4]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100ced4:	e0abb00a 	adc	fp, fp, sl
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 100ced8:	e3813001 	orr	r3, r1, #1
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 100cedc:	e2111002 	ands	r1, r1, #2
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 100cee0:	e8870804 	stm	r7, {r2, fp}
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 100cee4:	e1cc31b0 	strh	r3, [ip, #16]
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 100cee8:	1a0000e6 	bne	100d288 <_acq_irq_rx_handler+0x488>
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 100ceec:	e5173008 	ldr	r3, [r7, #-8]
					g_acq_state.num_acq_made++;
 100cef0:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 100cef4:	e517b004 	ldr	fp, [r7, #-4]
 100cef8:	e093e00e 	adds	lr, r3, lr
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 100cefc:	e5943774 	ldr	r3, [r4, #1908]	; 0x774
					g_acq_state.num_acq_made++;
 100cf00:	e2822001 	add	r2, r2, #1
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 100cf04:	e507e008 	str	lr, [r7, #-8]
 100cf08:	e0aba00a 	adc	sl, fp, sl
					g_acq_state.num_acq_made++;
 100cf0c:	e5842778 	str	r2, [r4, #1912]	; 0x778
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 100cf10:	e1520003 	cmp	r2, r3
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 100cf14:	e507a004 	str	sl, [r7, #-4]
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 100cf18:	3a000179 	bcc	100d504 <_acq_irq_rx_handler+0x704>
						g_acq_state.state = ACQSTATE_DONE;
 100cf1c:	e3a02005 	mov	r2, #5
 100cf20:	e3a03005 	mov	r3, #5
 100cf24:	e1c420f0 	strd	r2, [r4]
				g_acq_state.stats.num_post_total++;
 100cf28:	e59f2698 	ldr	r2, [pc, #1688]	; 100d5c8 <_acq_irq_rx_handler+0x7c8>
 100cf2c:	e5951000 	ldr	r1, [r5]
 100cf30:	e5923000 	ldr	r3, [r2]
 100cf34:	e5920004 	ldr	r0, [r2, #4]
 100cf38:	e2811004 	add	r1, r1, #4
 100cf3c:	e2933001 	adds	r3, r3, #1
 100cf40:	e2a00000 	adc	r0, r0, #0
 100cf44:	e5823000 	str	r3, [r2]
 100cf48:	e5820004 	str	r0, [r2, #4]
		XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 100cf4c:	e5943008 	ldr	r3, [r4, #8]
 100cf50:	e3a02a07 	mov	r2, #28672	; 0x7000
 100cf54:	e5816000 	str	r6, [r1]
 100cf58:	e5832004 	str	r2, [r3, #4]
}
 100cf5c:	e28dd014 	add	sp, sp, #20
 100cf60:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
				d_printf(D_RAW, "IRQ_none!");
 100cf64:	e30a1d74 	movw	r1, #44404	; 0xad74
 100cf68:	e3a00000 	mov	r0, #0
 100cf6c:	e3401106 	movt	r1, #262	; 0x106
 100cf70:	eb000bde 	bl	100fef0 <d_printf>
	if(!irq_ackd) {
 100cf74:	e5951000 	ldr	r1, [r5]
 100cf78:	e2811004 	add	r1, r1, #4
 100cf7c:	eafffff2 	b	100cf4c <_acq_irq_rx_handler+0x14c>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100cf80:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100cf84:	e3a07000 	mov	r7, #0
 100cf88:	e34473c0 	movt	r7, #17344	; 0x43c0
 100cf8c:	e5940008 	ldr	r0, [r4, #8]
 100cf90:	e3c31802 	bic	r1, r3, #131072	; 0x20000
 100cf94:	e3c11012 	bic	r1, r1, #18
 100cf98:	e5841780 	str	r1, [r4, #1920]	; 0x780
 100cf9c:	e5871050 	str	r1, [r7, #80]	; 0x50
				if(g_acq_state.acq_early_abort) {
 100cfa0:	e5d41760 	ldrb	r1, [r4, #1888]	; 0x760
 100cfa4:	e3110001 	tst	r1, #1
 100cfa8:	0a00009a 	beq	100d218 <_acq_irq_rx_handler+0x418>
					g_acq_state.acq_early_abort = 0;
 100cfac:	e3c11003 	bic	r1, r1, #3
 100cfb0:	e3c33b82 	bic	r3, r3, #133120	; 0x20800
 100cfb4:	e3811002 	orr	r1, r1, #2
 100cfb8:	e3c33012 	bic	r3, r3, #18
 100cfbc:	e5c41760 	strb	r1, [r4, #1888]	; 0x760
					g_acq_state.sub_state = ACQSUBST_NONE;
 100cfc0:	e3a0c000 	mov	ip, #0
				XAxiDma_BdRingAckIrq(bd_ring, irq_status);
 100cfc4:	e5951000 	ldr	r1, [r5]
 100cfc8:	e3a02a07 	mov	r2, #28672	; 0x7000
 100cfcc:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100cfd0:	e5873050 	str	r3, [r7, #80]	; 0x50
					g_acq_state.sub_state = ACQSUBST_NONE;
 100cfd4:	e584c004 	str	ip, [r4, #4]
 100cfd8:	e5816004 	str	r6, [r1, #4]
 100cfdc:	e5802004 	str	r2, [r0, #4]
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 100cfe0:	e59f35dc 	ldr	r3, [pc, #1500]	; 100d5c4 <_acq_irq_rx_handler+0x7c4>
 100cfe4:	e3a05000 	mov	r5, #0
 100cfe8:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 100cfec:	e9134001 	ldmdb	r3, {r0, lr}
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100cff0:	e5931000 	ldr	r1, [r3]
 100cff4:	e593c004 	ldr	ip, [r3, #4]
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 100cff8:	e0900002 	adds	r0, r0, r2
 100cffc:	e0aee005 	adc	lr, lr, r5
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100d000:	e0912002 	adds	r2, r1, r2
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 100d004:	e5030008 	str	r0, [r3, #-8]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100d008:	e1a00002 	mov	r0, r2
 100d00c:	e0ac2005 	adc	r2, ip, r5
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 100d010:	e503e004 	str	lr, [r3, #-4]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100d014:	e1a01002 	mov	r1, r2
				g_acq_state.stats.num_pre_fill_total++;
 100d018:	e243c020 	sub	ip, r3, #32
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100d01c:	e04303f0 	strd	r0, [r3], #-48	; 0xffffffd0
				g_acq_state.stats.num_acq_total++;
 100d020:	e9130024 	ldmdb	r3, {r2, r5}
				g_acq_state.stats.num_pre_total++;
 100d024:	e8930012 	ldm	r3, {r1, r4}
				g_acq_state.stats.num_pre_fill_total++;
 100d028:	e51ce004 	ldr	lr, [ip, #-4]
				g_acq_state.stats.num_acq_total++;
 100d02c:	e2920001 	adds	r0, r2, #1
				g_acq_state.stats.num_pre_fill_total++;
 100d030:	e51c2008 	ldr	r2, [ip, #-8]
				g_acq_state.stats.num_acq_total++;
 100d034:	e2a55000 	adc	r5, r5, #0
				g_acq_state.stats.num_pre_total++;
 100d038:	e2911001 	adds	r1, r1, #1
 100d03c:	e2a44000 	adc	r4, r4, #0
				g_acq_state.stats.num_acq_total++;
 100d040:	e5030008 	str	r0, [r3, #-8]
				g_acq_state.stats.num_pre_fill_total++;
 100d044:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 100d048:	e5035004 	str	r5, [r3, #-4]
				g_acq_state.stats.num_pre_fill_total++;
 100d04c:	e2ae0000 	adc	r0, lr, #0
				g_acq_state.stats.num_pre_total++;
 100d050:	e8830012 	stm	r3, {r1, r4}
				g_acq_state.stats.num_pre_fill_total++;
 100d054:	e50c2008 	str	r2, [ip, #-8]
 100d058:	e50c0004 	str	r0, [ip, #-4]
	if(!irq_ackd) {
 100d05c:	eaffffbe 	b	100cf5c <_acq_irq_rx_handler+0x15c>
	res = _FAB_CFG_ACCESS(reg);
 100d060:	e3a07000 	mov	r7, #0
 100d064:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100d068:	e34473c0 	movt	r7, #17344	; 0x43c0
 100d06c:	e5971058 	ldr	r1, [r7, #88]	; 0x58
	return res;
 100d070:	e3c33002 	bic	r3, r3, #2
				acq_status_a = fabcfg_read(FAB_CFG_ACQ_STATUS_A);
 100d074:	e58d100c 	str	r1, [sp, #12]
				if(acq_status_a & ACQ_STATUS_A_HAVE_TRIG) {
 100d078:	e59d100c 	ldr	r1, [sp, #12]
 100d07c:	e3110002 	tst	r1, #2
 100d080:	0a000033 	beq	100d154 <_acq_irq_rx_handler+0x354>
	g_acq_state.acq_ctrl_a |= bitmask_set;
 100d084:	e3833010 	orr	r3, r3, #16
 100d088:	e5941884 	ldr	r1, [r4, #2180]	; 0x884
 100d08c:	e5843780 	str	r3, [r4, #1920]	; 0x780
	_FAB_CFG_ACCESS(reg) = data;
 100d090:	e5873050 	str	r3, [r7, #80]	; 0x50
					if(COND_UNLIKELY(acq_status_a & ACQ_STATUS_A_DATA_LOSS)) {
 100d094:	e59d300c 	ldr	r3, [sp, #12]
 100d098:	e3130004 	tst	r3, #4
 100d09c:	1a0000dc 	bne	100d414 <_acq_irq_rx_handler+0x614>
					XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 100d0a0:	e5943008 	ldr	r3, [r4, #8]
 100d0a4:	e3a00a07 	mov	r0, #28672	; 0x7000
 100d0a8:	e5826004 	str	r6, [r2, #4]
 100d0ac:	e5830004 	str	r0, [r3, #4]
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d0b0:	e5d43760 	ldrb	r3, [r4, #1888]	; 0x760
 100d0b4:	e7a02053 	sbfx	r2, r3, #0, #1
 100d0b8:	e31200ff 	tst	r2, #255	; 0xff
 100d0bc:	1a000102 	bne	100d4cc <_acq_irq_rx_handler+0x6cc>
						addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 100d0c0:	e5913008 	ldr	r3, [r1, #8]
	res = _FAB_CFG_ACCESS(reg);
 100d0c4:	e3a02000 	mov	r2, #0
 100d0c8:	e594e764 	ldr	lr, [r4, #1892]	; 0x764
 100d0cc:	e34423c0 	movt	r2, #17344	; 0x43c0
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100d0d0:	e5940088 	ldr	r0, [r4, #136]	; 0x88
						g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 100d0d4:	e3a0c003 	mov	ip, #3
						addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 100d0d8:	e083300e 	add	r3, r3, lr
						_acq_fast_dma_start((uint32_t*)addr, g_acq_state.post_buffsz);
 100d0dc:	e594e768 	ldr	lr, [r4, #1896]	; 0x768
 100d0e0:	e5803018 	str	r3, [r0, #24]
	g_acq_state.dmacr_state |= XAXIDMA_CR_RUNSTOP_MASK;
 100d0e4:	e5943784 	ldr	r3, [r4, #1924]	; 0x784
 100d0e8:	e3833001 	orr	r3, r3, #1
 100d0ec:	e5843784 	str	r3, [r4, #1924]	; 0x784
 100d0f0:	e5803000 	str	r3, [r0]
 100d0f4:	e580e028 	str	lr, [r0, #40]	; 0x28
	g_acq_state.acq_ctrl_a |= bitmask;
 100d0f8:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100d0fc:	e5920048 	ldr	r0, [r2, #72]	; 0x48
 100d100:	e3833802 	orr	r3, r3, #131072	; 0x20000
 100d104:	e3833006 	orr	r3, r3, #6
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 100d108:	e581000c 	str	r0, [r1, #12]
 100d10c:	e5843780 	str	r3, [r4, #1920]	; 0x780
	_FAB_CFG_ACCESS(reg) = data;
 100d110:	e5823050 	str	r3, [r2, #80]	; 0x50
						g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 100d114:	e591200c 	ldr	r2, [r1, #12]
 100d118:	e584c004 	str	ip, [r4, #4]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100d11c:	e59f34a0 	ldr	r3, [pc, #1184]	; 100d5c4 <_acq_irq_rx_handler+0x7c4>
 100d120:	e3a04000 	mov	r4, #0
 100d124:	e8934001 	ldm	r3, {r0, lr}
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 100d128:	e5131008 	ldr	r1, [r3, #-8]
 100d12c:	e513c004 	ldr	ip, [r3, #-4]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100d130:	e0900002 	adds	r0, r0, r2
 100d134:	e0aee004 	adc	lr, lr, r4
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 100d138:	e0912002 	adds	r2, r1, r2
 100d13c:	e0ac1004 	adc	r1, ip, r4
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100d140:	e5830000 	str	r0, [r3]
 100d144:	e583e004 	str	lr, [r3, #4]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 100d148:	e5032008 	str	r2, [r3, #-8]
 100d14c:	e5031004 	str	r1, [r3, #-4]
 100d150:	ea000023 	b	100d1e4 <_acq_irq_rx_handler+0x3e4>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100d154:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d158:	e5873050 	str	r3, [r7, #80]	; 0x50
					if(COND_UNLIKELY(acq_status_a & ACQ_STATUS_A_DATA_LOSS)) {
 100d15c:	e59d200c 	ldr	r2, [sp, #12]
 100d160:	e3120004 	tst	r2, #4
 100d164:	1a0000c3 	bne	100d478 <_acq_irq_rx_handler+0x678>
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d168:	e5d43760 	ldrb	r3, [r4, #1888]	; 0x760
 100d16c:	e5940008 	ldr	r0, [r4, #8]
 100d170:	e7a02053 	sbfx	r2, r3, #0, #1
 100d174:	e31200ff 	tst	r2, #255	; 0xff
 100d178:	1a0000ae 	bne	100d438 <_acq_irq_rx_handler+0x638>
						_acq_fast_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz);
 100d17c:	e5943884 	ldr	r3, [r4, #2180]	; 0x884
 100d180:	e3a0ca07 	mov	ip, #28672	; 0x7000
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100d184:	e5942088 	ldr	r2, [r4, #136]	; 0x88
 100d188:	e3a01000 	mov	r1, #0
					XAxiDma_BdRingAckIrq(bd_ring, irq_status);
 100d18c:	e595e000 	ldr	lr, [r5]
 100d190:	e34413c0 	movt	r1, #17344	; 0x43c0
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100d194:	e5933008 	ldr	r3, [r3, #8]
						_acq_fast_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz);
 100d198:	e5947764 	ldr	r7, [r4, #1892]	; 0x764
 100d19c:	e5823018 	str	r3, [r2, #24]
	g_acq_state.dmacr_state |= XAXIDMA_CR_RUNSTOP_MASK;
 100d1a0:	e5943784 	ldr	r3, [r4, #1924]	; 0x784
 100d1a4:	e3833001 	orr	r3, r3, #1
 100d1a8:	e5843784 	str	r3, [r4, #1924]	; 0x784
 100d1ac:	e5823000 	str	r3, [r2]
 100d1b0:	e5827028 	str	r7, [r2, #40]	; 0x28
 100d1b4:	e58e6004 	str	r6, [lr, #4]
 100d1b8:	e580c004 	str	ip, [r0, #4]
	g_acq_state.acq_ctrl_a |= bitmask;
 100d1bc:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100d1c0:	e3833002 	orr	r3, r3, #2
 100d1c4:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d1c8:	e5813050 	str	r3, [r1, #80]	; 0x50
					g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 100d1cc:	e59f13f0 	ldr	r1, [pc, #1008]	; 100d5c4 <_acq_irq_rx_handler+0x7c4>
 100d1d0:	e5940764 	ldr	r0, [r4, #1892]	; 0x764
 100d1d4:	e1c120d0 	ldrd	r2, [r1]
 100d1d8:	e0924000 	adds	r4, r2, r0
 100d1dc:	e2a35000 	adc	r5, r3, #0
 100d1e0:	e1c140f0 	strd	r4, [r1]
				g_acq_state.stats.num_acq_total++;
 100d1e4:	e59f33e0 	ldr	r3, [pc, #992]	; 100d5cc <_acq_irq_rx_handler+0x7cc>
 100d1e8:	e9131002 	ldmdb	r3, {r1, ip}
				g_acq_state.stats.num_pre_total++;
 100d1ec:	e5932000 	ldr	r2, [r3]
 100d1f0:	e5930004 	ldr	r0, [r3, #4]
				g_acq_state.stats.num_acq_total++;
 100d1f4:	e2911001 	adds	r1, r1, #1
 100d1f8:	e2acc000 	adc	ip, ip, #0
				g_acq_state.stats.num_pre_total++;
 100d1fc:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 100d200:	e5031008 	str	r1, [r3, #-8]
				g_acq_state.stats.num_pre_total++;
 100d204:	e2a01000 	adc	r1, r0, #0
				g_acq_state.stats.num_acq_total++;
 100d208:	e503c004 	str	ip, [r3, #-4]
				g_acq_state.stats.num_pre_total++;
 100d20c:	e5832000 	str	r2, [r3]
 100d210:	e5831004 	str	r1, [r3, #4]
	if(!irq_ackd) {
 100d214:	eaffff50 	b	100cf5c <_acq_irq_rx_handler+0x15c>
					_acq_fast_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz);
 100d218:	e5943884 	ldr	r3, [r4, #2180]	; 0x884
					if(!(g_acq_state.acq_mode_flags & ACQ_MODE_SHORT_WITH_RESET)) {
 100d21c:	e300c75c 	movw	ip, #1884	; 0x75c
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100d220:	e5941088 	ldr	r1, [r4, #136]	; 0x88
					if(!(g_acq_state.acq_mode_flags & ACQ_MODE_SHORT_WITH_RESET)) {
 100d224:	e194c0bc 	ldrh	ip, [r4, ip]
	XAxiDma_WriteReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_DESTADDR_OFFSET, buff_ptr);
 100d228:	e5933008 	ldr	r3, [r3, #8]
					_acq_fast_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz);
 100d22c:	e594e764 	ldr	lr, [r4, #1892]	; 0x764
					if(!(g_acq_state.acq_mode_flags & ACQ_MODE_SHORT_WITH_RESET)) {
 100d230:	e31c0b01 	tst	ip, #1024	; 0x400
 100d234:	e3a0ca07 	mov	ip, #28672	; 0x7000
 100d238:	e5813018 	str	r3, [r1, #24]
	g_acq_state.dmacr_state |= XAXIDMA_CR_RUNSTOP_MASK;
 100d23c:	e5943784 	ldr	r3, [r4, #1924]	; 0x784
 100d240:	e3833001 	orr	r3, r3, #1
 100d244:	e5843784 	str	r3, [r4, #1924]	; 0x784
 100d248:	e5813000 	str	r3, [r1]
 100d24c:	e581e028 	str	lr, [r1, #40]	; 0x28
 100d250:	e5826004 	str	r6, [r2, #4]
 100d254:	e580c004 	str	ip, [r0, #4]
					if(!(g_acq_state.acq_mode_flags & ACQ_MODE_SHORT_WITH_RESET)) {
 100d258:	0a000038 	beq	100d340 <_acq_irq_rx_handler+0x540>
						g_acq_state.state = ACQSTATE_WAIT_TRIG;
 100d25c:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
 100d260:	e3a00003 	mov	r0, #3
 100d264:	e3a01002 	mov	r1, #2
 100d268:	e1c400f0 	strd	r0, [r4]
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 100d26c:	e3c33024 	bic	r3, r3, #36	; 0x24
 100d270:	e3a02000 	mov	r2, #0
	g_acq_state.acq_ctrl_a |= bitmask_set;
 100d274:	e3833002 	orr	r3, r3, #2
 100d278:	e34423c0 	movt	r2, #17344	; 0x43c0
 100d27c:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d280:	e5823050 	str	r3, [r2, #80]	; 0x50
 100d284:	eaffff55 	b	100cfe0 <_acq_irq_rx_handler+0x1e0>
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d288:	e5d4c760 	ldrb	ip, [r4, #1888]	; 0x760
					g_acq_state.stats.num_fifo_pkt_dscd++;
 100d28c:	e5973028 	ldr	r3, [r7, #40]	; 0x28
 100d290:	e597102c 	ldr	r1, [r7, #44]	; 0x2c
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d294:	e7a0a05c 	sbfx	sl, ip, #0, #1
 100d298:	e6afa07a 	sxtb	sl, sl
					g_acq_state.stats.num_fifo_pkt_dscd++;
 100d29c:	e2933001 	adds	r3, r3, #1
 100d2a0:	e2a11000 	adc	r1, r1, #0
 100d2a4:	e5873028 	str	r3, [r7, #40]	; 0x28
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d2a8:	e35a0000 	cmp	sl, #0
					g_acq_state.stats.num_fifo_pkt_dscd++;
 100d2ac:	e587102c 	str	r1, [r7, #44]	; 0x2c
					if(COND_UNLIKELY(g_acq_state.acq_early_abort)) {
 100d2b0:	1a0000b2 	bne	100d580 <_acq_irq_rx_handler+0x780>
						error = acq_start(ACQ_START_FIFO_RESET);
 100d2b4:	e3a00001 	mov	r0, #1
 100d2b8:	ebfffe73 	bl	100cc8c <acq_start>
						if(error != ACQRES_OK) {
 100d2bc:	e2502000 	subs	r2, r0, #0
 100d2c0:	0affff18 	beq	100cf28 <_acq_irq_rx_handler+0x128>
							d_printf(D_ERROR, "acquire: unable to reset current transfer, error %d", error);
 100d2c4:	e30a1ca4 	movw	r1, #44196	; 0xaca4
 100d2c8:	e1a00009 	mov	r0, r9
 100d2cc:	e3401106 	movt	r1, #262	; 0x106
 100d2d0:	eb000b06 	bl	100fef0 <d_printf>
			XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_SR_OFFSET), \
 100d2d4:	e594c088 	ldr	ip, [r4, #136]	; 0x88
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100d2d8:	e30a1654 	movw	r1, #42580	; 0xa654
 100d2dc:	e1a00009 	mov	r0, r9
 100d2e0:	e3401106 	movt	r1, #262	; 0x106
 100d2e4:	e3a02005 	mov	r2, #5
	return *(volatile u32 *) Addr;
 100d2e8:	e59c3004 	ldr	r3, [ip, #4]
	g_acq_state.stats.num_err_total++;
 100d2ec:	e2477010 	sub	r7, r7, #16
 100d2f0:	e59cc028 	ldr	ip, [ip, #40]	; 0x28
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100d2f4:	e58dc000 	str	ip, [sp]
 100d2f8:	eb000afc 	bl	100fef0 <d_printf>
	g_acq_state.stats.num_err_total++;
 100d2fc:	e5173008 	ldr	r3, [r7, #-8]
	g_acq_state.state = ACQSTATE_ERROR;
 100d300:	e3a0c006 	mov	ip, #6
	g_acq_state.acq_ctrl_a |= bitmask;
 100d304:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
	g_acq_state.stats.num_err_total++;
 100d308:	e5171004 	ldr	r1, [r7, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 100d30c:	e59f02bc 	ldr	r0, [pc, #700]	; 100d5d0 <_acq_irq_rx_handler+0x7d0>
	g_acq_state.stats.num_err_total++;
 100d310:	e2933001 	adds	r3, r3, #1
 100d314:	e3822008 	orr	r2, r2, #8
 100d318:	e2a11000 	adc	r1, r1, #0
 100d31c:	e5842780 	str	r2, [r4, #1920]	; 0x780
 100d320:	e5882050 	str	r2, [r8, #80]	; 0x50
 100d324:	e5073008 	str	r3, [r7, #-8]
	g_acq_state.sub_state = ACQSUBST_NONE;
 100d328:	e584a004 	str	sl, [r4, #4]
	g_acq_state.stats.num_err_total++;
 100d32c:	e5071004 	str	r1, [r7, #-4]
	g_acq_state.state = ACQSTATE_ERROR;
 100d330:	e584c000 	str	ip, [r4]
}
 100d334:	e28dd014 	add	sp, sp, #20
 100d338:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	XAxiDma_Reset(&g_acq_state.dma);
 100d33c:	ea001fa1 	b	10151c8 <XAxiDma_Reset>
	res = _FAB_CFG_ACCESS(reg);
 100d340:	e5972058 	ldr	r2, [r7, #88]	; 0x58
	return res & mask;
 100d344:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
						if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DATA_LOSS)) {
 100d348:	e3120004 	tst	r2, #4
 100d34c:	0affffc3 	beq	100d260 <_acq_irq_rx_handler+0x460>
 100d350:	e3833020 	orr	r3, r3, #32
	bogo_delay(10);
 100d354:	e3a0000a 	mov	r0, #10
 100d358:	e5843780 	str	r3, [r4, #1920]	; 0x780
	_FAB_CFG_ACCESS(reg) = data;
 100d35c:	e5873050 	str	r3, [r7, #80]	; 0x50
 100d360:	eb000ac9 	bl	100fe8c <bogo_delay>
							g_acq_state.stats.num_fifo_full++;
 100d364:	e59f1268 	ldr	r1, [pc, #616]	; 100d5d4 <_acq_irq_rx_handler+0x7d4>
							g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL;
 100d368:	e3a0e001 	mov	lr, #1
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100d36c:	e5943780 	ldr	r3, [r4, #1920]	; 0x780
							g_acq_state.state = ACQSTATE_PREP;
 100d370:	e3a0c002 	mov	ip, #2
							g_acq_state.stats.num_fifo_full++;
 100d374:	e5912000 	ldr	r2, [r1]
 100d378:	e5910004 	ldr	r0, [r1, #4]
 100d37c:	e3c33020 	bic	r3, r3, #32
 100d380:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d384:	e092200e 	adds	r2, r2, lr
 100d388:	e5873050 	str	r3, [r7, #80]	; 0x50
 100d38c:	e2a00000 	adc	r0, r0, #0
 100d390:	e5812000 	str	r2, [r1]
 100d394:	e5810004 	str	r0, [r1, #4]
							g_acq_state.state = ACQSTATE_PREP;
 100d398:	e8845000 	stm	r4, {ip, lr}
							g_acq_state.stats.num_fifo_full++;
 100d39c:	eaffffb2 	b	100d26c <_acq_irq_rx_handler+0x46c>
					d_printf(D_ERROR, "acquire: PL reports not done, but DMA complete! (0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_A));
 100d3a0:	e30a1c68 	movw	r1, #44136	; 0xac68
	res = _FAB_CFG_ACCESS(reg);
 100d3a4:	e5982058 	ldr	r2, [r8, #88]	; 0x58
 100d3a8:	e3401106 	movt	r1, #262	; 0x106
 100d3ac:	e3a00004 	mov	r0, #4
 100d3b0:	eb000ace 	bl	100fef0 <d_printf>
			XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_SR_OFFSET), \
 100d3b4:	e594c088 	ldr	ip, [r4, #136]	; 0x88
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100d3b8:	e3a02004 	mov	r2, #4
 100d3bc:	e30a1654 	movw	r1, #42580	; 0xa654
 100d3c0:	e1a00002 	mov	r0, r2
 100d3c4:	e3401106 	movt	r1, #262	; 0x106
 100d3c8:	e59c3004 	ldr	r3, [ip, #4]
 100d3cc:	e59cc028 	ldr	ip, [ip, #40]	; 0x28
 100d3d0:	e58dc000 	str	ip, [sp]
 100d3d4:	eb000ac5 	bl	100fef0 <d_printf>
	g_acq_state.stats.num_err_total++;
 100d3d8:	e59f21f8 	ldr	r2, [pc, #504]	; 100d5d8 <_acq_irq_rx_handler+0x7d8>
	g_acq_state.state = ACQSTATE_ERROR;
 100d3dc:	e3a0e006 	mov	lr, #6
	g_acq_state.acq_ctrl_a |= bitmask;
 100d3e0:	e5941780 	ldr	r1, [r4, #1920]	; 0x780
	XAxiDma_Reset(&g_acq_state.dma);
 100d3e4:	e59f01e4 	ldr	r0, [pc, #484]	; 100d5d0 <_acq_irq_rx_handler+0x7d0>
	g_acq_state.stats.num_err_total++;
 100d3e8:	e9121008 	ldmdb	r2, {r3, ip}
 100d3ec:	e3811008 	orr	r1, r1, #8
 100d3f0:	e5841780 	str	r1, [r4, #1920]	; 0x780
 100d3f4:	e2933001 	adds	r3, r3, #1
	_FAB_CFG_ACCESS(reg) = data;
 100d3f8:	e5881050 	str	r1, [r8, #80]	; 0x50
 100d3fc:	e2ac1000 	adc	r1, ip, #0
 100d400:	e5023008 	str	r3, [r2, #-8]
	g_acq_state.sub_state = ACQSUBST_NONE;
 100d404:	e5847004 	str	r7, [r4, #4]
	g_acq_state.stats.num_err_total++;
 100d408:	e5021004 	str	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_ERROR;
 100d40c:	e584e000 	str	lr, [r4]
	XAxiDma_Reset(&g_acq_state.dma);
 100d410:	eaffffc7 	b	100d334 <_acq_irq_rx_handler+0x534>
						g_acq_state.stats.num_fifo_full++;
 100d414:	e59f01b8 	ldr	r0, [pc, #440]	; 100d5d4 <_acq_irq_rx_handler+0x7d4>
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d418:	e1d1e1b0 	ldrh	lr, [r1, #16]
						g_acq_state.stats.num_fifo_full++;
 100d41c:	e8901008 	ldm	r0, {r3, ip}
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d420:	e38ee002 	orr	lr, lr, #2
 100d424:	e1c1e1b0 	strh	lr, [r1, #16]
						g_acq_state.stats.num_fifo_full++;
 100d428:	e2933001 	adds	r3, r3, #1
 100d42c:	e2acc000 	adc	ip, ip, #0
 100d430:	e8801008 	stm	r0, {r3, ip}
 100d434:	eaffff19 	b	100d0a0 <_acq_irq_rx_handler+0x2a0>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100d438:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
						g_acq_state.acq_early_abort = 0;
 100d43c:	e3c33003 	bic	r3, r3, #3
 100d440:	e3833002 	orr	r3, r3, #2
 100d444:	e3a01000 	mov	r1, #0
 100d448:	e5c43760 	strb	r3, [r4, #1888]	; 0x760
 100d44c:	e34413c0 	movt	r1, #17344	; 0x43c0
					XAxiDma_BdRingAckIrq(bd_ring, irq_status);
 100d450:	e595c000 	ldr	ip, [r5]
 100d454:	e3c23b02 	bic	r3, r2, #2048	; 0x800
 100d458:	e5843780 	str	r3, [r4, #1920]	; 0x780
						g_acq_state.sub_state = ACQSUBST_NONE;
 100d45c:	e3a02000 	mov	r2, #0
 100d460:	e5813050 	str	r3, [r1, #80]	; 0x50
	*LocalAddr = Value;
 100d464:	e3a03a07 	mov	r3, #28672	; 0x7000
 100d468:	e5842004 	str	r2, [r4, #4]
 100d46c:	e58c6004 	str	r6, [ip, #4]
 100d470:	e5803004 	str	r3, [r0, #4]
					if(dma_sent) {
 100d474:	eaffff54 	b	100d1cc <_acq_irq_rx_handler+0x3cc>
	g_acq_state.acq_ctrl_a |= bitmask;
 100d478:	e3833020 	orr	r3, r3, #32
	bogo_delay(10);
 100d47c:	e3a0000a 	mov	r0, #10
 100d480:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d484:	e5873050 	str	r3, [r7, #80]	; 0x50
 100d488:	eb000a7f 	bl	100fe8c <bogo_delay>
						g_acq_state.stats.num_fifo_full++;
 100d48c:	e59f2140 	ldr	r2, [pc, #320]	; 100d5d4 <_acq_irq_rx_handler+0x7d4>
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d490:	e594e884 	ldr	lr, [r4, #2180]	; 0x884
	g_acq_state.acq_ctrl_a &= ~bitmask;
 100d494:	e5941780 	ldr	r1, [r4, #1920]	; 0x780
						g_acq_state.stats.num_fifo_full++;
 100d498:	e5923000 	ldr	r3, [r2]
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d49c:	e1dec1b0 	ldrh	ip, [lr, #16]
						g_acq_state.stats.num_fifo_full++;
 100d4a0:	e5920004 	ldr	r0, [r2, #4]
 100d4a4:	e3c11020 	bic	r1, r1, #32
 100d4a8:	e2933001 	adds	r3, r3, #1
 100d4ac:	e5841780 	str	r1, [r4, #1920]	; 0x780
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d4b0:	e38cc002 	orr	ip, ip, #2
 100d4b4:	e5871050 	str	r1, [r7, #80]	; 0x50
						g_acq_state.stats.num_fifo_full++;
 100d4b8:	e2a01000 	adc	r1, r0, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100d4bc:	e1cec1b0 	strh	ip, [lr, #16]
						g_acq_state.stats.num_fifo_full++;
 100d4c0:	e5823000 	str	r3, [r2]
 100d4c4:	e5821004 	str	r1, [r2, #4]
 100d4c8:	eaffff26 	b	100d168 <_acq_irq_rx_handler+0x368>
 100d4cc:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
						g_acq_state.acq_early_abort = 0;
 100d4d0:	e3c33003 	bic	r3, r3, #3
 100d4d4:	e3833002 	orr	r3, r3, #2
 100d4d8:	e3a00000 	mov	r0, #0
 100d4dc:	e5c43760 	strb	r3, [r4, #1888]	; 0x760
 100d4e0:	e34403c0 	movt	r0, #17344	; 0x43c0
 100d4e4:	e3c23b02 	bic	r3, r2, #2048	; 0x800
						g_acq_state.sub_state = ACQSUBST_NONE;
 100d4e8:	e3a0c000 	mov	ip, #0
 100d4ec:	e5843780 	str	r3, [r4, #1920]	; 0x780
 100d4f0:	e5803050 	str	r3, [r0, #80]	; 0x50
	res = _FAB_CFG_ACCESS(reg);
 100d4f4:	e5902048 	ldr	r2, [r0, #72]	; 0x48
 100d4f8:	e584c004 	str	ip, [r4, #4]
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 100d4fc:	e581200c 	str	r2, [r1, #12]
					if(dma_sent) {
 100d500:	eaffff05 	b	100d11c <_acq_irq_rx_handler+0x31c>
						if(g_acq_state.acq_current->next != NULL) {
 100d504:	e59cc01c 	ldr	ip, [ip, #28]
 100d508:	e35c0000 	cmp	ip, #0
 100d50c:	0a000026 	beq	100d5ac <_acq_irq_rx_handler+0x7ac>
							if(g_acq_state.acq_early_abort) {
 100d510:	e5d43760 	ldrb	r3, [r4, #1888]	; 0x760
 100d514:	e213a001 	ands	sl, r3, #1
 100d518:	0a000009 	beq	100d544 <_acq_irq_rx_handler+0x744>
 100d51c:	e3c00b82 	bic	r0, r0, #133120	; 0x20800
								g_acq_state.acq_early_abort = 0;
 100d520:	e3c33003 	bic	r3, r3, #3
 100d524:	e3c00003 	bic	r0, r0, #3
 100d528:	e3833002 	orr	r3, r3, #2
 100d52c:	e3800004 	orr	r0, r0, #4
 100d530:	e5c43760 	strb	r3, [r4, #1888]	; 0x760
 100d534:	e5840780 	str	r0, [r4, #1920]	; 0x780
	_FAB_CFG_ACCESS(reg) = data;
 100d538:	e5880050 	str	r0, [r8, #80]	; 0x50
								g_acq_state.sub_state = ACQSUBST_NONE;
 100d53c:	e5841004 	str	r1, [r4, #4]
 100d540:	eafffe78 	b	100cf28 <_acq_irq_rx_handler+0x128>
								error = acq_start(ACQ_START_FIFO_RESET);
 100d544:	e3a00001 	mov	r0, #1
								g_acq_state.acq_current = g_acq_state.acq_current->next;
 100d548:	e584c884 	str	ip, [r4, #2180]	; 0x884
								error = acq_start(ACQ_START_FIFO_RESET);
 100d54c:	ebfffdce 	bl	100cc8c <acq_start>
								if(error != ACQRES_OK) {
 100d550:	e2502000 	subs	r2, r0, #0
 100d554:	0afffe73 	beq	100cf28 <_acq_irq_rx_handler+0x128>
									d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 100d558:	e30a1cd8 	movw	r1, #44248	; 0xacd8
 100d55c:	e1a00009 	mov	r0, r9
 100d560:	e3401106 	movt	r1, #262	; 0x106
 100d564:	eb000a61 	bl	100fef0 <d_printf>
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100d568:	e30a1654 	movw	r1, #42580	; 0xa654
			XAxiDma_ReadReg(g_acq_state.dma.RxBdRing[0].ChanBase, XAXIDMA_SR_OFFSET), \
 100d56c:	e594c088 	ldr	ip, [r4, #136]	; 0x88
	d_printf(D_ERROR, "acquire: _acq_irq_error_dma error (%d), DMASR=0x%08x, BuffLen=0x%08x", cause_index, \
 100d570:	e1a00009 	mov	r0, r9
 100d574:	e3401106 	movt	r1, #262	; 0x106
 100d578:	e3a02006 	mov	r2, #6
 100d57c:	eaffff59 	b	100d2e8 <_acq_irq_rx_handler+0x4e8>
 100d580:	e3c00b82 	bic	r0, r0, #133120	; 0x20800
						g_acq_state.acq_early_abort = 0;
 100d584:	e3cc3003 	bic	r3, ip, #3
 100d588:	e3c00003 	bic	r0, r0, #3
 100d58c:	e3833002 	orr	r3, r3, #2
 100d590:	e1800009 	orr	r0, r0, r9
						g_acq_state.sub_state = ACQSUBST_NONE;
 100d594:	e3a02000 	mov	r2, #0
 100d598:	e5840780 	str	r0, [r4, #1920]	; 0x780
						g_acq_state.acq_early_abort = 0;
 100d59c:	e5c43760 	strb	r3, [r4, #1888]	; 0x760
 100d5a0:	e5880050 	str	r0, [r8, #80]	; 0x50
						g_acq_state.sub_state = ACQSUBST_NONE;
 100d5a4:	e5842004 	str	r2, [r4, #4]
 100d5a8:	eafffe5e 	b	100cf28 <_acq_irq_rx_handler+0x128>
							d_printf(D_ERROR, "acquire: NULL deref trying to move to next wavebuffer; something's wrong! (%d acq made, %d requested)", \
 100d5ac:	e30a1d0c 	movw	r1, #44300	; 0xad0c
 100d5b0:	e1a00009 	mov	r0, r9
 100d5b4:	e3401106 	movt	r1, #262	; 0x106
 100d5b8:	eb000a4c 	bl	100fef0 <d_printf>
							acq_debug_dump();
 100d5bc:	ebfff54f 	bl	100ab00 <acq_debug_dump>
 100d5c0:	eafffe58 	b	100cf28 <_acq_irq_rx_handler+0x128>
 100d5c4:	01075af8 	.word	0x01075af8
 100d5c8:	01075ad8 	.word	0x01075ad8
 100d5cc:	01075ac8 	.word	0x01075ac8
 100d5d0:	01075320 	.word	0x01075320
 100d5d4:	01075b18 	.word	0x01075b18
 100d5d8:	01075ae8 	.word	0x01075ae8

0100d5dc <acq_stop>:
 * @return	ACQRES_NOT_RUNNING if the acquisition is already stopped;
 * 			ACQRES_OK if stop signal sent.
 */
int acq_stop()
{
	if(g_acq_state.state == ACQSTATE_STOPPED) {
 100d5dc:	e3053318 	movw	r3, #21272	; 0x5318
 100d5e0:	e3403107 	movt	r3, #263	; 0x107
 100d5e4:	e5932000 	ldr	r2, [r3]
 100d5e8:	e3520001 	cmp	r2, #1
 100d5ec:	0a00000f 	beq	100d630 <acq_stop+0x54>
		d_printf(D_WARN, "acquire: acquisition already stopped");
		return ACQRES_NOT_RUNNING;
	}

	GLOBAL_IRQ_DISABLE();
 100d5f0:	f10c0080 	cpsid	i
	g_acq_state.acq_abort_done = 0;
	g_acq_state.acq_early_abort = 1;
 100d5f4:	e5d32760 	ldrb	r2, [r3, #1888]	; 0x760
 100d5f8:	e3a00000 	mov	r0, #0
	g_acq_state.acq_ctrl_a |= bitmask;
 100d5fc:	e5931780 	ldr	r1, [r3, #1920]	; 0x780
 100d600:	e34403c0 	movt	r0, #17344	; 0x43c0
	g_acq_state.num_acq_made_done = g_acq_state.num_acq_made;
 100d604:	e593c778 	ldr	ip, [r3, #1912]	; 0x778
	g_acq_state.acq_early_abort = 1;
 100d608:	e3c22003 	bic	r2, r2, #3
 100d60c:	e3811b02 	orr	r1, r1, #2048	; 0x800
 100d610:	e3822001 	orr	r2, r2, #1
 100d614:	e5c32760 	strb	r2, [r3, #1888]	; 0x760
	g_acq_state.num_acq_made_done = g_acq_state.num_acq_made;
 100d618:	e583c77c 	str	ip, [r3, #1916]	; 0x77c
 100d61c:	e5831780 	str	r1, [r3, #1920]	; 0x780
 100d620:	e5801050 	str	r1, [r0, #80]	; 0x50
	_acq_set_ctrl_a(ACQ_CTRL_A_END_EARLY);
	GLOBAL_IRQ_ENABLE();
 100d624:	f1080080 	cpsie	i

	return ACQRES_OK;
 100d628:	e3a00000 	mov	r0, #0
}
 100d62c:	e12fff1e 	bx	lr
		d_printf(D_WARN, "acquire: acquisition already stopped");
 100d630:	e30a1d80 	movw	r1, #44416	; 0xad80
{
 100d634:	e92d4010 	push	{r4, lr}
		d_printf(D_WARN, "acquire: acquisition already stopped");
 100d638:	e3a00003 	mov	r0, #3
 100d63c:	e3401106 	movt	r1, #262	; 0x106
 100d640:	eb000a2a 	bl	100fef0 <d_printf>
		return ACQRES_NOT_RUNNING;
 100d644:	e3e00008 	mvn	r0, #8
}
 100d648:	e8bd8010 	pop	{r4, pc}

0100d64c <acq_abort_done>:
 * present if a hold off is programmed, because that hold off needs to be stopped
 * first.
 */
bool acq_abort_done()
{
	if(g_acq_state.acq_abort_done) {
 100d64c:	e3052318 	movw	r2, #21272	; 0x5318
 100d650:	e3402107 	movt	r2, #263	; 0x107
 100d654:	e5d23760 	ldrb	r3, [r2, #1888]	; 0x760
 100d658:	e2130002 	ands	r0, r3, #2
		g_acq_state.acq_abort_done = 0;
 100d65c:	17c1309f 	bfcne	r3, #1, #1
		return 1;
 100d660:	13a00001 	movne	r0, #1
		g_acq_state.acq_abort_done = 0;
 100d664:	15c23760 	strbne	r3, [r2, #1888]	; 0x760
	}

	return 0;
}
 100d668:	e12fff1e 	bx	lr

0100d66c <acq_is_done>:
/*
 * Returns TRUE if the requested acquisition is complete.
 */
bool acq_is_done()
{
	return (g_acq_state.state == ACQSTATE_DONE);
 100d66c:	e3053318 	movw	r3, #21272	; 0x5318
 100d670:	e3403107 	movt	r3, #263	; 0x107
 100d674:	e5930000 	ldr	r0, [r3]
}
 100d678:	e2400005 	sub	r0, r0, #5
 100d67c:	e16f0f10 	clz	r0, r0
 100d680:	e1a002a0 	lsr	r0, r0, #5
 100d684:	e12fff1e 	bx	lr

0100d688 <acq_make_status>:
void acq_make_status(struct acq_status_resp_t *status_resp)
{
	int trig_res;

	status_resp->flags = 0;
	status_resp->waves_done = g_acq_state.num_acq_made;
 100d688:	e3052318 	movw	r2, #21272	; 0x5318
{
 100d68c:	e92d4010 	push	{r4, lr}
	status_resp->waves_done = g_acq_state.num_acq_made;
 100d690:	e3402107 	movt	r2, #263	; 0x107
{
 100d694:	e1a04000 	mov	r4, r0
	status_resp->flags = 0;
 100d698:	e3a00000 	mov	r0, #0

	if(g_acq_state.state == ACQSTATE_UNINIT || g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE) {
 100d69c:	e5921000 	ldr	r1, [r2]
	status_resp->waves_done = g_acq_state.num_acq_made;
 100d6a0:	e5923778 	ldr	r3, [r2, #1912]	; 0x778
	status_resp->flags = 0;
 100d6a4:	e5c40004 	strb	r0, [r4, #4]
	if(g_acq_state.state == ACQSTATE_UNINIT || g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE) {
 100d6a8:	e3510005 	cmp	r1, #5
 100d6ac:	13510001 	cmpne	r1, #1
	status_resp->flags = 0;
 100d6b0:	e5c40005 	strb	r0, [r4, #5]
	status_resp->waves_done = g_acq_state.num_acq_made;
 100d6b4:	e5843000 	str	r3, [r4]
	if(g_acq_state.state == ACQSTATE_UNINIT || g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE) {
 100d6b8:	83a01002 	movhi	r1, #2
 100d6bc:	8a000005 	bhi	100d6d8 <acq_make_status+0x50>
		status_resp->flags |= ACQSTA_STOPPED;
	}

	if(g_acq_state.state == ACQSTATE_DONE) {
 100d6c0:	e3510005 	cmp	r1, #5
		status_resp->flags |= ACQSTA_STOPPED;
 100d6c4:	13a01022 	movne	r1, #34	; 0x22
		status_resp->flags |= ACQSTA_DONE;
 100d6c8:	03a01023 	moveq	r1, #35	; 0x23
		status_resp->flags |= ACQSTA_STOPPED;
 100d6cc:	13a00020 	movne	r0, #32
		status_resp->flags |= ACQSTA_DONE;
 100d6d0:	03a00021 	moveq	r0, #33	; 0x21
 100d6d4:	e5c40004 	strb	r0, [r4, #4]
	}

	if(g_acq_state.num_acq_made == g_acq_state.num_acq_request && g_acq_state.num_acq_request > 0) {
 100d6d8:	e5922774 	ldr	r2, [r2, #1908]	; 0x774
 100d6dc:	e0433002 	sub	r3, r3, r2
 100d6e0:	e3520000 	cmp	r2, #0
 100d6e4:	e16f3f13 	clz	r3, r3
 100d6e8:	e1a032a3 	lsr	r3, r3, #5
 100d6ec:	03a03000 	moveq	r3, #0
 100d6f0:	e3530000 	cmp	r3, #0
		status_resp->flags |= ACQSTA_ALL_REQUESTED;
 100d6f4:	11c410b4 	strhne	r1, [r4, #4]
	}

	trig_res = trig_has_trigd();
 100d6f8:	eb001e6a 	bl	10150a8 <trig_has_trigd>

	if(trig_res == TRIG_STATUS_TRIGD) {
 100d6fc:	e3500001 	cmp	r0, #1
 100d700:	0a000004 	beq	100d718 <acq_make_status+0x90>
		status_resp->flags |= ACQSTA_TRIGD_NORMAL;
	} else if(trig_res == TRIG_STATUS_AUTO) {
 100d704:	e3500002 	cmp	r0, #2
		status_resp->flags |= ACQSTA_TRIGD_AUTO;
 100d708:	01d430b4 	ldrheq	r3, [r4, #4]
 100d70c:	03833008 	orreq	r3, r3, #8
 100d710:	01c430b4 	strheq	r3, [r4, #4]
	}
}
 100d714:	e8bd8010 	pop	{r4, pc}
		status_resp->flags |= ACQSTA_TRIGD_NORMAL;
 100d718:	e1d430b4 	ldrh	r3, [r4, #4]
 100d71c:	e3833004 	orr	r3, r3, #4
 100d720:	e1c430b4 	strh	r3, [r4, #4]
 100d724:	e8bd8010 	pop	{r4, pc}

0100d728 <acq_get_ll_pointer>:
 * 			ACQRES_WAVE_NOT_FOUND if... well... the waveform wasn't found
 */
int acq_get_ll_pointer(int index, struct acq_buffer_t **buff, int list_used)
{
	struct acq_buffer_t *wave;
	D_ASSERT(list_used == ACQLIST_ACQ || list_used == ACQLIST_DONE);
 100d728:	e2423001 	sub	r3, r2, #1
{
 100d72c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(list_used == ACQLIST_ACQ || list_used == ACQLIST_DONE);
 100d730:	e3530001 	cmp	r3, #1
{
 100d734:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(list_used == ACQLIST_ACQ || list_used == ACQLIST_DONE);
 100d738:	8a00001c 	bhi	100d7b0 <acq_get_ll_pointer+0x88>

	if(list_used == ACQLIST_ACQ)
		wave = g_acq_state.acq_first;
 100d73c:	e3053318 	movw	r3, #21272	; 0x5318
	if(list_used == ACQLIST_ACQ)
 100d740:	e3520001 	cmp	r2, #1
		wave = g_acq_state.acq_first;
 100d744:	e3403107 	movt	r3, #263	; 0x107
 100d748:	0593c880 	ldreq	ip, [r3, #2176]	; 0x880
	else
		wave = g_acq_state.acq_done_first;
 100d74c:	1593c888 	ldrne	ip, [r3, #2184]	; 0x888

	while(wave != NULL) {
 100d750:	e35c0000 	cmp	ip, #0
 100d754:	0a000009 	beq	100d780 <acq_get_ll_pointer+0x58>
		//d_printf(D_EXINFO, "explore: 0x%08x (%d) (buff_acq:0x%08x, trigger_at:0x%08x %d)", \
				wave, wave->idx, wave->buff_acq, wave->trigger_at, wave->trigger_at);

		if(wave->idx == index)
 100d758:	e59c3000 	ldr	r3, [ip]
 100d75c:	e1500003 	cmp	r0, r3
 100d760:	1a000003 	bne	100d774 <acq_get_ll_pointer+0x4c>
 100d764:	ea00000d 	b	100d7a0 <acq_get_ll_pointer+0x78>
 100d768:	e59ce000 	ldr	lr, [ip]
 100d76c:	e15e0000 	cmp	lr, r0
 100d770:	0a00000a 	beq	100d7a0 <acq_get_ll_pointer+0x78>
			break;

		wave = wave->next;
 100d774:	e59cc01c 	ldr	ip, [ip, #28]
	while(wave != NULL) {
 100d778:	e35c0000 	cmp	ip, #0
 100d77c:	1afffff9 	bne	100d768 <acq_get_ll_pointer+0x40>
	}

	if(wave == NULL) {
		d_printf(D_ERROR, "Unable to find waveindex %d with list_used %02x", index, list_used);
 100d780:	e30a1de0 	movw	r1, #44512	; 0xade0
 100d784:	e1a03002 	mov	r3, r2
 100d788:	e3401106 	movt	r1, #262	; 0x106
 100d78c:	e1a02000 	mov	r2, r0
 100d790:	e3a00004 	mov	r0, #4
 100d794:	eb0009d5 	bl	100fef0 <d_printf>
		return ACQRES_WAVE_NOT_FOUND;
 100d798:	e3e00009 	mvn	r0, #9
 100d79c:	ea000001 	b	100d7a8 <acq_get_ll_pointer+0x80>
	}

	*buff = wave;
	return ACQRES_OK;
 100d7a0:	e3a00000 	mov	r0, #0
	*buff = wave;
 100d7a4:	e581c000 	str	ip, [r1]
}
 100d7a8:	e28dd00c 	add	sp, sp, #12
 100d7ac:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(list_used == ACQLIST_ACQ || list_used == ACQLIST_DONE);
 100d7b0:	e3000541 	movw	r0, #1345	; 0x541
 100d7b4:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100d7b8:	e30a2da8 	movw	r2, #44456	; 0xada8
 100d7bc:	e3091678 	movw	r1, #38520	; 0x9678
 100d7c0:	e58d0000 	str	r0, [sp]
 100d7c4:	e3403106 	movt	r3, #262	; 0x106
 100d7c8:	e3a00004 	mov	r0, #4
 100d7cc:	e3402106 	movt	r2, #262	; 0x106
 100d7d0:	e3401106 	movt	r1, #262	; 0x106
 100d7d4:	eb0009c5 	bl	100fef0 <d_printf>
 100d7d8:	e3e00062 	mvn	r0, #98	; 0x62
 100d7dc:	fa003e4d 	blx	101d118 <exit>

0100d7e0 <acq_get_ll_pointer_in_base>:
 */
int acq_get_ll_pointer_in_base(int index, struct acq_buffer_t **buff, struct acq_buffer_t *base_wave)
{
	struct acq_buffer_t *wave = base_wave;

	while(wave != NULL) {
 100d7e0:	e3520000 	cmp	r2, #0
 100d7e4:	0a00000a 	beq	100d814 <acq_get_ll_pointer_in_base+0x34>
		//d_printf(D_EXINFO, "explore: 0x%08x (%d) (buff_acq:0x%08x, trigger_at:0x%08x %d)", \
				wave, wave->idx, wave->buff_acq, wave->trigger_at, wave->trigger_at);

		if(wave->idx == index)
 100d7e8:	e5923000 	ldr	r3, [r2]
 100d7ec:	e1500003 	cmp	r0, r3
 100d7f0:	e1a03002 	mov	r3, r2
 100d7f4:	1a000003 	bne	100d808 <acq_get_ll_pointer_in_base+0x28>
 100d7f8:	ea00000e 	b	100d838 <acq_get_ll_pointer_in_base+0x58>
 100d7fc:	e593c000 	ldr	ip, [r3]
 100d800:	e15c0000 	cmp	ip, r0
 100d804:	0a00000b 	beq	100d838 <acq_get_ll_pointer_in_base+0x58>
			break;

		wave = wave->next;
 100d808:	e593301c 	ldr	r3, [r3, #28]
	while(wave != NULL) {
 100d80c:	e3530000 	cmp	r3, #0
 100d810:	1afffff9 	bne	100d7fc <acq_get_ll_pointer_in_base+0x1c>
	}

	if(wave == NULL) {
		d_printf(D_ERROR, "Unable to find waveindex %d with list_base 0x%08x", index, base_wave);
 100d814:	e30a1e10 	movw	r1, #44560	; 0xae10
 100d818:	e1a03002 	mov	r3, r2
{
 100d81c:	e92d4010 	push	{r4, lr}
		d_printf(D_ERROR, "Unable to find waveindex %d with list_base 0x%08x", index, base_wave);
 100d820:	e1a02000 	mov	r2, r0
 100d824:	e3401106 	movt	r1, #262	; 0x106
 100d828:	e3a00004 	mov	r0, #4
 100d82c:	eb0009af 	bl	100fef0 <d_printf>
		return ACQRES_WAVE_NOT_FOUND;
 100d830:	e3e00009 	mvn	r0, #9
	}

	*buff = wave;
	return ACQRES_OK;
}
 100d834:	e8bd8010 	pop	{r4, pc}
	return ACQRES_OK;
 100d838:	e3a00000 	mov	r0, #0
	*buff = wave;
 100d83c:	e5813000 	str	r3, [r1]
}
 100d840:	e12fff1e 	bx	lr

0100d844 <acq_next_ll_pointer>:
 * @param	buff	Current waveform pointer
 * @param	next	Pointer to result for next waveform pointer; set to NULL if no next exists
 */
int acq_next_ll_pointer(struct acq_buffer_t *this, struct acq_buffer_t **next)
{
	D_ASSERT(this != NULL && next != NULL);
 100d844:	e3510000 	cmp	r1, #0
 100d848:	13500000 	cmpne	r0, #0
 100d84c:	0a000005 	beq	100d868 <acq_next_ll_pointer+0x24>

	if(this->next != NULL) {
 100d850:	e590301c 	ldr	r3, [r0, #28]
 100d854:	e3530000 	cmp	r3, #0
 100d858:	e5813000 	str	r3, [r1]
		return ACQRES_OK;
	}

	*next = NULL;
	return ACQRES_END_OF_WAVE_LL;
}
 100d85c:	03e0000b 	mvneq	r0, #11
 100d860:	13a00000 	movne	r0, #0
 100d864:	e12fff1e 	bx	lr
{
 100d868:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(this != NULL && next != NULL);
 100d86c:	e3000586 	movw	r0, #1414	; 0x586
{
 100d870:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(this != NULL && next != NULL);
 100d874:	e30a38f8 	movw	r3, #43256	; 0xa8f8
 100d878:	e30a2e44 	movw	r2, #44612	; 0xae44
 100d87c:	e3091678 	movw	r1, #38520	; 0x9678
 100d880:	e58d0000 	str	r0, [sp]
 100d884:	e3403106 	movt	r3, #262	; 0x106
 100d888:	e3a00004 	mov	r0, #4
 100d88c:	e3402106 	movt	r2, #262	; 0x106
 100d890:	e3401106 	movt	r1, #262	; 0x106
 100d894:	eb000995 	bl	100fef0 <d_printf>
 100d898:	e3e00062 	mvn	r0, #98	; 0x62
 100d89c:	fa003e1d 	blx	101d118 <exit>

0100d8a0 <acq_dma_clipped_address_helper>:
 * @return	ACQRES_OK if successful, ACQRES_WAVE_NOT_READY if waveform not
 * 			ready for pointer calculation (e.g. unfilled) or ACQRES_WAVE_BOUNDS_INVALID
 * 			if the range specified exceeds the valid range for the waveform.
 */
int acq_dma_clipped_address_helper(struct acq_buffer_t *wave, struct acq_wave_range_t *range, struct acq_dma_addr_t *addr_helper)
{
 100d8a0:	e92d4010 	push	{r4, lr}
 100d8a4:	e24dd008 	sub	sp, sp, #8
 100d8a8:	e1a04001 	mov	r4, r1
	struct acq_wave_range_t range_off;

	if(acq_dma_address_helper(wave, &addr_helper) != ACQRES_OK) {
 100d8ac:	e28d1004 	add	r1, sp, #4
{
 100d8b0:	e58d2004 	str	r2, [sp, #4]
	if(acq_dma_address_helper(wave, &addr_helper) != ACQRES_OK) {
 100d8b4:	ebfff880 	bl	100babc <acq_dma_address_helper>
 100d8b8:	e3500000 	cmp	r0, #0
		return ACQRES_WAVE_NOT_READY;
 100d8bc:	13e0000a 	mvnne	r0, #10
	if(acq_dma_address_helper(wave, &addr_helper) != ACQRES_OK) {
 100d8c0:	1a000030 	bne	100d988 <acq_dma_clipped_address_helper+0xe8>
	}

	range_off = *range;
	range_off.start += addr_helper->wave_base;
 100d8c4:	e59d1004 	ldr	r1, [sp, #4]
 100d8c8:	e5942000 	ldr	r2, [r4]
	range_off.stop += addr_helper->wave_base;
 100d8cc:	e5940004 	ldr	r0, [r4, #4]
	range_off.start += addr_helper->wave_base;
 100d8d0:	e5913018 	ldr	r3, [r1, #24]

	addr_helper->pre_lower_start = MAX(addr_helper->pre_lower_start, range_off.start);
 100d8d4:	e591e000 	ldr	lr, [r1]
	addr_helper->pre_lower_start = MIN(addr_helper->pre_lower_start, range_off.stop);

	addr_helper->pre_lower_end = MAX(addr_helper->pre_lower_end, range_off.start);
 100d8d8:	e591c004 	ldr	ip, [r1, #4]
	range_off.start += addr_helper->wave_base;
 100d8dc:	e0832002 	add	r2, r3, r2
	range_off.stop += addr_helper->wave_base;
 100d8e0:	e0833000 	add	r3, r3, r0
	addr_helper->pre_lower_start = MAX(addr_helper->pre_lower_start, range_off.start);
 100d8e4:	e152000e 	cmp	r2, lr
	addr_helper->pre_lower_end = MIN(addr_helper->pre_lower_end, range_off.stop);

	addr_helper->pre_upper_start = MAX(addr_helper->pre_upper_start, range_off.start);
 100d8e8:	e5910008 	ldr	r0, [r1, #8]
	addr_helper->pre_lower_start = MAX(addr_helper->pre_lower_start, range_off.start);
 100d8ec:	21a0e002 	movcs	lr, r2
	addr_helper->pre_upper_start = MIN(addr_helper->pre_upper_start, range_off.stop);

	addr_helper->pre_upper_end = MAX(addr_helper->pre_upper_end, range_off.start);
 100d8f0:	e591400c 	ldr	r4, [r1, #12]
	addr_helper->pre_lower_start = MIN(addr_helper->pre_lower_start, range_off.stop);
 100d8f4:	e15e0003 	cmp	lr, r3
 100d8f8:	21a0e003 	movcs	lr, r3
	addr_helper->pre_lower_end = MAX(addr_helper->pre_lower_end, range_off.start);
 100d8fc:	e152000c 	cmp	r2, ip
 100d900:	21a0c002 	movcs	ip, r2
	addr_helper->pre_lower_start = MIN(addr_helper->pre_lower_start, range_off.stop);
 100d904:	e581e000 	str	lr, [r1]
	addr_helper->pre_lower_end = MIN(addr_helper->pre_lower_end, range_off.stop);
 100d908:	e15c0003 	cmp	ip, r3
 100d90c:	21a0c003 	movcs	ip, r3
	addr_helper->pre_upper_start = MAX(addr_helper->pre_upper_start, range_off.start);
 100d910:	e1520000 	cmp	r2, r0
 100d914:	21a00002 	movcs	r0, r2
	addr_helper->pre_lower_end = MIN(addr_helper->pre_lower_end, range_off.stop);
 100d918:	e581c004 	str	ip, [r1, #4]
	addr_helper->pre_upper_start = MIN(addr_helper->pre_upper_start, range_off.stop);
 100d91c:	e1500003 	cmp	r0, r3
 100d920:	21a00003 	movcs	r0, r3
	addr_helper->pre_upper_end = MAX(addr_helper->pre_upper_end, range_off.start);
 100d924:	e1520004 	cmp	r2, r4
 100d928:	31a02004 	movcc	r2, r4
	addr_helper->pre_upper_start = MIN(addr_helper->pre_upper_start, range_off.stop);
 100d92c:	e5810008 	str	r0, [r1, #8]
	addr_helper->pre_upper_end = MIN(addr_helper->pre_upper_end, range_off.stop);
 100d930:	e1520003 	cmp	r2, r3
 100d934:	21a02003 	movcs	r2, r3

	addr_helper->post_start = MAX(addr_helper->pre_upper_start, range_off.start);
	addr_helper->post_start = MIN(addr_helper->pre_upper_start, range_off.stop);
 100d938:	e1530000 	cmp	r3, r0
 100d93c:	31a04003 	movcc	r4, r3
 100d940:	21a04000 	movcs	r4, r0

	addr_helper->post_end = MAX(addr_helper->pre_upper_end, range_off.start);
	addr_helper->post_end = MIN(addr_helper->pre_upper_end, range_off.stop);
 100d944:	e1530002 	cmp	r3, r2
	addr_helper->pre_upper_end = MIN(addr_helper->pre_upper_end, range_off.stop);
 100d948:	e581200c 	str	r2, [r1, #12]
	addr_helper->post_end = MIN(addr_helper->pre_upper_end, range_off.stop);
 100d94c:	21a03002 	movcs	r3, r2

	if(addr_helper->pre_lower_start == addr_helper->pre_lower_end) {
 100d950:	e15e000c 	cmp	lr, ip
		addr_helper->flags &= ~ACQBUF_PRE_LOWER_VALID;
 100d954:	05d1c01c 	ldrbeq	ip, [r1, #28]
	addr_helper->post_end = MIN(addr_helper->pre_upper_end, range_off.stop);
 100d958:	e5813014 	str	r3, [r1, #20]
	addr_helper->post_start = MIN(addr_helper->pre_upper_start, range_off.stop);
 100d95c:	e5814010 	str	r4, [r1, #16]
		addr_helper->flags &= ~ACQBUF_PRE_LOWER_VALID;
 100d960:	03ccc001 	biceq	ip, ip, #1
 100d964:	05c1c01c 	strbeq	ip, [r1, #28]
	}

	if(addr_helper->pre_upper_start == addr_helper->pre_upper_end) {
 100d968:	e1500002 	cmp	r0, r2
		addr_helper->flags &= ~ACQBUF_PRE_UPPER_VALID;
 100d96c:	05d1201c 	ldrbeq	r2, [r1, #28]
 100d970:	03c22002 	biceq	r2, r2, #2
 100d974:	05c1201c 	strbeq	r2, [r1, #28]
	}

	if(addr_helper->post_start == addr_helper->post_end) {
 100d978:	e1540003 	cmp	r4, r3
		addr_helper->flags &= ~ACQBUF_POST_VALID;
 100d97c:	05d1301c 	ldrbeq	r3, [r1, #28]
 100d980:	03c33004 	biceq	r3, r3, #4
 100d984:	05c1301c 	strbeq	r3, [r1, #28]
	}
}
 100d988:	e28dd008 	add	sp, sp, #8
 100d98c:	e8bd8010 	pop	{r4, pc}

0100d990 <acq_get_wave_size_bytes>:
 */
unsigned int acq_get_wave_size_bytes(int region)
{
	unsigned int size = 0;

	if(region & ACQ_REGION_PRE)
 100d990:	e2103001 	ands	r3, r0, #1
{
 100d994:	e1a02000 	mov	r2, r0
		size += g_acq_state.pre_buffsz;
 100d998:	13053318 	movwne	r3, #21272	; 0x5318
	unsigned int size = 0;
 100d99c:	01a00003 	moveq	r0, r3
		size += g_acq_state.pre_buffsz;
 100d9a0:	13403107 	movtne	r3, #263	; 0x107
 100d9a4:	15930764 	ldrne	r0, [r3, #1892]	; 0x764

	if(region & ACQ_REGION_POST)
 100d9a8:	e3120002 	tst	r2, #2
		size += g_acq_state.post_buffsz;
 100d9ac:	13053318 	movwne	r3, #21272	; 0x5318
 100d9b0:	13403107 	movtne	r3, #263	; 0x107
 100d9b4:	15933768 	ldrne	r3, [r3, #1896]	; 0x768
 100d9b8:	10800003 	addne	r0, r0, r3

	return size;
}
 100d9bc:	e12fff1e 	bx	lr

0100d9c0 <acq_get_wave_bit_depth>:
 */
int acq_get_wave_bit_depth()
{
	int res = 0;

	if(g_acq_state.acq_mode_flags & ACQ_MODE_8BIT)
 100d9c0:	e3053318 	movw	r3, #21272	; 0x5318
 100d9c4:	e300275c 	movw	r2, #1884	; 0x75c
 100d9c8:	e3403107 	movt	r3, #263	; 0x107
 100d9cc:	e19330b2 	ldrh	r3, [r3, r2]
 100d9d0:	e3130001 	tst	r3, #1
		res = 8;
 100d9d4:	13a00008 	movne	r0, #8
 100d9d8:	03a00000 	moveq	r0, #0

	if(g_acq_state.acq_mode_flags & ACQ_MODE_12BIT)
 100d9dc:	e3130002 	tst	r3, #2
		res = 12;
 100d9e0:	13a0000c 	movne	r0, #12

	if(g_acq_state.acq_mode_flags & ACQ_MODE_14BIT)
 100d9e4:	e3130004 	tst	r3, #4
		res = 14;

	return res;
}
 100d9e8:	13a0000e 	movne	r0, #14
 100d9ec:	e12fff1e 	bx	lr

0100d9f0 <acq_get_wave_bit_packed_depth>:
 */
int acq_get_wave_bit_packed_depth()
{
	int res = 0;

	if(g_acq_state.acq_mode_flags & ACQ_MODE_8BIT)
 100d9f0:	e3053318 	movw	r3, #21272	; 0x5318
 100d9f4:	e300275c 	movw	r2, #1884	; 0x75c
 100d9f8:	e3403107 	movt	r3, #263	; 0x107
 100d9fc:	e19330b2 	ldrh	r3, [r3, r2]
 100da00:	e3130001 	tst	r3, #1
		res = 8;
 100da04:	13a00008 	movne	r0, #8
 100da08:	03a00000 	moveq	r0, #0

	if(g_acq_state.acq_mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT))
 100da0c:	e3130006 	tst	r3, #6
		res = 16;

	return res;
}
 100da10:	13a00010 	movne	r0, #16
 100da14:	e12fff1e 	bx	lr

0100da18 <clkwiz_init>:
 * an empty `struct clkwiz_interface_t`. For reasons unknown to me,
 * the refclk frequency stored in the ClkWiz is invalid, so an external
 * refclk must be specified as `refclk_freq`.
 */
void clkwiz_init(struct clkwiz_interface_t *ifc, uint32_t device_id, float refclk_freq)
{
 100da18:	e92d4010 	push	{r4, lr}
 100da1c:	e1a04000 	mov	r4, r0
 100da20:	ed2d8b02 	vpush	{d8}
	int i;
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 100da24:	e1a00001 	mov	r0, r1
{
 100da28:	e24dd008 	sub	sp, sp, #8
 100da2c:	eeb08a40 	vmov.f32	s16, s0
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 100da30:	eb0024aa 	bl	1016ce0 <XClk_Wiz_LookupConfig>

	D_ASSERT(clkcfg != NULL);
 100da34:	e2503000 	subs	r3, r0, #0
 100da38:	0a000022 	beq	100dac8 <clkwiz_init+0xb0>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 100da3c:	eef77a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 100da40:	eeb48ae7 	vcmpe.f32	s16, s15
 100da44:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100da48:	da000012 	ble	100da98 <clkwiz_init+0x80>
 100da4c:	eddf7a25 	vldr	s15, [pc, #148]	; 100dae8 <clkwiz_init+0xd0>
 100da50:	eeb48ae7 	vcmpe.f32	s16, s15
 100da54:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100da58:	5a00000e 	bpl	100da98 <clkwiz_init+0x80>

	ifc->wiz_cfg = clkcfg;
 100da5c:	e5843000 	str	r3, [r4]
	ifc->refclk_freq = refclk_freq;

	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 100da60:	e1a01003 	mov	r1, r3
 100da64:	e5932004 	ldr	r2, [r3, #4]
 100da68:	e2840008 	add	r0, r4, #8
	ifc->refclk_freq = refclk_freq;
 100da6c:	ed848a24 	vstr	s16, [r4, #144]	; 0x90
	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 100da70:	eb002450 	bl	1016bb8 <XClk_Wiz_CfgInitialize>

	d_printf(D_INFO, "clkwiz: initialised configuration @ 0x%08x", ifc->wiz_cfg->BaseAddr);
 100da74:	e5943000 	ldr	r3, [r4]
 100da78:	e30a1ebc 	movw	r1, #44732	; 0xaebc
 100da7c:	e3401106 	movt	r1, #262	; 0x106
 100da80:	e3a00002 	mov	r0, #2
 100da84:	e5932004 	ldr	r2, [r3, #4]
}
 100da88:	e28dd008 	add	sp, sp, #8
 100da8c:	ecbd8b02 	vpop	{d8}
 100da90:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "clkwiz: initialised configuration @ 0x%08x", ifc->wiz_cfg->BaseAddr);
 100da94:	ea000915 	b	100fef0 <d_printf>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 100da98:	e30a3e64 	movw	r3, #44644	; 0xae64
 100da9c:	e30a2e90 	movw	r2, #44688	; 0xae90
 100daa0:	e3091678 	movw	r1, #38520	; 0x9678
 100daa4:	e3403106 	movt	r3, #262	; 0x106
 100daa8:	e3402106 	movt	r2, #262	; 0x106
 100daac:	e3a00020 	mov	r0, #32
 100dab0:	e58d0000 	str	r0, [sp]
 100dab4:	e3a00004 	mov	r0, #4
 100dab8:	e3401106 	movt	r1, #262	; 0x106
 100dabc:	eb00090b 	bl	100fef0 <d_printf>
 100dac0:	e3e00062 	mvn	r0, #98	; 0x62
 100dac4:	fa003d93 	blx	101d118 <exit>
	D_ASSERT(clkcfg != NULL);
 100dac8:	e3a0001f 	mov	r0, #31
 100dacc:	e30a3e64 	movw	r3, #44644	; 0xae64
 100dad0:	e30a2e80 	movw	r2, #44672	; 0xae80
 100dad4:	e3091678 	movw	r1, #38520	; 0x9678
 100dad8:	e58d0000 	str	r0, [sp]
 100dadc:	e3403106 	movt	r3, #262	; 0x106
 100dae0:	e3402106 	movt	r2, #262	; 0x106
 100dae4:	eafffff2 	b	100dab4 <clkwiz_init+0x9c>
 100dae8:	44480000 	.word	0x44480000

0100daec <clkwiz_change_mipi_freq>:
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
	int solved = 0, solver_iters = 0;
	uint32_t ccfg_0, clkout_div;

	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 100daec:	eeb50ac0 	vcmpe.f32	s0, #0.0
 100daf0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
{
 100daf4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 100daf8:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 100dafc:	da00009c 	ble	100dd74 <clkwiz_change_mipi_freq+0x288>
 100db00:	ed9f7aae 	vldr	s14, [pc, #696]	; 100ddc0 <clkwiz_change_mipi_freq+0x2d4>
 100db04:	eeb40ac7 	vcmpe.f32	s0, s14
 100db08:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100db0c:	5a000098 	bpl	100dd74 <clkwiz_change_mipi_freq+0x288>

	// Compute the closest divider assuming an 800MHz FBOUT.
	// Above 600MHz divider is forced to 1.
	if(new_freq >= 600) {
 100db10:	eddf7aab 	vldr	s15, [pc, #684]	; 100ddc4 <clkwiz_change_mipi_freq+0x2d8>
 100db14:	e1a06000 	mov	r6, r0
 100db18:	eeb40ae7 	vcmpe.f32	s0, s15
 100db1c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100db20:	ba000075 	blt	100dcfc <clkwiz_change_mipi_freq+0x210>
 100db24:	eeb73a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 100db28:	e3a05001 	mov	r5, #1
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 100db2c:	eddf6aa5 	vldr	s13, [pc, #660]	; 100ddc8 <clkwiz_change_mipi_freq+0x2dc>
	int solved = 0, solver_iters = 0;
 100db30:	e3a00000 	mov	r0, #0
	 * with minimal error, though the search algorithm could be substantially improved
	 * with e.g. a binary search.
	 */
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 100db34:	edd64a24 	vldr	s9, [r6, #144]	; 0x90
	int solved = 0, solver_iters = 0;
 100db38:	e1a0e000 	mov	lr, r0
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 100db3c:	ed9f7aa2 	vldr	s14, [pc, #648]	; 100ddcc <clkwiz_change_mipi_freq+0x2e0>
	int best_fb_mult = 0, best_fb_frac = 0;
 100db40:	e1a04000 	mov	r4, r0
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 100db44:	ed9f5aa1 	vldr	s10, [pc, #644]	; 100ddd0 <clkwiz_change_mipi_freq+0x2e4>
	int best_fb_mult = 0, best_fb_frac = 0;
 100db48:	e1a07000 	mov	r7, r0

			// Skip invalid frequencies.
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 100db4c:	eddf5a9c 	vldr	s11, [pc, #624]	; 100ddc4 <clkwiz_change_mipi_freq+0x2d8>
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 100db50:	e1a03000 	mov	r3, r0
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 100db54:	eddf3a9e 	vldr	s7, [pc, #632]	; 100ddd4 <clkwiz_change_mipi_freq+0x2e8>
				best_fb_mult = fb_mult;
				best_fb_frac = fb_frac;
				best_fbout_freq = fbout_freq;

				// If < 10Hz error, end
				if(best_error < 1e-5) {
 100db58:	eddf1b94 	vldr	d17, [pc, #592]	; 100ddb0 <clkwiz_change_mipi_freq+0x2c4>
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
 100db5c:	eef07a66 	vmov.f32	s15, s13
 100db60:	eeb04a47 	vmov.f32	s8, s14
 100db64:	e1a0c004 	mov	ip, r4
 100db68:	ee073a10 	vmov	s14, r3
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 100db6c:	e3a04000 	mov	r4, #0
 100db70:	eeb86ac7 	vcvt.f32.s32	s12, s14
 100db74:	ee161a90 	vmov	r1, s13
 100db78:	ee172a90 	vmov	r2, s15
 100db7c:	ea000007 	b	100dba0 <clkwiz_change_mipi_freq+0xb4>
				best_error = error;
 100db80:	eeb04a47 	vmov.f32	s8, s14
 100db84:	e1a0c004 	mov	ip, r4
				best_freq = freq;
 100db88:	ee161a90 	vmov	r1, s13
 100db8c:	e1a07003 	mov	r7, r3
				best_fbout_freq = fbout_freq;
 100db90:	ee172a90 	vmov	r2, s15
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 100db94:	e2844001 	add	r4, r4, #1
 100db98:	e3540ffa 	cmp	r4, #1000	; 0x3e8
 100db9c:	0a000062 	beq	100dd2c <clkwiz_change_mipi_freq+0x240>
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 100dba0:	ee074a90 	vmov	s15, r4
 100dba4:	eeb87ae7 	vcvt.f32.s32	s14, s15
 100dba8:	eec77a05 	vdiv.f32	s15, s14, s10
 100dbac:	ee777a86 	vadd.f32	s15, s15, s12
 100dbb0:	ee677aa4 	vmul.f32	s15, s15, s9
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 100dbb4:	eef47ae5 	vcmpe.f32	s15, s11
 100dbb8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100dbbc:	4afffff4 	bmi	100db94 <clkwiz_change_mipi_freq+0xa8>
 100dbc0:	eef47ae3 	vcmpe.f32	s15, s7
 100dbc4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100dbc8:	cafffff1 	bgt	100db94 <clkwiz_change_mipi_freq+0xa8>
			freq = fbout_freq / div;
 100dbcc:	eec76a83 	vdiv.f32	s13, s15, s6
			solver_iters++;
 100dbd0:	e2800001 	add	r0, r0, #1
			error = fabs(new_freq - freq);
 100dbd4:	ee307a66 	vsub.f32	s14, s0, s13
 100dbd8:	eeb07ac7 	vabs.f32	s14, s14
			if(error < best_error) {
 100dbdc:	eeb47ac4 	vcmpe.f32	s14, s8
 100dbe0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100dbe4:	5affffea 	bpl	100db94 <clkwiz_change_mipi_freq+0xa8>
				if(best_error < 1e-5) {
 100dbe8:	eef70ac7 	vcvt.f64.f32	d16, s14
 100dbec:	eef40be1 	vcmpe.f64	d16, d17
 100dbf0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100dbf4:	5affffe1 	bpl	100db80 <clkwiz_change_mipi_freq+0x94>
 100dbf8:	e1a07003 	mov	r7, r3
					solved = 1;
 100dbfc:	e3a0e001 	mov	lr, #1
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 100dc00:	e2833001 	add	r3, r3, #1
 100dc04:	e3530008 	cmp	r3, #8
 100dc08:	1affffd4 	bne	100db60 <clkwiz_change_mipi_freq+0x74>
			}
		}
	}

	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 100dc0c:	eef71ac7 	vcvt.f64.f32	d17, s14
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 100dc10:	e35e0000 	cmp	lr, #0
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 100dc14:	eddf3b67 	vldr	d19, [pc, #412]	; 100ddb8 <clkwiz_change_mipi_freq+0x2cc>
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 100dc18:	13a0c059 	movne	ip, #89	; 0x59
 100dc1c:	eef70ae7 	vcvt.f64.f32	d16, s15
 100dc20:	03a0c04e 	moveq	ip, #78	; 0x4e
 100dc24:	eef72ae6 	vcvt.f64.f32	d18, s13
 100dc28:	e30a1f10 	movw	r1, #44816	; 0xaf10
 100dc2c:	eeb70ac0 	vcvt.f64.f32	d0, s0
 100dc30:	e3401106 	movt	r1, #262	; 0x106
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 100dc34:	ee611ba3 	vmul.f64	d17, d17, d19
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 100dc38:	e1a03004 	mov	r3, r4
 100dc3c:	e1a02007 	mov	r2, r7
 100dc40:	e58d001c 	str	r0, [sp, #28]
 100dc44:	e58dc020 	str	ip, [sp, #32]
 100dc48:	e3a00002 	mov	r0, #2
 100dc4c:	edcd0b00 	vstr	d16, [sp]
 100dc50:	edcd2b02 	vstr	d18, [sp, #8]
 100dc54:	eefd7be1 	vcvt.s32.f64	s15, d17
 100dc58:	ed8d0b04 	vstr	d0, [sp, #16]
 100dc5c:	edcd7a06 	vstr	s15, [sp, #24]
 100dc60:	eb0008a2 	bl	100fef0 <d_printf>

	// Write the settings to the registers and commit the clock change.
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 100dc64:	e5962000 	ldr	r2, [r6]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 100dc68:	e1a03804 	lsl	r3, r4, #16
 100dc6c:	e3a01000 	mov	r1, #0
 100dc70:	e1833407 	orr	r3, r3, r7, lsl #8
 100dc74:	e30c0350 	movw	r0, #50000	; 0xc350
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 100dc78:	e5922004 	ldr	r2, [r2, #4]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 100dc7c:	e3833341 	orr	r3, r3, #67108865	; 0x4000001
 100dc80:	e5823200 	str	r3, [r2, #512]	; 0x200
 100dc84:	e5821204 	str	r1, [r2, #516]	; 0x204
 100dc88:	e5825208 	str	r5, [r2, #520]	; 0x208
 100dc8c:	e582120c 	str	r1, [r2, #524]	; 0x20c
 100dc90:	e5820210 	str	r0, [r2, #528]	; 0x210
 100dc94:	e5825214 	str	r5, [r2, #532]	; 0x214
 100dc98:	e5821218 	str	r1, [r2, #536]	; 0x218
 100dc9c:	e582021c 	str	r0, [r2, #540]	; 0x21c
	return *(volatile u32 *) Addr;
 100dca0:	e5923004 	ldr	r3, [r2, #4]
void clkwiz_commit(struct clkwiz_interface_t *ifc)
{
	int timeout = 100000;

	// Check that MMCM is locked already
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 100dca4:	e3130001 	tst	r3, #1
 100dca8:	0a00002a 	beq	100dd58 <clkwiz_change_mipi_freq+0x26c>
	*LocalAddr = Value;
 100dcac:	e3a03003 	mov	r3, #3
 100dcb0:	e582325c 	str	r3, [r2, #604]	; 0x25c
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
	}

	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x03);	// Load and SEN set
	asm("nop");
 100dcb4:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 100dcb8:	e5962000 	ldr	r2, [r6]
	int timeout = 100000;
 100dcbc:	e30836a0 	movw	r3, #34464	; 0x86a0
 100dcc0:	e3a00000 	mov	r0, #0
 100dcc4:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 100dcc8:	e5922004 	ldr	r2, [r2, #4]
 100dccc:	e2821004 	add	r1, r2, #4
 100dcd0:	e582025c 	str	r0, [r2, #604]	; 0x25c
 100dcd4:	ea000001 	b	100dce0 <clkwiz_change_mipi_freq+0x1f4>

	// Wait for re-lock
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 100dcd8:	e2533001 	subs	r3, r3, #1
 100dcdc:	3a000004 	bcc	100dcf4 <clkwiz_change_mipi_freq+0x208>
	return *(volatile u32 *) Addr;
 100dce0:	e5912000 	ldr	r2, [r1]
 100dce4:	e3120001 	tst	r2, #1
 100dce8:	0afffffa 	beq	100dcd8 <clkwiz_change_mipi_freq+0x1ec>

	if(timeout == 0) {
 100dcec:	e3530000 	cmp	r3, #0
 100dcf0:	0a000012 	beq	100dd40 <clkwiz_change_mipi_freq+0x254>
}
 100dcf4:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100dcf8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		for(div = 1; div < 106; div++) {
 100dcfc:	e3a05001 	mov	r5, #1
 100dd00:	ea000002 	b	100dd10 <clkwiz_change_mipi_freq+0x224>
 100dd04:	e2855001 	add	r5, r5, #1
 100dd08:	e355006a 	cmp	r5, #106	; 0x6a
 100dd0c:	0a000024 	beq	100dda4 <clkwiz_change_mipi_freq+0x2b8>
			freq = fbout_freq / div;
 100dd10:	ee075a90 	vmov	s15, r5
 100dd14:	eeb83ae7 	vcvt.f32.s32	s6, s15
 100dd18:	eec77a03 	vdiv.f32	s15, s14, s6
			if(freq <= new_freq) {
 100dd1c:	eeb40ae7 	vcmpe.f32	s0, s15
 100dd20:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100dd24:	bafffff6 	blt	100dd04 <clkwiz_change_mipi_freq+0x218>
 100dd28:	eaffff7f 	b	100db2c <clkwiz_change_mipi_freq+0x40>
 100dd2c:	eeb07a44 	vmov.f32	s14, s8
 100dd30:	e1a0400c 	mov	r4, ip
 100dd34:	ee061a90 	vmov	s13, r1
 100dd38:	ee072a90 	vmov	s15, r2
 100dd3c:	eaffffaf 	b	100dc00 <clkwiz_change_mipi_freq+0x114>
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 100dd40:	e30a1fbc 	movw	r1, #44988	; 0xafbc
 100dd44:	e3a00004 	mov	r0, #4
 100dd48:	e3401106 	movt	r1, #262	; 0x106
}
 100dd4c:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100dd50:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 100dd54:	ea000865 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 100dd58:	e30a1f88 	movw	r1, #44936	; 0xaf88
 100dd5c:	e3a00004 	mov	r0, #4
 100dd60:	e3401106 	movt	r1, #262	; 0x106
 100dd64:	eb000861 	bl	100fef0 <d_printf>
 100dd68:	e5963000 	ldr	r3, [r6]
 100dd6c:	e5932004 	ldr	r2, [r3, #4]
 100dd70:	eaffffcd 	b	100dcac <clkwiz_change_mipi_freq+0x1c0>
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 100dd74:	e3a00039 	mov	r0, #57	; 0x39
 100dd78:	e30a3e64 	movw	r3, #44644	; 0xae64
 100dd7c:	e30a2ee8 	movw	r2, #44776	; 0xaee8
 100dd80:	e3091678 	movw	r1, #38520	; 0x9678
 100dd84:	e58d0000 	str	r0, [sp]
 100dd88:	e3403106 	movt	r3, #262	; 0x106
 100dd8c:	e3a00004 	mov	r0, #4
 100dd90:	e3402106 	movt	r2, #262	; 0x106
 100dd94:	e3401106 	movt	r1, #262	; 0x106
 100dd98:	eb000854 	bl	100fef0 <d_printf>
 100dd9c:	e3e00062 	mvn	r0, #98	; 0x62
 100dda0:	fa003cdc 	blx	101d118 <exit>
 100dda4:	ed9f3a0b 	vldr	s6, [pc, #44]	; 100ddd8 <clkwiz_change_mipi_freq+0x2ec>
 100dda8:	eaffff5f 	b	100db2c <clkwiz_change_mipi_freq+0x40>
 100ddac:	e320f000 	nop	{0}
 100ddb0:	88e368f1 	.word	0x88e368f1
 100ddb4:	3ee4f8b5 	.word	0x3ee4f8b5
 100ddb8:	00000000 	.word	0x00000000
 100ddbc:	412e8480 	.word	0x412e8480
 100ddc0:	44480000 	.word	0x44480000
 100ddc4:	44160000 	.word	0x44160000
 100ddc8:	00000000 	.word	0x00000000
 100ddcc:	501502f9 	.word	0x501502f9
 100ddd0:	447a0000 	.word	0x447a0000
 100ddd4:	44960000 	.word	0x44960000
 100ddd8:	42d40000 	.word	0x42d40000

0100dddc <clkwiz_dump_state>:
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 100dddc:	e5903000 	ldr	r3, [r0]
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 100dde0:	e30a1ff8 	movw	r1, #45048	; 0xaff8
{
 100dde4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 100dde8:	e1a02000 	mov	r2, r0
{
 100ddec:	ed2d8b04 	vpush	{d8-d9}
 100ddf0:	e1a08000 	mov	r8, r0
 100ddf4:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 100ddf8:	e3401106 	movt	r1, #262	; 0x106
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 100ddfc:	e5933004 	ldr	r3, [r3, #4]
	uint32_t base_addr = 0x208;
 100de00:	e3a04f82 	mov	r4, #520	; 0x208
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 100de04:	eddf7a91 	vldr	s15, [pc, #580]	; 100e050 <clkwiz_dump_state+0x274>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 100de08:	e3a05001 	mov	r5, #1
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 100de0c:	ed909a24 	vldr	s18, [r0, #144]	; 0x90
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 100de10:	e3a00002 	mov	r0, #2
 100de14:	e5936200 	ldr	r6, [r3, #512]	; 0x200
 100de18:	e3a09000 	mov	r9, #0
 100de1c:	e593b204 	ldr	fp, [r3, #516]	; 0x204
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 100de20:	eeb08a67 	vmov.f32	s16, s15
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 100de24:	e7e93856 	ubfx	r3, r6, #16, #10
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 100de28:	e7e7a456 	ubfx	sl, r6, #8, #8
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 100de2c:	e6ef7076 	uxtb	r7, r6
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 100de30:	ee083a90 	vmov	s17, r3
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 100de34:	eef86ae8 	vcvt.f32.s32	s13, s17
 100de38:	ee07aa10 	vmov	s14, sl
 100de3c:	eeb87ac7 	vcvt.f32.s32	s14, s14
 100de40:	eec69aa7 	vdiv.f32	s19, s13, s15
 100de44:	ee799a87 	vadd.f32	s19, s19, s14
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 100de48:	eb000828 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100de4c:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100de50:	e3a00002 	mov	r0, #2
 100de54:	e3401106 	movt	r1, #262	; 0x106
 100de58:	eb000824 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 100de5c:	e5983000 	ldr	r3, [r8]
 100de60:	e30b1024 	movw	r1, #45092	; 0xb024
 100de64:	e3401106 	movt	r1, #262	; 0x106
 100de68:	e3a00002 	mov	r0, #2
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 100de6c:	ee299a89 	vmul.f32	s18, s19, s18
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 100de70:	e5932004 	ldr	r2, [r3, #4]
 100de74:	eb00081d 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Configured refclk freq: %2.5f MHz", ifc->refclk_freq);
 100de78:	edd87a24 	vldr	s15, [r8, #144]	; 0x90
 100de7c:	e30b1044 	movw	r1, #45124	; 0xb044
 100de80:	e3401106 	movt	r1, #262	; 0x106
 100de84:	e3a00002 	mov	r0, #2
 100de88:	eef70ae7 	vcvt.f64.f32	d16, s15
 100de8c:	ec532b30 	vmov	r2, r3, d16
 100de90:	eb000816 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "CLKCFG0 register:       0x%08x", ccfg_0);
 100de94:	e30b1068 	movw	r1, #45160	; 0xb068
 100de98:	e1a02006 	mov	r2, r6
 100de9c:	e3401106 	movt	r1, #262	; 0x106
 100dea0:	e3a00002 	mov	r0, #2
 100dea4:	eb000811 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "CLKFBOUT register:      0x%08x", clkfbout_phase);
 100dea8:	e30b1088 	movw	r1, #45192	; 0xb088
 100deac:	e1a0200b 	mov	r2, fp
 100deb0:	e3401106 	movt	r1, #262	; 0x106
 100deb4:	e3a00002 	mov	r0, #2
 100deb8:	eb00080c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100debc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100dec0:	e3a00002 	mov	r0, #2
 100dec4:	e3401106 	movt	r1, #262	; 0x106
	clkfbout_frac_en = !!(ccfg_0 & (1 << 26));
 100dec8:	e7e06d56 	ubfx	r6, r6, #26, #1
	d_printf(D_INFO, "");
 100decc:	eb000807 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 100ded0:	e30b10a8 	movw	r1, #45224	; 0xb0a8
 100ded4:	e1a02007 	mov	r2, r7
 100ded8:	e3401106 	movt	r1, #262	; 0x106
 100dedc:	e3a00002 	mov	r0, #2
 100dee0:	eb000802 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "CLKFBOUT multiplier:    %2.5f (MULT=%d, FRAC=%d, FRAC_EN=%d)", \
 100dee4:	eef70ae9 	vcvt.f64.f32	d16, s19
 100dee8:	e30b10c4 	movw	r1, #45252	; 0xb0c4
 100deec:	edcd8a01 	vstr	s17, [sp, #4]
 100def0:	e3401106 	movt	r1, #262	; 0x106
 100def4:	e3a00002 	mov	r0, #2
 100def8:	e58da000 	str	sl, [sp]
 100defc:	e58d6008 	str	r6, [sp, #8]
 100df00:	ec532b30 	vmov	r2, r3, d16
 100df04:	eb0007f9 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "FBOUT frequency:        %2.5f MHz", fbout_freq);
 100df08:	eef70ac9 	vcvt.f64.f32	d16, s18
 100df0c:	e30b1104 	movw	r1, #45316	; 0xb104
 100df10:	e3401106 	movt	r1, #262	; 0x106
 100df14:	e3a00002 	mov	r0, #2
 100df18:	ec532b30 	vmov	r2, r3, d16
 100df1c:	eb0007f3 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 100df20:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100df24:	e3a00002 	mov	r0, #2
 100df28:	e3401106 	movt	r1, #262	; 0x106
 100df2c:	eb0007ef 	bl	100fef0 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 100df30:	ee077a90 	vmov	s15, r7
 100df34:	eef88ae7 	vcvt.f32.s32	s17, s15
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 100df38:	e5983000 	ldr	r3, [r8]
		if(i > 1) {
 100df3c:	e3550001 	cmp	r5, #1
 100df40:	ee079a10 	vmov	s14, r9
			clk_frac = 0;
 100df44:	e3a00000 	mov	r0, #0
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 100df48:	e5933004 	ldr	r3, [r3, #4]
 100df4c:	e793c004 	ldr	ip, [r3, r4]
* @note		C-style signature:
* 		u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)
*
******************************************************************************/
static inline u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)  {
			return (Xil_In32((BaseAddress) + (u32)(RegOffset)));
 100df50:	e2832004 	add	r2, r3, #4
 100df54:	e2833008 	add	r3, r3, #8
 100df58:	e7927004 	ldr	r7, [r2, r4]
 100df5c:	e7936004 	ldr	r6, [r3, r4]
		clk_frac_en = !!(reg_divfrac & 0x00040000);
 100df60:	e7e0395c 	ubfx	r3, ip, #18, #1
		clk_div     =   (reg_divfrac & 0x000000ff);
 100df64:	e6ef207c 	uxtb	r2, ip
		if(i > 1) {
 100df68:	0a000031 	beq	100e034 <clkwiz_dump_state+0x258>
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 100df6c:	ee072a90 	vmov	s15, r2
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100df70:	e30b1128 	movw	r1, #45352	; 0xb128
 100df74:	e58dc000 	str	ip, [sp]
 100df78:	e3401106 	movt	r1, #262	; 0x106
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 100df7c:	eef87ae7 	vcvt.f32.s32	s15, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100df80:	e58d3020 	str	r3, [sp, #32]
 100df84:	e1a03004 	mov	r3, r4
 100df88:	e58d0010 	str	r0, [sp, #16]
 100df8c:	e3a00002 	mov	r0, #2
 100df90:	e58d200c 	str	r2, [sp, #12]
 100df94:	e1a02005 	mov	r2, r5
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 100df98:	ee777a87 	vadd.f32	s15, s15, s14
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 100df9c:	e2855001 	add	r5, r5, #1
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100dfa0:	e58d6008 	str	r6, [sp, #8]
		base_addr += 12;
 100dfa4:	e284400c 	add	r4, r4, #12
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100dfa8:	e58d7004 	str	r7, [sp, #4]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 100dfac:	ee897a27 	vdiv.f32	s14, s18, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100dfb0:	eef70ae7 	vcvt.f64.f32	d16, s15
 100dfb4:	edcd0b06 	vstr	d16, [sp, #24]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 100dfb8:	eec79a28 	vdiv.f32	s19, s14, s17
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 100dfbc:	eb0007cb 	bl	100fef0 <d_printf>
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 100dfc0:	ee077a90 	vmov	s15, r7
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 100dfc4:	e30b1190 	movw	r1, #45456	; 0xb190
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 100dfc8:	eeb87a67 	vcvt.f32.u32	s14, s15
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 100dfcc:	e3401106 	movt	r1, #262	; 0x106
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 100dfd0:	ee076a90 	vmov	s15, r6
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 100dfd4:	e3a00002 	mov	r0, #2
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 100dfd8:	eef87a67 	vcvt.f32.u32	s15, s15
 100dfdc:	eec76a08 	vdiv.f32	s13, s14, s16
 100dfe0:	ee877a88 	vdiv.f32	s14, s15, s16
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 100dfe4:	eef70ae9 	vcvt.f64.f32	d16, s19
 100dfe8:	ec532b30 	vmov	r2, r3, d16
 100dfec:	eef71ae6 	vcvt.f64.f32	d17, s13
 100dff0:	eeb77ac7 	vcvt.f64.f32	d7, s14
 100dff4:	edcd1b02 	vstr	d17, [sp, #8]
 100dff8:	ed8d7b00 	vstr	d7, [sp]
 100dffc:	eb0007bb 	bl	100fef0 <d_printf>
		d_printf(D_INFO, "");
 100e000:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100e004:	e3a00002 	mov	r0, #2
 100e008:	e3401106 	movt	r1, #262	; 0x106
 100e00c:	eb0007b7 	bl	100fef0 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 100e010:	e3550007 	cmp	r5, #7
 100e014:	1affffc7 	bne	100df38 <clkwiz_dump_state+0x15c>
	d_printf(D_INFO, "");
 100e018:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100e01c:	e3a00002 	mov	r0, #2
 100e020:	e3401106 	movt	r1, #262	; 0x106
}
 100e024:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100e028:	ecbd8b04 	vpop	{d8-d9}
 100e02c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "");
 100e030:	ea0007ae 	b	100fef0 <d_printf>
		clk_frac    =   (reg_divfrac & 0x0003ff00);
 100e034:	e3a00cff 	mov	r0, #65280	; 0xff00
 100e038:	e3400003 	movt	r0, #3
 100e03c:	e000000c 	and	r0, r0, ip
 100e040:	ee070a90 	vmov	s15, r0
 100e044:	eef87ae7 	vcvt.f32.s32	s15, s15
 100e048:	ee877a88 	vdiv.f32	s14, s15, s16
 100e04c:	eaffffc6 	b	100df6c <clkwiz_dump_state+0x190>
 100e050:	447a0000 	.word	0x447a0000

0100e054 <clkwiz_commit>:
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 100e054:	e5903000 	ldr	r3, [r0]
{
 100e058:	e92d4010 	push	{r4, lr}
 100e05c:	e1a04000 	mov	r4, r0
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 100e060:	e5933004 	ldr	r3, [r3, #4]
 100e064:	e5932004 	ldr	r2, [r3, #4]
 100e068:	e3120001 	tst	r2, #1
 100e06c:	0a000016 	beq	100e0cc <clkwiz_commit+0x78>
	*LocalAddr = Value;
 100e070:	e3a02003 	mov	r2, #3
 100e074:	e583225c 	str	r2, [r3, #604]	; 0x25c
	asm("nop");
 100e078:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 100e07c:	e5942000 	ldr	r2, [r4]
	int timeout = 100000;
 100e080:	e30836a0 	movw	r3, #34464	; 0x86a0
 100e084:	e3a00000 	mov	r0, #0
 100e088:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 100e08c:	e5922004 	ldr	r2, [r2, #4]
 100e090:	e2821004 	add	r1, r2, #4
 100e094:	e582025c 	str	r0, [r2, #604]	; 0x25c
 100e098:	ea000001 	b	100e0a4 <clkwiz_commit+0x50>
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 100e09c:	e2533001 	subs	r3, r3, #1
 100e0a0:	38bd8010 	popcc	{r4, pc}
	return *(volatile u32 *) Addr;
 100e0a4:	e5912000 	ldr	r2, [r1]
 100e0a8:	e3120001 	tst	r2, #1
 100e0ac:	0afffffa 	beq	100e09c <clkwiz_commit+0x48>
	if(timeout == 0) {
 100e0b0:	e3530000 	cmp	r3, #0
 100e0b4:	18bd8010 	popne	{r4, pc}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 100e0b8:	e30a1fbc 	movw	r1, #44988	; 0xafbc
 100e0bc:	e3a00004 	mov	r0, #4
 100e0c0:	e3401106 	movt	r1, #262	; 0x106
	}
}
 100e0c4:	e8bd4010 	pop	{r4, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 100e0c8:	ea000788 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 100e0cc:	e30a1f88 	movw	r1, #44936	; 0xaf88
 100e0d0:	e3a00004 	mov	r0, #4
 100e0d4:	e3401106 	movt	r1, #262	; 0x106
 100e0d8:	eb000784 	bl	100fef0 <d_printf>
 100e0dc:	e5943000 	ldr	r3, [r4]
 100e0e0:	e5933004 	ldr	r3, [r3, #4]
 100e0e4:	eaffffe1 	b	100e070 <clkwiz_commit+0x1c>

0100e0e8 <dma_bd_init>:

/*
 * Initialise the DMA BD allocator.
 */
void dma_bd_init()
{
 100e0e8:	e92d4010 	push	{r4, lr}
	// Build sanity check
	D_ASSERT(sizeof(struct dma_bd_sg_descriptor_t) == BD_SIZE);

	// Allocate global void zone: a 'guaranteed' block of zeroes BD_VOID_ZONE_BYTES long.
	// Must be 32-byte aligned (i.e. along cache lines.)
	g_void_zone = memalign(32, BD_VOID_ZONE_BYTES);
 100e0ec:	e3a01801 	mov	r1, #65536	; 0x10000
 100e0f0:	e3a00020 	mov	r0, #32
 100e0f4:	e3054bb8 	movw	r4, #23480	; 0x5bb8
 100e0f8:	e3404107 	movt	r4, #263	; 0x107
 100e0fc:	fa003ea5 	blx	101db98 <memalign>
	if(g_void_zone == NULL) {
 100e100:	e3500000 	cmp	r0, #0
	g_void_zone = memalign(32, BD_VOID_ZONE_BYTES);
 100e104:	e5840000 	str	r0, [r4]
	if(g_void_zone == NULL) {
 100e108:	0a00000c 	beq	100e140 <dma_bd_init+0x58>
		d_printf(D_ERROR, "dma_bd: fatal error allocating void zone of %d bytes", BD_VOID_ZONE_BYTES);
		d_trap_handle();
		return;
	}

	memset(g_void_zone, 0x00, BD_VOID_ZONE_BYTES);
 100e10c:	e3a02801 	mov	r2, #65536	; 0x10000
 100e110:	e3a01000 	mov	r1, #0
 100e114:	fa004325 	blx	101edb0 <memset>
	Xil_DCacheFlushRange((INTPTR)g_void_zone, BD_VOID_ZONE_BYTES);
 100e118:	e5940000 	ldr	r0, [r4]
 100e11c:	e3a01801 	mov	r1, #65536	; 0x10000
 100e120:	eb003141 	bl	101a62c <Xil_DCacheFlushRange>

	d_printf(D_INFO, "dma_bd: void zone @ 0x%08x (%d bytes)", g_void_zone, BD_VOID_ZONE_BYTES);
 100e124:	e30b1214 	movw	r1, #45588	; 0xb214
 100e128:	e5942000 	ldr	r2, [r4]
 100e12c:	e3401106 	movt	r1, #262	; 0x106
 100e130:	e3a03801 	mov	r3, #65536	; 0x10000
 100e134:	e3a00002 	mov	r0, #2
}
 100e138:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "dma_bd: void zone @ 0x%08x (%d bytes)", g_void_zone, BD_VOID_ZONE_BYTES);
 100e13c:	ea00076b 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "dma_bd: fatal error allocating void zone of %d bytes", BD_VOID_ZONE_BYTES);
 100e140:	e30b11dc 	movw	r1, #45532	; 0xb1dc
 100e144:	e3a02801 	mov	r2, #65536	; 0x10000
 100e148:	e3401106 	movt	r1, #262	; 0x106
 100e14c:	e3a00004 	mov	r0, #4
 100e150:	eb000766 	bl	100fef0 <d_printf>
}
 100e154:	e8bd4010 	pop	{r4, lr}
		d_trap_handle();
 100e158:	ea000a39 	b	1010a44 <d_trap_handle>

0100e15c <dma_bd_create_ring>:
/*
 * Create a BD ring.  The initial tag is also created and allocated.  If this function fails,
 * `ring` is written with a NULL pointer and an error response is returned.
 */
int dma_bd_create_ring(struct dma_bd_ring_t **ring)
{
 100e15c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	struct dma_bd_ring_t *work;
	int res;

	work = calloc(sizeof(struct dma_bd_ring_t), 1);
 100e160:	e3a01001 	mov	r1, #1
{
 100e164:	e24dd00c 	sub	sp, sp, #12
 100e168:	e1a07000 	mov	r7, r0
	work = calloc(sizeof(struct dma_bd_ring_t), 1);
 100e16c:	e3a00040 	mov	r0, #64	; 0x40
 100e170:	fa003bca 	blx	101d0a0 <calloc>

	if(work == NULL) {
 100e174:	e2504000 	subs	r4, r0, #0
 100e178:	0a000048 	beq	100e2a0 <dma_bd_create_ring+0x144>
 */
int dma_bd_allocate(struct dma_bd_ring_t *ring, int n_bds_req, int first)
{
	int n_bds, bd_size;
	struct dma_bd_tag_t *tag;
	struct dma_bd_tag_t *next_tag = ring->current->next_alloc;
 100e17c:	e5943008 	ldr	r3, [r4, #8]
 100e180:	e5932014 	ldr	r2, [r3, #20]

	/*
	 * If the ring has a next item then reuse that instead, after scrubbing it.
	 */
	if(next_tag != NULL) {
 100e184:	e3520000 	cmp	r2, #0
 100e188:	0a000009 	beq	100e1b4 <dma_bd_create_ring+0x58>
		if(next_tag->bd_base_ptr != NULL && next_tag->n_bds > 0) {
 100e18c:	e5923008 	ldr	r3, [r2, #8]
 100e190:	e3530000 	cmp	r3, #0
 100e194:	0a000002 	beq	100e1a4 <dma_bd_create_ring+0x48>
 100e198:	e5921000 	ldr	r1, [r2]
 100e19c:	e3510000 	cmp	r1, #0
 100e1a0:	ca00002c 	bgt	100e258 <dma_bd_create_ring+0xfc>
			next_tag->n_bds_free = next_tag->n_bds;
			//d_printf(D_INFO, "reusing tag: work 0x%08x last 0x%08x", next_tag->bd_working_ptr, next_tag->bd_last_ptr);
			return BD_RES_OK;
		} else {
			// Cleanup if invalid tag.  Should not happen.
			d_printf(D_WARN, "dma_bd: invalid tag 0x%08x, ignoring", next_tag);
 100e1a4:	e30b1268 	movw	r1, #45672	; 0xb268
 100e1a8:	e3a00003 	mov	r0, #3
 100e1ac:	e3401106 	movt	r1, #262	; 0x106
 100e1b0:	eb00074e 	bl	100fef0 <d_printf>
			//dma_bd_free_from(next_tag);
		}
	}

	// The tag's alignment is free
	tag = malloc(sizeof(struct dma_bd_tag_t));
 100e1b4:	e3a00018 	mov	r0, #24
 100e1b8:	fa003eb8 	blx	101dca0 <malloc>

	if(tag == NULL) {
 100e1bc:	e2506000 	subs	r6, r0, #0
 100e1c0:	0a000048 	beq	100e2e8 <dma_bd_create_ring+0x18c>
		}
	}

	bd_size = n_bds * BD_SIZE;

	tag->n_bds = n_bds;
 100e1c4:	e3a03080 	mov	r3, #128	; 0x80
 100e1c8:	e3a02080 	mov	r2, #128	; 0x80
 100e1cc:	e1c620f0 	strd	r2, [r6]
	tag->n_bds_free = n_bds;
	tag->bd_base_ptr = memalign(BD_ALIGN, bd_size);
 100e1d0:	e3a01a02 	mov	r1, #8192	; 0x2000
 100e1d4:	e3a00040 	mov	r0, #64	; 0x40
 100e1d8:	fa003e6e 	blx	101db98 <memalign>

	tag->bd_last_ptr = 0;
 100e1dc:	e3a03000 	mov	r3, #0
	tag->bd_base_ptr = memalign(BD_ALIGN, bd_size);
 100e1e0:	e5860008 	str	r0, [r6, #8]
	tag->bd_working_ptr = tag->bd_base_ptr;
	//tag->bd_base_ptr->nxtdesc = tag->bd_base_ptr;  // Create first nxtdesc reference  [TODO: Fix warning]

	if(tag->bd_base_ptr == NULL) {
 100e1e4:	e1500003 	cmp	r0, r3
	tag->bd_working_ptr = tag->bd_base_ptr;
 100e1e8:	e5860010 	str	r0, [r6, #16]
	tag->bd_last_ptr = 0;
 100e1ec:	e586300c 	str	r3, [r6, #12]
	if(tag->bd_base_ptr == NULL) {
 100e1f0:	0a000031 	beq	100e2bc <dma_bd_create_ring+0x160>
		d_printf(D_ERROR, "dma_bd: failed to allocate BD block (%d bytes, %d BDs)", bd_size, n_bds);
		return BD_RES_MEM_ALLOC_ERR;
	}

	D_ASSERT(((int)(tag->bd_base_ptr) % BD_ALIGN) == 0);
 100e1f4:	e210503f 	ands	r5, r0, #63	; 0x3f
 100e1f8:	1a00001c 	bne	100e270 <dma_bd_create_ring+0x114>

	// Clear the BD region.
	memset(tag->bd_base_ptr, 0x00, bd_size);
 100e1fc:	e3a02a02 	mov	r2, #8192	; 0x2000
 100e200:	e1a01005 	mov	r1, r5
 100e204:	fa0042e9 	blx	101edb0 <memset>
		ring->current = ring->current->next_alloc;
	}

	tag->next_alloc = NULL;

	ring->stats.num_bds_alloc += n_bds;
 100e208:	e5942010 	ldr	r2, [r4, #16]
 100e20c:	e5940014 	ldr	r0, [r4, #20]
	ring->stats.num_tags_alloc++;
 100e210:	e5943020 	ldr	r3, [r4, #32]
 100e214:	e5941024 	ldr	r1, [r4, #36]	; 0x24
	ring->stats.num_bds_alloc += n_bds;
 100e218:	e2922080 	adds	r2, r2, #128	; 0x80
 100e21c:	e2a00000 	adc	r0, r0, #0
		ring->current = tag;
 100e220:	e5846008 	str	r6, [r4, #8]
	ring->stats.num_tags_alloc++;
 100e224:	e2933001 	adds	r3, r3, #1
		ring->base = tag;
 100e228:	e5846000 	str	r6, [r4]
	ring->stats.num_tags_alloc++;
 100e22c:	e2a11000 	adc	r1, r1, #0
		ring->base = tag;
 100e230:	e5846004 	str	r6, [r4, #4]
	tag->next_alloc = NULL;
 100e234:	e5865014 	str	r5, [r6, #20]
	ring->stats.num_bds_alloc += n_bds;
 100e238:	e5842010 	str	r2, [r4, #16]
 100e23c:	e5840014 	str	r0, [r4, #20]
	ring->stats.num_tags_alloc++;
 100e240:	e5843020 	str	r3, [r4, #32]
 100e244:	e5841024 	str	r1, [r4, #36]	; 0x24
	return BD_RES_OK;
 100e248:	e3a00000 	mov	r0, #0
	*ring = work;
 100e24c:	e5874000 	str	r4, [r7]
}
 100e250:	e28dd00c 	add	sp, sp, #12
 100e254:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
			ring->current = next_tag;
 100e258:	e5842008 	str	r2, [r4, #8]
			ring->last = ring->current;
 100e25c:	e5842004 	str	r2, [r4, #4]
			next_tag->bd_working_ptr = next_tag->bd_base_ptr;
 100e260:	e5823010 	str	r3, [r2, #16]
			next_tag->bd_last_ptr = next_tag->bd_base_ptr;
 100e264:	e582300c 	str	r3, [r2, #12]
			next_tag->n_bds_free = next_tag->n_bds;
 100e268:	e5821004 	str	r1, [r2, #4]
	if(res != BD_RES_OK) {
 100e26c:	eafffff5 	b	100e248 <dma_bd_create_ring+0xec>
	D_ASSERT(((int)(tag->bd_base_ptr) % BD_ALIGN) == 0);
 100e270:	e3a000a4 	mov	r0, #164	; 0xa4
 100e274:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e278:	e30b230c 	movw	r2, #45836	; 0xb30c
 100e27c:	e3091678 	movw	r1, #38520	; 0x9678
 100e280:	e58d0000 	str	r0, [sp]
 100e284:	e3403106 	movt	r3, #262	; 0x106
 100e288:	e3a00004 	mov	r0, #4
 100e28c:	e3402106 	movt	r2, #262	; 0x106
 100e290:	e3401106 	movt	r1, #262	; 0x106
 100e294:	eb000715 	bl	100fef0 <d_printf>
 100e298:	e3e00062 	mvn	r0, #98	; 0x62
 100e29c:	fa003b9d 	blx	101d118 <exit>
		d_printf(D_ERROR, "dma_bd: failed to allocate ring (%d bytes)", sizeof(struct dma_bd_ring_t));
 100e2a0:	e30b123c 	movw	r1, #45628	; 0xb23c
 100e2a4:	e3a00004 	mov	r0, #4
 100e2a8:	e3a02040 	mov	r2, #64	; 0x40
 100e2ac:	e3401106 	movt	r1, #262	; 0x106
 100e2b0:	eb00070e 	bl	100fef0 <d_printf>
 100e2b4:	e3e00000 	mvn	r0, #0
 100e2b8:	eaffffe4 	b	100e250 <dma_bd_create_ring+0xf4>
		d_printf(D_ERROR, "dma_bd: failed to allocate BD block (%d bytes, %d BDs)", bd_size, n_bds);
 100e2bc:	e30b12c4 	movw	r1, #45764	; 0xb2c4
 100e2c0:	e3a03080 	mov	r3, #128	; 0x80
 100e2c4:	e3401106 	movt	r1, #262	; 0x106
 100e2c8:	e3a02a02 	mov	r2, #8192	; 0x2000
 100e2cc:	e3a00004 	mov	r0, #4
 100e2d0:	eb000706 	bl	100fef0 <d_printf>
		*ring = NULL;
 100e2d4:	e3a03000 	mov	r3, #0
		return res;
 100e2d8:	e3e00000 	mvn	r0, #0
		*ring = NULL;
 100e2dc:	e5873000 	str	r3, [r7]
}
 100e2e0:	e28dd00c 	add	sp, sp, #12
 100e2e4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		d_printf(D_ERROR, "dma_bd: failed to allocate header block (%d bytes)", sizeof(struct dma_bd_tag_t));
 100e2e8:	e30b1290 	movw	r1, #45712	; 0xb290
 100e2ec:	e3a02018 	mov	r2, #24
 100e2f0:	e3401106 	movt	r1, #262	; 0x106
 100e2f4:	e3a00004 	mov	r0, #4
 100e2f8:	eb0006fc 	bl	100fef0 <d_printf>
	if(res != BD_RES_OK) {
 100e2fc:	eafffff4 	b	100e2d4 <dma_bd_create_ring+0x178>

0100e300 <dma_bd_destroy_ring>:
{
 100e300:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	D_ASSERT(ring != NULL);
 100e304:	e2508000 	subs	r8, r0, #0
{
 100e308:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(ring != NULL);
 100e30c:	0a00001c 	beq	100e384 <dma_bd_destroy_ring+0x84>
 * Walk the list and free all BD blocks and tag entries.  The ring itself is
 * NOT freed.
 */
void dma_bd_free(struct dma_bd_ring_t *ring)
{
	dma_bd_free_from(ring->base);
 100e310:	e5984000 	ldr	r4, [r8]
	while(tag != NULL) {
 100e314:	e3540000 	cmp	r4, #0
 100e318:	0a000014 	beq	100e370 <dma_bd_destroy_ring+0x70>
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e31c:	e30b6348 	movw	r6, #45896	; 0xb348
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e320:	e30b5364 	movw	r5, #45924	; 0xb364
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e324:	e3406106 	movt	r6, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e328:	e3405106 	movt	r5, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e32c:	e5942008 	ldr	r2, [r4, #8]
 100e330:	e1a01006 	mov	r1, r6
 100e334:	e3a00002 	mov	r0, #2
 100e338:	eb0006ec 	bl	100fef0 <d_printf>
		free(tag->bd_base_ptr);
 100e33c:	e5940008 	ldr	r0, [r4, #8]
 100e340:	fa003e5a 	blx	101dcb0 <free>
		tag->bd_base_ptr = NULL;
 100e344:	e3a03000 	mov	r3, #0
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e348:	e1a02004 	mov	r2, r4
		tag->bd_base_ptr = NULL;
 100e34c:	e5843008 	str	r3, [r4, #8]
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e350:	e1a01005 	mov	r1, r5
 100e354:	e3a00002 	mov	r0, #2
 100e358:	eb0006e4 	bl	100fef0 <d_printf>
		tag_next = tag->next_alloc;
 100e35c:	e5947014 	ldr	r7, [r4, #20]
		free(tag);
 100e360:	e1a00004 	mov	r0, r4
 100e364:	fa003e51 	blx	101dcb0 <free>
	while(tag != NULL) {
 100e368:	e2574000 	subs	r4, r7, #0
 100e36c:	1affffee 	bne	100e32c <dma_bd_destroy_ring+0x2c>
	free(ring);
 100e370:	e1a00008 	mov	r0, r8
 100e374:	fa003e4d 	blx	101dcb0 <free>
}
 100e378:	e3a00000 	mov	r0, #0
 100e37c:	e28dd008 	add	sp, sp, #8
 100e380:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	D_ASSERT(ring != NULL);
 100e384:	e3a0005c 	mov	r0, #92	; 0x5c
 100e388:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e38c:	e30b2338 	movw	r2, #45880	; 0xb338
 100e390:	e3091678 	movw	r1, #38520	; 0x9678
 100e394:	e58d0000 	str	r0, [sp]
 100e398:	e3403106 	movt	r3, #262	; 0x106
 100e39c:	e3a00004 	mov	r0, #4
 100e3a0:	e3402106 	movt	r2, #262	; 0x106
 100e3a4:	e3401106 	movt	r1, #262	; 0x106
 100e3a8:	eb0006d0 	bl	100fef0 <d_printf>
 100e3ac:	e3e00062 	mvn	r0, #98	; 0x62
 100e3b0:	fa003b58 	blx	101d118 <exit>

0100e3b4 <dma_bd_allocate>:
	struct dma_bd_tag_t *next_tag = ring->current->next_alloc;
 100e3b4:	e5903008 	ldr	r3, [r0, #8]
{
 100e3b8:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 100e3bc:	e1a07002 	mov	r7, r2
 100e3c0:	e24dd00c 	sub	sp, sp, #12
 100e3c4:	e1a04000 	mov	r4, r0
 100e3c8:	e1a06001 	mov	r6, r1
	struct dma_bd_tag_t *next_tag = ring->current->next_alloc;
 100e3cc:	e5932014 	ldr	r2, [r3, #20]
	if(next_tag != NULL) {
 100e3d0:	e3520000 	cmp	r2, #0
 100e3d4:	0a000009 	beq	100e400 <dma_bd_allocate+0x4c>
		if(next_tag->bd_base_ptr != NULL && next_tag->n_bds > 0) {
 100e3d8:	e5923008 	ldr	r3, [r2, #8]
 100e3dc:	e3530000 	cmp	r3, #0
 100e3e0:	0a000002 	beq	100e3f0 <dma_bd_allocate+0x3c>
 100e3e4:	e5921000 	ldr	r1, [r2]
 100e3e8:	e3510000 	cmp	r1, #0
 100e3ec:	ca000032 	bgt	100e4bc <dma_bd_allocate+0x108>
			d_printf(D_WARN, "dma_bd: invalid tag 0x%08x, ignoring", next_tag);
 100e3f0:	e30b1268 	movw	r1, #45672	; 0xb268
 100e3f4:	e3a00003 	mov	r0, #3
 100e3f8:	e3401106 	movt	r1, #262	; 0x106
 100e3fc:	eb0006bb 	bl	100fef0 <d_printf>
	tag = malloc(sizeof(struct dma_bd_tag_t));
 100e400:	e3a00018 	mov	r0, #24
 100e404:	fa003e25 	blx	101dca0 <malloc>
	if(tag == NULL) {
 100e408:	e2505000 	subs	r5, r0, #0
 100e40c:	0a000044 	beq	100e524 <dma_bd_allocate+0x170>
	if(n_bds_req == 0) {
 100e410:	e3560000 	cmp	r6, #0
 100e414:	0a000030 	beq	100e4dc <dma_bd_allocate+0x128>
		if(n_bds_req > 0) {
 100e418:	da00003f 	ble	100e51c <dma_bd_allocate+0x168>
 100e41c:	e1a09306 	lsl	r9, r6, #6
 100e420:	e1a08009 	mov	r8, r9
	tag->n_bds = n_bds;
 100e424:	e5856000 	str	r6, [r5]
	tag->bd_base_ptr = memalign(BD_ALIGN, bd_size);
 100e428:	e1a01008 	mov	r1, r8
	tag->n_bds = n_bds;
 100e42c:	e5856004 	str	r6, [r5, #4]
	tag->bd_base_ptr = memalign(BD_ALIGN, bd_size);
 100e430:	e3a00040 	mov	r0, #64	; 0x40
 100e434:	fa003dd7 	blx	101db98 <memalign>
	tag->bd_last_ptr = 0;
 100e438:	e3a03000 	mov	r3, #0
	tag->bd_base_ptr = memalign(BD_ALIGN, bd_size);
 100e43c:	e5850008 	str	r0, [r5, #8]
	if(tag->bd_base_ptr == NULL) {
 100e440:	e1500003 	cmp	r0, r3
	tag->bd_working_ptr = tag->bd_base_ptr;
 100e444:	e5850010 	str	r0, [r5, #16]
	tag->bd_last_ptr = 0;
 100e448:	e585300c 	str	r3, [r5, #12]
	if(tag->bd_base_ptr == NULL) {
 100e44c:	0a00003b 	beq	100e540 <dma_bd_allocate+0x18c>
	D_ASSERT(((int)(tag->bd_base_ptr) % BD_ALIGN) == 0);
 100e450:	e210103f 	ands	r1, r0, #63	; 0x3f
 100e454:	1a000024 	bne	100e4ec <dma_bd_allocate+0x138>
	memset(tag->bd_base_ptr, 0x00, bd_size);
 100e458:	e1a02008 	mov	r2, r8
 100e45c:	fa004253 	blx	101edb0 <memset>
	if(first == BD_FIRST_ENTRY) {
 100e460:	e3570001 	cmp	r7, #1
	ring->stats.num_tags_alloc++;
 100e464:	e5941020 	ldr	r1, [r4, #32]
		ring->current->bd_working_ptr = tag->bd_base_ptr;
 100e468:	15943008 	ldrne	r3, [r4, #8]
	tag->next_alloc = NULL;
 100e46c:	e3a00000 	mov	r0, #0
		ring->current->bd_working_ptr = tag->bd_base_ptr;
 100e470:	15952008 	ldrne	r2, [r5, #8]
	ring->stats.num_tags_alloc++;
 100e474:	e594c024 	ldr	ip, [r4, #36]	; 0x24
		ring->current->next_alloc = tag;
 100e478:	15835014 	strne	r5, [r3, #20]
		ring->current->bd_working_ptr = tag->bd_base_ptr;
 100e47c:	15832010 	strne	r2, [r3, #16]
	ring->stats.num_bds_alloc += n_bds;
 100e480:	e1c421d0 	ldrd	r2, [r4, #16]
		ring->current = tag;
 100e484:	05845008 	streq	r5, [r4, #8]
		ring->base = tag;
 100e488:	05845000 	streq	r5, [r4]
 100e48c:	05845004 	streq	r5, [r4, #4]
		ring->current = ring->current->next_alloc;
 100e490:	15845008 	strne	r5, [r4, #8]
	ring->stats.num_bds_alloc += n_bds;
 100e494:	e0928006 	adds	r8, r2, r6
 100e498:	e0a39fc6 	adc	r9, r3, r6, asr #31
	ring->stats.num_tags_alloc++;
 100e49c:	e2911001 	adds	r1, r1, #1
 100e4a0:	e0ac3000 	adc	r3, ip, r0
	tag->next_alloc = NULL;
 100e4a4:	e5850014 	str	r0, [r5, #20]
	ring->stats.num_bds_alloc += n_bds;
 100e4a8:	e1c481f0 	strd	r8, [r4, #16]
	ring->stats.num_tags_alloc++;
 100e4ac:	e5841020 	str	r1, [r4, #32]
 100e4b0:	e5843024 	str	r3, [r4, #36]	; 0x24
}
 100e4b4:	e28dd00c 	add	sp, sp, #12
 100e4b8:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
			ring->current = next_tag;
 100e4bc:	e5802008 	str	r2, [r0, #8]
			return BD_RES_OK;
 100e4c0:	e3a00000 	mov	r0, #0
			ring->last = ring->current;
 100e4c4:	e5842004 	str	r2, [r4, #4]
			next_tag->bd_working_ptr = next_tag->bd_base_ptr;
 100e4c8:	e5823010 	str	r3, [r2, #16]
			next_tag->bd_last_ptr = next_tag->bd_base_ptr;
 100e4cc:	e582300c 	str	r3, [r2, #12]
			next_tag->n_bds_free = next_tag->n_bds;
 100e4d0:	e5821004 	str	r1, [r2, #4]
}
 100e4d4:	e28dd00c 	add	sp, sp, #12
 100e4d8:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
 100e4dc:	e3a09a02 	mov	r9, #8192	; 0x2000
		n_bds = BD_ALLOC_BLOCK_COUNT;
 100e4e0:	e3a06080 	mov	r6, #128	; 0x80
 100e4e4:	e1a08009 	mov	r8, r9
 100e4e8:	eaffffcd 	b	100e424 <dma_bd_allocate+0x70>
	D_ASSERT(((int)(tag->bd_base_ptr) % BD_ALIGN) == 0);
 100e4ec:	e3a000a4 	mov	r0, #164	; 0xa4
 100e4f0:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e4f4:	e30b230c 	movw	r2, #45836	; 0xb30c
 100e4f8:	e3091678 	movw	r1, #38520	; 0x9678
 100e4fc:	e58d0000 	str	r0, [sp]
 100e500:	e3403106 	movt	r3, #262	; 0x106
 100e504:	e3a00004 	mov	r0, #4
 100e508:	e3402106 	movt	r2, #262	; 0x106
 100e50c:	e3401106 	movt	r1, #262	; 0x106
 100e510:	eb000676 	bl	100fef0 <d_printf>
 100e514:	e3e00062 	mvn	r0, #98	; 0x62
 100e518:	fa003afe 	blx	101d118 <exit>
			return BD_RES_PARAM_ERR;
 100e51c:	e3e00001 	mvn	r0, #1
 100e520:	eaffffe3 	b	100e4b4 <dma_bd_allocate+0x100>
		d_printf(D_ERROR, "dma_bd: failed to allocate header block (%d bytes)", sizeof(struct dma_bd_tag_t));
 100e524:	e30b1290 	movw	r1, #45712	; 0xb290
 100e528:	e3a00004 	mov	r0, #4
 100e52c:	e3a02018 	mov	r2, #24
 100e530:	e3401106 	movt	r1, #262	; 0x106
 100e534:	eb00066d 	bl	100fef0 <d_printf>
		return BD_RES_MEM_ALLOC_ERR;
 100e538:	e3e00000 	mvn	r0, #0
 100e53c:	eaffffdc 	b	100e4b4 <dma_bd_allocate+0x100>
		d_printf(D_ERROR, "dma_bd: failed to allocate BD block (%d bytes, %d BDs)", bd_size, n_bds);
 100e540:	e30b12c4 	movw	r1, #45764	; 0xb2c4
 100e544:	e3a00004 	mov	r0, #4
 100e548:	e1a03006 	mov	r3, r6
 100e54c:	e1a02009 	mov	r2, r9
 100e550:	e3401106 	movt	r1, #262	; 0x106
 100e554:	eb000665 	bl	100fef0 <d_printf>
		return BD_RES_MEM_ALLOC_ERR;
 100e558:	e3e00000 	mvn	r0, #0
 100e55c:	eaffffd4 	b	100e4b4 <dma_bd_allocate+0x100>

0100e560 <dma_bd_free_from>:
{
 100e560:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	while(tag != NULL) {
 100e564:	e2504000 	subs	r4, r0, #0
 100e568:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e56c:	e30b7348 	movw	r7, #45896	; 0xb348
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e570:	e30b6364 	movw	r6, #45924	; 0xb364
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e574:	e3407106 	movt	r7, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e578:	e3406106 	movt	r6, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e57c:	e5942008 	ldr	r2, [r4, #8]
 100e580:	e1a01007 	mov	r1, r7
 100e584:	e3a00002 	mov	r0, #2
 100e588:	eb000658 	bl	100fef0 <d_printf>
		free(tag->bd_base_ptr);
 100e58c:	e5940008 	ldr	r0, [r4, #8]
 100e590:	fa003dc6 	blx	101dcb0 <free>
		tag->bd_base_ptr = NULL;
 100e594:	e3a03000 	mov	r3, #0
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e598:	e1a02004 	mov	r2, r4
		tag->bd_base_ptr = NULL;
 100e59c:	e5843008 	str	r3, [r4, #8]
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e5a0:	e1a01006 	mov	r1, r6
 100e5a4:	e3a00002 	mov	r0, #2
 100e5a8:	eb000650 	bl	100fef0 <d_printf>
		tag_next = tag->next_alloc;
 100e5ac:	e5945014 	ldr	r5, [r4, #20]
		free(tag);
 100e5b0:	e1a00004 	mov	r0, r4
 100e5b4:	fa003dbd 	blx	101dcb0 <free>
	while(tag != NULL) {
 100e5b8:	e2554000 	subs	r4, r5, #0
 100e5bc:	1affffee 	bne	100e57c <dma_bd_free_from+0x1c>
 100e5c0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100e5c4 <dma_bd_free>:
{
 100e5c4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100e5c8:	e1a07000 	mov	r7, r0
	dma_bd_free_from(ring->base);
 100e5cc:	e5904000 	ldr	r4, [r0]
	while(tag != NULL) {
 100e5d0:	e3540000 	cmp	r4, #0
 100e5d4:	0a000014 	beq	100e62c <dma_bd_free+0x68>
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e5d8:	e30b6348 	movw	r6, #45896	; 0xb348
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e5dc:	e30b5364 	movw	r5, #45924	; 0xb364
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e5e0:	e3406106 	movt	r6, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e5e4:	e3405106 	movt	r5, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e5e8:	e5942008 	ldr	r2, [r4, #8]
 100e5ec:	e1a01006 	mov	r1, r6
 100e5f0:	e3a00002 	mov	r0, #2
 100e5f4:	eb00063d 	bl	100fef0 <d_printf>
		free(tag->bd_base_ptr);
 100e5f8:	e5940008 	ldr	r0, [r4, #8]
 100e5fc:	fa003dab 	blx	101dcb0 <free>
		tag->bd_base_ptr = NULL;
 100e600:	e3a03000 	mov	r3, #0
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e604:	e1a02004 	mov	r2, r4
		tag->bd_base_ptr = NULL;
 100e608:	e5843008 	str	r3, [r4, #8]
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e60c:	e1a01005 	mov	r1, r5
 100e610:	e3a00002 	mov	r0, #2
 100e614:	eb000635 	bl	100fef0 <d_printf>
		tag_next = tag->next_alloc;
 100e618:	e5948014 	ldr	r8, [r4, #20]
		free(tag);
 100e61c:	e1a00004 	mov	r0, r4
 100e620:	fa003da2 	blx	101dcb0 <free>
	while(tag != NULL) {
 100e624:	e2584000 	subs	r4, r8, #0
 100e628:	1affffee 	bne	100e5e8 <dma_bd_free+0x24>
	ring->total_bd_count = 0;
 100e62c:	e3a03000 	mov	r3, #0
 100e630:	e5873030 	str	r3, [r7, #48]	; 0x30
}
 100e634:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100e638 <dma_bd_trim>:
 * Trim the list of blocks, freeing any unused blocks at the end of the BD ring.
 * This walks from the working pointer until it reaches a NULL next tag.
 */
void dma_bd_trim(struct dma_bd_ring_t *ring)
{
	if(ring->current->next_alloc != NULL) {
 100e638:	e5903008 	ldr	r3, [r0, #8]
{
 100e63c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if(ring->current->next_alloc != NULL) {
 100e640:	e5934014 	ldr	r4, [r3, #20]
 100e644:	e3540000 	cmp	r4, #0
 100e648:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e64c:	e30b8348 	movw	r8, #45896	; 0xb348
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e650:	e30b7364 	movw	r7, #45924	; 0xb364
 100e654:	e1a05000 	mov	r5, r0
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e658:	e3408106 	movt	r8, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e65c:	e3407106 	movt	r7, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100e660:	e5942008 	ldr	r2, [r4, #8]
 100e664:	e1a01008 	mov	r1, r8
 100e668:	e3a00002 	mov	r0, #2
 100e66c:	eb00061f 	bl	100fef0 <d_printf>
		free(tag->bd_base_ptr);
 100e670:	e5940008 	ldr	r0, [r4, #8]
 100e674:	fa003d8d 	blx	101dcb0 <free>
		tag->bd_base_ptr = NULL;
 100e678:	e3a03000 	mov	r3, #0
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e67c:	e1a02004 	mov	r2, r4
		tag->bd_base_ptr = NULL;
 100e680:	e5843008 	str	r3, [r4, #8]
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100e684:	e1a01007 	mov	r1, r7
 100e688:	e3a00002 	mov	r0, #2
 100e68c:	eb000617 	bl	100fef0 <d_printf>
		tag_next = tag->next_alloc;
 100e690:	e5946014 	ldr	r6, [r4, #20]
		free(tag);
 100e694:	e1a00004 	mov	r0, r4
 100e698:	fa003d84 	blx	101dcb0 <free>
	while(tag != NULL) {
 100e69c:	e2564000 	subs	r4, r6, #0
 100e6a0:	1affffee 	bne	100e660 <dma_bd_trim+0x28>
		dma_bd_free_from(ring->current->next_alloc);
		ring->current->next_alloc = NULL;
 100e6a4:	e5953008 	ldr	r3, [r5, #8]
 100e6a8:	e5834014 	str	r4, [r3, #20]
	}
}
 100e6ac:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100e6b0 <dma_bd_rewind>:
 * in most cases, provided the peripheral is never pointed to the corrupt/incomplete
 * list fragments.
 */
void dma_bd_rewind(struct dma_bd_ring_t *ring)
{
	struct dma_bd_tag_t *tag = ring->base;
 100e6b0:	e590c000 	ldr	ip, [r0]

	while(tag != NULL) {
 100e6b4:	e35c0000 	cmp	ip, #0
 100e6b8:	0a000007 	beq	100e6dc <dma_bd_rewind+0x2c>
 100e6bc:	e1a0300c 	mov	r3, ip
		tag->n_bds_free = tag->n_bds;
 100e6c0:	e5931000 	ldr	r1, [r3]
		tag->bd_working_ptr = tag->bd_base_ptr;
 100e6c4:	e5932008 	ldr	r2, [r3, #8]
		tag->n_bds_free = tag->n_bds;
 100e6c8:	e5831004 	str	r1, [r3, #4]
		tag->bd_working_ptr = tag->bd_base_ptr;
 100e6cc:	e5832010 	str	r2, [r3, #16]

		tag = tag->next_alloc;
 100e6d0:	e5933014 	ldr	r3, [r3, #20]
	while(tag != NULL) {
 100e6d4:	e3530000 	cmp	r3, #0
 100e6d8:	1afffff8 	bne	100e6c0 <dma_bd_rewind+0x10>
	}

	ring->total_bd_count = 0;
 100e6dc:	e3a02000 	mov	r2, #0
 100e6e0:	e3a03000 	mov	r3, #0
	ring->total_block_size = 0;
	ring->current = ring->base;
 100e6e4:	e580c008 	str	ip, [r0, #8]
	ring->total_bd_count = 0;
 100e6e8:	e1c023f0 	strd	r2, [r0, #48]	; 0x30
}
 100e6ec:	e12fff1e 	bx	lr

0100e6f0 <dma_bd_add_raw_sg_entry>:
 *
 * Note that normally flags should be zero because the finalise function adds the SOF
 * and EOF flags.  Only use for packet marking (not presently used for MIPI.)
 */
int dma_bd_add_raw_sg_entry(struct dma_bd_ring_t *ring, uint32_t base_addr, int size, int flags, struct dma_bd_sg_userdata_t *user)
{
 100e6f0:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	struct dma_bd_sg_descriptor_t *entry = NULL;
	int res, alloc = 0;

	D_ASSERT(ring != NULL);
 100e6f4:	e2504000 	subs	r4, r0, #0
{
 100e6f8:	e24dd00c 	sub	sp, sp, #12
 100e6fc:	e59de028 	ldr	lr, [sp, #40]	; 0x28
	D_ASSERT(ring != NULL);
 100e700:	0a000047 	beq	100e824 <dma_bd_add_raw_sg_entry+0x134>

	// BD sizes and addresses must be 64-bit aligned
	D_ASSERT((size & 7) == 0);
 100e704:	e2126007 	ands	r6, r2, #7
 100e708:	1a000051 	bne	100e854 <dma_bd_add_raw_sg_entry+0x164>
	D_ASSERT((base_addr & 7) == 0);
 100e70c:	e3110007 	tst	r1, #7
 100e710:	1a000057 	bne	100e874 <dma_bd_add_raw_sg_entry+0x184>
	 * Nothing to do?  Zero size is invalid for a BD, see pg. 42 of Xil PG021.
	 *
	 * Maximum size exceeded is also an error (use dma_bd_add_large_sg_entry for
	 * spanning blocks.)
	 */
	if(size == 0) {
 100e714:	e16f0f12 	clz	r0, r2
 100e718:	e1a002a0 	lsr	r0, r0, #5
		return BD_RES_PARAM_ERR;
	} else if(size > BD_MAX_SIZE) {
 100e71c:	e3520701 	cmp	r2, #262144	; 0x40000
 100e720:	c3800001 	orrgt	r0, r0, #1
 100e724:	e3500000 	cmp	r0, #0
 100e728:	1a000061 	bne	100e8b4 <dma_bd_add_raw_sg_entry+0x1c4>

	/*
	 * Fetch the working BD.  This is guaranteed by design to always point to an available
	 * BD.  Once the working pointer is incremented beyond the list size,
	 */
	entry = ring->current->bd_working_ptr;
 100e72c:	e594c008 	ldr	ip, [r4, #8]
 100e730:	e59c5010 	ldr	r5, [ip, #16]

	//d_printf(D_INFO, "dma_bd_add_raw_sg_entry @ 0x%08x", entry);

	// Cheap sanity checks providing BD_ALIGN is pow2 (guaranteed by design)
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100e734:	e315003f 	tst	r5, #63	; 0x3f
 100e738:	1a000055 	bne	100e894 <dma_bd_add_raw_sg_entry+0x1a4>

	entry->status = 0;
	entry->buffer_address_msb = 0;
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e73c:	e2030303 	and	r0, r3, #201326592	; 0xc000000
	entry->buffer_address = base_addr;

	// Copy user fields (if applicable)
	if(user != NULL) {
 100e740:	e35e0000 	cmp	lr, #0
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e744:	e3c2333f 	bic	r3, r2, #-67108864	; 0xfc000000
	entry->status = 0;
 100e748:	e585601c 	str	r6, [r5, #28]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e74c:	e1833000 	orr	r3, r3, r0
	entry->buffer_address_msb = 0;
 100e750:	e585600c 	str	r6, [r5, #12]
	entry->buffer_address = base_addr;
 100e754:	e5851008 	str	r1, [r5, #8]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e758:	e5853018 	str	r3, [r5, #24]
	if(user != NULL) {
 100e75c:	0a000007 	beq	100e780 <dma_bd_add_raw_sg_entry+0x90>
		entry->app0 = user->app0;
 100e760:	e59e8000 	ldr	r8, [lr]
 100e764:	e59e7004 	ldr	r7, [lr, #4]
 100e768:	e1ce00d8 	ldrd	r0, [lr, #8]
 100e76c:	e59e3010 	ldr	r3, [lr, #16]
 100e770:	e5858020 	str	r8, [r5, #32]
 100e774:	e5857024 	str	r7, [r5, #36]	; 0x24
 100e778:	e1c502f8 	strd	r0, [r5, #40]	; 0x28
 100e77c:	e5853030 	str	r3, [r5, #48]	; 0x30
		entry->app2 = user->app2;
		entry->app3 = user->app3;
		entry->app4 = user->app4;
	}

	ring->stats.num_bds_filled++;
 100e780:	e5943018 	ldr	r3, [r4, #24]
 100e784:	e594701c 	ldr	r7, [r4, #28]
	ring->stats.total_bytes += size;
	ring->current->n_bds_free--;
 100e788:	e59ce004 	ldr	lr, [ip, #4]
	ring->stats.total_bytes += size;
 100e78c:	e1c402d8 	ldrd	r0, [r4, #40]	; 0x28
	ring->stats.num_bds_filled++;
 100e790:	e2933001 	adds	r3, r3, #1
 100e794:	e5843018 	str	r3, [r4, #24]
 100e798:	e2a73000 	adc	r3, r7, #0
 100e79c:	e584301c 	str	r3, [r4, #28]
	ring->current->n_bds_free--;
 100e7a0:	e24ee001 	sub	lr, lr, #1

	ring->total_bd_count++;
	ring->total_block_size += size;
 100e7a4:	e5943034 	ldr	r3, [r4, #52]	; 0x34
	ring->stats.total_bytes += size;
 100e7a8:	e0908002 	adds	r8, r0, r2
	ring->total_bd_count++;
 100e7ac:	e5947030 	ldr	r7, [r4, #48]	; 0x30
	ring->stats.total_bytes += size;
 100e7b0:	e0a19fc2 	adc	r9, r1, r2, asr #31
	 * new buffer.
	 */
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
	ring->last = ring->current;

	if(ring->current->n_bds_free == 0) {
 100e7b4:	e35e0000 	cmp	lr, #0
	ring->total_block_size += size;
 100e7b8:	e0832002 	add	r2, r3, r2
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
		if(res != BD_RES_OK) {
			return res;
		}
	} else {
		ring->current->bd_working_ptr++;
 100e7bc:	12853040 	addne	r3, r5, #64	; 0x40
	ring->total_bd_count++;
 100e7c0:	e2877001 	add	r7, r7, #1
	ring->stats.total_bytes += size;
 100e7c4:	e1c482f8 	strd	r8, [r4, #40]	; 0x28
	ring->current->n_bds_free--;
 100e7c8:	e58ce004 	str	lr, [ip, #4]
	ring->total_bd_count++;
 100e7cc:	e5847030 	str	r7, [r4, #48]	; 0x30
	ring->total_block_size += size;
 100e7d0:	e5842034 	str	r2, [r4, #52]	; 0x34
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
 100e7d4:	e58c500c 	str	r5, [ip, #12]
	ring->last = ring->current;
 100e7d8:	e584c004 	str	ip, [r4, #4]
		ring->current->bd_working_ptr++;
 100e7dc:	158c3010 	strne	r3, [ip, #16]
	if(ring->current->n_bds_free == 0) {
 100e7e0:	0a000005 	beq	100e7fc <dma_bd_add_raw_sg_entry+0x10c>
	}

	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
	entry->nxtdesc_msb = 0;
 100e7e4:	e3a02000 	mov	r2, #0
	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
 100e7e8:	e5853000 	str	r3, [r5]
	entry->nxtdesc_msb = 0;
 100e7ec:	e5852004 	str	r2, [r5, #4]

	//ring->current->bd_working_ptr->nxtdesc = (uint32_t)entry;
	//ring->current->bd_working_ptr->nxtdesc_msb = 0;

	return BD_RES_OK;
}
 100e7f0:	e1a00006 	mov	r0, r6
 100e7f4:	e28dd00c 	add	sp, sp, #12
 100e7f8:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
 100e7fc:	e1a0200e 	mov	r2, lr
 100e800:	e1a0100e 	mov	r1, lr
 100e804:	e1a00004 	mov	r0, r4
 100e808:	ebfffee9 	bl	100e3b4 <dma_bd_allocate>
		if(res != BD_RES_OK) {
 100e80c:	e3500000 	cmp	r0, #0
 100e810:	11a06000 	movne	r6, r0
 100e814:	1afffff5 	bne	100e7f0 <dma_bd_add_raw_sg_entry+0x100>
 100e818:	e5943008 	ldr	r3, [r4, #8]
 100e81c:	e5933010 	ldr	r3, [r3, #16]
 100e820:	eaffffef 	b	100e7e4 <dma_bd_add_raw_sg_entry+0xf4>
	D_ASSERT(ring != NULL);
 100e824:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e828:	e30b2338 	movw	r2, #45880	; 0xb338
 100e82c:	e3091678 	movw	r1, #38520	; 0x9678
 100e830:	e3403106 	movt	r3, #262	; 0x106
 100e834:	e3402106 	movt	r2, #262	; 0x106
 100e838:	e3a00f45 	mov	r0, #276	; 0x114
 100e83c:	e58d0000 	str	r0, [sp]
	D_ASSERT((size & 7) == 0);
 100e840:	e3a00004 	mov	r0, #4
 100e844:	e3401106 	movt	r1, #262	; 0x106
 100e848:	eb0005a8 	bl	100fef0 <d_printf>
 100e84c:	e3e00062 	mvn	r0, #98	; 0x62
 100e850:	fa003a30 	blx	101d118 <exit>
 100e854:	e3000117 	movw	r0, #279	; 0x117
 100e858:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e85c:	e30b2378 	movw	r2, #45944	; 0xb378
 100e860:	e3091678 	movw	r1, #38520	; 0x9678
 100e864:	e58d0000 	str	r0, [sp]
 100e868:	e3403106 	movt	r3, #262	; 0x106
 100e86c:	e3402106 	movt	r2, #262	; 0x106
 100e870:	eafffff2 	b	100e840 <dma_bd_add_raw_sg_entry+0x150>
	D_ASSERT((base_addr & 7) == 0);
 100e874:	e3a00f46 	mov	r0, #280	; 0x118
 100e878:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e87c:	e30b2388 	movw	r2, #45960	; 0xb388
 100e880:	e3091678 	movw	r1, #38520	; 0x9678
 100e884:	e58d0000 	str	r0, [sp]
 100e888:	e3403106 	movt	r3, #262	; 0x106
 100e88c:	e3402106 	movt	r2, #262	; 0x106
 100e890:	eaffffea 	b	100e840 <dma_bd_add_raw_sg_entry+0x150>
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100e894:	e3000131 	movw	r0, #305	; 0x131
 100e898:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100e89c:	e30b23a0 	movw	r2, #45984	; 0xb3a0
 100e8a0:	e3091678 	movw	r1, #38520	; 0x9678
 100e8a4:	e58d0000 	str	r0, [sp]
 100e8a8:	e3403106 	movt	r3, #262	; 0x106
 100e8ac:	e3402106 	movt	r2, #262	; 0x106
 100e8b0:	eaffffe2 	b	100e840 <dma_bd_add_raw_sg_entry+0x150>
		return BD_RES_PARAM_ERR;
 100e8b4:	e3e06001 	mvn	r6, #1
 100e8b8:	eaffffcc 	b	100e7f0 <dma_bd_add_raw_sg_entry+0x100>

0100e8bc <dma_bd_add_large_sg_entry>:
 * Add a potentially large scatter-gather entry, which might require more than
 * one SG entry to be added if the size exceeds the nominal BD size.  If this
 * is not required, then only one entry will be added.
 */
int dma_bd_add_large_sg_entry(struct dma_bd_ring_t *ring, uint32_t base_addr, int size, int flags, struct dma_bd_sg_userdata_t *user)
{
 100e8bc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int res, block_size = 0;
	uint32_t addr = base_addr;

	// Zero size entries not supported
	if(size == 0) {
 100e8c0:	e2527000 	subs	r7, r2, #0
{
 100e8c4:	e24dd014 	sub	sp, sp, #20
 100e8c8:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
	if(size == 0) {
 100e8cc:	0a00006c 	beq	100ea84 <dma_bd_add_large_sg_entry+0x1c8>
		return BD_RES_ZERO_SIZE;
	}

	while(size > 0) {
 100e8d0:	da00007e 	ble	100ead0 <dma_bd_add_large_sg_entry+0x214>
		block_size = MIN(size, BD_MAX_SIZE);
 100e8d4:	e3570701 	cmp	r7, #262144	; 0x40000
 100e8d8:	e1a05000 	mov	r5, r0
 100e8dc:	b1a06007 	movlt	r6, r7
 100e8e0:	a3a06701 	movge	r6, #262144	; 0x40000
	D_ASSERT(ring != NULL);
 100e8e4:	e3500000 	cmp	r0, #0
 100e8e8:	0a000059 	beq	100ea54 <dma_bd_add_large_sg_entry+0x198>
	D_ASSERT((size & 7) == 0);
 100e8ec:	e3160007 	tst	r6, #7
 100e8f0:	1a000066 	bne	100ea90 <dma_bd_add_large_sg_entry+0x1d4>
	D_ASSERT((base_addr & 7) == 0);
 100e8f4:	e3110007 	tst	r1, #7
 100e8f8:	e1a09001 	mov	r9, r1
 100e8fc:	1a00006b 	bne	100eab0 <dma_bd_add_large_sg_entry+0x1f4>
	entry = ring->current->bd_working_ptr;
 100e900:	e5901008 	ldr	r1, [r0, #8]
 100e904:	e5914010 	ldr	r4, [r1, #16]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100e908:	e214a03f 	ands	sl, r4, #63	; 0x3f
 100e90c:	02033303 	andeq	r3, r3, #201326592	; 0xc000000
	entry->status = 0;
 100e910:	058da008 	streq	sl, [sp, #8]
 100e914:	058d300c 	streq	r3, [sp, #12]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100e918:	1a00003d 	bne	100ea14 <dma_bd_add_large_sg_entry+0x158>
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e91c:	e59d300c 	ldr	r3, [sp, #12]
	if(user != NULL) {
 100e920:	e3580000 	cmp	r8, #0
	entry->status = 0;
 100e924:	e59d2008 	ldr	r2, [sp, #8]
	entry->buffer_address = base_addr;
 100e928:	e5849008 	str	r9, [r4, #8]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e92c:	e1863003 	orr	r3, r6, r3
	entry->status = 0;
 100e930:	e584201c 	str	r2, [r4, #28]
	entry->buffer_address_msb = 0;
 100e934:	e584200c 	str	r2, [r4, #12]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100e938:	e5843018 	str	r3, [r4, #24]
	if(user != NULL) {
 100e93c:	0a000007 	beq	100e960 <dma_bd_add_large_sg_entry+0xa4>
		entry->app0 = user->app0;
 100e940:	e2880008 	add	r0, r8, #8
 100e944:	e598e000 	ldr	lr, [r8]
 100e948:	e890000d 	ldm	r0, {r0, r2, r3}
 100e94c:	e598c004 	ldr	ip, [r8, #4]
 100e950:	e584e020 	str	lr, [r4, #32]
 100e954:	e5840028 	str	r0, [r4, #40]	; 0x28
 100e958:	e584c024 	str	ip, [r4, #36]	; 0x24
 100e95c:	e1c422fc 	strd	r2, [r4, #44]	; 0x2c
	ring->stats.num_bds_filled++;
 100e960:	e595e018 	ldr	lr, [r5, #24]
	ring->stats.total_bytes += size;
 100e964:	e1c522d8 	ldrd	r2, [r5, #40]	; 0x28
	ring->stats.num_bds_filled++;
 100e968:	e595c01c 	ldr	ip, [r5, #28]
 100e96c:	e29ee001 	adds	lr, lr, #1
	ring->current->n_bds_free--;
 100e970:	e5910004 	ldr	r0, [r1, #4]
	ring->stats.num_bds_filled++;
 100e974:	e585e018 	str	lr, [r5, #24]
 100e978:	e2acc000 	adc	ip, ip, #0
	ring->stats.total_bytes += size;
 100e97c:	e092a006 	adds	sl, r2, r6
 100e980:	e0a3bfc6 	adc	fp, r3, r6, asr #31
 100e984:	e1a0200a 	mov	r2, sl
	ring->total_bd_count++;
 100e988:	e595e030 	ldr	lr, [r5, #48]	; 0x30
	ring->current->n_bds_free--;
 100e98c:	e2400001 	sub	r0, r0, #1
	ring->stats.total_bytes += size;
 100e990:	e1a0300b 	mov	r3, fp
	if(ring->current->n_bds_free == 0) {
 100e994:	e3500000 	cmp	r0, #0
	ring->stats.total_bytes += size;
 100e998:	e1c522f8 	strd	r2, [r5, #40]	; 0x28
	ring->total_block_size += size;
 100e99c:	e5953034 	ldr	r3, [r5, #52]	; 0x34
	ring->total_bd_count++;
 100e9a0:	e28ee001 	add	lr, lr, #1
	ring->stats.num_bds_filled++;
 100e9a4:	e585c01c 	str	ip, [r5, #28]
	ring->current->n_bds_free--;
 100e9a8:	e5810004 	str	r0, [r1, #4]
	ring->total_block_size += size;
 100e9ac:	e0833006 	add	r3, r3, r6
	ring->total_bd_count++;
 100e9b0:	e585e030 	str	lr, [r5, #48]	; 0x30
	ring->total_block_size += size;
 100e9b4:	e5853034 	str	r3, [r5, #52]	; 0x34
		ring->current->bd_working_ptr++;
 100e9b8:	12843040 	addne	r3, r4, #64	; 0x40
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
 100e9bc:	e581400c 	str	r4, [r1, #12]
	ring->last = ring->current;
 100e9c0:	e5851004 	str	r1, [r5, #4]
		ring->current->bd_working_ptr++;
 100e9c4:	15813010 	strne	r3, [r1, #16]
	if(ring->current->n_bds_free == 0) {
 100e9c8:	0a000019 	beq	100ea34 <dma_bd_add_large_sg_entry+0x178>
	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
 100e9cc:	e5913010 	ldr	r3, [r1, #16]
		if(res != BD_RES_OK) {
			return res;
		}

		addr += block_size;
		size -= block_size;
 100e9d0:	e0477006 	sub	r7, r7, r6
	entry->nxtdesc_msb = 0;
 100e9d4:	e59d2008 	ldr	r2, [sp, #8]
	while(size > 0) {
 100e9d8:	e3570000 	cmp	r7, #0
		addr += block_size;
 100e9dc:	e0899006 	add	r9, r9, r6
	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
 100e9e0:	e5843000 	str	r3, [r4]
	entry->nxtdesc_msb = 0;
 100e9e4:	e5842004 	str	r2, [r4, #4]
	while(size > 0) {
 100e9e8:	da000038 	ble	100ead0 <dma_bd_add_large_sg_entry+0x214>
		block_size = MIN(size, BD_MAX_SIZE);
 100e9ec:	e3570701 	cmp	r7, #262144	; 0x40000
 100e9f0:	b1a06007 	movlt	r6, r7
 100e9f4:	a3a06701 	movge	r6, #262144	; 0x40000
	D_ASSERT((size & 7) == 0);
 100e9f8:	e3160007 	tst	r6, #7
 100e9fc:	1a000023 	bne	100ea90 <dma_bd_add_large_sg_entry+0x1d4>
	D_ASSERT((base_addr & 7) == 0);
 100ea00:	e3190007 	tst	r9, #7
 100ea04:	1a000029 	bne	100eab0 <dma_bd_add_large_sg_entry+0x1f4>
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ea08:	e313003f 	tst	r3, #63	; 0x3f
	entry = ring->current->bd_working_ptr;
 100ea0c:	e1a04003 	mov	r4, r3
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ea10:	0affffc1 	beq	100e91c <dma_bd_add_large_sg_entry+0x60>
 100ea14:	e3000131 	movw	r0, #305	; 0x131
 100ea18:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ea1c:	e30b23a0 	movw	r2, #45984	; 0xb3a0
 100ea20:	e3091678 	movw	r1, #38520	; 0x9678
 100ea24:	e58d0000 	str	r0, [sp]
 100ea28:	e3403106 	movt	r3, #262	; 0x106
 100ea2c:	e3402106 	movt	r2, #262	; 0x106
 100ea30:	ea00000e 	b	100ea70 <dma_bd_add_large_sg_entry+0x1b4>
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
 100ea34:	e1a02000 	mov	r2, r0
 100ea38:	e1a01000 	mov	r1, r0
 100ea3c:	e1a00005 	mov	r0, r5
 100ea40:	ebfffe5b 	bl	100e3b4 <dma_bd_allocate>
		if(res != BD_RES_OK) {
 100ea44:	e3500000 	cmp	r0, #0
 100ea48:	1a00000e 	bne	100ea88 <dma_bd_add_large_sg_entry+0x1cc>
 100ea4c:	e5951008 	ldr	r1, [r5, #8]
 100ea50:	eaffffdd 	b	100e9cc <dma_bd_add_large_sg_entry+0x110>
	D_ASSERT(ring != NULL);
 100ea54:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ea58:	e30b2338 	movw	r2, #45880	; 0xb338
 100ea5c:	e3091678 	movw	r1, #38520	; 0x9678
 100ea60:	e3403106 	movt	r3, #262	; 0x106
 100ea64:	e3402106 	movt	r2, #262	; 0x106
 100ea68:	e3a00f45 	mov	r0, #276	; 0x114
 100ea6c:	e58d0000 	str	r0, [sp]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ea70:	e3a00004 	mov	r0, #4
 100ea74:	e3401106 	movt	r1, #262	; 0x106
 100ea78:	eb00051c 	bl	100fef0 <d_printf>
 100ea7c:	e3e00062 	mvn	r0, #98	; 0x62
 100ea80:	fa0039a4 	blx	101d118 <exit>
		return BD_RES_ZERO_SIZE;
 100ea84:	e3e00002 	mvn	r0, #2
	}

	return BD_RES_OK;
}
 100ea88:	e28dd014 	add	sp, sp, #20
 100ea8c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	D_ASSERT((size & 7) == 0);
 100ea90:	e3000117 	movw	r0, #279	; 0x117
 100ea94:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ea98:	e30b2378 	movw	r2, #45944	; 0xb378
 100ea9c:	e3091678 	movw	r1, #38520	; 0x9678
 100eaa0:	e58d0000 	str	r0, [sp]
 100eaa4:	e3403106 	movt	r3, #262	; 0x106
 100eaa8:	e3402106 	movt	r2, #262	; 0x106
 100eaac:	eaffffef 	b	100ea70 <dma_bd_add_large_sg_entry+0x1b4>
	D_ASSERT((base_addr & 7) == 0);
 100eab0:	e3a00f46 	mov	r0, #280	; 0x118
 100eab4:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100eab8:	e30b2388 	movw	r2, #45960	; 0xb388
 100eabc:	e3091678 	movw	r1, #38520	; 0x9678
 100eac0:	e58d0000 	str	r0, [sp]
 100eac4:	e3403106 	movt	r3, #262	; 0x106
 100eac8:	e3402106 	movt	r2, #262	; 0x106
 100eacc:	eaffffe7 	b	100ea70 <dma_bd_add_large_sg_entry+0x1b4>
	return BD_RES_OK;
 100ead0:	e3a00000 	mov	r0, #0
}
 100ead4:	e28dd014 	add	sp, sp, #20
 100ead8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100eadc <dma_bd_add_zero_sg_entry>:
 *
 * To create the zero entry, references to the 64KB zero page are created,
 * up to the length required.
 */
int dma_bd_add_zero_sg_entry(struct dma_bd_ring_t *ring, int size, int flags, struct dma_bd_sg_userdata_t *user)
{
 100eadc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int res, block_size = 0;

	// Zero size entries not supported
	if(size == 0) {
 100eae0:	e2517000 	subs	r7, r1, #0
{
 100eae4:	e24dd014 	sub	sp, sp, #20
	if(size == 0) {
 100eae8:	0a00006d 	beq	100eca4 <dma_bd_add_zero_sg_entry+0x1c8>
		return BD_RES_ZERO_SIZE;
	}

	while(size > 0) {
 100eaec:	da00007f 	ble	100ecf0 <dma_bd_add_zero_sg_entry+0x214>
		block_size = MIN(size, BD_VOID_ZONE_BYTES);
 100eaf0:	e3570801 	cmp	r7, #65536	; 0x10000
 100eaf4:	e1a08003 	mov	r8, r3
 100eaf8:	b1a06007 	movlt	r6, r7
 100eafc:	a3a06801 	movge	r6, #65536	; 0x10000

		res = dma_bd_add_raw_sg_entry(ring, (uint32_t)g_void_zone, block_size, flags, user);
 100eb00:	e3053bb8 	movw	r3, #23480	; 0x5bb8
	D_ASSERT(ring != NULL);
 100eb04:	e3500000 	cmp	r0, #0
		res = dma_bd_add_raw_sg_entry(ring, (uint32_t)g_void_zone, block_size, flags, user);
 100eb08:	e3403107 	movt	r3, #263	; 0x107
 100eb0c:	e1a05000 	mov	r5, r0
 100eb10:	e58d3008 	str	r3, [sp, #8]
 100eb14:	e5933000 	ldr	r3, [r3]
	D_ASSERT(ring != NULL);
 100eb18:	0a000055 	beq	100ec74 <dma_bd_add_zero_sg_entry+0x198>
	D_ASSERT((size & 7) == 0);
 100eb1c:	e3160007 	tst	r6, #7
 100eb20:	1a000062 	bne	100ecb0 <dma_bd_add_zero_sg_entry+0x1d4>
	D_ASSERT((base_addr & 7) == 0);
 100eb24:	e3130007 	tst	r3, #7
 100eb28:	1a000068 	bne	100ecd0 <dma_bd_add_zero_sg_entry+0x1f4>
	entry = ring->current->bd_working_ptr;
 100eb2c:	e5901008 	ldr	r1, [r0, #8]
 100eb30:	e5914010 	ldr	r4, [r1, #16]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100eb34:	e214903f 	ands	r9, r4, #63	; 0x3f
 100eb38:	02022303 	andeq	r2, r2, #201326592	; 0xc000000
 100eb3c:	058d200c 	streq	r2, [sp, #12]
 100eb40:	1a00003b 	bne	100ec34 <dma_bd_add_zero_sg_entry+0x158>
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100eb44:	e59d200c 	ldr	r2, [sp, #12]
	if(user != NULL) {
 100eb48:	e3580000 	cmp	r8, #0
	entry->status = 0;
 100eb4c:	e584901c 	str	r9, [r4, #28]
	entry->buffer_address_msb = 0;
 100eb50:	e584900c 	str	r9, [r4, #12]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100eb54:	e1862002 	orr	r2, r6, r2
	entry->buffer_address = base_addr;
 100eb58:	e5843008 	str	r3, [r4, #8]
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100eb5c:	e5842018 	str	r2, [r4, #24]
	if(user != NULL) {
 100eb60:	0a000007 	beq	100eb84 <dma_bd_add_zero_sg_entry+0xa8>
		entry->app0 = user->app0;
 100eb64:	e2880008 	add	r0, r8, #8
 100eb68:	e598e000 	ldr	lr, [r8]
 100eb6c:	e890000d 	ldm	r0, {r0, r2, r3}
 100eb70:	e598c004 	ldr	ip, [r8, #4]
 100eb74:	e584e020 	str	lr, [r4, #32]
 100eb78:	e5840028 	str	r0, [r4, #40]	; 0x28
 100eb7c:	e584c024 	str	ip, [r4, #36]	; 0x24
 100eb80:	e1c422fc 	strd	r2, [r4, #44]	; 0x2c
	ring->stats.num_bds_filled++;
 100eb84:	e595e018 	ldr	lr, [r5, #24]
	ring->stats.total_bytes += size;
 100eb88:	e1c522d8 	ldrd	r2, [r5, #40]	; 0x28
	ring->stats.num_bds_filled++;
 100eb8c:	e595c01c 	ldr	ip, [r5, #28]
 100eb90:	e29ee001 	adds	lr, lr, #1
	ring->current->n_bds_free--;
 100eb94:	e5910004 	ldr	r0, [r1, #4]
	ring->stats.num_bds_filled++;
 100eb98:	e585e018 	str	lr, [r5, #24]
 100eb9c:	e2acc000 	adc	ip, ip, #0
	ring->stats.total_bytes += size;
 100eba0:	e092a006 	adds	sl, r2, r6
 100eba4:	e0a3bfc6 	adc	fp, r3, r6, asr #31
 100eba8:	e1a0200a 	mov	r2, sl
	ring->total_bd_count++;
 100ebac:	e595e030 	ldr	lr, [r5, #48]	; 0x30
	ring->current->n_bds_free--;
 100ebb0:	e2400001 	sub	r0, r0, #1
	ring->stats.total_bytes += size;
 100ebb4:	e1a0300b 	mov	r3, fp
	if(ring->current->n_bds_free == 0) {
 100ebb8:	e3500000 	cmp	r0, #0
	ring->stats.total_bytes += size;
 100ebbc:	e1c522f8 	strd	r2, [r5, #40]	; 0x28
	ring->total_block_size += size;
 100ebc0:	e5953034 	ldr	r3, [r5, #52]	; 0x34
	ring->total_bd_count++;
 100ebc4:	e28ee001 	add	lr, lr, #1
	ring->stats.num_bds_filled++;
 100ebc8:	e585c01c 	str	ip, [r5, #28]
	ring->current->n_bds_free--;
 100ebcc:	e5810004 	str	r0, [r1, #4]
	ring->total_block_size += size;
 100ebd0:	e0833006 	add	r3, r3, r6
	ring->total_bd_count++;
 100ebd4:	e585e030 	str	lr, [r5, #48]	; 0x30
	ring->total_block_size += size;
 100ebd8:	e5853034 	str	r3, [r5, #52]	; 0x34
		ring->current->bd_working_ptr++;
 100ebdc:	12843040 	addne	r3, r4, #64	; 0x40
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
 100ebe0:	e581400c 	str	r4, [r1, #12]
	ring->last = ring->current;
 100ebe4:	e5851004 	str	r1, [r5, #4]
		ring->current->bd_working_ptr++;
 100ebe8:	15813010 	strne	r3, [r1, #16]
	if(ring->current->n_bds_free == 0) {
 100ebec:	0a000018 	beq	100ec54 <dma_bd_add_zero_sg_entry+0x178>
		if(res != BD_RES_OK) {
			return res;
		}

		size -= block_size;
 100ebf0:	e0477006 	sub	r7, r7, r6
	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
 100ebf4:	e5912010 	ldr	r2, [r1, #16]
	while(size > 0) {
 100ebf8:	e3570000 	cmp	r7, #0
	entry->nxtdesc = (uint32_t)ring->current->bd_working_ptr;
 100ebfc:	e8840204 	stm	r4, {r2, r9}
	while(size > 0) {
 100ec00:	da00003a 	ble	100ecf0 <dma_bd_add_zero_sg_entry+0x214>
		block_size = MIN(size, BD_VOID_ZONE_BYTES);
 100ec04:	e3570801 	cmp	r7, #65536	; 0x10000
		res = dma_bd_add_raw_sg_entry(ring, (uint32_t)g_void_zone, block_size, flags, user);
 100ec08:	e59d3008 	ldr	r3, [sp, #8]
		block_size = MIN(size, BD_VOID_ZONE_BYTES);
 100ec0c:	b1a06007 	movlt	r6, r7
 100ec10:	a3a06801 	movge	r6, #65536	; 0x10000
	D_ASSERT((size & 7) == 0);
 100ec14:	e3160007 	tst	r6, #7
		res = dma_bd_add_raw_sg_entry(ring, (uint32_t)g_void_zone, block_size, flags, user);
 100ec18:	e5933000 	ldr	r3, [r3]
	D_ASSERT((size & 7) == 0);
 100ec1c:	1a000023 	bne	100ecb0 <dma_bd_add_zero_sg_entry+0x1d4>
	D_ASSERT((base_addr & 7) == 0);
 100ec20:	e3130007 	tst	r3, #7
 100ec24:	1a000029 	bne	100ecd0 <dma_bd_add_zero_sg_entry+0x1f4>
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ec28:	e312003f 	tst	r2, #63	; 0x3f
	entry = ring->current->bd_working_ptr;
 100ec2c:	e1a04002 	mov	r4, r2
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ec30:	0affffc3 	beq	100eb44 <dma_bd_add_zero_sg_entry+0x68>
 100ec34:	e3000131 	movw	r0, #305	; 0x131
 100ec38:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ec3c:	e30b23a0 	movw	r2, #45984	; 0xb3a0
 100ec40:	e3091678 	movw	r1, #38520	; 0x9678
 100ec44:	e58d0000 	str	r0, [sp]
 100ec48:	e3403106 	movt	r3, #262	; 0x106
 100ec4c:	e3402106 	movt	r2, #262	; 0x106
 100ec50:	ea00000e 	b	100ec90 <dma_bd_add_zero_sg_entry+0x1b4>
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
 100ec54:	e1a02000 	mov	r2, r0
 100ec58:	e1a01000 	mov	r1, r0
 100ec5c:	e1a00005 	mov	r0, r5
 100ec60:	ebfffdd3 	bl	100e3b4 <dma_bd_allocate>
		if(res != BD_RES_OK) {
 100ec64:	e3500000 	cmp	r0, #0
 100ec68:	1a00000e 	bne	100eca8 <dma_bd_add_zero_sg_entry+0x1cc>
 100ec6c:	e5951008 	ldr	r1, [r5, #8]
 100ec70:	eaffffde 	b	100ebf0 <dma_bd_add_zero_sg_entry+0x114>
	D_ASSERT(ring != NULL);
 100ec74:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ec78:	e30b2338 	movw	r2, #45880	; 0xb338
 100ec7c:	e3091678 	movw	r1, #38520	; 0x9678
 100ec80:	e3403106 	movt	r3, #262	; 0x106
 100ec84:	e3402106 	movt	r2, #262	; 0x106
 100ec88:	e3a00f45 	mov	r0, #276	; 0x114
 100ec8c:	e58d0000 	str	r0, [sp]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100ec90:	e3a00004 	mov	r0, #4
 100ec94:	e3401106 	movt	r1, #262	; 0x106
 100ec98:	eb000494 	bl	100fef0 <d_printf>
 100ec9c:	e3e00062 	mvn	r0, #98	; 0x62
 100eca0:	fa00391c 	blx	101d118 <exit>
		return BD_RES_ZERO_SIZE;
 100eca4:	e3e00002 	mvn	r0, #2
	}

	return BD_RES_OK;
}
 100eca8:	e28dd014 	add	sp, sp, #20
 100ecac:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	D_ASSERT((size & 7) == 0);
 100ecb0:	e3000117 	movw	r0, #279	; 0x117
 100ecb4:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ecb8:	e30b2378 	movw	r2, #45944	; 0xb378
 100ecbc:	e3091678 	movw	r1, #38520	; 0x9678
 100ecc0:	e58d0000 	str	r0, [sp]
 100ecc4:	e3403106 	movt	r3, #262	; 0x106
 100ecc8:	e3402106 	movt	r2, #262	; 0x106
 100eccc:	eaffffef 	b	100ec90 <dma_bd_add_zero_sg_entry+0x1b4>
	D_ASSERT((base_addr & 7) == 0);
 100ecd0:	e3a00f46 	mov	r0, #280	; 0x118
 100ecd4:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100ecd8:	e30b2388 	movw	r2, #45960	; 0xb388
 100ecdc:	e3091678 	movw	r1, #38520	; 0x9678
 100ece0:	e58d0000 	str	r0, [sp]
 100ece4:	e3403106 	movt	r3, #262	; 0x106
 100ece8:	e3402106 	movt	r2, #262	; 0x106
 100ecec:	eaffffe7 	b	100ec90 <dma_bd_add_zero_sg_entry+0x1b4>
	return BD_RES_OK;
 100ecf0:	e3a00000 	mov	r0, #0
}
 100ecf4:	e28dd014 	add	sp, sp, #20
 100ecf8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100ecfc <dma_bd_flush_to_ram>:
 * and going up to the current block but no further, is flushed.  Since each block
 * is guaranteed to be 64-byte aligned (per AxiDma requirements) this lines up
 * nicely with the 32-byte cache lines.
 */
void dma_bd_flush_to_ram(struct dma_bd_ring_t *ring)
{
 100ecfc:	e92d4010 	push	{r4, lr}
	struct dma_bd_tag_t *tag = ring->base;
 100ed00:	e5904000 	ldr	r4, [r0]

	//d_printf(D_WARN, "Flush to RAM");

	do {
		//d_printf(D_INFO, "FlushRange 0x%08x, %d bytes", (INTPTR)tag->bd_base_ptr, (tag->n_bds - tag->n_bds_free) * BD_SIZE);
		Xil_DCacheFlushRange((INTPTR)tag->bd_base_ptr, (tag->n_bds - tag->n_bds_free) * BD_SIZE);
 100ed04:	e894000a 	ldm	r4, {r1, r3}
 100ed08:	e5940008 	ldr	r0, [r4, #8]
 100ed0c:	e0411003 	sub	r1, r1, r3
 100ed10:	e1a01301 	lsl	r1, r1, #6
 100ed14:	eb002e44 	bl	101a62c <Xil_DCacheFlushRange>
		tag = tag->next_alloc;
 100ed18:	e5944014 	ldr	r4, [r4, #20]
	} while(tag != NULL) ;
 100ed1c:	e3540000 	cmp	r4, #0
 100ed20:	1afffff7 	bne	100ed04 <dma_bd_flush_to_ram+0x8>
 100ed24:	e8bd8010 	pop	{r4, pc}

0100ed28 <dma_bd_finalise>:
 *
 * @param	ring		Reference to the ring
 */
int dma_bd_finalise(struct dma_bd_ring_t *ring)
{
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100ed28:	e5902000 	ldr	r2, [r0]
	 * first entry of the next unallocated tag.)
	 *
	 * TODO: There may be a better structure for this, or a bug in the DMA BD
	 * allocator that necessitates this solution -- look into this.
	 */
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100ed2c:	e5901008 	ldr	r1, [r0, #8]
{
 100ed30:	e92d4010 	push	{r4, lr}
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100ed34:	e592c008 	ldr	ip, [r2, #8]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100ed38:	e5914004 	ldr	r4, [r1, #4]
 100ed3c:	e591e000 	ldr	lr, [r1]
	ring->base->bd_base_ptr->control |= BD_SOF;
 100ed40:	e59c3018 	ldr	r3, [ip, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100ed44:	e154000e 	cmp	r4, lr
	ring->base->bd_base_ptr->control |= BD_SOF;
 100ed48:	e3833301 	orr	r3, r3, #67108864	; 0x4000000
 100ed4c:	e58c3018 	str	r3, [ip, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100ed50:	0a00000a 	beq	100ed80 <dma_bd_finalise+0x58>

		//d_printf(D_WARN, "LastTag:0x%08x", last_ptr);
		//dma_bd_debug_dump(ring);
	} else {
		// Simple and most common case:  BDs not all used up so use last pointer
		ring->current->bd_last_ptr->nxtdesc = first_ptr;
 100ed54:	e591300c 	ldr	r3, [r1, #12]
		ring->current->bd_last_ptr->nxtdesc_msb = 0;
 100ed58:	e3a01000 	mov	r1, #0
		ring->current->bd_last_ptr->control |= BD_EOF;
 100ed5c:	e5932018 	ldr	r2, [r3, #24]
		ring->current->bd_last_ptr->nxtdesc = first_ptr;
 100ed60:	e583c000 	str	ip, [r3]
		ring->current->bd_last_ptr->nxtdesc_msb = 0;
 100ed64:	e5831004 	str	r1, [r3, #4]
		ring->current->bd_last_ptr->control |= BD_EOF;
 100ed68:	e3822302 	orr	r2, r2, #134217728	; 0x8000000
 100ed6c:	e5832018 	str	r2, [r3, #24]

		ring->dma_cdesc = (uint32_t)first_ptr;
		ring->dma_tdesc = (uint32_t)ring->current->bd_last_ptr;
 100ed70:	e580303c 	str	r3, [r0, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100ed74:	e580c038 	str	ip, [r0, #56]	; 0x38
	if(ring->stats.num_bds_filled % 128 == 0) {
		dma_bd_debug_dump(ring);
		while(1) ;
	}
	*/
}
 100ed78:	e8bd8010 	pop	{r4, pc}
 100ed7c:	e1a02003 	mov	r2, r3
		while(tag->next_alloc != ring->current) {
 100ed80:	e5923014 	ldr	r3, [r2, #20]
 100ed84:	e1510003 	cmp	r1, r3
 100ed88:	1afffffb 	bne	100ed7c <dma_bd_finalise+0x54>
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100ed8c:	e5923008 	ldr	r3, [r2, #8]
		last_ptr->nxtdesc_msb = 0;
 100ed90:	e3a0e000 	mov	lr, #0
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100ed94:	e5921000 	ldr	r1, [r2]
 100ed98:	e241237f 	sub	r2, r1, #-67108863	; 0xfc000001
		last_ptr->nxtdesc = first_ptr;
 100ed9c:	e783c302 	str	ip, [r3, r2, lsl #6]
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100eda0:	e0833302 	add	r3, r3, r2, lsl #6
		last_ptr->nxtdesc_msb = 0;
 100eda4:	e583e004 	str	lr, [r3, #4]
		ring->dma_tdesc = (uint32_t)last_ptr;
 100eda8:	e580303c 	str	r3, [r0, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100edac:	e580c038 	str	ip, [r0, #56]	; 0x38
		ring->dma_tdesc = (uint32_t)last_ptr;
 100edb0:	e8bd8010 	pop	{r4, pc}

0100edb4 <dma_bd_debug_dump>:

/*
 * Dump the state of a given BD ring.
 */
void dma_bd_debug_dump(struct dma_bd_ring_t *ring)
{
 100edb4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100edb8:	e1a04000 	mov	r4, r0
	struct dma_bd_tag_t *tag = ring->base;
 100edbc:	e5943000 	ldr	r3, [r4]
	char desc_as_bytes[BD_SIZE];
	int used, i, b;
	char s, e, c;
	uint32_t total_bytes = 0;

	d_printf(D_RAW, "\r\n");
 100edc0:	e30b15d0 	movw	r1, #46544	; 0xb5d0
{
 100edc4:	e24dd07c 	sub	sp, sp, #124	; 0x7c
	d_printf(D_RAW, "\r\n");
 100edc8:	e3401106 	movt	r1, #262	; 0x106
 100edcc:	e3a00000 	mov	r0, #0
	struct dma_bd_tag_t *tag = ring->base;
 100edd0:	e1a05003 	mov	r5, r3
 100edd4:	e58d3028 	str	r3, [sp, #40]	; 0x28
	d_printf(D_RAW, "\r\n");
 100edd8:	eb000444 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "** Debug for dma_bd_ring_t @ 0x%08x **\r\n", ring);
 100eddc:	e30b13c0 	movw	r1, #46016	; 0xb3c0
 100ede0:	e1a02004 	mov	r2, r4
 100ede4:	e3401106 	movt	r1, #262	; 0x106
 100ede8:	e3a00000 	mov	r0, #0
 100edec:	eb00043f 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "\r\n");
 100edf0:	e30b15d0 	movw	r1, #46544	; 0xb5d0
 100edf4:	e3a00000 	mov	r0, #0
 100edf8:	e3401106 	movt	r1, #262	; 0x106
 100edfc:	eb00043b 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "base           = 0x%08x\r\n", ring->base);
 100ee00:	e30b13ec 	movw	r1, #46060	; 0xb3ec
 100ee04:	e5942000 	ldr	r2, [r4]
 100ee08:	e3401106 	movt	r1, #262	; 0x106
 100ee0c:	e3a00000 	mov	r0, #0
 100ee10:	eb000436 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "current        = 0x%08x\r\n", ring->current);
 100ee14:	e30b1408 	movw	r1, #46088	; 0xb408
 100ee18:	e5942008 	ldr	r2, [r4, #8]
 100ee1c:	e3401106 	movt	r1, #262	; 0x106
 100ee20:	e3a00000 	mov	r0, #0
 100ee24:	eb000431 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "num_bds_alloc  = %d\r\n", ring->stats.num_bds_alloc);
 100ee28:	e30b1424 	movw	r1, #46116	; 0xb424
 100ee2c:	e1c421d0 	ldrd	r2, [r4, #16]
 100ee30:	e3401106 	movt	r1, #262	; 0x106
 100ee34:	e3a00000 	mov	r0, #0
 100ee38:	eb00042c 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "num_bds_filled = %d\r\n", ring->stats.num_bds_filled);
 100ee3c:	e30b143c 	movw	r1, #46140	; 0xb43c
 100ee40:	e1c421d8 	ldrd	r2, [r4, #24]
 100ee44:	e3401106 	movt	r1, #262	; 0x106
 100ee48:	e3a00000 	mov	r0, #0
 100ee4c:	eb000427 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "num_tags_alloc = %d\r\n", ring->stats.num_tags_alloc);
 100ee50:	e30b1454 	movw	r1, #46164	; 0xb454
 100ee54:	e1c422d0 	ldrd	r2, [r4, #32]
 100ee58:	e3401106 	movt	r1, #262	; 0x106
 100ee5c:	e3a00000 	mov	r0, #0
 100ee60:	eb000422 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "total_bd_count = %d\r\n", ring->total_bd_count);
 100ee64:	e30b146c 	movw	r1, #46188	; 0xb46c
 100ee68:	e5942030 	ldr	r2, [r4, #48]	; 0x30
 100ee6c:	e3401106 	movt	r1, #262	; 0x106
 100ee70:	e3a00000 	mov	r0, #0
 100ee74:	eb00041d 	bl	100fef0 <d_printf>
	d_printf(D_RAW, "\r\n");
 100ee78:	e30b15d0 	movw	r1, #46544	; 0xb5d0
 100ee7c:	e3a00000 	mov	r0, #0
 100ee80:	e3401106 	movt	r1, #262	; 0x106
 100ee84:	eb000419 	bl	100fef0 <d_printf>

	while(tag != NULL) {
 100ee88:	e3550000 	cmp	r5, #0
 100ee8c:	0a00006f 	beq	100f050 <dma_bd_debug_dump+0x29c>
				c = desc_as_bytes[b];

				if(c != '\0') {
					d_printf(D_RAW, "\033[97m%02x\033[0m", c);
				} else {
					d_printf(D_RAW, "%02x", c);
 100ee90:	e30b952c 	movw	r9, #46380	; 0xb52c
	uint32_t total_bytes = 0;
 100ee94:	e3a0b000 	mov	fp, #0
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100ee98:	e30b3494 	movw	r3, #46228	; 0xb494
			d_printf(D_RAW, "0x%08x: ", desc);
 100ee9c:	e30b2510 	movw	r2, #46352	; 0xb510
					d_printf(D_RAW, "%02x", c);
 100eea0:	e3409106 	movt	r9, #262	; 0x106
	uint32_t total_bytes = 0;
 100eea4:	e1a0a00b 	mov	sl, fp
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eea8:	e3403106 	movt	r3, #262	; 0x106
			d_printf(D_RAW, "0x%08x: ", desc);
 100eeac:	e3402106 	movt	r2, #262	; 0x106
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eeb0:	e58d3034 	str	r3, [sp, #52]	; 0x34
			d_printf(D_RAW, "0x%08x: ", desc);
 100eeb4:	e58d2030 	str	r2, [sp, #48]	; 0x30
		used = tag->n_bds - tag->n_bds_free;
 100eeb8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eebc:	e3a00000 	mov	r0, #0
 100eec0:	e59d1034 	ldr	r1, [sp, #52]	; 0x34
		used = tag->n_bds - tag->n_bds_free;
 100eec4:	e594c000 	ldr	ip, [r4]
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eec8:	e1a02004 	mov	r2, r4
		used = tag->n_bds - tag->n_bds_free;
 100eecc:	e594e004 	ldr	lr, [r4, #4]
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eed0:	e5943014 	ldr	r3, [r4, #20]
 100eed4:	e58dc010 	str	ip, [sp, #16]
		used = tag->n_bds - tag->n_bds_free;
 100eed8:	e04c500e 	sub	r5, ip, lr
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eedc:	e58d500c 	str	r5, [sp, #12]
 100eee0:	e594c00c 	ldr	ip, [r4, #12]
		used = tag->n_bds - tag->n_bds_free;
 100eee4:	e58d502c 	str	r5, [sp, #44]	; 0x2c
		d_printf(D_RAW, "== Tag @ 0x%08x,  next tag @ 0x%08x,  base_bd 0x%08x,  working_bd 0x%08x,  last_bd 0x%08x,  %d/%d entries consumed == \r\n", \
 100eee8:	e58dc008 	str	ip, [sp, #8]
 100eeec:	e594c010 	ldr	ip, [r4, #16]
 100eef0:	e58dc004 	str	ip, [sp, #4]
 100eef4:	e594c008 	ldr	ip, [r4, #8]
 100eef8:	e58dc000 	str	ip, [sp]
 100eefc:	eb0003fb 	bl	100fef0 <d_printf>
		for(i = 0; i < used; i++) {
 100ef00:	e3550000 	cmp	r5, #0
 100ef04:	da000048 	ble	100f02c <dma_bd_debug_dump+0x278>
 100ef08:	e3a08000 	mov	r8, #0
 100ef0c:	e28d6057 	add	r6, sp, #87	; 0x57
			desc = tag->bd_base_ptr + i;
 100ef10:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
			memcpy(&desc_as_bytes, desc, 32 /*BD_SIZE*/);
 100ef14:	e28dc038 	add	ip, sp, #56	; 0x38
					d_printf(D_RAW, "\033[97m%02x\033[0m", c);
 100ef18:	e30b551c 	movw	r5, #46364	; 0xb51c
 100ef1c:	e28d4037 	add	r4, sp, #55	; 0x37
 100ef20:	e3405106 	movt	r5, #262	; 0x106
			desc = tag->bd_base_ptr + i;
 100ef24:	e593b008 	ldr	fp, [r3, #8]
 100ef28:	e1a03308 	lsl	r3, r8, #6
 100ef2c:	e58d3024 	str	r3, [sp, #36]	; 0x24
 100ef30:	e08b7003 	add	r7, fp, r3
			memcpy(&desc_as_bytes, desc, 32 /*BD_SIZE*/);
 100ef34:	e5970000 	ldr	r0, [r7]
 100ef38:	e5971004 	ldr	r1, [r7, #4]
 100ef3c:	e5972008 	ldr	r2, [r7, #8]
 100ef40:	e597300c 	ldr	r3, [r7, #12]
 100ef44:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 100ef48:	e5970010 	ldr	r0, [r7, #16]
 100ef4c:	e5971014 	ldr	r1, [r7, #20]
 100ef50:	e5972018 	ldr	r2, [r7, #24]
 100ef54:	e597301c 	ldr	r3, [r7, #28]
 100ef58:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
			d_printf(D_RAW, "0x%08x: ", desc);
 100ef5c:	e1a02007 	mov	r2, r7
 100ef60:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
 100ef64:	e3a00000 	mov	r0, #0
 100ef68:	eb0003e0 	bl	100fef0 <d_printf>
				c = desc_as_bytes[b];
 100ef6c:	e5f43001 	ldrb	r3, [r4, #1]!
					d_printf(D_RAW, "\033[97m%02x\033[0m", c);
 100ef70:	e3a00000 	mov	r0, #0
 100ef74:	e1a01005 	mov	r1, r5
				if(c != '\0') {
 100ef78:	e1530000 	cmp	r3, r0
					d_printf(D_RAW, "\033[97m%02x\033[0m", c);
 100ef7c:	e1a02003 	mov	r2, r3
					d_printf(D_RAW, "%02x", c);
 100ef80:	01a02003 	moveq	r2, r3
 100ef84:	01a01009 	moveq	r1, r9
 100ef88:	01a00002 	moveq	r0, r2
 100ef8c:	eb0003d7 	bl	100fef0 <d_printf>
				}

				bogo_delay(100);  // Give UART receiver time to catch up
 100ef90:	e3a00064 	mov	r0, #100	; 0x64
 100ef94:	eb0003bc 	bl	100fe8c <bogo_delay>
			for(b = 0; b < 32 /*BD_SIZE*/; b++) {
 100ef98:	e1560004 	cmp	r6, r4
 100ef9c:	1afffff2 	bne	100ef6c <dma_bd_debug_dump+0x1b8>
			}

			// Start/End flags
			s = (desc->control & BD_SOF) ? 'S' : ' ';
 100efa0:	e5973018 	ldr	r3, [r7, #24]
		for(i = 0; i < used; i++) {
 100efa4:	e2888001 	add	r8, r8, #1
			e = (desc->control & BD_EOF) ? 'E' : ' ';
			total_bytes += (desc->control & BD_SIZE_MASK);

			d_printf(D_RAW, "    B:0x%08x, L:0x%08x (%8d) F:%c%c N:0x%08x S:0x%08x T:%9d %c\r\n", \
 100efa8:	e597101c 	ldr	r1, [r7, #28]
 100efac:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
			s = (desc->control & BD_SOF) ? 'S' : ' ';
 100efb0:	e3130301 	tst	r3, #67108864	; 0x4000000
			total_bytes += (desc->control & BD_SIZE_MASK);
 100efb4:	e3c3033f 	bic	r0, r3, #-67108864	; 0xfc000000
			s = (desc->control & BD_SOF) ? 'S' : ' ';
 100efb8:	13a0c053 	movne	ip, #83	; 0x53
 100efbc:	03a0c020 	moveq	ip, #32
			d_printf(D_RAW, "    B:0x%08x, L:0x%08x (%8d) F:%c%c N:0x%08x S:0x%08x T:%9d %c\r\n", \
 100efc0:	e79be002 	ldr	lr, [fp, r2]
			e = (desc->control & BD_EOF) ? 'E' : ' ';
 100efc4:	e3130302 	tst	r3, #134217728	; 0x8000000
					desc->buffer_address, desc->control & BD_SIZE_MASK, desc->control & BD_SIZE_MASK, s, e, desc->nxtdesc, desc->status, total_bytes, \
					((desc->status & ~BD_STATUS_MASK) == (desc->control & BD_SIZE_MASK)) ? 'C' : '-');
 100efc8:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
			e = (desc->control & BD_EOF) ? 'E' : ' ';
 100efcc:	13a03045 	movne	r3, #69	; 0x45
 100efd0:	03a03020 	moveq	r3, #32
			d_printf(D_RAW, "    B:0x%08x, L:0x%08x (%8d) F:%c%c N:0x%08x S:0x%08x T:%9d %c\r\n", \
 100efd4:	e1500002 	cmp	r0, r2
 100efd8:	13a0402d 	movne	r4, #45	; 0x2d
 100efdc:	e5972008 	ldr	r2, [r7, #8]
 100efe0:	03a04043 	moveq	r4, #67	; 0x43
			total_bytes += (desc->control & BD_SIZE_MASK);
 100efe4:	e08aa000 	add	sl, sl, r0
			d_printf(D_RAW, "    B:0x%08x, L:0x%08x (%8d) F:%c%c N:0x%08x S:0x%08x T:%9d %c\r\n", \
 100efe8:	e58d1010 	str	r1, [sp, #16]
 100efec:	e30b1534 	movw	r1, #46388	; 0xb534
 100eff0:	e58de00c 	str	lr, [sp, #12]
 100eff4:	e3401106 	movt	r1, #262	; 0x106
 100eff8:	e58d3008 	str	r3, [sp, #8]
 100effc:	e1a03000 	mov	r3, r0
 100f000:	e58dc004 	str	ip, [sp, #4]
 100f004:	e58d0000 	str	r0, [sp]
 100f008:	e3a00000 	mov	r0, #0
 100f00c:	e58da014 	str	sl, [sp, #20]
 100f010:	e58d4018 	str	r4, [sp, #24]
 100f014:	eb0003b5 	bl	100fef0 <d_printf>

			bogo_delay(4000);  // Give UART receiver time to catch up
 100f018:	e3a00efa 	mov	r0, #4000	; 0xfa0
 100f01c:	eb00039a 	bl	100fe8c <bogo_delay>
		for(i = 0; i < used; i++) {
 100f020:	e59d302c 	ldr	r3, [sp, #44]	; 0x2c
 100f024:	e1530008 	cmp	r3, r8
 100f028:	1affffb8 	bne	100ef10 <dma_bd_debug_dump+0x15c>
		}

		d_printf(D_RAW, "\r\n");
 100f02c:	e30b15d0 	movw	r1, #46544	; 0xb5d0
 100f030:	e3a00000 	mov	r0, #0
 100f034:	e3401106 	movt	r1, #262	; 0x106
 100f038:	eb0003ac 	bl	100fef0 <d_printf>

		tag = tag->next_alloc;
 100f03c:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
 100f040:	e5933014 	ldr	r3, [r3, #20]
	while(tag != NULL) {
 100f044:	e3530000 	cmp	r3, #0
		tag = tag->next_alloc;
 100f048:	e58d3028 	str	r3, [sp, #40]	; 0x28
	while(tag != NULL) {
 100f04c:	1affff99 	bne	100eeb8 <dma_bd_debug_dump+0x104>
	}

	d_printf(D_RAW, "** Ends **\r\n\r\n");
 100f050:	e30b1484 	movw	r1, #46212	; 0xb484
 100f054:	e3a00000 	mov	r0, #0
 100f058:	e3401106 	movt	r1, #262	; 0x106
}
 100f05c:	e28dd07c 	add	sp, sp, #124	; 0x7c
 100f060:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_RAW, "** Ends **\r\n\r\n");
 100f064:	ea0003a1 	b	100fef0 <d_printf>

0100f068 <dma_bd_start>:
	if(flags & BD_STFLAGS_TRANSMIT) {
 100f068:	e3120001 	tst	r2, #1
{
 100f06c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if(flags & BD_STFLAGS_TRANSMIT) {
 100f070:	1a00003b 	bne	100f164 <dma_bd_start+0xfc>
	} else if(flags & BD_STFLAGS_RECEIVE) {
 100f074:	e3120002 	tst	r2, #2
 100f078:	0a00003e 	beq	100f178 <dma_bd_start+0x110>
		reg_base = XAXIDMA_RX_OFFSET;
 100f07c:	e3a08030 	mov	r8, #48	; 0x30
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100f080:	e5915000 	ldr	r5, [r1]
 100f084:	e1a07000 	mov	r7, r0
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f088:	e5913008 	ldr	r3, [r1, #8]
 100f08c:	e1a04001 	mov	r4, r1
 100f090:	e1a06002 	mov	r6, r2
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100f094:	e5950008 	ldr	r0, [r5, #8]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f098:	e8931002 	ldm	r3, {r1, ip}
	ring->base->bd_base_ptr->control |= BD_SOF;
 100f09c:	e5902018 	ldr	r2, [r0, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f0a0:	e15c0001 	cmp	ip, r1
	ring->base->bd_base_ptr->control |= BD_SOF;
 100f0a4:	e3822301 	orr	r2, r2, #67108864	; 0x4000000
 100f0a8:	e5802018 	str	r2, [r0, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f0ac:	01a02005 	moveq	r2, r5
 100f0b0:	0a00001e 	beq	100f130 <dma_bd_start+0xc8>
		ring->current->bd_last_ptr->nxtdesc = first_ptr;
 100f0b4:	e593300c 	ldr	r3, [r3, #12]
		ring->current->bd_last_ptr->nxtdesc_msb = 0;
 100f0b8:	e3a01000 	mov	r1, #0
		ring->current->bd_last_ptr->control |= BD_EOF;
 100f0bc:	e5932018 	ldr	r2, [r3, #24]
		ring->current->bd_last_ptr->nxtdesc_msb = 0;
 100f0c0:	e1c300f0 	strd	r0, [r3]
		ring->current->bd_last_ptr->control |= BD_EOF;
 100f0c4:	e3822302 	orr	r2, r2, #134217728	; 0x8000000
 100f0c8:	e5832018 	str	r2, [r3, #24]
		ring->dma_tdesc = (uint32_t)ring->current->bd_last_ptr;
 100f0cc:	e584303c 	str	r3, [r4, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100f0d0:	e5840038 	str	r0, [r4, #56]	; 0x38
		ring->dma_tdesc = (uint32_t)ring->current->bd_last_ptr;
 100f0d4:	ea000000 	b	100f0dc <dma_bd_start+0x74>
 100f0d8:	e5950008 	ldr	r0, [r5, #8]
		Xil_DCacheFlushRange((INTPTR)tag->bd_base_ptr, (tag->n_bds - tag->n_bds_free) * BD_SIZE);
 100f0dc:	e895000a 	ldm	r5, {r1, r3}
 100f0e0:	e0411003 	sub	r1, r1, r3
 100f0e4:	e1a01301 	lsl	r1, r1, #6
 100f0e8:	eb002d4f 	bl	101a62c <Xil_DCacheFlushRange>
		tag = tag->next_alloc;
 100f0ec:	e5955014 	ldr	r5, [r5, #20]
	} while(tag != NULL) ;
 100f0f0:	e3550000 	cmp	r5, #0
 100f0f4:	1afffff7 	bne	100f0d8 <dma_bd_start+0x70>
	if(flags & BD_STFLAGS_DUMP_DEBUG) {
 100f0f8:	e3160004 	tst	r6, #4
 100f0fc:	1a00001a 	bne	100f16c <dma_bd_start+0x104>
	XAxiDma_WriteReg(periph->RegBase, XAXIDMA_CDESC_OFFSET + reg_base, ring->dma_cdesc);
 100f100:	e5973000 	ldr	r3, [r7]
	return BD_RES_OK;
 100f104:	e3a00000 	mov	r0, #0
	XAxiDma_WriteReg(periph->RegBase, XAXIDMA_CDESC_OFFSET + reg_base, ring->dma_cdesc);
 100f108:	e5942038 	ldr	r2, [r4, #56]	; 0x38
 100f10c:	e0881003 	add	r1, r8, r3
	*LocalAddr = Value;
 100f110:	e5812008 	str	r2, [r1, #8]
	return *(volatile u32 *) Addr;
 100f114:	e7982003 	ldr	r2, [r8, r3]
	XAxiDma_WriteReg(periph->RegBase, XAXIDMA_CR_OFFSET + reg_base, \
 100f118:	e3822001 	orr	r2, r2, #1
	*LocalAddr = Value;
 100f11c:	e7882003 	str	r2, [r8, r3]
	XAxiDma_WriteReg(periph->RegBase, XAXIDMA_TDESC_OFFSET + reg_base, ring->dma_tdesc);
 100f120:	e594303c 	ldr	r3, [r4, #60]	; 0x3c
 100f124:	e5813010 	str	r3, [r1, #16]
	return BD_RES_OK;
 100f128:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		while(tag->next_alloc != ring->current) {
 100f12c:	e1a02001 	mov	r2, r1
 100f130:	e5921014 	ldr	r1, [r2, #20]
 100f134:	e1530001 	cmp	r3, r1
 100f138:	1afffffb 	bne	100f12c <dma_bd_start+0xc4>
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f13c:	e5923008 	ldr	r3, [r2, #8]
		last_ptr->nxtdesc_msb = 0;
 100f140:	e3a0c000 	mov	ip, #0
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f144:	e5921000 	ldr	r1, [r2]
 100f148:	e241237f 	sub	r2, r1, #-67108863	; 0xfc000001
		last_ptr->nxtdesc = first_ptr;
 100f14c:	e7830302 	str	r0, [r3, r2, lsl #6]
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f150:	e0833302 	add	r3, r3, r2, lsl #6
		last_ptr->nxtdesc_msb = 0;
 100f154:	e583c004 	str	ip, [r3, #4]
		ring->dma_tdesc = (uint32_t)last_ptr;
 100f158:	e584303c 	str	r3, [r4, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100f15c:	e5840038 	str	r0, [r4, #56]	; 0x38
		ring->dma_tdesc = (uint32_t)last_ptr;
 100f160:	eaffffdd 	b	100f0dc <dma_bd_start+0x74>
		reg_base = XAXIDMA_TX_OFFSET;
 100f164:	e3a08000 	mov	r8, #0
 100f168:	eaffffc4 	b	100f080 <dma_bd_start+0x18>
		dma_bd_debug_dump(ring);
 100f16c:	e1a00004 	mov	r0, r4
 100f170:	ebffff0f 	bl	100edb4 <dma_bd_debug_dump>
 100f174:	eaffffe1 	b	100f100 <dma_bd_start+0x98>
		return BD_RES_PARAM_ERR;
 100f178:	e3e00001 	mvn	r0, #1
}
 100f17c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100f180 <dma_bd_test>:

/*
 * Testcase for dma_bd library.  dma_bd_init should have been called first.
 */
void dma_bd_test()
{
 100f180:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100f184:	e24dd014 	sub	sp, sp, #20
	struct dma_bd_ring_t *ring;
	int i;

	dma_bd_create_ring(&ring);
 100f188:	e28d000c 	add	r0, sp, #12
	dma_bd_debug_dump(ring);
 100f18c:	e3a09c01 	mov	r9, #256	; 0x100
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100f190:	e3a07701 	mov	r7, #262144	; 0x40000
	entry->buffer_address = base_addr;
 100f194:	e3a06102 	mov	r6, #-2147483648	; 0x80000000
	dma_bd_create_ring(&ring);
 100f198:	ebfffbef 	bl	100e15c <dma_bd_create_ring>
	dma_bd_debug_dump(ring);
 100f19c:	e59d000c 	ldr	r0, [sp, #12]
	entry->nxtdesc_msb = 0;
 100f1a0:	e3a08000 	mov	r8, #0
	dma_bd_debug_dump(ring);
 100f1a4:	ebffff02 	bl	100edb4 <dma_bd_debug_dump>

	for(i = 0; i < 256; i++) {
		dma_bd_add_large_sg_entry(ring, 0x80000000, 262144, 0, NULL);
 100f1a8:	e59d400c 	ldr	r4, [sp, #12]
	D_ASSERT(ring != NULL);
 100f1ac:	e3540000 	cmp	r4, #0
 100f1b0:	0a000097 	beq	100f414 <dma_bd_test+0x294>
	entry = ring->current->bd_working_ptr;
 100f1b4:	e594e008 	ldr	lr, [r4, #8]
 100f1b8:	e59e5010 	ldr	r5, [lr, #16]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100f1bc:	e215103f 	ands	r1, r5, #63	; 0x3f
 100f1c0:	1a000083 	bne	100f3d4 <dma_bd_test+0x254>
	ring->stats.num_bds_filled++;
 100f1c4:	e5942018 	ldr	r2, [r4, #24]
	ring->stats.total_bytes += size;
 100f1c8:	e5943028 	ldr	r3, [r4, #40]	; 0x28
	ring->stats.num_bds_filled++;
 100f1cc:	e594c01c 	ldr	ip, [r4, #28]
 100f1d0:	e292b001 	adds	fp, r2, #1
	ring->current->n_bds_free--;
 100f1d4:	e59e2004 	ldr	r2, [lr, #4]
	entry->status = 0;
 100f1d8:	e585101c 	str	r1, [r5, #28]
	entry->buffer_address_msb = 0;
 100f1dc:	e585100c 	str	r1, [r5, #12]
	ring->stats.num_bds_filled++;
 100f1e0:	e2acc000 	adc	ip, ip, #0
	ring->stats.total_bytes += size;
 100f1e4:	e594102c 	ldr	r1, [r4, #44]	; 0x2c
 100f1e8:	e2930701 	adds	r0, r3, #262144	; 0x40000
	ring->total_block_size += size;
 100f1ec:	e5943034 	ldr	r3, [r4, #52]	; 0x34
	ring->current->n_bds_free--;
 100f1f0:	e2422001 	sub	r2, r2, #1
	ring->total_bd_count++;
 100f1f4:	e594a030 	ldr	sl, [r4, #48]	; 0x30
	ring->stats.total_bytes += size;
 100f1f8:	e2a11000 	adc	r1, r1, #0
	if(ring->current->n_bds_free == 0) {
 100f1fc:	e3520000 	cmp	r2, #0
	ring->total_block_size += size;
 100f200:	e2833701 	add	r3, r3, #262144	; 0x40000
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100f204:	e5857018 	str	r7, [r5, #24]
	entry->buffer_address = base_addr;
 100f208:	e5856008 	str	r6, [r5, #8]
	ring->total_bd_count++;
 100f20c:	e28aa001 	add	sl, sl, #1
	ring->stats.num_bds_filled++;
 100f210:	e584b018 	str	fp, [r4, #24]
 100f214:	e584c01c 	str	ip, [r4, #28]
	ring->stats.total_bytes += size;
 100f218:	e1c402f8 	strd	r0, [r4, #40]	; 0x28
	ring->current->n_bds_free--;
 100f21c:	e58e2004 	str	r2, [lr, #4]
	ring->total_block_size += size;
 100f220:	e5843034 	str	r3, [r4, #52]	; 0x34
		ring->current->bd_working_ptr++;
 100f224:	12853040 	addne	r3, r5, #64	; 0x40
	ring->total_bd_count++;
 100f228:	e584a030 	str	sl, [r4, #48]	; 0x30
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
 100f22c:	e58e500c 	str	r5, [lr, #12]
	ring->last = ring->current;
 100f230:	e584e004 	str	lr, [r4, #4]
		ring->current->bd_working_ptr++;
 100f234:	158e3010 	strne	r3, [lr, #16]
	if(ring->current->n_bds_free == 0) {
 100f238:	0a00006d 	beq	100f3f4 <dma_bd_test+0x274>
	entry->nxtdesc_msb = 0;
 100f23c:	e8850108 	stm	r5, {r3, r8}
	for(i = 0; i < 256; i++) {
 100f240:	e2599001 	subs	r9, r9, #1
 100f244:	1affffd7 	bne	100f1a8 <dma_bd_test+0x28>
	}

	d_printf(D_RAW, "\r\n\r\n** Finalise **\r\n\r\n");
 100f248:	e30b1578 	movw	r1, #46456	; 0xb578
 100f24c:	e1a00009 	mov	r0, r9
 100f250:	e3401106 	movt	r1, #262	; 0x106
 100f254:	eb000325 	bl	100fef0 <d_printf>

	dma_bd_finalise(ring);
 100f258:	e59d000c 	ldr	r0, [sp, #12]
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100f25c:	e5902000 	ldr	r2, [r0]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f260:	e5901008 	ldr	r1, [r0, #8]
	struct dma_bd_sg_descriptor_t *first_ptr = ring->base->bd_base_ptr;
 100f264:	e5923008 	ldr	r3, [r2, #8]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f268:	e5914004 	ldr	r4, [r1, #4]
 100f26c:	e591e000 	ldr	lr, [r1]
	ring->base->bd_base_ptr->control |= BD_SOF;
 100f270:	e593c018 	ldr	ip, [r3, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f274:	e154000e 	cmp	r4, lr
	ring->base->bd_base_ptr->control |= BD_SOF;
 100f278:	e38cc301 	orr	ip, ip, #67108864	; 0x4000000
 100f27c:	e583c018 	str	ip, [r3, #24]
	if(ring->current->n_bds_free == ring->current->n_bds) {
 100f280:	0a000070 	beq	100f448 <dma_bd_test+0x2c8>
		ring->current->bd_last_ptr->nxtdesc = first_ptr;
 100f284:	e591200c 	ldr	r2, [r1, #12]
		ring->current->bd_last_ptr->control |= BD_EOF;
 100f288:	e5921018 	ldr	r1, [r2, #24]
		ring->current->bd_last_ptr->nxtdesc_msb = 0;
 100f28c:	e8820208 	stm	r2, {r3, r9}
		ring->current->bd_last_ptr->control |= BD_EOF;
 100f290:	e3811302 	orr	r1, r1, #134217728	; 0x8000000
 100f294:	e5821018 	str	r1, [r2, #24]
		ring->dma_tdesc = (uint32_t)ring->current->bd_last_ptr;
 100f298:	e580203c 	str	r2, [r0, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100f29c:	e5803038 	str	r3, [r0, #56]	; 0x38
	dma_bd_debug_dump(ring);
 100f2a0:	ebfffec3 	bl	100edb4 <dma_bd_debug_dump>

	d_printf(D_RAW, "\r\n\r\n** Rewind **\r\n\r\n");
 100f2a4:	e30b1590 	movw	r1, #46480	; 0xb590
 100f2a8:	e3a00000 	mov	r0, #0
 100f2ac:	e3401106 	movt	r1, #262	; 0x106
 100f2b0:	eb00030e 	bl	100fef0 <d_printf>

	dma_bd_rewind(ring);
 100f2b4:	e59d000c 	ldr	r0, [sp, #12]
	struct dma_bd_tag_t *tag = ring->base;
 100f2b8:	e5902000 	ldr	r2, [r0]
	while(tag != NULL) {
 100f2bc:	e3520000 	cmp	r2, #0
 100f2c0:	11a03002 	movne	r3, r2
 100f2c4:	0a000006 	beq	100f2e4 <dma_bd_test+0x164>
		tag->n_bds_free = tag->n_bds;
 100f2c8:	e593c000 	ldr	ip, [r3]
		tag->bd_working_ptr = tag->bd_base_ptr;
 100f2cc:	e5931008 	ldr	r1, [r3, #8]
		tag->n_bds_free = tag->n_bds;
 100f2d0:	e583c004 	str	ip, [r3, #4]
		tag->bd_working_ptr = tag->bd_base_ptr;
 100f2d4:	e5831010 	str	r1, [r3, #16]
		tag = tag->next_alloc;
 100f2d8:	e5933014 	ldr	r3, [r3, #20]
	while(tag != NULL) {
 100f2dc:	e3530000 	cmp	r3, #0
 100f2e0:	1afffff8 	bne	100f2c8 <dma_bd_test+0x148>
	ring->total_bd_count = 0;
 100f2e4:	e3a04000 	mov	r4, #0
 100f2e8:	e3a05000 	mov	r5, #0
	ring->current = ring->base;
 100f2ec:	e5802008 	str	r2, [r0, #8]
	ring->total_bd_count = 0;
 100f2f0:	e1c043f0 	strd	r4, [r0, #48]	; 0x30
	dma_bd_debug_dump(ring);
 100f2f4:	ebfffeae 	bl	100edb4 <dma_bd_debug_dump>

	d_printf(D_RAW, "\r\n\r\n** Add again **\r\n\r\n");
 100f2f8:	e30b15a8 	movw	r1, #46504	; 0xb5a8
 100f2fc:	e3a00000 	mov	r0, #0
 100f300:	e3401106 	movt	r1, #262	; 0x106
 100f304:	eb0002f9 	bl	100fef0 <d_printf>

	for(i = 0; i < 90; i++) {
 100f308:	e59d400c 	ldr	r4, [sp, #12]
	D_ASSERT(ring != NULL);
 100f30c:	e3540000 	cmp	r4, #0
 100f310:	0a00003f 	beq	100f414 <dma_bd_test+0x294>
	entry = ring->current->bd_working_ptr;
 100f314:	e5943008 	ldr	r3, [r4, #8]
 100f318:	e5935010 	ldr	r5, [r3, #16]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100f31c:	e215603f 	ands	r6, r5, #63	; 0x3f
 100f320:	1a00002b 	bne	100f3d4 <dma_bd_test+0x254>
	entry->status = 0;
 100f324:	e1a07006 	mov	r7, r6
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100f328:	e3a09701 	mov	r9, #262144	; 0x40000
	entry->buffer_address = base_addr;
 100f32c:	e3a08102 	mov	r8, #-2147483648	; 0x80000000
	ring->stats.num_bds_filled++;
 100f330:	e5940018 	ldr	r0, [r4, #24]
	ring->stats.total_bytes += size;
 100f334:	e5941028 	ldr	r1, [r4, #40]	; 0x28
	ring->stats.num_bds_filled++;
 100f338:	e594e01c 	ldr	lr, [r4, #28]
	ring->current->n_bds_free--;
 100f33c:	e5932004 	ldr	r2, [r3, #4]
	ring->stats.num_bds_filled++;
 100f340:	e290b001 	adds	fp, r0, #1
	ring->stats.total_bytes += size;
 100f344:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
	ring->total_bd_count++;
 100f348:	e594a030 	ldr	sl, [r4, #48]	; 0x30
	ring->stats.num_bds_filled++;
 100f34c:	e2aee000 	adc	lr, lr, #0
	ring->stats.total_bytes += size;
 100f350:	e291c701 	adds	ip, r1, #262144	; 0x40000
	ring->total_block_size += size;
 100f354:	e5941034 	ldr	r1, [r4, #52]	; 0x34
	ring->current->n_bds_free--;
 100f358:	e2422001 	sub	r2, r2, #1
	ring->stats.total_bytes += size;
 100f35c:	e2a00000 	adc	r0, r0, #0
	if(ring->current->n_bds_free == 0) {
 100f360:	e3520000 	cmp	r2, #0
	entry->status = 0;
 100f364:	e585701c 	str	r7, [r5, #28]
	entry->buffer_address_msb = 0;
 100f368:	e585700c 	str	r7, [r5, #12]
	ring->total_bd_count++;
 100f36c:	e28aa001 	add	sl, sl, #1
	entry->control = (size & BD_SIZE_MASK) | (flags & BD_FLAGS_MASK);
 100f370:	e5859018 	str	r9, [r5, #24]
	ring->total_block_size += size;
 100f374:	e2811701 	add	r1, r1, #262144	; 0x40000
	entry->buffer_address = base_addr;
 100f378:	e5858008 	str	r8, [r5, #8]
	ring->stats.num_bds_filled++;
 100f37c:	e584b018 	str	fp, [r4, #24]
 100f380:	e584e01c 	str	lr, [r4, #28]
	ring->stats.total_bytes += size;
 100f384:	e584c028 	str	ip, [r4, #40]	; 0x28
 100f388:	e584002c 	str	r0, [r4, #44]	; 0x2c
	ring->current->n_bds_free--;
 100f38c:	e5832004 	str	r2, [r3, #4]
		ring->current->bd_working_ptr++;
 100f390:	12852040 	addne	r2, r5, #64	; 0x40
	ring->total_bd_count++;
 100f394:	e584a030 	str	sl, [r4, #48]	; 0x30
	ring->total_block_size += size;
 100f398:	e5841034 	str	r1, [r4, #52]	; 0x34
	ring->current->bd_last_ptr = ring->current->bd_working_ptr;
 100f39c:	e583500c 	str	r5, [r3, #12]
	ring->last = ring->current;
 100f3a0:	e5843004 	str	r3, [r4, #4]
		ring->current->bd_working_ptr++;
 100f3a4:	15832010 	strne	r2, [r3, #16]
	if(ring->current->n_bds_free == 0) {
 100f3a8:	0a000033 	beq	100f47c <dma_bd_test+0x2fc>
	entry->nxtdesc_msb = 0;
 100f3ac:	e8850084 	stm	r5, {r2, r7}
	for(i = 0; i < 90; i++) {
 100f3b0:	e3560059 	cmp	r6, #89	; 0x59
 100f3b4:	0a000039 	beq	100f4a0 <dma_bd_test+0x320>
	D_ASSERT(ring != NULL);
 100f3b8:	e3540000 	cmp	r4, #0
 100f3bc:	0a000014 	beq	100f414 <dma_bd_test+0x294>
	entry = ring->current->bd_working_ptr;
 100f3c0:	e5943008 	ldr	r3, [r4, #8]
 100f3c4:	e2866001 	add	r6, r6, #1
 100f3c8:	e5935010 	ldr	r5, [r3, #16]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100f3cc:	e315003f 	tst	r5, #63	; 0x3f
 100f3d0:	0affffd6 	beq	100f330 <dma_bd_test+0x1b0>
 100f3d4:	e3000131 	movw	r0, #305	; 0x131
 100f3d8:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100f3dc:	e30b23a0 	movw	r2, #45984	; 0xb3a0
 100f3e0:	e3091678 	movw	r1, #38520	; 0x9678
 100f3e4:	e58d0000 	str	r0, [sp]
 100f3e8:	e3403106 	movt	r3, #262	; 0x106
 100f3ec:	e3402106 	movt	r2, #262	; 0x106
 100f3f0:	ea00000e 	b	100f430 <dma_bd_test+0x2b0>
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
 100f3f4:	e1a01002 	mov	r1, r2
 100f3f8:	e1a00004 	mov	r0, r4
 100f3fc:	ebfffbec 	bl	100e3b4 <dma_bd_allocate>
		if(res != BD_RES_OK) {
 100f400:	e3500000 	cmp	r0, #0
 100f404:	1affff8d 	bne	100f240 <dma_bd_test+0xc0>
 100f408:	e5943008 	ldr	r3, [r4, #8]
 100f40c:	e5933010 	ldr	r3, [r3, #16]
 100f410:	eaffff89 	b	100f23c <dma_bd_test+0xbc>
	D_ASSERT(ring != NULL);
 100f414:	e30b32fc 	movw	r3, #45820	; 0xb2fc
 100f418:	e30b2338 	movw	r2, #45880	; 0xb338
 100f41c:	e3091678 	movw	r1, #38520	; 0x9678
 100f420:	e3403106 	movt	r3, #262	; 0x106
 100f424:	e3402106 	movt	r2, #262	; 0x106
 100f428:	e3a00f45 	mov	r0, #276	; 0x114
 100f42c:	e58d0000 	str	r0, [sp]
	D_ASSERT((((int)entry) % BD_ALIGN) == 0);
 100f430:	e3a00004 	mov	r0, #4
 100f434:	e3401106 	movt	r1, #262	; 0x106
 100f438:	eb0002ac 	bl	100fef0 <d_printf>
 100f43c:	e3e00062 	mvn	r0, #98	; 0x62
 100f440:	fa003734 	blx	101d118 <exit>
		while(tag->next_alloc != ring->current) {
 100f444:	e1a0200c 	mov	r2, ip
 100f448:	e592c014 	ldr	ip, [r2, #20]
 100f44c:	e151000c 	cmp	r1, ip
 100f450:	1afffffb 	bne	100f444 <dma_bd_test+0x2c4>
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f454:	e5921000 	ldr	r1, [r2]
		last_ptr->nxtdesc_msb = 0;
 100f458:	e3a0c000 	mov	ip, #0
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f45c:	e5922008 	ldr	r2, [r2, #8]
 100f460:	e241137f 	sub	r1, r1, #-67108863	; 0xfc000001
		last_ptr->nxtdesc = first_ptr;
 100f464:	e7823301 	str	r3, [r2, r1, lsl #6]
		last_ptr = tag->bd_base_ptr + tag->n_bds - 1;
 100f468:	e0822301 	add	r2, r2, r1, lsl #6
		last_ptr->nxtdesc_msb = 0;
 100f46c:	e582c004 	str	ip, [r2, #4]
		ring->dma_tdesc = (uint32_t)last_ptr;
 100f470:	e580203c 	str	r2, [r0, #60]	; 0x3c
		ring->dma_cdesc = (uint32_t)first_ptr;
 100f474:	e5803038 	str	r3, [r0, #56]	; 0x38
		ring->dma_tdesc = (uint32_t)last_ptr;
 100f478:	eaffff88 	b	100f2a0 <dma_bd_test+0x120>
		res = dma_bd_allocate(ring, 0, BD_NEXT_ENTRY);
 100f47c:	e1a01002 	mov	r1, r2
 100f480:	e1a00004 	mov	r0, r4
 100f484:	ebfffbca 	bl	100e3b4 <dma_bd_allocate>
		if(res != BD_RES_OK) {
 100f488:	e3500000 	cmp	r0, #0
 100f48c:	1a000028 	bne	100f534 <dma_bd_test+0x3b4>
 100f490:	e5943008 	ldr	r3, [r4, #8]
 100f494:	e59d400c 	ldr	r4, [sp, #12]
 100f498:	e5932010 	ldr	r2, [r3, #16]
 100f49c:	eaffffc2 	b	100f3ac <dma_bd_test+0x22c>
		dma_bd_add_large_sg_entry(ring, 0x80000000, 262144, 0, NULL);
	}

	dma_bd_debug_dump(ring);
 100f4a0:	e1a00004 	mov	r0, r4
 100f4a4:	ebfffe42 	bl	100edb4 <dma_bd_debug_dump>

	d_printf(D_RAW, "\r\n\r\n** Free **\r\n\r\n");
 100f4a8:	e30b15c0 	movw	r1, #46528	; 0xb5c0
 100f4ac:	e3a00000 	mov	r0, #0
 100f4b0:	e3401106 	movt	r1, #262	; 0x106
 100f4b4:	eb00028d 	bl	100fef0 <d_printf>

	dma_bd_free(ring);
 100f4b8:	e59d700c 	ldr	r7, [sp, #12]
	dma_bd_free_from(ring->base);
 100f4bc:	e5974000 	ldr	r4, [r7]
	while(tag != NULL) {
 100f4c0:	e3540000 	cmp	r4, #0
 100f4c4:	0a000014 	beq	100f51c <dma_bd_test+0x39c>
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100f4c8:	e30b6348 	movw	r6, #45896	; 0xb348
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100f4cc:	e30b5364 	movw	r5, #45924	; 0xb364
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100f4d0:	e3406106 	movt	r6, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100f4d4:	e3405106 	movt	r5, #262	; 0x106
		d_printf(D_INFO, "Free: 0x%08x (bd_base_ptr)", tag->bd_base_ptr);
 100f4d8:	e5942008 	ldr	r2, [r4, #8]
 100f4dc:	e1a01006 	mov	r1, r6
 100f4e0:	e3a00002 	mov	r0, #2
 100f4e4:	eb000281 	bl	100fef0 <d_printf>
		free(tag->bd_base_ptr);
 100f4e8:	e5940008 	ldr	r0, [r4, #8]
 100f4ec:	fa0039ef 	blx	101dcb0 <free>
		tag->bd_base_ptr = NULL;
 100f4f0:	e3a03000 	mov	r3, #0
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100f4f4:	e1a02004 	mov	r2, r4
		tag->bd_base_ptr = NULL;
 100f4f8:	e5843008 	str	r3, [r4, #8]
		d_printf(D_INFO, "Free: 0x%08x (prev)", tag);
 100f4fc:	e1a01005 	mov	r1, r5
 100f500:	e3a00002 	mov	r0, #2
 100f504:	eb000279 	bl	100fef0 <d_printf>
		tag_next = tag->next_alloc;
 100f508:	e5948014 	ldr	r8, [r4, #20]
		free(tag);
 100f50c:	e1a00004 	mov	r0, r4
 100f510:	fa0039e6 	blx	101dcb0 <free>
	while(tag != NULL) {
 100f514:	e2584000 	subs	r4, r8, #0
 100f518:	1affffee 	bne	100f4d8 <dma_bd_test+0x358>
	ring->total_bd_count = 0;
 100f51c:	e3a03000 	mov	r3, #0
	dma_bd_debug_dump(ring);
 100f520:	e59d000c 	ldr	r0, [sp, #12]
	ring->total_bd_count = 0;
 100f524:	e5873030 	str	r3, [r7, #48]	; 0x30
	dma_bd_debug_dump(ring);
 100f528:	ebfffe21 	bl	100edb4 <dma_bd_debug_dump>

	//dma_bd_destroy_ring(ring);
}
 100f52c:	e28dd014 	add	sp, sp, #20
 100f530:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100f534:	e59d400c 	ldr	r4, [sp, #12]
 100f538:	eaffff9c 	b	100f3b0 <dma_bd_test+0x230>

0100f53c <fabcfg_dump_state>:
 */
void fabcfg_dump_state()
{
	int i;

	d_printf(D_INFO, "");
 100f53c:	e30b15a4 	movw	r1, #46500	; 0xb5a4
{
 100f540:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "");
 100f544:	e3a00002 	mov	r0, #2
{
 100f548:	e24dd014 	sub	sp, sp, #20
	d_printf(D_INFO, "");
 100f54c:	e3401106 	movt	r1, #262	; 0x106
 100f550:	e3a07060 	mov	r7, #96	; 0x60
 100f554:	eb000265 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "FabCfg: Memory map (including unimplemented registers)");
 100f558:	e30b15d4 	movw	r1, #46548	; 0xb5d4
 100f55c:	e3a00002 	mov	r0, #2
 100f560:	e3401106 	movt	r1, #262	; 0x106
	d_printf(D_INFO, "                 0          4          8          c");

	for(i = 0; i < 1023; i += 16) {
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 100f564:	e30b5640 	movw	r5, #46656	; 0xb640
	d_printf(D_INFO, "FabCfg: Memory map (including unimplemented registers)");
 100f568:	eb000260 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "                 0          4          8          c");
 100f56c:	e30b160c 	movw	r1, #46604	; 0xb60c
 100f570:	e3a00002 	mov	r0, #2
 100f574:	e3401106 	movt	r1, #262	; 0x106
 100f578:	e34473c0 	movt	r7, #17344	; 0x43c0
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 100f57c:	e3405106 	movt	r5, #262	; 0x106
	d_printf(D_INFO, "                 0          4          8          c");
 100f580:	e3a06040 	mov	r6, #64	; 0x40
	for(i = 0; i < 1023; i += 16) {
 100f584:	e3a04000 	mov	r4, #0
	d_printf(D_INFO, "                 0          4          8          c");
 100f588:	eb000258 	bl	100fef0 <d_printf>
	reg &= FAB_CFG_ADDR_MASK;
 100f58c:	e2842004 	add	r2, r4, #4
 100f590:	e2840008 	add	r0, r4, #8
 100f594:	e284100c 	add	r1, r4, #12
 100f598:	e2022fff 	and	r2, r2, #1020	; 0x3fc
 100f59c:	e2000fff 	and	r0, r0, #1020	; 0x3fc
 100f5a0:	e2011fff 	and	r1, r1, #1020	; 0x3fc
 100f5a4:	e2843443 	add	r3, r4, #1124073472	; 0x43000000
	res = _FAB_CFG_ACCESS(reg);
 100f5a8:	e2822443 	add	r2, r2, #1124073472	; 0x43000000
 100f5ac:	e2800443 	add	r0, r0, #1124073472	; 0x43000000
 100f5b0:	e2811443 	add	r1, r1, #1124073472	; 0x43000000
 100f5b4:	e2822503 	add	r2, r2, #12582912	; 0xc00000
 100f5b8:	e2800503 	add	r0, r0, #12582912	; 0xc00000
 100f5bc:	e2811503 	add	r1, r1, #12582912	; 0xc00000
 100f5c0:	e2833503 	add	r3, r3, #12582912	; 0xc00000
 100f5c4:	e5933000 	ldr	r3, [r3]
 100f5c8:	e2466002 	sub	r6, r6, #2
 100f5cc:	e592e000 	ldr	lr, [r2]
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 100f5d0:	e1a02004 	mov	r2, r4
 100f5d4:	e590c000 	ldr	ip, [r0]
 100f5d8:	e5910000 	ldr	r0, [r1]
 100f5dc:	e1a01005 	mov	r1, r5
 100f5e0:	f7d4f007 	pld	[r4, r7]
 100f5e4:	e58de000 	str	lr, [sp]
 100f5e8:	e58d0008 	str	r0, [sp, #8]
 100f5ec:	e3a00002 	mov	r0, #2
 100f5f0:	e58dc004 	str	ip, [sp, #4]
 100f5f4:	eb00023d 	bl	100fef0 <d_printf>
	reg &= FAB_CFG_ADDR_MASK;
 100f5f8:	e284c014 	add	ip, r4, #20
 100f5fc:	e2840018 	add	r0, r4, #24
 100f600:	e284101c 	add	r1, r4, #28
 100f604:	e20ccfff 	and	ip, ip, #1020	; 0x3fc
 100f608:	e2000fff 	and	r0, r0, #1020	; 0x3fc
 100f60c:	e2011fff 	and	r1, r1, #1020	; 0x3fc
 100f610:	e2843141 	add	r3, r4, #1073741840	; 0x40000010
	res = _FAB_CFG_ACCESS(reg);
 100f614:	e28cc443 	add	ip, ip, #1124073472	; 0x43000000
 100f618:	e2800443 	add	r0, r0, #1124073472	; 0x43000000
 100f61c:	e2811443 	add	r1, r1, #1124073472	; 0x43000000
 100f620:	e28cc503 	add	ip, ip, #12582912	; 0xc00000
 100f624:	e2811503 	add	r1, r1, #12582912	; 0xc00000
 100f628:	e283350f 	add	r3, r3, #62914560	; 0x3c00000
 100f62c:	e2800503 	add	r0, r0, #12582912	; 0xc00000
 100f630:	e5933000 	ldr	r3, [r3]
 100f634:	e2842010 	add	r2, r4, #16
 100f638:	e59ce000 	ldr	lr, [ip]
 100f63c:	e2844020 	add	r4, r4, #32
 100f640:	e5900000 	ldr	r0, [r0]
 100f644:	e591c000 	ldr	ip, [r1]
 100f648:	e1a01005 	mov	r1, r5
 100f64c:	e58de000 	str	lr, [sp]
 100f650:	e58d0004 	str	r0, [sp, #4]
 100f654:	e3a00002 	mov	r0, #2
 100f658:	e58dc008 	str	ip, [sp, #8]
 100f65c:	eb000223 	bl	100fef0 <d_printf>
 100f660:	e3540e3e 	cmp	r4, #992	; 0x3e0
 100f664:	1affffc8 	bne	100f58c <fabcfg_dump_state+0x50>
 100f668:	e1a05206 	lsl	r5, r6, #4
 100f66c:	e30b6640 	movw	r6, #46656	; 0xb640
 100f670:	e3406106 	movt	r6, #262	; 0x106
 100f674:	e2855e3e 	add	r5, r5, #992	; 0x3e0
	reg &= FAB_CFG_ADDR_MASK;
 100f678:	e284c004 	add	ip, r4, #4
 100f67c:	e2841008 	add	r1, r4, #8
 100f680:	e284000c 	add	r0, r4, #12
 100f684:	e20ccfff 	and	ip, ip, #1020	; 0x3fc
 100f688:	e2011fff 	and	r1, r1, #1020	; 0x3fc
 100f68c:	e2000fff 	and	r0, r0, #1020	; 0x3fc
 100f690:	e2843443 	add	r3, r4, #1124073472	; 0x43000000
	res = _FAB_CFG_ACCESS(reg);
 100f694:	e28cc443 	add	ip, ip, #1124073472	; 0x43000000
 100f698:	e2811443 	add	r1, r1, #1124073472	; 0x43000000
 100f69c:	e2800443 	add	r0, r0, #1124073472	; 0x43000000
 100f6a0:	e28cc503 	add	ip, ip, #12582912	; 0xc00000
 100f6a4:	e2811503 	add	r1, r1, #12582912	; 0xc00000
 100f6a8:	e2800503 	add	r0, r0, #12582912	; 0xc00000
 100f6ac:	e2833503 	add	r3, r3, #12582912	; 0xc00000
 100f6b0:	e5933000 	ldr	r3, [r3]
 100f6b4:	e1a02004 	mov	r2, r4
 100f6b8:	e59c7000 	ldr	r7, [ip]
	for(i = 0; i < 1023; i += 16) {
 100f6bc:	e2844010 	add	r4, r4, #16
 100f6c0:	e591e000 	ldr	lr, [r1]
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 100f6c4:	e1a01006 	mov	r1, r6
 100f6c8:	e590c000 	ldr	ip, [r0]
 100f6cc:	e3a00002 	mov	r0, #2
 100f6d0:	e58d7000 	str	r7, [sp]
 100f6d4:	e58de004 	str	lr, [sp, #4]
 100f6d8:	e58dc008 	str	ip, [sp, #8]
 100f6dc:	eb000203 	bl	100fef0 <d_printf>
	for(i = 0; i < 1023; i += 16) {
 100f6e0:	e1540005 	cmp	r4, r5
 100f6e4:	1affffe3 	bne	100f678 <fabcfg_dump_state+0x13c>
				fabcfg_read(i), fabcfg_read(i + 4), fabcfg_read(i + 8), fabcfg_read(i + 12));
	}

	d_printf(D_INFO, "");
 100f6e8:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 100f6ec:	e3a00002 	mov	r0, #2
 100f6f0:	e3401106 	movt	r1, #262	; 0x106
}
 100f6f4:	e28dd014 	add	sp, sp, #20
 100f6f8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "");
 100f6fc:	ea0001fb 	b	100fef0 <d_printf>

0100f700 <fabcfg_init>:
{
 100f700:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	d_printf(D_INFO, "FabCfg: Initialising @ 0x%08x", FAB_CFG_BASE_ADDRESS);
 100f704:	e3a04000 	mov	r4, #0
 100f708:	e34443c0 	movt	r4, #17344	; 0x43c0
 100f70c:	e30b1664 	movw	r1, #46692	; 0xb664
 100f710:	e1a02004 	mov	r2, r4
{
 100f714:	e24dd00c 	sub	sp, sp, #12
	d_printf(D_INFO, "FabCfg: Initialising @ 0x%08x", FAB_CFG_BASE_ADDRESS);
 100f718:	e3401106 	movt	r1, #262	; 0x106
 100f71c:	e3a00002 	mov	r0, #2
 100f720:	eb0001f2 	bl	100fef0 <d_printf>
 100f724:	e5942008 	ldr	r2, [r4, #8]
	if(magic == FAB_CFG_MAGIC_VALUE) {
 100f728:	e3073670 	movw	r3, #30320	; 0x7670
 100f72c:	e345336d 	movt	r3, #21357	; 0x536d
 100f730:	e1520003 	cmp	r2, r3
 100f734:	1a000044 	bne	100f84c <fabcfg_init+0x14c>
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 100f738:	e30b1684 	movw	r1, #46724	; 0xb684
 100f73c:	e3086da0 	movw	r6, #36256	; 0x8da0
 100f740:	e3401106 	movt	r1, #262	; 0x106
 100f744:	e3a00002 	mov	r0, #2
 100f748:	e3406102 	movt	r6, #258	; 0x102
	_FAB_CFG_ACCESS(reg) = data;
 100f74c:	e3058678 	movw	r8, #22136	; 0x5678
 100f750:	e3047321 	movw	r7, #17185	; 0x4321
 100f754:	e2869018 	add	r9, r6, #24
 100f758:	eb0001e4 	bl	100fef0 <d_printf>
 100f75c:	e3418234 	movt	r8, #4660	; 0x1234
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 100f760:	e30b16a8 	movw	r1, #46760	; 0xb6a8
 100f764:	e3487765 	movt	r7, #34661	; 0x8765
 100f768:	e3401106 	movt	r1, #262	; 0x106
 100f76c:	e3a02006 	mov	r2, #6
 100f770:	e3a00002 	mov	r0, #2
 100f774:	eb0001dd 	bl	100fef0 <d_printf>
		fabcfg_write(FAB_CFG_DUMMY1, fabcfg_dummy_tests[i]);
 100f778:	e4965004 	ldr	r5, [r6], #4
 100f77c:	e5845000 	str	r5, [r4]
	res = _FAB_CFG_ACCESS(reg);
 100f780:	e5942000 	ldr	r2, [r4]
		if(test == fabcfg_dummy_tests[i]) {
 100f784:	e1550002 	cmp	r5, r2
 100f788:	0a000029 	beq	100f834 <fabcfg_init+0x134>
			d_printf(D_ERROR, "FabCfg: DummyTest1 value: 0x%08x - Not OK, Expect 0x%08x", test, fabcfg_dummy_tests[i]);
 100f78c:	e30b173c 	movw	r1, #46908	; 0xb73c
 100f790:	e5163004 	ldr	r3, [r6, #-4]
 100f794:	e3401106 	movt	r1, #262	; 0x106
 100f798:	e3a00004 	mov	r0, #4
 100f79c:	eb0001d3 	bl	100fef0 <d_printf>
 100f7a0:	e5942004 	ldr	r2, [r4, #4]
		if(test == fabcfg_dummy_tests[i]) {
 100f7a4:	e1550002 	cmp	r5, r2
 100f7a8:	0a00001c 	beq	100f820 <fabcfg_init+0x120>
			d_printf(D_ERROR, "FabCfg: DummyTest2 value: 0x%08x - Not OK, Expect 0x%08x", test, fabcfg_dummy_tests[i]);
 100f7ac:	e30b1778 	movw	r1, #46968	; 0xb778
 100f7b0:	e1a03005 	mov	r3, r5
 100f7b4:	e3401106 	movt	r1, #262	; 0x106
 100f7b8:	e3a00004 	mov	r0, #4
 100f7bc:	eb0001cb 	bl	100fef0 <d_printf>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 100f7c0:	e1590006 	cmp	r9, r6
	_FAB_CFG_ACCESS(reg) = data;
 100f7c4:	e5848000 	str	r8, [r4]
 100f7c8:	e5847004 	str	r7, [r4, #4]
 100f7cc:	1affffe9 	bne	100f778 <fabcfg_init+0x78>
	d_printf(D_INFO, "FabCfg: All tests passed");
 100f7d0:	e30b17b4 	movw	r1, #47028	; 0xb7b4
 100f7d4:	e3a00002 	mov	r0, #2
 100f7d8:	e3401106 	movt	r1, #262	; 0x106
 100f7dc:	eb0001c3 	bl	100fef0 <d_printf>
	res = _FAB_CFG_ACCESS(reg);
 100f7e0:	e3a02000 	mov	r2, #0
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 100f7e4:	e30b17d0 	movw	r1, #47056	; 0xb7d0
 100f7e8:	e34423c0 	movt	r2, #17344	; 0x43c0
 100f7ec:	e3401106 	movt	r1, #262	; 0x106
 100f7f0:	e592300c 	ldr	r3, [r2, #12]
 100f7f4:	e3a00002 	mov	r0, #2
 100f7f8:	e592e010 	ldr	lr, [r2, #16]
 100f7fc:	e7e72453 	ubfx	r2, r3, #8, #8
	ver_uh = (version & 0xffff0000) >> 16;
 100f800:	e1a0c823 	lsr	ip, r3, #16
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 100f804:	e58de004 	str	lr, [sp, #4]
 100f808:	e6ef3073 	uxtb	r3, r3
 100f80c:	e58dc000 	str	ip, [sp]
 100f810:	eb0001b6 	bl	100fef0 <d_printf>
}
 100f814:	e28dd00c 	add	sp, sp, #12
 100f818:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
	fabcfg_dump_state();
 100f81c:	eaffff46 	b	100f53c <fabcfg_dump_state>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 100f820:	e1590006 	cmp	r9, r6
	_FAB_CFG_ACCESS(reg) = data;
 100f824:	e5848000 	str	r8, [r4]
 100f828:	e5847004 	str	r7, [r4, #4]
 100f82c:	1affffd1 	bne	100f778 <fabcfg_init+0x78>
 100f830:	eaffffe6 	b	100f7d0 <fabcfg_init+0xd0>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 100f834:	e30b1714 	movw	r1, #46868	; 0xb714
 100f838:	e1a02005 	mov	r2, r5
 100f83c:	e3401106 	movt	r1, #262	; 0x106
 100f840:	e3a00001 	mov	r0, #1
 100f844:	eb0001a9 	bl	100fef0 <d_printf>
 100f848:	eaffffd4 	b	100f7a0 <fabcfg_init+0xa0>
		d_printf(D_ERROR, "FabCfg: Magic value: 0x%08x - Not OK, Expect 0x%08x", magic, FAB_CFG_MAGIC_VALUE);
 100f84c:	e30b16e0 	movw	r1, #46816	; 0xb6e0
 100f850:	e3a00004 	mov	r0, #4
 100f854:	e3401106 	movt	r1, #262	; 0x106
 100f858:	eb0001a4 	bl	100fef0 <d_printf>
		exit(-1);
 100f85c:	e3e00000 	mvn	r0, #0
 100f860:	fa00362c 	blx	101d118 <exit>
 100f864:	00000000 	andeq	r0, r0, r0

0100f868 <irq_xscutimer>:
 */
volatile void irq_xscutimer(void *callback)
{
	XScuTimer *timer = (XScuTimer *) callback;

	if(XScuTimer_IsExpired(timer)) {
 100f868:	e5903004 	ldr	r3, [r0, #4]
	return *(volatile u32 *) Addr;
 100f86c:	e593300c 	ldr	r3, [r3, #12]
 100f870:	e3130001 	tst	r3, #1
		g_hal.g_timer_overflow++;
 100f874:	13053bc0 	movwne	r3, #23488	; 0x5bc0
 100f878:	13403107 	movtne	r3, #263	; 0x107
 100f87c:	1593204c 	ldrne	r2, [r3, #76]	; 0x4c
 100f880:	12822001 	addne	r2, r2, #1
 100f884:	1583204c 	strne	r2, [r3, #76]	; 0x4c
	}
}
 100f888:	e12fff1e 	bx	lr

0100f88c <d_printf.constprop.8>:
 * @param	...			Varadic args
 *
 * @note	For formats besides D_RAW, this function appends \r\n to all outputs and prints info/warn/error code and
 * 			optionally prints the system timer.
 */
void d_printf(int debug_code, char *fmt, ...)
 100f88c:	e92d000e 	push	{r1, r2, r3}
			case D_EXINFO:
				print("[--] ");							// dull white text (default)
				break;

			case D_INFO:
				print("\033[0;97m[ii] "); 				// bright white text
 100f890:	e30b0810 	movw	r0, #47120	; 0xb810
void d_printf(int debug_code, char *fmt, ...)
 100f894:	e92d40d0 	push	{r4, r6, r7, lr}
 100f898:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 100f89c:	e24dd01c 	sub	sp, sp, #28
				print("\033[0;97m[ii] "); 				// bright white text
 100f8a0:	e3400106 	movt	r0, #262	; 0x106
 100f8a4:	eb002afb 	bl	101a498 <print>
				print("\033[97;41m[EE]\033[0;91m ");	// red text
				break;
		}

#if DBG_PRINT_TIMES == 1
		if(g_hal.g_timer_have_init) {
 100f8a8:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 100f8ac:	e3403107 	movt	r3, #263	; 0x107
 100f8b0:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 100f8b4:	e3540000 	cmp	r4, #0
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
			sec = total_usec / 1000000;
			usec = total_usec % 1000000;
		} else {
			sec = 0;
			usec = 0;
 100f8b8:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 100f8bc:	0a00001b 	beq	100f930 <d_printf.constprop.8+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100f8c0:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100f8c4:	eddf3b37 	vldr	d19, [pc, #220]	; 100f9a8 <d_printf.constprop.8+0x11c>
 100f8c8:	eddf2b38 	vldr	d18, [pc, #224]	; 100f9b0 <d_printf.constprop.8+0x124>
 100f8cc:	e5922004 	ldr	r2, [r2, #4]
 100f8d0:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 100f8d4:	e1e02002 	mvn	r2, r2
 100f8d8:	ee073a90 	vmov	s15, r3
 100f8dc:	eef80b67 	vcvt.f64.u32	d16, s15
 100f8e0:	ee072a90 	vmov	s15, r2
 100f8e4:	eef81b67 	vcvt.f64.u32	d17, s15
 100f8e8:	ee600ba3 	vmul.f64	d16, d16, d19
 100f8ec:	ee410ba2 	vmla.f64	d16, d17, d18
 100f8f0:	ec510b30 	vmov	r0, r1, d16
 100f8f4:	fa003593 	blx	101cf48 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100f8f8:	e3042240 	movw	r2, #16960	; 0x4240
 100f8fc:	e3a03000 	mov	r3, #0
 100f900:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100f904:	e1a06000 	mov	r6, r0
 100f908:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 100f90c:	fa003567 	blx	101ceb0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 100f910:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 100f914:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 100f918:	e340200f 	movt	r2, #15
 100f91c:	e3a03000 	mov	r3, #0
 100f920:	e1a00006 	mov	r0, r6
 100f924:	e1a01007 	mov	r1, r7
 100f928:	fa003560 	blx	101ceb0 <__aeabi_uldivmod>
 100f92c:	e1a03002 	mov	r3, r2
		}

		if(debug_code != D_RAW) {
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 100f930:	e30b2820 	movw	r2, #47136	; 0xb820
 100f934:	e58d3000 	str	r3, [sp]
 100f938:	e3402106 	movt	r2, #262	; 0x106
 100f93c:	e1a03004 	mov	r3, r4
 100f940:	e3a01a01 	mov	r1, #4096	; 0x1000
 100f944:	e28d000c 	add	r0, sp, #12
 100f948:	fa003f2c 	blx	101f600 <snprintf>
			print(time_buffer);
 100f94c:	e28d000c 	add	r0, sp, #12
 100f950:	eb002ad0 	bl	101a498 <print>
		}
#endif

		va_list args;
		va_start(args, fmt);
 100f954:	e28dca01 	add	ip, sp, #4096	; 0x1000

		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100f958:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 100f95c:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100f960:	e282202c 	add	r2, r2, #44	; 0x2c
 100f964:	e1a0300c 	mov	r3, ip
 100f968:	e5922000 	ldr	r2, [r2]
 100f96c:	e3a01a01 	mov	r1, #4096	; 0x1000
 100f970:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 100f974:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100f978:	fa004f97 	blx	10237dc <vsnprintf>
		print(buffer);
 100f97c:	e28d0018 	add	r0, sp, #24
 100f980:	eb002ac4 	bl	101a498 <print>

		if(debug_code != D_RAW) {
			print("\033[m\r\n");
 100f984:	e30b082c 	movw	r0, #47148	; 0xb82c
 100f988:	e3400106 	movt	r0, #262	; 0x106
 100f98c:	eb002ac1 	bl	101a498 <print>
		}

		va_end(args);
	}
}
 100f990:	e28dda01 	add	sp, sp, #4096	; 0x1000
 100f994:	e28dd01c 	add	sp, sp, #28
 100f998:	e8bd40d0 	pop	{r4, r6, r7, lr}
 100f99c:	e28dd00c 	add	sp, sp, #12
 100f9a0:	e12fff1e 	bx	lr
 100f9a4:	e320f000 	nop	{0}
 100f9a8:	a17f0000 	.word	0xa17f0000
 100f9ac:	41689374 	.word	0x41689374
 100f9b0:	a17f0000 	.word	0xa17f0000
 100f9b4:	3f689374 	.word	0x3f689374

0100f9b8 <d_printf.constprop.9>:
void d_printf(int debug_code, char *fmt, ...)
 100f9b8:	e92d000e 	push	{r1, r2, r3}
}
 100f9bc:	e28dd00c 	add	sp, sp, #12
 100f9c0:	e12fff1e 	bx	lr

0100f9c4 <d_printf.constprop.10>:
void d_printf(int debug_code, char *fmt, ...)
 100f9c4:	e92d000e 	push	{r1, r2, r3}
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100f9c8:	e30b0834 	movw	r0, #47156	; 0xb834
void d_printf(int debug_code, char *fmt, ...)
 100f9cc:	e92d40d0 	push	{r4, r6, r7, lr}
 100f9d0:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 100f9d4:	e24dd01c 	sub	sp, sp, #28
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100f9d8:	e3400106 	movt	r0, #262	; 0x106
 100f9dc:	eb002aad 	bl	101a498 <print>
		if(g_hal.g_timer_have_init) {
 100f9e0:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 100f9e4:	e3403107 	movt	r3, #263	; 0x107
 100f9e8:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 100f9ec:	e3540000 	cmp	r4, #0
			usec = 0;
 100f9f0:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 100f9f4:	0a00001b 	beq	100fa68 <d_printf.constprop.10+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100f9f8:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100f9fc:	eddf3b37 	vldr	d19, [pc, #220]	; 100fae0 <d_printf.constprop.10+0x11c>
 100fa00:	eddf2b38 	vldr	d18, [pc, #224]	; 100fae8 <d_printf.constprop.10+0x124>
 100fa04:	e5922004 	ldr	r2, [r2, #4]
 100fa08:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 100fa0c:	e1e02002 	mvn	r2, r2
 100fa10:	ee073a90 	vmov	s15, r3
 100fa14:	eef80b67 	vcvt.f64.u32	d16, s15
 100fa18:	ee072a90 	vmov	s15, r2
 100fa1c:	eef81b67 	vcvt.f64.u32	d17, s15
 100fa20:	ee600ba3 	vmul.f64	d16, d16, d19
 100fa24:	ee410ba2 	vmla.f64	d16, d17, d18
 100fa28:	ec510b30 	vmov	r0, r1, d16
 100fa2c:	fa003545 	blx	101cf48 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100fa30:	e3042240 	movw	r2, #16960	; 0x4240
 100fa34:	e3a03000 	mov	r3, #0
 100fa38:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100fa3c:	e1a06000 	mov	r6, r0
 100fa40:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 100fa44:	fa003519 	blx	101ceb0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 100fa48:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 100fa4c:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 100fa50:	e340200f 	movt	r2, #15
 100fa54:	e3a03000 	mov	r3, #0
 100fa58:	e1a00006 	mov	r0, r6
 100fa5c:	e1a01007 	mov	r1, r7
 100fa60:	fa003512 	blx	101ceb0 <__aeabi_uldivmod>
 100fa64:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 100fa68:	e30b2820 	movw	r2, #47136	; 0xb820
 100fa6c:	e58d3000 	str	r3, [sp]
 100fa70:	e3402106 	movt	r2, #262	; 0x106
 100fa74:	e1a03004 	mov	r3, r4
 100fa78:	e3a01a01 	mov	r1, #4096	; 0x1000
 100fa7c:	e28d000c 	add	r0, sp, #12
 100fa80:	fa003ede 	blx	101f600 <snprintf>
			print(time_buffer);
 100fa84:	e28d000c 	add	r0, sp, #12
 100fa88:	eb002a82 	bl	101a498 <print>
		va_start(args, fmt);
 100fa8c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100fa90:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 100fa94:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100fa98:	e282202c 	add	r2, r2, #44	; 0x2c
 100fa9c:	e1a0300c 	mov	r3, ip
 100faa0:	e5922000 	ldr	r2, [r2]
 100faa4:	e3a01a01 	mov	r1, #4096	; 0x1000
 100faa8:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 100faac:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100fab0:	fa004f49 	blx	10237dc <vsnprintf>
		print(buffer);
 100fab4:	e28d0018 	add	r0, sp, #24
 100fab8:	eb002a76 	bl	101a498 <print>
			print("\033[m\r\n");
 100fabc:	e30b082c 	movw	r0, #47148	; 0xb82c
 100fac0:	e3400106 	movt	r0, #262	; 0x106
 100fac4:	eb002a73 	bl	101a498 <print>
}
 100fac8:	e28dda01 	add	sp, sp, #4096	; 0x1000
 100facc:	e28dd01c 	add	sp, sp, #28
 100fad0:	e8bd40d0 	pop	{r4, r6, r7, lr}
 100fad4:	e28dd00c 	add	sp, sp, #12
 100fad8:	e12fff1e 	bx	lr
 100fadc:	e320f000 	nop	{0}
 100fae0:	a17f0000 	.word	0xa17f0000
 100fae4:	41689374 	.word	0x41689374
 100fae8:	a17f0000 	.word	0xa17f0000
 100faec:	3f689374 	.word	0x3f689374

0100faf0 <d_xilinx_assert>:
/**
 * Xilinx assert handler.
 */
void d_xilinx_assert(const char8 *file, s32 line)
{
	d_printf(D_ERROR, "XilAssert failed at line %d of file `%s'\r\n", line, file);
 100faf0:	e1a02001 	mov	r2, r1
 100faf4:	e30b184c 	movw	r1, #47180	; 0xb84c
 100faf8:	e1a03000 	mov	r3, r0
 100fafc:	e3401106 	movt	r1, #262	; 0x106
 100fb00:	e3a00004 	mov	r0, #4
 100fb04:	eaffffae 	b	100f9c4 <d_printf.constprop.10>

0100fb08 <fabric_led_ctrl>:
	int reg = ((mode0 << PL_LED_0_SHIFT) & PL_LED_0_MASK) | ((mode1 << PL_LED_1_SHIFT) & PL_LED_1_MASK);
 100fb08:	e1a01401 	lsl	r1, r1, #8
 100fb0c:	e6ef2070 	uxtb	r2, r0
 100fb10:	e6ff1071 	uxth	r1, r1
 100fb14:	e3a03000 	mov	r3, #0
 100fb18:	e34433c0 	movt	r3, #17344	; 0x43c0
 100fb1c:	e1812002 	orr	r2, r1, r2
	d_printf(D_ERROR, "reg:  0x%08x", reg);
 100fb20:	e30b1878 	movw	r1, #47224	; 0xb878
 100fb24:	e5832034 	str	r2, [r3, #52]	; 0x34
 100fb28:	e3401106 	movt	r1, #262	; 0x106
 100fb2c:	e3a00004 	mov	r0, #4
 100fb30:	eaffffa3 	b	100f9c4 <d_printf.constprop.10>

0100fb34 <gpio_set_ps_irq_direction>:
	D_ASSERT(index >= 1 && index <= 4);
 100fb34:	e2400001 	sub	r0, r0, #1
{
 100fb38:	e92d4010 	push	{r4, lr}
	D_ASSERT(index >= 1 && index <= 4);
 100fb3c:	e3500003 	cmp	r0, #3
{
 100fb40:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(index >= 1 && index <= 4);
 100fb44:	8a00001a 	bhi	100fbb4 <gpio_set_ps_irq_direction+0x80>
	D_ASSERT(mode == GPIO_HAL_OUTPUT || mode == GPIO_HAL_INPUT);
 100fb48:	e3510001 	cmp	r1, #1
 100fb4c:	8a000024 	bhi	100fbe4 <gpio_set_ps_irq_direction+0xb0>
	pin = gpio_ps_pins[index - 1];
 100fb50:	e3083db8 	movw	r3, #36280	; 0x8db8
	if(mode == GPIO_HAL_OUTPUT) {
 100fb54:	e3510000 	cmp	r1, #0
	pin = gpio_ps_pins[index - 1];
 100fb58:	e3403102 	movt	r3, #258	; 0x102
 100fb5c:	e7934100 	ldr	r4, [r3, r0, lsl #2]
	if(mode == GPIO_HAL_OUTPUT) {
 100fb60:	0a000009 	beq	100fb8c <gpio_set_ps_irq_direction+0x58>
		XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, pin, 0);
 100fb64:	e1a01004 	mov	r1, r4
 100fb68:	e3a02000 	mov	r2, #0
 100fb6c:	e59f0090 	ldr	r0, [pc, #144]	; 100fc04 <gpio_set_ps_irq_direction+0xd0>
 100fb70:	eb001e91 	bl	10175bc <XGpioPs_SetDirectionPin>
		XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, pin, 0);
 100fb74:	e1a01004 	mov	r1, r4
 100fb78:	e3a02000 	mov	r2, #0
 100fb7c:	e59f0080 	ldr	r0, [pc, #128]	; 100fc04 <gpio_set_ps_irq_direction+0xd0>
}
 100fb80:	e28dd008 	add	sp, sp, #8
 100fb84:	e8bd4010 	pop	{r4, lr}
		XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, pin, 0);
 100fb88:	ea001f0e 	b	10177c8 <XGpioPs_SetOutputEnablePin>
		XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, pin, 1);
 100fb8c:	e1a01004 	mov	r1, r4
 100fb90:	e3a02001 	mov	r2, #1
 100fb94:	e59f0068 	ldr	r0, [pc, #104]	; 100fc04 <gpio_set_ps_irq_direction+0xd0>
 100fb98:	eb001e87 	bl	10175bc <XGpioPs_SetDirectionPin>
		XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, pin, 1);
 100fb9c:	e1a01004 	mov	r1, r4
 100fba0:	e3a02001 	mov	r2, #1
		XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, pin, 0);
 100fba4:	e59f0058 	ldr	r0, [pc, #88]	; 100fc04 <gpio_set_ps_irq_direction+0xd0>
}
 100fba8:	e28dd008 	add	sp, sp, #8
 100fbac:	e8bd4010 	pop	{r4, lr}
		XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, pin, 0);
 100fbb0:	ea001f04 	b	10177c8 <XGpioPs_SetOutputEnablePin>
	D_ASSERT(index >= 1 && index <= 4);
 100fbb4:	e30b3888 	movw	r3, #47240	; 0xb888
 100fbb8:	e30b2898 	movw	r2, #47256	; 0xb898
 100fbbc:	e3091678 	movw	r1, #38520	; 0x9678
 100fbc0:	e3403106 	movt	r3, #262	; 0x106
 100fbc4:	e3402106 	movt	r2, #262	; 0x106
 100fbc8:	e3000105 	movw	r0, #261	; 0x105
 100fbcc:	e58d0000 	str	r0, [sp]
	D_ASSERT(mode == GPIO_HAL_OUTPUT || mode == GPIO_HAL_INPUT);
 100fbd0:	e3a00004 	mov	r0, #4
 100fbd4:	e3401106 	movt	r1, #262	; 0x106
 100fbd8:	ebffff79 	bl	100f9c4 <d_printf.constprop.10>
 100fbdc:	e3e00062 	mvn	r0, #98	; 0x62
 100fbe0:	fa00354c 	blx	101d118 <exit>
 100fbe4:	e3000106 	movw	r0, #262	; 0x106
 100fbe8:	e30b3888 	movw	r3, #47240	; 0xb888
 100fbec:	e30b28b4 	movw	r2, #47284	; 0xb8b4
 100fbf0:	e3091678 	movw	r1, #38520	; 0x9678
 100fbf4:	e58d0000 	str	r0, [sp]
 100fbf8:	e3403106 	movt	r3, #262	; 0x106
 100fbfc:	e3402106 	movt	r2, #262	; 0x106
 100fc00:	eafffff2 	b	100fbd0 <gpio_set_ps_irq_direction+0x9c>
 100fc04:	01075be4 	.word	0x01075be4

0100fc08 <gpio_write_ps_irq>:
	D_ASSERT(index >= 1 && index <= 4);
 100fc08:	e240c001 	sub	ip, r0, #1
 100fc0c:	e35c0003 	cmp	ip, #3
 100fc10:	8a000006 	bhi	100fc30 <gpio_write_ps_irq+0x28>
	pin = gpio_ps_pins[index - 1];
 100fc14:	e3083db8 	movw	r3, #36280	; 0x8db8
	XGpioPs_WritePin(&g_hal.xgpio_ps, pin, state);
 100fc18:	e2912000 	adds	r2, r1, #0
	pin = gpio_ps_pins[index - 1];
 100fc1c:	e3403102 	movt	r3, #258	; 0x102
	XGpioPs_WritePin(&g_hal.xgpio_ps, pin, state);
 100fc20:	13a02001 	movne	r2, #1
 100fc24:	e59f003c 	ldr	r0, [pc, #60]	; 100fc68 <gpio_write_ps_irq+0x60>
 100fc28:	e793110c 	ldr	r1, [r3, ip, lsl #2]
 100fc2c:	ea001e22 	b	10174bc <XGpioPs_WritePin>
{
 100fc30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index >= 1 && index <= 4);
 100fc34:	e300011d 	movw	r0, #285	; 0x11d
{
 100fc38:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index >= 1 && index <= 4);
 100fc3c:	e30b3888 	movw	r3, #47240	; 0xb888
 100fc40:	e30b2898 	movw	r2, #47256	; 0xb898
 100fc44:	e3091678 	movw	r1, #38520	; 0x9678
 100fc48:	e58d0000 	str	r0, [sp]
 100fc4c:	e3403106 	movt	r3, #262	; 0x106
 100fc50:	e3a00004 	mov	r0, #4
 100fc54:	e3402106 	movt	r2, #262	; 0x106
 100fc58:	e3401106 	movt	r1, #262	; 0x106
 100fc5c:	ebffff58 	bl	100f9c4 <d_printf.constprop.10>
 100fc60:	e3e00062 	mvn	r0, #98	; 0x62
 100fc64:	fa00352b 	blx	101d118 <exit>
 100fc68:	01075be4 	.word	0x01075be4

0100fc6c <gpio_read_ps_irq>:
	D_ASSERT(index >= 1 && index <= 4);
 100fc6c:	e2402001 	sub	r2, r0, #1
{
 100fc70:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index >= 1 && index <= 4);
 100fc74:	e3520003 	cmp	r2, #3
{
 100fc78:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index >= 1 && index <= 4);
 100fc7c:	8a000008 	bhi	100fca4 <gpio_read_ps_irq+0x38>
	pin = gpio_ps_pins[index - 1];
 100fc80:	e3083db8 	movw	r3, #36280	; 0x8db8
	return !!XGpioPs_ReadPin(&g_hal.xgpio_ps, pin);
 100fc84:	e59f0048 	ldr	r0, [pc, #72]	; 100fcd4 <gpio_read_ps_irq+0x68>
	pin = gpio_ps_pins[index - 1];
 100fc88:	e3403102 	movt	r3, #258	; 0x102
	return !!XGpioPs_ReadPin(&g_hal.xgpio_ps, pin);
 100fc8c:	e7931102 	ldr	r1, [r3, r2, lsl #2]
 100fc90:	eb001dd0 	bl	10173d8 <XGpioPs_ReadPin>
}
 100fc94:	e2900000 	adds	r0, r0, #0
 100fc98:	13a00001 	movne	r0, #1
 100fc9c:	e28dd00c 	add	sp, sp, #12
 100fca0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(index >= 1 && index <= 4);
 100fca4:	e3a00e13 	mov	r0, #304	; 0x130
 100fca8:	e30b3888 	movw	r3, #47240	; 0xb888
 100fcac:	e30b2898 	movw	r2, #47256	; 0xb898
 100fcb0:	e3091678 	movw	r1, #38520	; 0x9678
 100fcb4:	e58d0000 	str	r0, [sp]
 100fcb8:	e3403106 	movt	r3, #262	; 0x106
 100fcbc:	e3a00004 	mov	r0, #4
 100fcc0:	e3402106 	movt	r2, #262	; 0x106
 100fcc4:	e3401106 	movt	r1, #262	; 0x106
 100fcc8:	ebffff3d 	bl	100f9c4 <d_printf.constprop.10>
 100fccc:	e3e00062 	mvn	r0, #98	; 0x62
 100fcd0:	fa003510 	blx	101d118 <exit>
 100fcd4:	01075be4 	.word	0x01075be4

0100fcd8 <bogo_calibrate>:
{
 100fcd8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100fcdc:	e3056bc0 	movw	r6, #23488	; 0x5bc0
 100fce0:	e3406107 	movt	r6, #263	; 0x107
 100fce4:	e3a01000 	mov	r1, #0
 100fce8:	e3441020 	movt	r1, #16416	; 0x4020
 100fcec:	e286be86 	add	fp, r6, #2144	; 0x860
 100fcf0:	e5968014 	ldr	r8, [r6, #20]
 100fcf4:	e3a03002 	mov	r3, #2
{
 100fcf8:	ed2d8b02 	vpush	{d8}
	uint64_t timing_total = 0;
 100fcfc:	e3a09000 	mov	r9, #0
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100fd00:	ed9f8a5e 	vldr	s16, [pc, #376]	; 100fe80 <bogo_calibrate+0x1a8>
{
 100fd04:	e24dd024 	sub	sp, sp, #36	; 0x24
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100fd08:	ee071a90 	vmov	s15, r1
 100fd0c:	e2888004 	add	r8, r8, #4
 100fd10:	e2860a01 	add	r0, r6, #4096	; 0x1000
 100fd14:	e58d3018 	str	r3, [sp, #24]
	uint64_t timing_total = 0;
 100fd18:	e58d9014 	str	r9, [sp, #20]
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 100fd1c:	e5801058 	str	r1, [r0, #88]	; 0x58
 100fd20:	e5987000 	ldr	r7, [r8]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100fd24:	ee687a27 	vmul.f32	s15, s16, s15
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 100fd28:	e3770c01 	cmn	r7, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100fd2c:	e1e07007 	mvn	r7, r7
		msb = g_hal.g_timer_overflow;
 100fd30:	9596104c 	ldrls	r1, [r6, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 100fd34:	e5867058 	str	r7, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100fd38:	ee170a90 	vmov	r0, s15
		msb = g_hal.g_timer_overflow;
 100fd3c:	958d101c 	strls	r1, [sp, #28]
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100fd40:	e59da01c 	ldr	sl, [sp, #28]
	g_hal.timers[index] = timer_value;
 100fd44:	e586a05c 	str	sl, [r6, #92]	; 0x5c
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100fd48:	fa00346e 	blx	101cf08 <__aeabi_f2ulz>
	while(iters--) {
 100fd4c:	e2504001 	subs	r4, r0, #1
 100fd50:	e3e02000 	mvn	r2, #0
 100fd54:	e2c15000 	sbc	r5, r1, #0
 100fd58:	e1903001 	orrs	r3, r0, r1
 100fd5c:	e3e03000 	mvn	r3, #0
 100fd60:	0a000009 	beq	100fd8c <bogo_calibrate+0xb4>
		__asm__("nop");
 100fd64:	e320f000 	nop	{0}
	while(iters--) {
 100fd68:	e2544001 	subs	r4, r4, #1
 100fd6c:	e2c55000 	sbc	r5, r5, #0
 100fd70:	e1550003 	cmp	r5, r3
 100fd74:	01540002 	cmpeq	r4, r2
 100fd78:	1afffff9 	bne	100fd64 <bogo_calibrate+0x8c>
 100fd7c:	e5968014 	ldr	r8, [r6, #20]
 100fd80:	e5967058 	ldr	r7, [r6, #88]	; 0x58
 100fd84:	e596a05c 	ldr	sl, [r6, #92]	; 0x5c
 100fd88:	e2888004 	add	r8, r8, #4
 100fd8c:	e5981000 	ldr	r1, [r8]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 100fd90:	e3710c01 	cmn	r1, #256	; 0x100
 100fd94:	8a000026 	bhi	100fe34 <bogo_calibrate+0x15c>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100fd98:	e1e01001 	mvn	r1, r1
		msb = g_hal.g_timer_overflow;
 100fd9c:	e596004c 	ldr	r0, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fda0:	e0517007 	subs	r7, r1, r7
		timing_total += d_read_timing(0);
 100fda4:	e59d1014 	ldr	r1, [sp, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fda8:	e50b7008 	str	r7, [fp, #-8]
 100fdac:	e0c0a00a 	sbc	sl, r0, sl
		timing_total += d_read_timing(0);
 100fdb0:	e0999007 	adds	r9, r9, r7
 100fdb4:	e0a1100a 	adc	r1, r1, sl
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fdb8:	e50ba004 	str	sl, [fp, #-4]
		timing_total += d_read_timing(0);
 100fdbc:	e58d1014 	str	r1, [sp, #20]
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 100fdc0:	e59d1018 	ldr	r1, [sp, #24]
 100fdc4:	e3510001 	cmp	r1, #1
 100fdc8:	1a000025 	bne	100fe64 <bogo_calibrate+0x18c>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 100fdcc:	e59d1014 	ldr	r1, [sp, #20]
 100fdd0:	e1a00009 	mov	r0, r9
 100fdd4:	fa003393 	blx	101cc28 <__aeabi_ul2d>
 100fdd8:	eddf0b26 	vldr	d16, [pc, #152]	; 100fe78 <bogo_calibrate+0x1a0>
 100fddc:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fde0:	e30b18e8 	movw	r1, #47336	; 0xb8e8
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fde4:	ed9f6a26 	vldr	s12, [pc, #152]	; 100fe84 <bogo_calibrate+0x1ac>
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fde8:	e3401106 	movt	r1, #262	; 0x106
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fdec:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fdf0:	e3a00002 	mov	r0, #2
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 100fdf4:	ee610ba0 	vmul.f64	d16, d17, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fdf8:	e59fc088 	ldr	ip, [pc, #136]	; 100fe88 <bogo_calibrate+0x1b0>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 100fdfc:	eef77be0 	vcvt.f32.f64	s15, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fe00:	eec66a27 	vdiv.f32	s13, s12, s15
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fe04:	eef70ae7 	vcvt.f64.f32	d16, s15
 100fe08:	edcd0b00 	vstr	d16, [sp]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fe0c:	ee667a87 	vmul.f32	s15, s13, s14
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fe10:	eef70ae6 	vcvt.f64.f32	d16, s13
 100fe14:	eef71ae7 	vcvt.f64.f32	d17, s15
 100fe18:	edcd0b02 	vstr	d16, [sp, #8]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100fe1c:	edcc7a16 	vstr	s15, [ip, #88]	; 0x58
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100fe20:	ec532b31 	vmov	r2, r3, d17
 100fe24:	ebfffe98 	bl	100f88c <d_printf.constprop.8>
}
 100fe28:	e28dd024 	add	sp, sp, #36	; 0x24
 100fe2c:	ecbd8b02 	vpop	{d8}
 100fe30:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100fe34:	e1e01001 	mvn	r1, r1
 100fe38:	e3a00000 	mov	r0, #0
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fe3c:	e0517007 	subs	r7, r1, r7
		timing_total += d_read_timing(0);
 100fe40:	e59d1014 	ldr	r1, [sp, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fe44:	e0c0a00a 	sbc	sl, r0, sl
		timing_total += d_read_timing(0);
 100fe48:	e0999007 	adds	r9, r9, r7
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100fe4c:	e90b0480 	stmdb	fp, {r7, sl}
		timing_total += d_read_timing(0);
 100fe50:	e0a1100a 	adc	r1, r1, sl
 100fe54:	e58d1014 	str	r1, [sp, #20]
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 100fe58:	e59d1018 	ldr	r1, [sp, #24]
 100fe5c:	e3510001 	cmp	r1, #1
 100fe60:	0affffd9 	beq	100fdcc <bogo_calibrate+0xf4>
 100fe64:	e59f101c 	ldr	r1, [pc, #28]	; 100fe88 <bogo_calibrate+0x1b0>
 100fe68:	edd17a16 	vldr	s15, [r1, #88]	; 0x58
 100fe6c:	e3a01001 	mov	r1, #1
 100fe70:	e58d1018 	str	r1, [sp, #24]
 100fe74:	eaffffa9 	b	100fd20 <bogo_calibrate+0x48>
 100fe78:	a17f0000 	.word	0xa17f0000
 100fe7c:	3f689374 	.word	0x3f689374
 100fe80:	47c35000 	.word	0x47c35000
 100fe84:	48435000 	.word	0x48435000
 100fe88:	01076bc0 	.word	0x01076bc0

0100fe8c <bogo_delay>:
{
 100fe8c:	e92d4030 	push	{r4, r5, lr}
 100fe90:	e24dd00c 	sub	sp, sp, #12
 100fe94:	e58d0004 	str	r0, [sp, #4]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100fe98:	eddd7a01 	vldr	s15, [sp, #4]
 100fe9c:	e59f3048 	ldr	r3, [pc, #72]	; 100feec <bogo_delay+0x60>
 100fea0:	eef87a67 	vcvt.f32.u32	s15, s15
 100fea4:	ed937a16 	vldr	s14, [r3, #88]	; 0x58
 100fea8:	ee677a87 	vmul.f32	s15, s15, s14
 100feac:	ee170a90 	vmov	r0, s15
 100feb0:	fa003414 	blx	101cf08 <__aeabi_f2ulz>
	while(iters--) {
 100feb4:	e2504001 	subs	r4, r0, #1
 100feb8:	e2c15000 	sbc	r5, r1, #0
 100febc:	e1903001 	orrs	r3, r0, r1
 100fec0:	0a000007 	beq	100fee4 <bogo_delay+0x58>
 100fec4:	e3e02000 	mvn	r2, #0
 100fec8:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 100fecc:	e320f000 	nop	{0}
	while(iters--) {
 100fed0:	e2544001 	subs	r4, r4, #1
 100fed4:	e2c55000 	sbc	r5, r5, #0
 100fed8:	e1550003 	cmp	r5, r3
 100fedc:	01540002 	cmpeq	r4, r2
 100fee0:	1afffff9 	bne	100fecc <bogo_delay+0x40>
}
 100fee4:	e28dd00c 	add	sp, sp, #12
 100fee8:	e8bd8030 	pop	{r4, r5, pc}
 100feec:	01076bc0 	.word	0x01076bc0

0100fef0 <d_printf>:
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 100fef0:	e3500001 	cmp	r0, #1
{
 100fef4:	e92d000e 	push	{r1, r2, r3}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 100fef8:	d3a03000 	movle	r3, #0
 100fefc:	c3a03001 	movgt	r3, #1
 100ff00:	e3500000 	cmp	r0, #0
 100ff04:	03a03001 	moveq	r3, #1
{
 100ff08:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 100ff0c:	e3530000 	cmp	r3, #0
{
 100ff10:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 100ff14:	e24dd018 	sub	sp, sp, #24
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 100ff18:	0a00003b 	beq	101000c <d_printf+0x11c>
		switch(debug_code) {
 100ff1c:	e2403001 	sub	r3, r0, #1
 100ff20:	e1a04000 	mov	r4, r0
 100ff24:	e3530003 	cmp	r3, #3
 100ff28:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 100ff2c:	ea000006 	b	100ff4c <d_printf+0x5c>
 100ff30:	01010020 	.word	0x01010020
 100ff34:	01010030 	.word	0x01010030
 100ff38:	01010040 	.word	0x01010040
 100ff3c:	0100ff40 	.word	0x0100ff40
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100ff40:	e30b0834 	movw	r0, #47156	; 0xb834
 100ff44:	e3400106 	movt	r0, #262	; 0x106
 100ff48:	eb002952 	bl	101a498 <print>
		if(g_hal.g_timer_have_init) {
 100ff4c:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 100ff50:	e3403107 	movt	r3, #263	; 0x107
 100ff54:	e5935050 	ldr	r5, [r3, #80]	; 0x50
 100ff58:	e3550000 	cmp	r5, #0
			usec = 0;
 100ff5c:	01a03005 	moveq	r3, r5
		if(g_hal.g_timer_have_init) {
 100ff60:	0a00001b 	beq	100ffd4 <d_printf+0xe4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100ff64:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100ff68:	eddf3b52 	vldr	d19, [pc, #328]	; 10100b8 <d_printf+0x1c8>
 100ff6c:	eddf2b53 	vldr	d18, [pc, #332]	; 10100c0 <d_printf+0x1d0>
 100ff70:	e5922004 	ldr	r2, [r2, #4]
 100ff74:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 100ff78:	e1e02002 	mvn	r2, r2
 100ff7c:	ee073a90 	vmov	s15, r3
 100ff80:	eef80b67 	vcvt.f64.u32	d16, s15
 100ff84:	ee072a90 	vmov	s15, r2
 100ff88:	eef81b67 	vcvt.f64.u32	d17, s15
 100ff8c:	ee600ba3 	vmul.f64	d16, d16, d19
 100ff90:	ee410ba2 	vmla.f64	d16, d17, d18
 100ff94:	ec510b30 	vmov	r0, r1, d16
 100ff98:	fa0033ea 	blx	101cf48 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100ff9c:	e3042240 	movw	r2, #16960	; 0x4240
 100ffa0:	e3a03000 	mov	r3, #0
 100ffa4:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100ffa8:	e1a06000 	mov	r6, r0
 100ffac:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 100ffb0:	fa0033be 	blx	101ceb0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 100ffb4:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 100ffb8:	e1a05000 	mov	r5, r0
			usec = total_usec % 1000000;
 100ffbc:	e340200f 	movt	r2, #15
 100ffc0:	e3a03000 	mov	r3, #0
 100ffc4:	e1a00006 	mov	r0, r6
 100ffc8:	e1a01007 	mov	r1, r7
 100ffcc:	fa0033b7 	blx	101ceb0 <__aeabi_uldivmod>
 100ffd0:	e1a03002 	mov	r3, r2
		if(debug_code != D_RAW) {
 100ffd4:	e3540000 	cmp	r4, #0
 100ffd8:	1a00001c 	bne	1010050 <d_printf+0x160>
		va_start(args, fmt);
 100ffdc:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100ffe0:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 100ffe4:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100ffe8:	e282202c 	add	r2, r2, #44	; 0x2c
 100ffec:	e1a0300c 	mov	r3, ip
 100fff0:	e28d0018 	add	r0, sp, #24
 100fff4:	e5922000 	ldr	r2, [r2]
 100fff8:	e3a01a01 	mov	r1, #4096	; 0x1000
		va_start(args, fmt);
 100fffc:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1010000:	fa004df5 	blx	10237dc <vsnprintf>
		print(buffer);
 1010004:	e28d0018 	add	r0, sp, #24
 1010008:	eb002922 	bl	101a498 <print>
}
 101000c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1010010:	e28dd018 	add	sp, sp, #24
 1010014:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
 1010018:	e28dd00c 	add	sp, sp, #12
 101001c:	e12fff1e 	bx	lr
				print("[--] ");							// dull white text (default)
 1010020:	e30b093c 	movw	r0, #47420	; 0xb93c
 1010024:	e3400106 	movt	r0, #262	; 0x106
 1010028:	eb00291a 	bl	101a498 <print>
				break;
 101002c:	eaffffc6 	b	100ff4c <d_printf+0x5c>
				print("\033[0;97m[ii] "); 				// bright white text
 1010030:	e30b0810 	movw	r0, #47120	; 0xb810
 1010034:	e3400106 	movt	r0, #262	; 0x106
 1010038:	eb002916 	bl	101a498 <print>
				break;
 101003c:	eaffffc2 	b	100ff4c <d_printf+0x5c>
				print("\033[30;103m[WW]\033[0;93m ");	// yellow text
 1010040:	e30b0944 	movw	r0, #47428	; 0xb944
 1010044:	e3400106 	movt	r0, #262	; 0x106
 1010048:	eb002912 	bl	101a498 <print>
				break;
 101004c:	eaffffbe 	b	100ff4c <d_printf+0x5c>
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1010050:	e30b2820 	movw	r2, #47136	; 0xb820
 1010054:	e58d3000 	str	r3, [sp]
 1010058:	e3402106 	movt	r2, #262	; 0x106
 101005c:	e1a03005 	mov	r3, r5
 1010060:	e3a01a01 	mov	r1, #4096	; 0x1000
 1010064:	e28d000c 	add	r0, sp, #12
 1010068:	fa003d64 	blx	101f600 <snprintf>
			print(time_buffer);
 101006c:	e28d000c 	add	r0, sp, #12
 1010070:	eb002908 	bl	101a498 <print>
		va_start(args, fmt);
 1010074:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1010078:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 101007c:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1010080:	e282202c 	add	r2, r2, #44	; 0x2c
 1010084:	e1a0300c 	mov	r3, ip
 1010088:	e5922000 	ldr	r2, [r2]
 101008c:	e3a01a01 	mov	r1, #4096	; 0x1000
 1010090:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1010094:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1010098:	fa004dcf 	blx	10237dc <vsnprintf>
		print(buffer);
 101009c:	e28d0018 	add	r0, sp, #24
 10100a0:	eb0028fc 	bl	101a498 <print>
			print("\033[m\r\n");
 10100a4:	e30b082c 	movw	r0, #47148	; 0xb82c
 10100a8:	e3400106 	movt	r0, #262	; 0x106
 10100ac:	eb0028f9 	bl	101a498 <print>
}
 10100b0:	eaffffd5 	b	101000c <d_printf+0x11c>
 10100b4:	e320f000 	nop	{0}
 10100b8:	a17f0000 	.word	0xa17f0000
 10100bc:	41689374 	.word	0x41689374
 10100c0:	a17f0000 	.word	0xa17f0000
 10100c4:	3f689374 	.word	0x3f689374

010100c8 <d_waitkey>:
	res = XUartPs_RecvByte(STDIN_BASEADDRESS);
 10100c8:	e3a00a01 	mov	r0, #4096	; 0x1000
 10100cc:	e34e0000 	movt	r0, #57344	; 0xe000
 10100d0:	ea002f3a 	b	101bdc0 <XUartPs_RecvByte>

010100d4 <d_iskeypress>:
	*LocalAddr = Value;
 10100d4:	e3a03a01 	mov	r3, #4096	; 0x1000
 10100d8:	e3a02003 	mov	r2, #3
 10100dc:	e34e3000 	movt	r3, #57344	; 0xe000
 10100e0:	e5832000 	str	r2, [r3]
	return *(volatile u32 *) Addr;
 10100e4:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
	return XUartPs_IsReceiveData(STDIN_BASEADDRESS);
 10100e8:	e2200002 	eor	r0, r0, #2
}
 10100ec:	e7e000d0 	ubfx	r0, r0, #1, #1
 10100f0:	e12fff1e 	bx	lr

010100f4 <d_getkey>:
 10100f4:	e3a00a01 	mov	r0, #4096	; 0x1000
 10100f8:	e34e0000 	movt	r0, #57344	; 0xe000
 10100fc:	e590302c 	ldr	r3, [r0, #44]	; 0x2c
	if(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 1010100:	e3130002 	tst	r3, #2
 1010104:	0a000001 	beq	1010110 <d_getkey+0x1c>
}
 1010108:	e3a00000 	mov	r0, #0
 101010c:	e12fff1e 	bx	lr
		return XUartPs_RecvByte(STDIN_BASEADDRESS);
 1010110:	ea002f2a 	b	101bdc0 <XUartPs_RecvByte>

01010114 <d_read_global_timer>:
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1010114:	e3052bc0 	movw	r2, #23488	; 0x5bc0
 1010118:	e3402107 	movt	r2, #263	; 0x107
 101011c:	e5923014 	ldr	r3, [r2, #20]
 1010120:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1010124:	e3730c01 	cmn	r3, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1010128:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 101012c:	9592c04c 	ldrls	ip, [r2, #76]	; 0x4c
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1010130:	e5803000 	str	r3, [r0]
	*msb_ret = msb;
 1010134:	e581c000 	str	ip, [r1]
}
 1010138:	e12fff1e 	bx	lr

0101013c <d_start_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 101013c:	e35000ff 	cmp	r0, #255	; 0xff
 1010140:	ca00000b 	bgt	1010174 <d_start_timing+0x38>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1010144:	e3053bc0 	movw	r3, #23488	; 0x5bc0
	g_hal.timers[index] = timer_value;
 1010148:	e280000b 	add	r0, r0, #11
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 101014c:	e3403107 	movt	r3, #263	; 0x107
 1010150:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timers[index] = timer_value;
 1010154:	e0831180 	add	r1, r3, r0, lsl #3
 1010158:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 101015c:	e3720c01 	cmn	r2, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1010160:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 1010164:	9593c04c 	ldrls	ip, [r3, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 1010168:	e7832180 	str	r2, [r3, r0, lsl #3]
 101016c:	e581c004 	str	ip, [r1, #4]
 1010170:	e12fff1e 	bx	lr
{
 1010174:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010178:	e3000201 	movw	r0, #513	; 0x201
{
 101017c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010180:	e30b3888 	movw	r3, #47240	; 0xb888
 1010184:	e30b295c 	movw	r2, #47452	; 0xb95c
 1010188:	e3091678 	movw	r1, #38520	; 0x9678
 101018c:	e58d0000 	str	r0, [sp]
 1010190:	e3403106 	movt	r3, #262	; 0x106
 1010194:	e3a00004 	mov	r0, #4
 1010198:	e3402106 	movt	r2, #262	; 0x106
 101019c:	e3401106 	movt	r1, #262	; 0x106
 10101a0:	ebfffe07 	bl	100f9c4 <d_printf.constprop.10>
 10101a4:	e3e00062 	mvn	r0, #98	; 0x62
 10101a8:	fa0033da 	blx	101d118 <exit>

010101ac <d_stop_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10101ac:	e35000ff 	cmp	r0, #255	; 0xff
{
 10101b0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 10101b4:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10101b8:	ca000013 	bgt	101020c <d_stop_timing+0x60>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10101bc:	e3052bc0 	movw	r2, #23488	; 0x5bc0
 10101c0:	e3402107 	movt	r2, #263	; 0x107
 10101c4:	e5923014 	ldr	r3, [r2, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10101c8:	e082e180 	add	lr, r2, r0, lsl #3
 10101cc:	e2800f42 	add	r0, r0, #264	; 0x108
 10101d0:	e59ec058 	ldr	ip, [lr, #88]	; 0x58
 10101d4:	e2800003 	add	r0, r0, #3
 10101d8:	e5933004 	ldr	r3, [r3, #4]
 10101dc:	e1a00180 	lsl	r0, r0, #3
 10101e0:	e59ee05c 	ldr	lr, [lr, #92]	; 0x5c
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10101e4:	e3730c01 	cmn	r3, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10101e8:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 10101ec:	9592104c 	ldrls	r1, [r2, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10101f0:	e053300c 	subs	r3, r3, ip
 10101f4:	e082c000 	add	ip, r2, r0
 10101f8:	e7823000 	str	r3, [r2, r0]
 10101fc:	e0c1100e 	sbc	r1, r1, lr
 1010200:	e58c1004 	str	r1, [ip, #4]
}
 1010204:	e28dd00c 	add	sp, sp, #12
 1010208:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 101020c:	e3000215 	movw	r0, #533	; 0x215
 1010210:	e30b3888 	movw	r3, #47240	; 0xb888
 1010214:	e30b295c 	movw	r2, #47452	; 0xb95c
 1010218:	e3091678 	movw	r1, #38520	; 0x9678
 101021c:	e58d0000 	str	r0, [sp]
 1010220:	e3403106 	movt	r3, #262	; 0x106
 1010224:	e3a00004 	mov	r0, #4
 1010228:	e3402106 	movt	r2, #262	; 0x106
 101022c:	e3401106 	movt	r1, #262	; 0x106
 1010230:	ebfffde3 	bl	100f9c4 <d_printf.constprop.10>
 1010234:	e3e00062 	mvn	r0, #98	; 0x62
 1010238:	fa0033b6 	blx	101d118 <exit>

0101023c <d_read_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 101023c:	e35000ff 	cmp	r0, #255	; 0xff
 1010240:	ca000006 	bgt	1010260 <d_read_timing+0x24>
	return g_hal.timer_deltas[index];
 1010244:	e2800f42 	add	r0, r0, #264	; 0x108
 1010248:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 101024c:	e2800003 	add	r0, r0, #3
 1010250:	e3403107 	movt	r3, #263	; 0x107
 1010254:	e1a00180 	lsl	r0, r0, #3
}
 1010258:	e18000d3 	ldrd	r0, [r0, r3]
 101025c:	e12fff1e 	bx	lr
{
 1010260:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010264:	e3000226 	movw	r0, #550	; 0x226
{
 1010268:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 101026c:	e30b3888 	movw	r3, #47240	; 0xb888
 1010270:	e30b295c 	movw	r2, #47452	; 0xb95c
 1010274:	e3091678 	movw	r1, #38520	; 0x9678
 1010278:	e58d0000 	str	r0, [sp]
 101027c:	e3403106 	movt	r3, #262	; 0x106
 1010280:	e3a00004 	mov	r0, #4
 1010284:	e3402106 	movt	r2, #262	; 0x106
 1010288:	e3401106 	movt	r1, #262	; 0x106
 101028c:	ebfffdcc 	bl	100f9c4 <d_printf.constprop.10>
 1010290:	e3e00062 	mvn	r0, #98	; 0x62
 1010294:	fa00339f 	blx	101d118 <exit>

01010298 <d_read_timing_us>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010298:	e35000ff 	cmp	r0, #255	; 0xff
{
 101029c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 10102a0:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10102a4:	ca00000c 	bgt	10102dc <d_read_timing_us+0x44>
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10102a8:	e2800f42 	add	r0, r0, #264	; 0x108
 10102ac:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 10102b0:	e2800003 	add	r0, r0, #3
 10102b4:	e3403107 	movt	r3, #263	; 0x107
 10102b8:	e1a00180 	lsl	r0, r0, #3
 10102bc:	e18000d3 	ldrd	r0, [r0, r3]
 10102c0:	fa00325c 	blx	101cc38 <__aeabi_l2d>
 10102c4:	ed9f0b11 	vldr	d0, [pc, #68]	; 1010310 <d_read_timing_us+0x78>
 10102c8:	ec410b30 	vmov	d16, r0, r1
 10102cc:	ee200b80 	vmul.f64	d0, d16, d0
}
 10102d0:	eeb70bc0 	vcvt.f32.f64	s0, d0
 10102d4:	e28dd00c 	add	sp, sp, #12
 10102d8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10102dc:	e3000233 	movw	r0, #563	; 0x233
 10102e0:	e30b3888 	movw	r3, #47240	; 0xb888
 10102e4:	e30b295c 	movw	r2, #47452	; 0xb95c
 10102e8:	e3091678 	movw	r1, #38520	; 0x9678
 10102ec:	e58d0000 	str	r0, [sp]
 10102f0:	e3403106 	movt	r3, #262	; 0x106
 10102f4:	e3a00004 	mov	r0, #4
 10102f8:	e3402106 	movt	r2, #262	; 0x106
 10102fc:	e3401106 	movt	r1, #262	; 0x106
 1010300:	ebfffdaf 	bl	100f9c4 <d_printf.constprop.10>
 1010304:	e3e00062 	mvn	r0, #98	; 0x62
 1010308:	fa003382 	blx	101d118 <exit>
 101030c:	e320f000 	nop	{0}
 1010310:	a17f0000 	.word	0xa17f0000
 1010314:	3f689374 	.word	0x3f689374

01010318 <d_dump_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010318:	e35100ff 	cmp	r1, #255	; 0xff
{
 101031c:	e92d4070 	push	{r4, r5, r6, lr}
 1010320:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010324:	ca00001b 	bgt	1010398 <d_dump_timing+0x80>
	return g_hal.timer_deltas[index];
 1010328:	e2811f42 	add	r1, r1, #264	; 0x108
 101032c:	e3053bc0 	movw	r3, #23488	; 0x5bc0
 1010330:	e2811003 	add	r1, r1, #3
 1010334:	e3403107 	movt	r3, #263	; 0x107
 1010338:	e1a01181 	lsl	r1, r1, #3
 101033c:	e1a06000 	mov	r6, r0
 1010340:	e0832001 	add	r2, r3, r1
 1010344:	e7934001 	ldr	r4, [r3, r1]
 1010348:	e5925004 	ldr	r5, [r2, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 101034c:	e1a00004 	mov	r0, r4
 1010350:	e1a01005 	mov	r1, r5
 1010354:	fa003237 	blx	101cc38 <__aeabi_l2d>
 1010358:	eddf0b1a 	vldr	d16, [pc, #104]	; 10103c8 <d_dump_timing+0xb0>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 101035c:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1010360:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1010364:	e0a55005 	adc	r5, r5, r5
 1010368:	e30b1978 	movw	r1, #47480	; 0xb978
 101036c:	e1cd40f0 	strd	r4, [sp]
 1010370:	e1a02006 	mov	r2, r6
 1010374:	e3401106 	movt	r1, #262	; 0x106
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1010378:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 101037c:	e3a00002 	mov	r0, #2
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1010380:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1010384:	eef70ae7 	vcvt.f64.f32	d16, s15
 1010388:	edcd0b02 	vstr	d16, [sp, #8]
 101038c:	ebfffd3e 	bl	100f88c <d_printf.constprop.8>
}
 1010390:	e28dd010 	add	sp, sp, #16
 1010394:	e8bd8070 	pop	{r4, r5, r6, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1010398:	e3000226 	movw	r0, #550	; 0x226
 101039c:	e30b3888 	movw	r3, #47240	; 0xb888
 10103a0:	e30b295c 	movw	r2, #47452	; 0xb95c
 10103a4:	e3091678 	movw	r1, #38520	; 0x9678
 10103a8:	e58d0000 	str	r0, [sp]
 10103ac:	e3403106 	movt	r3, #262	; 0x106
 10103b0:	e3a00004 	mov	r0, #4
 10103b4:	e3402106 	movt	r2, #262	; 0x106
 10103b8:	e3401106 	movt	r1, #262	; 0x106
 10103bc:	ebfffd80 	bl	100f9c4 <d_printf.constprop.10>
 10103c0:	e3e00062 	mvn	r0, #98	; 0x62
 10103c4:	fa003353 	blx	101d118 <exit>
 10103c8:	a17f0000 	.word	0xa17f0000
 10103cc:	3f689374 	.word	0x3f689374

010103d0 <d_dump_timing_ex>:
 10103d0:	e35100ff 	cmp	r1, #255	; 0xff
 10103d4:	d12fff1e 	bxle	lr
{
 10103d8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10103dc:	e3000226 	movw	r0, #550	; 0x226
{
 10103e0:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10103e4:	e30b3888 	movw	r3, #47240	; 0xb888
 10103e8:	e30b295c 	movw	r2, #47452	; 0xb95c
 10103ec:	e3091678 	movw	r1, #38520	; 0x9678
 10103f0:	e58d0000 	str	r0, [sp]
 10103f4:	e3403106 	movt	r3, #262	; 0x106
 10103f8:	e3a00004 	mov	r0, #4
 10103fc:	e3402106 	movt	r2, #262	; 0x106
 1010400:	e3401106 	movt	r1, #262	; 0x106
 1010404:	ebfffd6e 	bl	100f9c4 <d_printf.constprop.10>
 1010408:	e3e00062 	mvn	r0, #98	; 0x62
 101040c:	fa003341 	blx	101d118 <exit>

01010410 <d_dump_malloc_info>:
/*
 * Print malloc info (more than malloc_stats).  TODO:  This should pull data from a common
 * function so we can return same data over SPI port.
 */
void d_dump_malloc_info()
{
 1010410:	e92d4070 	push	{r4, r5, r6, lr}
 1010414:	e24dd030 	sub	sp, sp, #48	; 0x30
	struct mallinfo _mallinfo = mallinfo();
 1010418:	e28d0008 	add	r0, sp, #8
	unsigned int heap_size, heap_alloc, heap_free;
	float perc_free;

	heap_size = (unsigned int)(&_HEAP_SIZE);
 101041c:	e3004000 	movw	r4, #0
 1010420:	e3404d80 	movt	r4, #3456	; 0xd80
	struct mallinfo _mallinfo = mallinfo();
 1010424:	fa003a8b 	blx	101ee58 <mallinfo>
	heap_alloc = _mallinfo.uordblks;
	heap_free = heap_size - heap_alloc;
	perc_free = 100.0f * ((float)heap_free / heap_size);

	d_printf(D_INFO, "---- MALLOC INFO ----");
 1010428:	e30b199c 	movw	r1, #47516	; 0xb99c
 101042c:	e3a00002 	mov	r0, #2
 1010430:	e3401106 	movt	r1, #262	; 0x106
	heap_alloc = _mallinfo.uordblks;
 1010434:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
	d_printf(D_INFO, "---- MALLOC INFO ----");
 1010438:	ebfffd13 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Compiled stack size: %7d KiB (%10d bytes)", (unsigned int)(&_STACK_SIZE) / 1024, (unsigned int)(&_STACK_SIZE));
 101043c:	e3003000 	movw	r3, #0
 1010440:	e30b19b4 	movw	r1, #47540	; 0xb9b4
 1010444:	e3403001 	movt	r3, #1
 1010448:	e3401106 	movt	r1, #262	; 0x106
 101044c:	e1a02523 	lsr	r2, r3, #10
 1010450:	e3a00002 	mov	r0, #2
	heap_free = heap_size - heap_alloc;
 1010454:	e0445006 	sub	r5, r4, r6
	d_printf(D_INFO, "Compiled stack size: %7d KiB (%10d bytes)", (unsigned int)(&_STACK_SIZE) / 1024, (unsigned int)(&_STACK_SIZE));
 1010458:	ebfffd0b 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Compiled heap size:  %7d KiB (%10d bytes)", heap_size / 1024, heap_size);
 101045c:	e30b19e0 	movw	r1, #47584	; 0xb9e0
 1010460:	e1a03004 	mov	r3, r4
 1010464:	e1a02524 	lsr	r2, r4, #10
 1010468:	e3401106 	movt	r1, #262	; 0x106
 101046c:	e3a00002 	mov	r0, #2
 1010470:	ebfffd05 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Total heap alloc'd:  %7d KiB (%10d bytes)", heap_alloc / 1024, heap_alloc);
 1010474:	e30b1a0c 	movw	r1, #47628	; 0xba0c
 1010478:	e1a03006 	mov	r3, r6
 101047c:	e1a02526 	lsr	r2, r6, #10
 1010480:	e3401106 	movt	r1, #262	; 0x106
 1010484:	e3a00002 	mov	r0, #2
 1010488:	ebfffcff 	bl	100f88c <d_printf.constprop.8>
	perc_free = 100.0f * ((float)heap_free / heap_size);
 101048c:	ee075a90 	vmov	s15, r5
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 1010490:	e30b1a38 	movw	r1, #47672	; 0xba38
	perc_free = 100.0f * ((float)heap_free / heap_size);
 1010494:	eeb86a67 	vcvt.f32.u32	s12, s15
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 1010498:	e1a03005 	mov	r3, r5
	perc_free = 100.0f * ((float)heap_free / heap_size);
 101049c:	ee074a90 	vmov	s15, r4
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 10104a0:	e1a02525 	lsr	r2, r5, #10
	perc_free = 100.0f * ((float)heap_free / heap_size);
 10104a4:	eddf6a0d 	vldr	s13, [pc, #52]	; 10104e0 <d_dump_malloc_info+0xd0>
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 10104a8:	e3401106 	movt	r1, #262	; 0x106
	perc_free = 100.0f * ((float)heap_free / heap_size);
 10104ac:	eef87a67 	vcvt.f32.u32	s15, s15
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 10104b0:	e3a00002 	mov	r0, #2
	perc_free = 100.0f * ((float)heap_free / heap_size);
 10104b4:	ee867a27 	vdiv.f32	s14, s12, s15
 10104b8:	ee677a26 	vmul.f32	s15, s14, s13
	d_printf(D_INFO, "Maximum heap free:   %7d KiB (%10d bytes) (%.1f%% free)", heap_free / 1024, heap_free, perc_free);
 10104bc:	eef70ae7 	vcvt.f64.f32	d16, s15
 10104c0:	edcd0b00 	vstr	d16, [sp]
 10104c4:	ebfffcf0 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "---- END    INFO ----");
 10104c8:	e30b1a70 	movw	r1, #47728	; 0xba70
 10104cc:	e3a00002 	mov	r0, #2
 10104d0:	e3401106 	movt	r1, #262	; 0x106
}
 10104d4:	e28dd030 	add	sp, sp, #48	; 0x30
 10104d8:	e8bd4070 	pop	{r4, r5, r6, lr}
	d_printf(D_INFO, "---- END    INFO ----");
 10104dc:	eafffcea 	b	100f88c <d_printf.constprop.8>
 10104e0:	42c80000 	.word	0x42c80000

010104e4 <hal_init>:
{
 10104e4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 1.0f;
 10104e8:	e3056bc0 	movw	r6, #23488	; 0x5bc0
 10104ec:	e3406107 	movt	r6, #263	; 0x107
{
 10104f0:	e24dd014 	sub	sp, sp, #20
	g_hal.bogo_cal = 1.0f;
 10104f4:	e3a035fe 	mov	r3, #1065353216	; 0x3f800000
 10104f8:	e286ba01 	add	fp, r6, #4096	; 0x1000
 10104fc:	e58b3058 	str	r3, [fp, #88]	; 0x58
	init_platform();
 1010500:	eb00081e 	bl	1012580 <init_platform>
	Xil_AssertSetCallback(&d_xilinx_assert);
 1010504:	e30f0af0 	movw	r0, #64240	; 0xfaf0
 1010508:	e3400100 	movt	r0, #256	; 0x100
 101050c:	eb0027dc 	bl	101a484 <Xil_AssertSetCallback>
	d_printf(D_RAW, "\r\n\r\n\033[2J\033[0m\r\n");
 1010510:	e30b1a88 	movw	r1, #47752	; 0xba88
 1010514:	e3a00000 	mov	r0, #0
 1010518:	e3401106 	movt	r1, #262	; 0x106
 101051c:	ebfffe73 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "ps_app: Zynq application for YAOS Oscilloscope Project (%s)", PS_APP_VERSION_TAG);
 1010520:	e30b2a98 	movw	r2, #47768	; 0xba98
 1010524:	e30b1aa4 	movw	r1, #47780	; 0xbaa4
 1010528:	e3402106 	movt	r2, #262	; 0x106
 101052c:	e3401106 	movt	r1, #262	; 0x106
 1010530:	e3a00002 	mov	r0, #2
 1010534:	ebfffcd4 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Built %s %s", __DATE__, __TIME__);
 1010538:	e30b3ae0 	movw	r3, #47840	; 0xbae0
 101053c:	e30b2aec 	movw	r2, #47852	; 0xbaec
 1010540:	e30b1af8 	movw	r1, #47864	; 0xbaf8
 1010544:	e3403106 	movt	r3, #262	; 0x106
 1010548:	e3402106 	movt	r2, #262	; 0x106
 101054c:	e3401106 	movt	r1, #262	; 0x106
 1010550:	e3a00002 	mov	r0, #2
 1010554:	ebfffccc 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "");
 1010558:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 101055c:	e3a00002 	mov	r0, #2
 1010560:	e3401106 	movt	r1, #262	; 0x106
 1010564:	ebfffcc8 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Application (C) 2020 Tomato Engineering Ltd.");
 1010568:	e30b1b04 	movw	r1, #47876	; 0xbb04
 101056c:	e3a00002 	mov	r0, #2
 1010570:	e3401106 	movt	r1, #262	; 0x106
 1010574:	ebfffcc4 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Parts       (C) 2005 - 2015 Xilinx, Inc.");
 1010578:	e30b1b34 	movw	r1, #47924	; 0xbb34
 101057c:	e3a00002 	mov	r0, #2
 1010580:	e3401106 	movt	r1, #262	; 0x106
 1010584:	ebfffcc0 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "");
 1010588:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 101058c:	e3a00002 	mov	r0, #2
 1010590:	e3401106 	movt	r1, #262	; 0x106
 1010594:	ebfffcbc 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "Application is licenced under the MIT Licence");
 1010598:	e30b1b60 	movw	r1, #47968	; 0xbb60
 101059c:	e3a00002 	mov	r0, #2
 10105a0:	e3401106 	movt	r1, #262	; 0x106
 10105a4:	ebfffcb8 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "For information see LICENCE in the Git repository");
 10105a8:	e30b1b90 	movw	r1, #48016	; 0xbb90
 10105ac:	e3a00002 	mov	r0, #2
 10105b0:	e3401106 	movt	r1, #262	; 0x106
 10105b4:	ebfffcb4 	bl	100f88c <d_printf.constprop.8>
	d_printf(D_INFO, "");
 10105b8:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 10105bc:	e3a00002 	mov	r0, #2
 10105c0:	e3401106 	movt	r1, #262	; 0x106
 10105c4:	ebfffcb0 	bl	100f88c <d_printf.constprop.8>
	d_dump_malloc_info();
 10105c8:	ebffff90 	bl	1010410 <d_dump_malloc_info>
	d_printf(D_INFO, "");
 10105cc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 10105d0:	e3a00002 	mov	r0, #2
 10105d4:	e3401106 	movt	r1, #262	; 0x106
 10105d8:	ebfffcab 	bl	100f88c <d_printf.constprop.8>
	Xil_ICacheEnable();
 10105dc:	eb0029b1 	bl	101aca8 <Xil_ICacheEnable>
	Xil_DCacheEnable();
 10105e0:	eb0029a7 	bl	101ac84 <Xil_DCacheEnable>
	d_printf(D_INFO, "boot: enabled D- and I-cache");
 10105e4:	e30b1bc4 	movw	r1, #48068	; 0xbbc4
 10105e8:	e3a00002 	mov	r0, #2
 10105ec:	e3401106 	movt	r1, #262	; 0x106
 10105f0:	ebfffca5 	bl	100f88c <d_printf.constprop.8>
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 10105f4:	e3a00000 	mov	r0, #0
 10105f8:	eb00234c 	bl	1019330 <XScuGic_LookupConfig>
	if(g_hal.xscu_gic_cfg == NULL) {
 10105fc:	e3500000 	cmp	r0, #0
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1010600:	e586000c 	str	r0, [r6, #12]
	if(g_hal.xscu_gic_cfg == NULL) {
 1010604:	0a0000d6 	beq	1010964 <hal_init+0x480>
	error = XScuGic_CfgInitialize(&g_hal.xscu_gic, g_hal.xscu_gic_cfg, g_hal.xscu_gic_cfg->CpuBaseAddress);
 1010608:	e1a01000 	mov	r1, r0
 101060c:	e5902004 	ldr	r2, [r0, #4]
 1010610:	e1a00006 	mov	r0, r6
 1010614:	eb0022d0 	bl	101915c <XScuGic_CfgInitialize>
	if(error != XST_SUCCESS) {
 1010618:	e3500000 	cmp	r0, #0
 101061c:	1a0000f9 	bne	1010a08 <hal_init+0x524>
	error = XScuGic_SelfTest(&g_hal.xscu_gic);
 1010620:	e1a00006 	mov	r0, r6
 1010624:	eb002348 	bl	101934c <XScuGic_SelfTest>
	if(error != XST_SUCCESS) {
 1010628:	e2508000 	subs	r8, r0, #0
 101062c:	1a0000ee 	bne	10109ec <hal_init+0x508>
	Xil_ExceptionInit();
 1010630:	eb002bd4 	bl	101b588 <Xil_ExceptionInit>
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT, (Xil_ExceptionHandler)XScuGic_InterruptHandler, &g_hal.xscu_gic);
 1010634:	e30817c4 	movw	r1, #34756	; 0x87c4
 1010638:	e1a02006 	mov	r2, r6
 101063c:	e3401101 	movt	r1, #257	; 0x101
 1010640:	e3a00005 	mov	r0, #5
 1010644:	eb002bd0 	bl	101b58c <Xil_ExceptionRegisterHandler>
	Xil_ExceptionEnable();
 1010648:	e10f3000 	mrs	r3, CPSR
 101064c:	e3c33080 	bic	r3, r3, #128	; 0x80
 1010650:	e129f003 	msr	CPSR_fc, r3
	d_printf(D_INFO, "XScuGic: interrupt controller ready");
 1010654:	e30b1c64 	movw	r1, #48228	; 0xbc64
 1010658:	e3a00002 	mov	r0, #2
 101065c:	e3401106 	movt	r1, #262	; 0x106
 1010660:	ebfffc89 	bl	100f88c <d_printf.constprop.8>
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 1010664:	e1a00008 	mov	r0, r8
 1010668:	eb002449 	bl	1019794 <XScuTimer_LookupConfig>
 101066c:	e1a03000 	mov	r3, r0
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 1010670:	e2860010 	add	r0, r6, #16
 1010674:	e5932004 	ldr	r2, [r3, #4]
 1010678:	e1a01003 	mov	r1, r3
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 101067c:	e5863020 	str	r3, [r6, #32]
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 1010680:	eb00235e 	bl	1019400 <XScuTimer_CfgInitialize>
	if (error != XST_SUCCESS) {
 1010684:	e3500000 	cmp	r0, #0
 1010688:	1a0000d0 	bne	10109d0 <hal_init+0x4ec>
	error = XScuTimer_SelfTest(&g_hal.xscu_timer);
 101068c:	e2860010 	add	r0, r6, #16
 1010690:	eb002410 	bl	10196d8 <XScuTimer_SelfTest>
	if (error != XST_SUCCESS) {
 1010694:	e3500000 	cmp	r0, #0
 1010698:	1a0000c5 	bne	10109b4 <hal_init+0x4d0>
	d_printf(D_INFO, "XScuTimer: ready");
 101069c:	e30b1ce8 	movw	r1, #48360	; 0xbce8
 10106a0:	e3a00002 	mov	r0, #2
 10106a4:	e3401106 	movt	r1, #262	; 0x106
 10106a8:	ebfffc77 	bl	100f88c <d_printf.constprop.8>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR, (Xil_ExceptionHandler)irq_xscutimer, (void *)&g_hal.xscu_timer);
 10106ac:	e30f2868 	movw	r2, #63592	; 0xf868
 10106b0:	e2863010 	add	r3, r6, #16
 10106b4:	e3402100 	movt	r2, #256	; 0x100
 10106b8:	e3a0101d 	mov	r1, #29
 10106bc:	e1a00006 	mov	r0, r6
 10106c0:	eb002071 	bl	101888c <XScuGic_Connect>
	if (error != XST_SUCCESS) {
 10106c4:	e3500000 	cmp	r0, #0
 10106c8:	1a0000b2 	bne	1010998 <hal_init+0x4b4>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10106cc:	e5963014 	ldr	r3, [r6, #20]
	*LocalAddr = Value;
 10106d0:	e3e02000 	mvn	r2, #0
	g_hal.g_timer_overflow = 0;
 10106d4:	e586004c 	str	r0, [r6, #76]	; 0x4c
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 10106d8:	e3a0101d 	mov	r1, #29
 10106dc:	e1a00006 	mov	r0, r6
 10106e0:	e5832000 	str	r2, [r3]
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 10106e4:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 10106e8:	e5923008 	ldr	r3, [r2, #8]
 10106ec:	e3833002 	orr	r3, r3, #2
	*LocalAddr = Value;
 10106f0:	e5823008 	str	r3, [r2, #8]
	XScuTimer_EnableInterrupt(&g_hal.xscu_timer);
 10106f4:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 10106f8:	e5923008 	ldr	r3, [r2, #8]
 10106fc:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 1010700:	e5823008 	str	r3, [r2, #8]
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1010704:	eb0021b7 	bl	1018de8 <XScuGic_Enable>
	XScuTimer_Start(&g_hal.xscu_timer);
 1010708:	e2860010 	add	r0, r6, #16
 101070c:	eb002367 	bl	10194b0 <XScuTimer_Start>
	g_hal.g_timer_have_init = 1;
 1010710:	e3a03001 	mov	r3, #1
 1010714:	e5863050 	str	r3, [r6, #80]	; 0x50
	bogo_calibrate();
 1010718:	ebfffd6e 	bl	100fcd8 <bogo_calibrate>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 101071c:	e5968014 	ldr	r8, [r6, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1010720:	ed9f7ac2 	vldr	s14, [pc, #776]	; 1010a30 <hal_init+0x54c>
 1010724:	eddb7a16 	vldr	s15, [fp, #88]	; 0x58
	return *(volatile u32 *) Addr;
 1010728:	e598a004 	ldr	sl, [r8, #4]
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 101072c:	e2888004 	add	r8, r8, #4
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1010730:	e37a0c01 	cmn	sl, #256	; 0x100
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1010734:	ee677a27 	vmul.f32	s15, s14, s15
		msb = g_hal.g_timer_overflow;
 1010738:	9596904c 	ldrls	r9, [r6, #76]	; 0x4c
	timer_value = (((uint64_t)msb) << 32) | lsb;
 101073c:	e1e0a00a 	mvn	sl, sl
	g_hal.timers[index] = timer_value;
 1010740:	e586a058 	str	sl, [r6, #88]	; 0x58
 1010744:	e586905c 	str	r9, [r6, #92]	; 0x5c
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1010748:	ee170a90 	vmov	r0, s15
 101074c:	fa0031ed 	blx	101cf08 <__aeabi_f2ulz>
	while(iters--) {
 1010750:	e2504001 	subs	r4, r0, #1
 1010754:	e2c15000 	sbc	r5, r1, #0
 1010758:	e1903001 	orrs	r3, r0, r1
 101075c:	0a00000b 	beq	1010790 <hal_init+0x2ac>
 1010760:	e3e02000 	mvn	r2, #0
 1010764:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1010768:	e320f000 	nop	{0}
	while(iters--) {
 101076c:	e2544001 	subs	r4, r4, #1
 1010770:	e2c55000 	sbc	r5, r5, #0
 1010774:	e1550003 	cmp	r5, r3
 1010778:	01540002 	cmpeq	r4, r2
 101077c:	1afffff9 	bne	1010768 <hal_init+0x284>
 1010780:	e5968014 	ldr	r8, [r6, #20]
 1010784:	e596a058 	ldr	sl, [r6, #88]	; 0x58
 1010788:	e596905c 	ldr	r9, [r6, #92]	; 0x5c
 101078c:	e2888004 	add	r8, r8, #4
 1010790:	e5984000 	ldr	r4, [r8]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1010794:	e59f329c 	ldr	r3, [pc, #668]	; 1010a38 <hal_init+0x554>
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1010798:	e3740c01 	cmn	r4, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 101079c:	e1e04004 	mvn	r4, r4
		msb = g_hal.g_timer_overflow;
 10107a0:	9596704c 	ldrls	r7, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10107a4:	e054400a 	subs	r4, r4, sl
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10107a8:	e1a00004 	mov	r0, r4
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10107ac:	e0c75009 	sbc	r5, r7, r9
 10107b0:	e14340f8 	strd	r4, [r3, #-8]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10107b4:	e1a01005 	mov	r1, r5
 10107b8:	fa00311e 	blx	101cc38 <__aeabi_l2d>
 10107bc:	eddf0b99 	vldr	d16, [pc, #612]	; 1010a28 <hal_init+0x544>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10107c0:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10107c4:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10107c8:	e0a55005 	adc	r5, r5, r5
 10107cc:	e30b2d3c 	movw	r2, #48444	; 0xbd3c
 10107d0:	e30b1978 	movw	r1, #47480	; 0xb978
 10107d4:	e3402106 	movt	r2, #262	; 0x106
 10107d8:	e3401106 	movt	r1, #262	; 0x106
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10107dc:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10107e0:	e3a00002 	mov	r0, #2
 10107e4:	e58d4000 	str	r4, [sp]
 10107e8:	e58d5004 	str	r5, [sp, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10107ec:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10107f0:	eef70ae7 	vcvt.f64.f32	d16, s15
 10107f4:	edcd0b02 	vstr	d16, [sp, #8]
 10107f8:	ebfffc23 	bl	100f88c <d_printf.constprop.8>
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 10107fc:	e3a00000 	mov	r0, #0
 1010800:	eb001c73 	bl	10179d4 <XGpioPs_LookupConfig>
 1010804:	e1a03000 	mov	r3, r0
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1010808:	e59f022c 	ldr	r0, [pc, #556]	; 1010a3c <hal_init+0x558>
 101080c:	e5932004 	ldr	r2, [r3, #4]
 1010810:	e1a01003 	mov	r1, r3
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1010814:	e5863048 	str	r3, [r6, #72]	; 0x48
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1010818:	eb001937 	bl	1016cfc <XGpioPs_CfgInitialize>
	if (error != XST_SUCCESS) {
 101081c:	e2504000 	subs	r4, r0, #0
 1010820:	1a000055 	bne	101097c <hal_init+0x498>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 0, 0x00000000);
 1010824:	e1a02004 	mov	r2, r4
 1010828:	e1a01004 	mov	r1, r4
 101082c:	e59f0208 	ldr	r0, [pc, #520]	; 1010a3c <hal_init+0x558>
 1010830:	eb0019e7 	bl	1016fd4 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 1, 0x00000000);
 1010834:	e1a02004 	mov	r2, r4
 1010838:	e3a01001 	mov	r1, #1
 101083c:	e59f01f8 	ldr	r0, [pc, #504]	; 1010a3c <hal_init+0x558>
 1010840:	eb0019e3 	bl	1016fd4 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 2, 0x00000000);
 1010844:	e1a02004 	mov	r2, r4
 1010848:	e3a01002 	mov	r1, #2
 101084c:	e59f01e8 	ldr	r0, [pc, #488]	; 1010a3c <hal_init+0x558>
 1010850:	eb0019df 	bl	1016fd4 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 3, 0x00000000);
 1010854:	e1a02004 	mov	r2, r4
 1010858:	e3a01003 	mov	r1, #3
 101085c:	e59f01d8 	ldr	r0, [pc, #472]	; 1010a3c <hal_init+0x558>
 1010860:	e3a04a01 	mov	r4, #4096	; 0x1000
 1010864:	eb0019da 	bl	1016fd4 <XGpioPs_SetDirection>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 1010868:	e3a02001 	mov	r2, #1
 101086c:	e3a01009 	mov	r1, #9
 1010870:	e59f01c4 	ldr	r0, [pc, #452]	; 1010a3c <hal_init+0x558>
 1010874:	e34e4000 	movt	r4, #57344	; 0xe000
 1010878:	eb001b4f 	bl	10175bc <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 101087c:	e3a02001 	mov	r2, #1
 1010880:	e3a01009 	mov	r1, #9
 1010884:	e59f01b0 	ldr	r0, [pc, #432]	; 1010a3c <hal_init+0x558>
 1010888:	eb001bce 	bl	10177c8 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 101088c:	e3a02001 	mov	r2, #1
 1010890:	e3a01025 	mov	r1, #37	; 0x25
 1010894:	e59f01a0 	ldr	r0, [pc, #416]	; 1010a3c <hal_init+0x558>
 1010898:	eb001b47 	bl	10175bc <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 101089c:	e3a02001 	mov	r2, #1
 10108a0:	e3a01025 	mov	r1, #37	; 0x25
 10108a4:	e59f0190 	ldr	r0, [pc, #400]	; 1010a3c <hal_init+0x558>
 10108a8:	eb001bc6 	bl	10177c8 <XGpioPs_SetOutputEnablePin>
	*LocalAddr = Value;
 10108ac:	e3a00000 	mov	r0, #0
 10108b0:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10108b4:	e1a02000 	mov	r2, r0
 10108b8:	e34e3000 	movt	r3, #57344	; 0xe000
 10108bc:	e34f2fdf 	movt	r2, #65503	; 0xffdf
 10108c0:	e34f0dff 	movt	r0, #65023	; 0xfdff
	d_printf(D_INFO, "XGpioPs: ready");
 10108c4:	e30b1d88 	movw	r1, #48520	; 0xbd88
 10108c8:	e5830000 	str	r0, [r3]
 10108cc:	e3401106 	movt	r1, #262	; 0x106
 10108d0:	e5832008 	str	r2, [r3, #8]
 10108d4:	e3a00002 	mov	r0, #2
 10108d8:	ebfffbeb 	bl	100f88c <d_printf.constprop.8>
	fabcfg_init();
 10108dc:	ebfffb87 	bl	100f700 <fabcfg_init>
	d_printf(D_INFO, "hal: setting PL LED modes");
 10108e0:	e30b1d98 	movw	r1, #48536	; 0xbd98
 10108e4:	e3a00002 	mov	r0, #2
 10108e8:	e3401106 	movt	r1, #262	; 0x106
 10108ec:	ebfffbe6 	bl	100f88c <d_printf.constprop.8>
 10108f0:	e3a03000 	mov	r3, #0
 10108f4:	e300270c 	movw	r2, #1804	; 0x70c
 10108f8:	e34433c0 	movt	r3, #17344	; 0x43c0
	d_printf(D_ERROR, "reg:  0x%08x", reg);
 10108fc:	e30b1878 	movw	r1, #47224	; 0xb878
 1010900:	e5832034 	str	r2, [r3, #52]	; 0x34
 1010904:	e3401106 	movt	r1, #262	; 0x106
 1010908:	e3a00004 	mov	r0, #4
 101090c:	ebfffc2c 	bl	100f9c4 <d_printf.constprop.10>
	d_printf(D_INFO, "XUartPs: resetting RX FIFO");
 1010910:	e30b1db4 	movw	r1, #48564	; 0xbdb4
 1010914:	e3a00002 	mov	r0, #2
 1010918:	e3401106 	movt	r1, #262	; 0x106
 101091c:	ebfffbda 	bl	100f88c <d_printf.constprop.8>
	return *(volatile u32 *) Addr;
 1010920:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 1010924:	e3130002 	tst	r3, #2
 1010928:	1a000005 	bne	1010944 <hal_init+0x460>
		d_printf(D_EXINFO, "XUartPs: FIFO = 0x%02x", XUartPs_RecvByte(STDIN_BASEADDRESS));
 101092c:	e3a00a01 	mov	r0, #4096	; 0x1000
 1010930:	e34e0000 	movt	r0, #57344	; 0xe000
 1010934:	eb002d21 	bl	101bdc0 <XUartPs_RecvByte>
 1010938:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 101093c:	e3130002 	tst	r3, #2
 1010940:	0afffff9 	beq	101092c <hal_init+0x448>
	clkwiz_init(&g_hal.clkwiz_mipi, CLKWIZ_CFG_MIPI, CLKWIZ_CFG_MIPI_REFCLK);
 1010944:	ed9f0a3a 	vldr	s0, [pc, #232]	; 1010a34 <hal_init+0x550>
 1010948:	e3a01000 	mov	r1, #0
 101094c:	e59f00ec 	ldr	r0, [pc, #236]	; 1010a40 <hal_init+0x55c>
 1010950:	ebfff430 	bl	100da18 <clkwiz_init>
	memtest_ocm();
 1010954:	eb000042 	bl	1010a64 <memtest_ocm>
}
 1010958:	e28dd014 	add	sp, sp, #20
 101095c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	memtest_ddr();
 1010960:	ea000196 	b	1010fc0 <memtest_ddr>
		d_printf(D_ERROR, "XScuGic: configuration lookup returns NULL");
 1010964:	e30b1be4 	movw	r1, #48100	; 0xbbe4
 1010968:	e3a00004 	mov	r0, #4
 101096c:	e3401106 	movt	r1, #262	; 0x106
 1010970:	ebfffc13 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 1010974:	e3e00000 	mvn	r0, #0
 1010978:	fa0031e6 	blx	101d118 <exit>
		d_printf(D_ERROR, "XGpioPs: returned error code: %d, unable to start", error);
 101097c:	e30b1d54 	movw	r1, #48468	; 0xbd54
 1010980:	e3a00004 	mov	r0, #4
 1010984:	e1a02004 	mov	r2, r4
 1010988:	e3401106 	movt	r1, #262	; 0x106
 101098c:	ebfffc0c 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 1010990:	e3e00000 	mvn	r0, #0
 1010994:	fa0031df 	blx	101d118 <exit>
		d_printf(D_ERROR, "XScuTimer: unable to connect interrupt handler: error code %d", error);
 1010998:	e30b1cfc 	movw	r1, #48380	; 0xbcfc
 101099c:	e1a02000 	mov	r2, r0
 10109a0:	e3401106 	movt	r1, #262	; 0x106
 10109a4:	e3a00004 	mov	r0, #4
 10109a8:	ebfffc05 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 10109ac:	e3e00000 	mvn	r0, #0
 10109b0:	fa0031d8 	blx	101d118 <exit>
		d_printf(D_ERROR, "XScuTimer: self test failed with error %d", error);
 10109b4:	e30b1cbc 	movw	r1, #48316	; 0xbcbc
 10109b8:	e1a02000 	mov	r2, r0
 10109bc:	e3401106 	movt	r1, #262	; 0x106
 10109c0:	e3a00004 	mov	r0, #4
 10109c4:	ebfffbfe 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 10109c8:	e3e00000 	mvn	r0, #0
 10109cc:	fa0031d1 	blx	101d118 <exit>
		d_printf(D_ERROR, "XScuTimer: returned error code: %d, unable to start", error);
 10109d0:	e30b1c88 	movw	r1, #48264	; 0xbc88
 10109d4:	e1a02000 	mov	r2, r0
 10109d8:	e3401106 	movt	r1, #262	; 0x106
 10109dc:	e3a00004 	mov	r0, #4
 10109e0:	ebfffbf7 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 10109e4:	e3e00000 	mvn	r0, #0
 10109e8:	fa0031ca 	blx	101d118 <exit>
		d_printf(D_ERROR, "XScuGic: self test failed error %d", error);
 10109ec:	e30b1c40 	movw	r1, #48192	; 0xbc40
 10109f0:	e3a00004 	mov	r0, #4
 10109f4:	e1a02008 	mov	r2, r8
 10109f8:	e3401106 	movt	r1, #262	; 0x106
 10109fc:	ebfffbf0 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 1010a00:	e3e00000 	mvn	r0, #0
 1010a04:	fa0031c3 	blx	101d118 <exit>
		d_printf(D_ERROR, "XScuGic: configuration init returned error %d", error);
 1010a08:	e30b1c10 	movw	r1, #48144	; 0xbc10
 1010a0c:	e1a02000 	mov	r2, r0
 1010a10:	e3401106 	movt	r1, #262	; 0x106
 1010a14:	e3a00004 	mov	r0, #4
 1010a18:	ebfffbe9 	bl	100f9c4 <d_printf.constprop.10>
		exit(-1);
 1010a1c:	e3e00000 	mvn	r0, #0
 1010a20:	fa0031bc 	blx	101d118 <exit>
 1010a24:	e320f000 	nop	{0}
 1010a28:	a17f0000 	.word	0xa17f0000
 1010a2c:	3f689374 	.word	0x3f689374
 1010a30:	47c35000 	.word	0x47c35000
 1010a34:	4331c71c 	.word	0x4331c71c
 1010a38:	01076420 	.word	0x01076420
 1010a3c:	01075be4 	.word	0x01075be4
 1010a40:	01076c20 	.word	0x01076c20

01010a44 <d_trap_handle>:
/*
 * Die/trap handler point.  Prints debug, calls exit().
 */
void d_trap_handle()
{
	d_printf(D_ERROR, "d_trap_handle() - dying...");
 1010a44:	e30b1dd0 	movw	r1, #48592	; 0xbdd0
 1010a48:	e3a00004 	mov	r0, #4
{
 1010a4c:	e92d4010 	push	{r4, lr}
	d_printf(D_ERROR, "d_trap_handle() - dying...");
 1010a50:	e3401106 	movt	r1, #262	; 0x106
 1010a54:	ebfffbda 	bl	100f9c4 <d_printf.constprop.10>
	d_dump_malloc_info();
 1010a58:	ebfffe6c 	bl	1010410 <d_dump_malloc_info>
	exit(-1);
 1010a5c:	e3e00000 	mvn	r0, #0
 1010a60:	fa0031ac 	blx	101d118 <exit>

01010a64 <memtest_ocm>:

/*
 * Perform a OCM memory test.
 */
void memtest_ocm()
{
 1010a64:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1010a68:	e28db020 	add	fp, sp, #32
 1010a6c:	e24dd00c 	sub	sp, sp, #12
	const int ocm_size = 16384;
	uint32_t ocm_block[ocm_size / 4];
 1010a70:	e24dd901 	sub	sp, sp, #16384	; 0x4000

	// To test OCM, allocate 16KB on the stack which is always on OCM.
	d_printf(D_INFO, "memtest: OCM testing at 0x%08x (%d bytes)", &ocm_block, ocm_size);
 1010a74:	e30b1dec 	movw	r1, #48620	; 0xbdec
	uint32_t ocm_block[ocm_size / 4];
 1010a78:	e1a0400d 	mov	r4, sp
	d_printf(D_INFO, "memtest: OCM testing at 0x%08x (%d bytes)", &ocm_block, ocm_size);
 1010a7c:	e3401106 	movt	r1, #262	; 0x106
 1010a80:	e1a02004 	mov	r2, r4
 1010a84:	e3a03901 	mov	r3, #16384	; 0x4000
 1010a88:	e3a00002 	mov	r0, #2
 * @param	size		Number of bytes to write
 */
void memtest_block_write(uint32_t *base, uint32_t size, int pattern)
{
	while(size > 4) {
		*base = patterns[pattern][size % 5];
 1010a8c:	e30c6ccd 	movw	r6, #52429	; 0xcccd
	d_printf(D_INFO, "memtest: OCM testing at 0x%08x (%d bytes)", &ocm_block, ocm_size);
 1010a90:	ebfffd16 	bl	100fef0 <d_printf>
		*base = patterns[pattern][size % 5];
 1010a94:	e30d3be8 	movw	r3, #56296	; 0xdbe8
 1010a98:	e2842020 	add	r2, r4, #32
 1010a9c:	e3403106 	movt	r3, #262	; 0x106
 1010aa0:	e1a01002 	mov	r1, r2
 1010aa4:	e50b3028 	str	r3, [fp, #-40]	; 0xffffffd8
 1010aa8:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010aac:	e593e000 	ldr	lr, [r3]
 1010ab0:	e3004fff 	movw	r4, #4095	; 0xfff
 1010ab4:	e3a03901 	mov	r3, #16384	; 0x4000
 1010ab8:	e085c396 	umull	ip, r5, r6, r3
		//d_printf(D_INFO, "0x%08x 0x%08x", base, *base);
		base++;
		size -= 4;
 1010abc:	e2439004 	sub	r9, r3, #4
 1010ac0:	e243a008 	sub	sl, r3, #8
 1010ac4:	e243800c 	sub	r8, r3, #12
 1010ac8:	f5d1f030 	pld	[r1, #48]	; 0x30
 1010acc:	e2444008 	sub	r4, r4, #8
		*base = patterns[pattern][size % 5];
 1010ad0:	e087c996 	umull	ip, r7, r6, r9
 1010ad4:	e1a05125 	lsr	r5, r5, #2
 1010ad8:	e08c0a96 	umull	r0, ip, r6, sl
 1010adc:	e0855105 	add	r5, r5, r5, lsl #2
 1010ae0:	e1a07127 	lsr	r7, r7, #2
 1010ae4:	e0435005 	sub	r5, r3, r5
 1010ae8:	e0877107 	add	r7, r7, r7, lsl #2
 1010aec:	e79e5105 	ldr	r5, [lr, r5, lsl #2]
 1010af0:	e1a0c12c 	lsr	ip, ip, #2
 1010af4:	e0497007 	sub	r7, r9, r7
 1010af8:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010afc:	e2439010 	sub	r9, r3, #16
		*base = patterns[pattern][size % 5];
 1010b00:	e5015020 	str	r5, [r1, #-32]	; 0xffffffe0
 1010b04:	e0850896 	umull	r0, r5, r6, r8
 1010b08:	e04aa00c 	sub	sl, sl, ip
 1010b0c:	e79e7107 	ldr	r7, [lr, r7, lsl #2]
 1010b10:	e08c0996 	umull	r0, ip, r6, r9
 1010b14:	e501701c 	str	r7, [r1, #-28]	; 0xffffffe4
		size -= 4;
 1010b18:	e2437014 	sub	r7, r3, #20
		*base = patterns[pattern][size % 5];
 1010b1c:	e1a05125 	lsr	r5, r5, #2
 1010b20:	e79ea10a 	ldr	sl, [lr, sl, lsl #2]
 1010b24:	e0855105 	add	r5, r5, r5, lsl #2
 1010b28:	e1a0c12c 	lsr	ip, ip, #2
 1010b2c:	e501a018 	str	sl, [r1, #-24]	; 0xffffffe8
 1010b30:	e0485005 	sub	r5, r8, r5
 1010b34:	e08a0796 	umull	r0, sl, r6, r7
 1010b38:	e79e8105 	ldr	r8, [lr, r5, lsl #2]
 1010b3c:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010b40:	e2435018 	sub	r5, r3, #24
		*base = patterns[pattern][size % 5];
 1010b44:	e049c00c 	sub	ip, r9, ip
 1010b48:	e0890596 	umull	r0, r9, r6, r5
 1010b4c:	e5018014 	str	r8, [r1, #-20]	; 0xffffffec
		size -= 4;
 1010b50:	e243801c 	sub	r8, r3, #28
		*base = patterns[pattern][size % 5];
 1010b54:	e79ec10c 	ldr	ip, [lr, ip, lsl #2]
 1010b58:	e1a0a12a 	lsr	sl, sl, #2
 1010b5c:	e08aa10a 	add	sl, sl, sl, lsl #2
		size -= 4;
 1010b60:	e2433020 	sub	r3, r3, #32
		*base = patterns[pattern][size % 5];
 1010b64:	e501c010 	str	ip, [r1, #-16]
 1010b68:	e08c0896 	umull	r0, ip, r6, r8
 1010b6c:	e1a09129 	lsr	r9, r9, #2
 1010b70:	e047a00a 	sub	sl, r7, sl
 1010b74:	e79e710a 	ldr	r7, [lr, sl, lsl #2]
 1010b78:	e3530020 	cmp	r3, #32
 1010b7c:	e0899109 	add	r9, r9, r9, lsl #2
 1010b80:	e1a0c12c 	lsr	ip, ip, #2
 1010b84:	e0455009 	sub	r5, r5, r9
 1010b88:	e501700c 	str	r7, [r1, #-12]
 1010b8c:	e79e7105 	ldr	r7, [lr, r5, lsl #2]
 1010b90:	e08c510c 	add	r5, ip, ip, lsl #2
 1010b94:	e1a0c001 	mov	ip, r1
 1010b98:	e0488005 	sub	r8, r8, r5
 1010b9c:	e2815020 	add	r5, r1, #32
 1010ba0:	e5017008 	str	r7, [r1, #-8]
 1010ba4:	e79e1108 	ldr	r1, [lr, r8, lsl #2]
 1010ba8:	e50c1004 	str	r1, [ip, #-4]
		size -= 4;
 1010bac:	e1a01005 	mov	r1, r5
 1010bb0:	1affffc0 	bne	1010ab8 <memtest_ocm+0x54>
		*base = patterns[pattern][size % 5];
 1010bb4:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1010bb8:	e08c4104 	add	r4, ip, r4, lsl #2
 1010bbc:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010bc0:	e045100c 	sub	r1, r5, ip
 1010bc4:	e0837196 	umull	r7, r3, r6, r1
 1010bc8:	e1a03123 	lsr	r3, r3, #2
 1010bcc:	e0833103 	add	r3, r3, r3, lsl #2
 1010bd0:	e0413003 	sub	r3, r1, r3
 1010bd4:	e79e3103 	ldr	r3, [lr, r3, lsl #2]
 1010bd8:	e48c3004 	str	r3, [ip], #4
	while(size > 4) {
 1010bdc:	e154000c 	cmp	r4, ip
 1010be0:	1afffff6 	bne	1010bc0 <memtest_ocm+0x15c>
		*base = patterns[pattern][size % 5];
 1010be4:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 1010be8:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1010bec:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010bf0:	e1a01002 	mov	r1, r2
 1010bf4:	e3004fff 	movw	r4, #4095	; 0xfff
 1010bf8:	e593e004 	ldr	lr, [r3, #4]
 1010bfc:	e3a03901 	mov	r3, #16384	; 0x4000
 1010c00:	e0850396 	umull	r0, r5, r6, r3
		size -= 4;
 1010c04:	e2439004 	sub	r9, r3, #4
 1010c08:	e243a008 	sub	sl, r3, #8
 1010c0c:	e243800c 	sub	r8, r3, #12
 1010c10:	f5d1f030 	pld	[r1, #48]	; 0x30
 1010c14:	e2444008 	sub	r4, r4, #8
		*base = patterns[pattern][size % 5];
 1010c18:	e0870996 	umull	r0, r7, r6, r9
 1010c1c:	e1a05125 	lsr	r5, r5, #2
 1010c20:	e08c0a96 	umull	r0, ip, r6, sl
 1010c24:	e0855105 	add	r5, r5, r5, lsl #2
 1010c28:	e1a07127 	lsr	r7, r7, #2
 1010c2c:	e0435005 	sub	r5, r3, r5
 1010c30:	e0877107 	add	r7, r7, r7, lsl #2
 1010c34:	e79e5105 	ldr	r5, [lr, r5, lsl #2]
 1010c38:	e1a0c12c 	lsr	ip, ip, #2
 1010c3c:	e0497007 	sub	r7, r9, r7
 1010c40:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010c44:	e2439010 	sub	r9, r3, #16
		*base = patterns[pattern][size % 5];
 1010c48:	e5015020 	str	r5, [r1, #-32]	; 0xffffffe0
 1010c4c:	e0850896 	umull	r0, r5, r6, r8
 1010c50:	e04aa00c 	sub	sl, sl, ip
 1010c54:	e79e7107 	ldr	r7, [lr, r7, lsl #2]
 1010c58:	e08c0996 	umull	r0, ip, r6, r9
 1010c5c:	e501701c 	str	r7, [r1, #-28]	; 0xffffffe4
		size -= 4;
 1010c60:	e2437014 	sub	r7, r3, #20
		*base = patterns[pattern][size % 5];
 1010c64:	e1a05125 	lsr	r5, r5, #2
 1010c68:	e79ea10a 	ldr	sl, [lr, sl, lsl #2]
 1010c6c:	e0855105 	add	r5, r5, r5, lsl #2
 1010c70:	e1a0c12c 	lsr	ip, ip, #2
 1010c74:	e501a018 	str	sl, [r1, #-24]	; 0xffffffe8
 1010c78:	e0485005 	sub	r5, r8, r5
 1010c7c:	e08a0796 	umull	r0, sl, r6, r7
 1010c80:	e79e8105 	ldr	r8, [lr, r5, lsl #2]
 1010c84:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010c88:	e2435018 	sub	r5, r3, #24
		*base = patterns[pattern][size % 5];
 1010c8c:	e049c00c 	sub	ip, r9, ip
 1010c90:	e0890596 	umull	r0, r9, r6, r5
 1010c94:	e5018014 	str	r8, [r1, #-20]	; 0xffffffec
		size -= 4;
 1010c98:	e243801c 	sub	r8, r3, #28
		*base = patterns[pattern][size % 5];
 1010c9c:	e79ec10c 	ldr	ip, [lr, ip, lsl #2]
 1010ca0:	e1a0a12a 	lsr	sl, sl, #2
 1010ca4:	e08aa10a 	add	sl, sl, sl, lsl #2
		size -= 4;
 1010ca8:	e2433020 	sub	r3, r3, #32
		*base = patterns[pattern][size % 5];
 1010cac:	e501c010 	str	ip, [r1, #-16]
 1010cb0:	e08c0896 	umull	r0, ip, r6, r8
 1010cb4:	e1a09129 	lsr	r9, r9, #2
 1010cb8:	e047a00a 	sub	sl, r7, sl
 1010cbc:	e79e710a 	ldr	r7, [lr, sl, lsl #2]
 1010cc0:	e3530020 	cmp	r3, #32
 1010cc4:	e0899109 	add	r9, r9, r9, lsl #2
 1010cc8:	e1a0c12c 	lsr	ip, ip, #2
 1010ccc:	e0455009 	sub	r5, r5, r9
 1010cd0:	e501700c 	str	r7, [r1, #-12]
 1010cd4:	e79e7105 	ldr	r7, [lr, r5, lsl #2]
 1010cd8:	e08c510c 	add	r5, ip, ip, lsl #2
 1010cdc:	e1a0c001 	mov	ip, r1
 1010ce0:	e0488005 	sub	r8, r8, r5
 1010ce4:	e2815020 	add	r5, r1, #32
 1010ce8:	e5017008 	str	r7, [r1, #-8]
 1010cec:	e79e1108 	ldr	r1, [lr, r8, lsl #2]
 1010cf0:	e50c1004 	str	r1, [ip, #-4]
		size -= 4;
 1010cf4:	e1a01005 	mov	r1, r5
 1010cf8:	1affffc0 	bne	1010c00 <memtest_ocm+0x19c>
		*base = patterns[pattern][size % 5];
 1010cfc:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1010d00:	e08c4104 	add	r4, ip, r4, lsl #2
 1010d04:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010d08:	e045100c 	sub	r1, r5, ip
 1010d0c:	e0837196 	umull	r7, r3, r6, r1
 1010d10:	e1a03123 	lsr	r3, r3, #2
 1010d14:	e0833103 	add	r3, r3, r3, lsl #2
 1010d18:	e0413003 	sub	r3, r1, r3
 1010d1c:	e79e3103 	ldr	r3, [lr, r3, lsl #2]
 1010d20:	e48c3004 	str	r3, [ip], #4
	while(size > 4) {
 1010d24:	e154000c 	cmp	r4, ip
 1010d28:	1afffff6 	bne	1010d08 <memtest_ocm+0x2a4>
		*base = patterns[pattern][size % 5];
 1010d2c:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 1010d30:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1010d34:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010d38:	e1a01002 	mov	r1, r2
 1010d3c:	e3004fff 	movw	r4, #4095	; 0xfff
 1010d40:	e593e008 	ldr	lr, [r3, #8]
 1010d44:	e3a03901 	mov	r3, #16384	; 0x4000
 1010d48:	e0850396 	umull	r0, r5, r6, r3
		size -= 4;
 1010d4c:	e2439004 	sub	r9, r3, #4
 1010d50:	e243a008 	sub	sl, r3, #8
 1010d54:	e243800c 	sub	r8, r3, #12
 1010d58:	f5d1f030 	pld	[r1, #48]	; 0x30
 1010d5c:	e2444008 	sub	r4, r4, #8
		*base = patterns[pattern][size % 5];
 1010d60:	e0870996 	umull	r0, r7, r6, r9
 1010d64:	e1a05125 	lsr	r5, r5, #2
 1010d68:	e08c0a96 	umull	r0, ip, r6, sl
 1010d6c:	e0855105 	add	r5, r5, r5, lsl #2
 1010d70:	e1a07127 	lsr	r7, r7, #2
 1010d74:	e0435005 	sub	r5, r3, r5
 1010d78:	e0877107 	add	r7, r7, r7, lsl #2
 1010d7c:	e79e5105 	ldr	r5, [lr, r5, lsl #2]
 1010d80:	e1a0c12c 	lsr	ip, ip, #2
 1010d84:	e0497007 	sub	r7, r9, r7
 1010d88:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010d8c:	e2439010 	sub	r9, r3, #16
		*base = patterns[pattern][size % 5];
 1010d90:	e5015020 	str	r5, [r1, #-32]	; 0xffffffe0
 1010d94:	e0850896 	umull	r0, r5, r6, r8
 1010d98:	e04aa00c 	sub	sl, sl, ip
 1010d9c:	e79e7107 	ldr	r7, [lr, r7, lsl #2]
 1010da0:	e08c0996 	umull	r0, ip, r6, r9
 1010da4:	e501701c 	str	r7, [r1, #-28]	; 0xffffffe4
		size -= 4;
 1010da8:	e2437014 	sub	r7, r3, #20
		*base = patterns[pattern][size % 5];
 1010dac:	e1a05125 	lsr	r5, r5, #2
 1010db0:	e79ea10a 	ldr	sl, [lr, sl, lsl #2]
 1010db4:	e0855105 	add	r5, r5, r5, lsl #2
 1010db8:	e1a0c12c 	lsr	ip, ip, #2
 1010dbc:	e501a018 	str	sl, [r1, #-24]	; 0xffffffe8
 1010dc0:	e0485005 	sub	r5, r8, r5
 1010dc4:	e08a0796 	umull	r0, sl, r6, r7
 1010dc8:	e79e8105 	ldr	r8, [lr, r5, lsl #2]
 1010dcc:	e08cc10c 	add	ip, ip, ip, lsl #2
		size -= 4;
 1010dd0:	e2435018 	sub	r5, r3, #24
		*base = patterns[pattern][size % 5];
 1010dd4:	e049c00c 	sub	ip, r9, ip
 1010dd8:	e0890596 	umull	r0, r9, r6, r5
 1010ddc:	e5018014 	str	r8, [r1, #-20]	; 0xffffffec
		size -= 4;
 1010de0:	e243801c 	sub	r8, r3, #28
		*base = patterns[pattern][size % 5];
 1010de4:	e79ec10c 	ldr	ip, [lr, ip, lsl #2]
 1010de8:	e1a0a12a 	lsr	sl, sl, #2
 1010dec:	e08aa10a 	add	sl, sl, sl, lsl #2
		size -= 4;
 1010df0:	e2433020 	sub	r3, r3, #32
		*base = patterns[pattern][size % 5];
 1010df4:	e501c010 	str	ip, [r1, #-16]
 1010df8:	e08c0896 	umull	r0, ip, r6, r8
 1010dfc:	e1a09129 	lsr	r9, r9, #2
 1010e00:	e047a00a 	sub	sl, r7, sl
 1010e04:	e79e710a 	ldr	r7, [lr, sl, lsl #2]
 1010e08:	e3530020 	cmp	r3, #32
 1010e0c:	e0899109 	add	r9, r9, r9, lsl #2
 1010e10:	e1a0c12c 	lsr	ip, ip, #2
 1010e14:	e0455009 	sub	r5, r5, r9
 1010e18:	e501700c 	str	r7, [r1, #-12]
 1010e1c:	e79e7105 	ldr	r7, [lr, r5, lsl #2]
 1010e20:	e08c510c 	add	r5, ip, ip, lsl #2
 1010e24:	e1a0c001 	mov	ip, r1
 1010e28:	e0488005 	sub	r8, r8, r5
 1010e2c:	e2815020 	add	r5, r1, #32
 1010e30:	e5017008 	str	r7, [r1, #-8]
 1010e34:	e79e1108 	ldr	r1, [lr, r8, lsl #2]
 1010e38:	e50c1004 	str	r1, [ip, #-4]
		size -= 4;
 1010e3c:	e1a01005 	mov	r1, r5
 1010e40:	1affffc0 	bne	1010d48 <memtest_ocm+0x2e4>
		*base = patterns[pattern][size % 5];
 1010e44:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1010e48:	e08c4104 	add	r4, ip, r4, lsl #2
 1010e4c:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 1010e50:	e045100c 	sub	r1, r5, ip
 1010e54:	e0837196 	umull	r7, r3, r6, r1
 1010e58:	e1a03123 	lsr	r3, r3, #2
 1010e5c:	e0833103 	add	r3, r3, r3, lsl #2
 1010e60:	e0413003 	sub	r3, r1, r3
 1010e64:	e79e3103 	ldr	r3, [lr, r3, lsl #2]
 1010e68:	e48c3004 	str	r3, [ip], #4
	while(size > 4) {
 1010e6c:	e154000c 	cmp	r4, ip
 1010e70:	1afffff6 	bne	1010e50 <memtest_ocm+0x3ec>
		*base = patterns[pattern][size % 5];
 1010e74:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 1010e78:	e30c4ccd 	movw	r4, #52429	; 0xcccd
 1010e7c:	e34c4ccc 	movt	r4, #52428	; 0xcccc
 1010e80:	e300cfff 	movw	ip, #4095	; 0xfff
 1010e84:	e593000c 	ldr	r0, [r3, #12]
 1010e88:	e3a03901 	mov	r3, #16384	; 0x4000
 1010e8c:	e081e394 	umull	lr, r1, r4, r3
		size -= 4;
 1010e90:	e2437004 	sub	r7, r3, #4
 1010e94:	e2436008 	sub	r6, r3, #8
 1010e98:	e243500c 	sub	r5, r3, #12
 1010e9c:	f5d2f030 	pld	[r2, #48]	; 0x30
 1010ea0:	e24cc008 	sub	ip, ip, #8
		*base = patterns[pattern][size % 5];
 1010ea4:	e088e794 	umull	lr, r8, r4, r7
 1010ea8:	e1a01121 	lsr	r1, r1, #2
 1010eac:	e08e9694 	umull	r9, lr, r4, r6
 1010eb0:	e0811101 	add	r1, r1, r1, lsl #2
 1010eb4:	e1a08128 	lsr	r8, r8, #2
 1010eb8:	e0431001 	sub	r1, r3, r1
 1010ebc:	e0888108 	add	r8, r8, r8, lsl #2
 1010ec0:	e7901101 	ldr	r1, [r0, r1, lsl #2]
 1010ec4:	e1a0e12e 	lsr	lr, lr, #2
 1010ec8:	e0478008 	sub	r8, r7, r8
 1010ecc:	e08ee10e 	add	lr, lr, lr, lsl #2
 1010ed0:	e5021020 	str	r1, [r2, #-32]	; 0xffffffe0
 1010ed4:	e0817594 	umull	r7, r1, r4, r5
 1010ed8:	e7908108 	ldr	r8, [r0, r8, lsl #2]
		size -= 4;
 1010edc:	e2437010 	sub	r7, r3, #16
		*base = patterns[pattern][size % 5];
 1010ee0:	e046e00e 	sub	lr, r6, lr
 1010ee4:	e0869794 	umull	r9, r6, r4, r7
 1010ee8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
 1010eec:	e1a01121 	lsr	r1, r1, #2
 1010ef0:	e790810e 	ldr	r8, [r0, lr, lsl #2]
 1010ef4:	e0811101 	add	r1, r1, r1, lsl #2
		size -= 4;
 1010ef8:	e243e014 	sub	lr, r3, #20
		*base = patterns[pattern][size % 5];
 1010efc:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
 1010f00:	e1a06126 	lsr	r6, r6, #2
 1010f04:	e0455001 	sub	r5, r5, r1
 1010f08:	e0818e94 	umull	r8, r1, r4, lr
 1010f0c:	e7908105 	ldr	r8, [r0, r5, lsl #2]
 1010f10:	e0865106 	add	r5, r6, r6, lsl #2
		size -= 4;
 1010f14:	e2436018 	sub	r6, r3, #24
		*base = patterns[pattern][size % 5];
 1010f18:	e0475005 	sub	r5, r7, r5
 1010f1c:	e0879694 	umull	r9, r7, r4, r6
 1010f20:	e5028014 	str	r8, [r2, #-20]	; 0xffffffec
 1010f24:	e1a01121 	lsr	r1, r1, #2
 1010f28:	e7908105 	ldr	r8, [r0, r5, lsl #2]
 1010f2c:	e0811101 	add	r1, r1, r1, lsl #2
		size -= 4;
 1010f30:	e243501c 	sub	r5, r3, #28
		*base = patterns[pattern][size % 5];
 1010f34:	e5028010 	str	r8, [r2, #-16]
 1010f38:	e1a07127 	lsr	r7, r7, #2
 1010f3c:	e04ee001 	sub	lr, lr, r1
 1010f40:	e0818594 	umull	r8, r1, r4, r5
 1010f44:	e790e10e 	ldr	lr, [r0, lr, lsl #2]
 1010f48:	e0877107 	add	r7, r7, r7, lsl #2
		size -= 4;
 1010f4c:	e2433020 	sub	r3, r3, #32
		*base = patterns[pattern][size % 5];
 1010f50:	e0466007 	sub	r6, r6, r7
 1010f54:	e502e00c 	str	lr, [r2, #-12]
 1010f58:	e3530020 	cmp	r3, #32
 1010f5c:	e1a01121 	lsr	r1, r1, #2
 1010f60:	e7906106 	ldr	r6, [r0, r6, lsl #2]
 1010f64:	e081e101 	add	lr, r1, r1, lsl #2
 1010f68:	e1a01002 	mov	r1, r2
 1010f6c:	e5026008 	str	r6, [r2, #-8]
 1010f70:	e045500e 	sub	r5, r5, lr
 1010f74:	e282e020 	add	lr, r2, #32
 1010f78:	e7902105 	ldr	r2, [r0, r5, lsl #2]
 1010f7c:	e5012004 	str	r2, [r1, #-4]
		size -= 4;
 1010f80:	e1a0200e 	mov	r2, lr
 1010f84:	1affffc0 	bne	1010e8c <memtest_ocm+0x428>
		*base = patterns[pattern][size % 5];
 1010f88:	e30c4ccd 	movw	r4, #52429	; 0xcccd
 1010f8c:	e081c10c 	add	ip, r1, ip, lsl #2
 1010f90:	e34c4ccc 	movt	r4, #52428	; 0xcccc
 1010f94:	e04e2001 	sub	r2, lr, r1
 1010f98:	e0835294 	umull	r5, r3, r4, r2
 1010f9c:	e1a03123 	lsr	r3, r3, #2
 1010fa0:	e0833103 	add	r3, r3, r3, lsl #2
 1010fa4:	e0423003 	sub	r3, r2, r3
 1010fa8:	e7903103 	ldr	r3, [r0, r3, lsl #2]
 1010fac:	e4813004 	str	r3, [r1], #4
	while(size > 4) {
 1010fb0:	e151000c 	cmp	r1, ip
 1010fb4:	1afffff6 	bne	1010f94 <memtest_ocm+0x530>
}
 1010fb8:	e24bd020 	sub	sp, fp, #32
 1010fbc:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

01010fc0 <memtest_ddr>:
{
 1010fc0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ddr_block = malloc(ddr_size);
 1010fc4:	e3a00402 	mov	r0, #33554432	; 0x2000000
{
 1010fc8:	e24dd00c 	sub	sp, sp, #12
	ddr_block = malloc(ddr_size);
 1010fcc:	fa003333 	blx	101dca0 <malloc>
	if(ddr_block == NULL) {
 1010fd0:	e2503000 	subs	r3, r0, #0
 1010fd4:	e58d3004 	str	r3, [sp, #4]
 1010fd8:	0a00016b 	beq	101158c <memtest_ddr+0x5cc>
 1010fdc:	e1a04003 	mov	r4, r3
	d_printf(D_INFO, "memtest: DDR testing at 0x%08x (%d bytes)", ddr_block, ddr_size);
 1010fe0:	e30b1e78 	movw	r1, #48760	; 0xbe78
 1010fe4:	e1a02004 	mov	r2, r4
 1010fe8:	e3a03402 	mov	r3, #33554432	; 0x2000000
 1010fec:	e3401106 	movt	r1, #262	; 0x106
 1010ff0:	e3a00002 	mov	r0, #2
 1010ff4:	ebfffbbd 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "memtest: DDR testing all zeroes");
 1010ff8:	e30b1ea4 	movw	r1, #48804	; 0xbea4
		*base = patterns[pattern][size % 5];
 1010ffc:	e30d5be8 	movw	r5, #56296	; 0xdbe8
	d_printf(D_INFO, "memtest: DDR testing all zeroes");
 1011000:	e3401106 	movt	r1, #262	; 0x106
 1011004:	e3a00002 	mov	r0, #2
 1011008:	ebfffbb8 	bl	100fef0 <d_printf>
		*base = patterns[pattern][size % 5];
 101100c:	e3405106 	movt	r5, #262	; 0x106
 1011010:	e2844020 	add	r4, r4, #32
 1011014:	e30fefff 	movw	lr, #65535	; 0xffff
 1011018:	e30c2ccd 	movw	r2, #52429	; 0xcccd
 101101c:	e595c000 	ldr	ip, [r5]
 1011020:	e1a01004 	mov	r1, r4
 1011024:	e340e07f 	movt	lr, #127	; 0x7f
 1011028:	e34c2ccc 	movt	r2, #52428	; 0xcccc
 101102c:	e3a03402 	mov	r3, #33554432	; 0x2000000
 1011030:	ea000000 	b	1011038 <memtest_ddr+0x78>
		size -= 4;
 1011034:	e1a01007 	mov	r1, r7
		*base = patterns[pattern][size % 5];
 1011038:	e0806392 	umull	r6, r0, r2, r3
		size -= 4;
 101103c:	e2436004 	sub	r6, r3, #4
 1011040:	e2438008 	sub	r8, r3, #8
 1011044:	f5d1f030 	pld	[r1, #48]	; 0x30
 1011048:	e24ee008 	sub	lr, lr, #8
		*base = patterns[pattern][size % 5];
 101104c:	e0897692 	umull	r7, r9, r2, r6
		size -= 4;
 1011050:	e243700c 	sub	r7, r3, #12
		*base = patterns[pattern][size % 5];
 1011054:	e1a00120 	lsr	r0, r0, #2
 1011058:	e08ab892 	umull	fp, sl, r2, r8
 101105c:	e0800100 	add	r0, r0, r0, lsl #2
 1011060:	e1a09129 	lsr	r9, r9, #2
 1011064:	e0899109 	add	r9, r9, r9, lsl #2
 1011068:	e0430000 	sub	r0, r3, r0
 101106c:	e79cb100 	ldr	fp, [ip, r0, lsl #2]
 1011070:	e1a0012a 	lsr	r0, sl, #2
 1011074:	e0469009 	sub	r9, r6, r9
 1011078:	e086a792 	umull	sl, r6, r2, r7
 101107c:	e0800100 	add	r0, r0, r0, lsl #2
		size -= 4;
 1011080:	e243a010 	sub	sl, r3, #16
		*base = patterns[pattern][size % 5];
 1011084:	e501b020 	str	fp, [r1, #-32]	; 0xffffffe0
 1011088:	e0488000 	sub	r8, r8, r0
 101108c:	e080ba92 	umull	fp, r0, r2, sl
 1011090:	e79c9109 	ldr	r9, [ip, r9, lsl #2]
 1011094:	e1a06126 	lsr	r6, r6, #2
 1011098:	e0866106 	add	r6, r6, r6, lsl #2
 101109c:	e501901c 	str	r9, [r1, #-28]	; 0xffffffe4
		size -= 4;
 10110a0:	e2439014 	sub	r9, r3, #20
		*base = patterns[pattern][size % 5];
 10110a4:	e79c8108 	ldr	r8, [ip, r8, lsl #2]
 10110a8:	e0476006 	sub	r6, r7, r6
 10110ac:	e1a0b120 	lsr	fp, r0, #2
 10110b0:	e0807992 	umull	r7, r0, r2, r9
 10110b4:	e5018018 	str	r8, [r1, #-24]	; 0xffffffe8
 10110b8:	e08bb10b 	add	fp, fp, fp, lsl #2
 10110bc:	e79c7106 	ldr	r7, [ip, r6, lsl #2]
		size -= 4;
 10110c0:	e2438018 	sub	r8, r3, #24
		*base = patterns[pattern][size % 5];
 10110c4:	e04aa00b 	sub	sl, sl, fp
 10110c8:	e086b892 	umull	fp, r6, r2, r8
 10110cc:	e1a00120 	lsr	r0, r0, #2
 10110d0:	e5017014 	str	r7, [r1, #-20]	; 0xffffffec
 10110d4:	e79ca10a 	ldr	sl, [ip, sl, lsl #2]
 10110d8:	e0800100 	add	r0, r0, r0, lsl #2
		size -= 4;
 10110dc:	e243701c 	sub	r7, r3, #28
		*base = patterns[pattern][size % 5];
 10110e0:	e1a06126 	lsr	r6, r6, #2
		size -= 4;
 10110e4:	e2433020 	sub	r3, r3, #32
		*base = patterns[pattern][size % 5];
 10110e8:	e501a010 	str	sl, [r1, #-16]
 10110ec:	e0499000 	sub	r9, r9, r0
 10110f0:	e080a792 	umull	sl, r0, r2, r7
 10110f4:	e79c9109 	ldr	r9, [ip, r9, lsl #2]
 10110f8:	e0866106 	add	r6, r6, r6, lsl #2
 10110fc:	e3530020 	cmp	r3, #32
 1011100:	e0488006 	sub	r8, r8, r6
 1011104:	e501900c 	str	r9, [r1, #-12]
 1011108:	e79c6108 	ldr	r6, [ip, r8, lsl #2]
 101110c:	e1a00120 	lsr	r0, r0, #2
 1011110:	e0800100 	add	r0, r0, r0, lsl #2
 1011114:	e5016008 	str	r6, [r1, #-8]
 1011118:	e0470000 	sub	r0, r7, r0
 101111c:	e2817020 	add	r7, r1, #32
 1011120:	e79c6100 	ldr	r6, [ip, r0, lsl #2]
 1011124:	e5016004 	str	r6, [r1, #-4]
		size -= 4;
 1011128:	1affffc1 	bne	1011034 <memtest_ddr+0x74>
		*base = patterns[pattern][size % 5];
 101112c:	e30c6ccd 	movw	r6, #52429	; 0xcccd
 1011130:	e081e10e 	add	lr, r1, lr, lsl #2
 1011134:	e1a00007 	mov	r0, r7
 1011138:	e34c6ccc 	movt	r6, #52428	; 0xcccc
 101113c:	e0402001 	sub	r2, r0, r1
 1011140:	e0837296 	umull	r7, r3, r6, r2
 1011144:	e1a03123 	lsr	r3, r3, #2
 1011148:	e0833103 	add	r3, r3, r3, lsl #2
 101114c:	e0423003 	sub	r3, r2, r3
 1011150:	e79c3103 	ldr	r3, [ip, r3, lsl #2]
 1011154:	e4813004 	str	r3, [r1], #4
	while(size > 4) {
 1011158:	e15e0001 	cmp	lr, r1
 101115c:	1afffff6 	bne	101113c <memtest_ddr+0x17c>
	d_printf(D_INFO, "memtest: DDR testing all ones");
 1011160:	e30b1ec4 	movw	r1, #48836	; 0xbec4
 1011164:	e3a00002 	mov	r0, #2
 1011168:	e3401106 	movt	r1, #262	; 0x106
		*base = patterns[pattern][size % 5];
 101116c:	e30f7fff 	movw	r7, #65535	; 0xffff
	d_printf(D_INFO, "memtest: DDR testing all ones");
 1011170:	ebfffb5e 	bl	100fef0 <d_printf>
		*base = patterns[pattern][size % 5];
 1011174:	e5950004 	ldr	r0, [r5, #4]
 1011178:	e30c1ccd 	movw	r1, #52429	; 0xcccd
 101117c:	e340707f 	movt	r7, #127	; 0x7f
 1011180:	e34c1ccc 	movt	r1, #52428	; 0xcccc
 1011184:	e1a03004 	mov	r3, r4
 1011188:	e3a02402 	mov	r2, #33554432	; 0x2000000
 101118c:	e58d4000 	str	r4, [sp]
		size -= 4;
 1011190:	e242b004 	sub	fp, r2, #4
		*base = patterns[pattern][size % 5];
 1011194:	e086c291 	umull	ip, r6, r1, r2
		size -= 4;
 1011198:	e242a008 	sub	sl, r2, #8
 101119c:	e242900c 	sub	r9, r2, #12
 10111a0:	e2428010 	sub	r8, r2, #16
 10111a4:	f5d3f030 	pld	[r3, #48]	; 0x30
		*base = patterns[pattern][size % 5];
 10111a8:	e08ecb91 	umull	ip, lr, r1, fp
 10111ac:	e2477008 	sub	r7, r7, #8
 10111b0:	e1a06126 	lsr	r6, r6, #2
 10111b4:	e08c4a91 	umull	r4, ip, r1, sl
 10111b8:	e0866106 	add	r6, r6, r6, lsl #2
 10111bc:	e1a0e12e 	lsr	lr, lr, #2
 10111c0:	e08ee10e 	add	lr, lr, lr, lsl #2
 10111c4:	e0426006 	sub	r6, r2, r6
 10111c8:	e7906106 	ldr	r6, [r0, r6, lsl #2]
 10111cc:	e1a0c12c 	lsr	ip, ip, #2
 10111d0:	e04be00e 	sub	lr, fp, lr
 10111d4:	e08b4991 	umull	r4, fp, r1, r9
 10111d8:	e08cc10c 	add	ip, ip, ip, lsl #2
 10111dc:	e5036020 	str	r6, [r3, #-32]	; 0xffffffe0
 10111e0:	e790610e 	ldr	r6, [r0, lr, lsl #2]
 10111e4:	e08e4891 	umull	r4, lr, r1, r8
 10111e8:	e04ac00c 	sub	ip, sl, ip
		size -= 4;
 10111ec:	e242a014 	sub	sl, r2, #20
		*base = patterns[pattern][size % 5];
 10111f0:	e1a0b12b 	lsr	fp, fp, #2
 10111f4:	e503601c 	str	r6, [r3, #-28]	; 0xffffffe4
 10111f8:	e0864a91 	umull	r4, r6, r1, sl
 10111fc:	e790c10c 	ldr	ip, [r0, ip, lsl #2]
 1011200:	e08bb10b 	add	fp, fp, fp, lsl #2
 1011204:	e1a0e12e 	lsr	lr, lr, #2
 1011208:	e049900b 	sub	r9, r9, fp
		size -= 4;
 101120c:	e242b018 	sub	fp, r2, #24
		*base = patterns[pattern][size % 5];
 1011210:	e503c018 	str	ip, [r3, #-24]	; 0xffffffe8
 1011214:	e08ee10e 	add	lr, lr, lr, lsl #2
 1011218:	e790c109 	ldr	ip, [r0, r9, lsl #2]
 101121c:	e0894b91 	umull	r4, r9, r1, fp
 1011220:	e1a06126 	lsr	r6, r6, #2
 1011224:	e048e00e 	sub	lr, r8, lr
		size -= 4;
 1011228:	e242801c 	sub	r8, r2, #28
		*base = patterns[pattern][size % 5];
 101122c:	e503c014 	str	ip, [r3, #-20]	; 0xffffffec
 1011230:	e0866106 	add	r6, r6, r6, lsl #2
 1011234:	e790e10e 	ldr	lr, [r0, lr, lsl #2]
 1011238:	e08c4891 	umull	r4, ip, r1, r8
 101123c:	e04a6006 	sub	r6, sl, r6
 1011240:	e1a09129 	lsr	r9, r9, #2
		size -= 4;
 1011244:	e2422020 	sub	r2, r2, #32
		*base = patterns[pattern][size % 5];
 1011248:	e503e010 	str	lr, [r3, #-16]
 101124c:	e0899109 	add	r9, r9, r9, lsl #2
 1011250:	e790e106 	ldr	lr, [r0, r6, lsl #2]
 1011254:	e3520020 	cmp	r2, #32
 1011258:	e1a0c12c 	lsr	ip, ip, #2
 101125c:	e04bb009 	sub	fp, fp, r9
 1011260:	e503e00c 	str	lr, [r3, #-12]
 1011264:	e08ce10c 	add	lr, ip, ip, lsl #2
 1011268:	e790610b 	ldr	r6, [r0, fp, lsl #2]
 101126c:	e283c020 	add	ip, r3, #32
 1011270:	e048e00e 	sub	lr, r8, lr
 1011274:	e5036008 	str	r6, [r3, #-8]
 1011278:	e790e10e 	ldr	lr, [r0, lr, lsl #2]
 101127c:	e503e004 	str	lr, [r3, #-4]
		size -= 4;
 1011280:	1a0000d0 	bne	10115c8 <memtest_ddr+0x608>
 1011284:	e59d4000 	ldr	r4, [sp]
		*base = patterns[pattern][size % 5];
 1011288:	e30ceccd 	movw	lr, #52429	; 0xcccd
 101128c:	e0837107 	add	r7, r3, r7, lsl #2
 1011290:	e34ceccc 	movt	lr, #52428	; 0xcccc
 1011294:	e04c1003 	sub	r1, ip, r3
 1011298:	e082619e 	umull	r6, r2, lr, r1
 101129c:	e1a02122 	lsr	r2, r2, #2
 10112a0:	e0822102 	add	r2, r2, r2, lsl #2
 10112a4:	e0412002 	sub	r2, r1, r2
 10112a8:	e7902102 	ldr	r2, [r0, r2, lsl #2]
 10112ac:	e4832004 	str	r2, [r3], #4
	while(size > 4) {
 10112b0:	e1570003 	cmp	r7, r3
 10112b4:	1afffff6 	bne	1011294 <memtest_ddr+0x2d4>
	d_printf(D_INFO, "memtest: DDR testing with counter");
 10112b8:	e30b1ee4 	movw	r1, #48868	; 0xbee4
 10112bc:	e3a00002 	mov	r0, #2
 10112c0:	e3401106 	movt	r1, #262	; 0x106
		*base = patterns[pattern][size % 5];
 10112c4:	e30f7fff 	movw	r7, #65535	; 0xffff
	d_printf(D_INFO, "memtest: DDR testing with counter");
 10112c8:	ebfffb08 	bl	100fef0 <d_printf>
		*base = patterns[pattern][size % 5];
 10112cc:	e5950008 	ldr	r0, [r5, #8]
 10112d0:	e30c1ccd 	movw	r1, #52429	; 0xcccd
 10112d4:	e340707f 	movt	r7, #127	; 0x7f
 10112d8:	e34c1ccc 	movt	r1, #52428	; 0xcccc
 10112dc:	e1a03004 	mov	r3, r4
 10112e0:	e3a02402 	mov	r2, #33554432	; 0x2000000
 10112e4:	e58d4000 	str	r4, [sp]
		size -= 4;
 10112e8:	e242b004 	sub	fp, r2, #4
		*base = patterns[pattern][size % 5];
 10112ec:	e086c291 	umull	ip, r6, r1, r2
		size -= 4;
 10112f0:	e242a008 	sub	sl, r2, #8
 10112f4:	e242900c 	sub	r9, r2, #12
 10112f8:	e2428010 	sub	r8, r2, #16
 10112fc:	f5d3f030 	pld	[r3, #48]	; 0x30
		*base = patterns[pattern][size % 5];
 1011300:	e08ecb91 	umull	ip, lr, r1, fp
 1011304:	e2477008 	sub	r7, r7, #8
 1011308:	e1a06126 	lsr	r6, r6, #2
 101130c:	e08c4a91 	umull	r4, ip, r1, sl
 1011310:	e0866106 	add	r6, r6, r6, lsl #2
 1011314:	e1a0e12e 	lsr	lr, lr, #2
 1011318:	e08ee10e 	add	lr, lr, lr, lsl #2
 101131c:	e0426006 	sub	r6, r2, r6
 1011320:	e7906106 	ldr	r6, [r0, r6, lsl #2]
 1011324:	e1a0c12c 	lsr	ip, ip, #2
 1011328:	e04be00e 	sub	lr, fp, lr
 101132c:	e08b4991 	umull	r4, fp, r1, r9
 1011330:	e08cc10c 	add	ip, ip, ip, lsl #2
 1011334:	e5036020 	str	r6, [r3, #-32]	; 0xffffffe0
 1011338:	e790610e 	ldr	r6, [r0, lr, lsl #2]
 101133c:	e08e4891 	umull	r4, lr, r1, r8
 1011340:	e04ac00c 	sub	ip, sl, ip
		size -= 4;
 1011344:	e242a014 	sub	sl, r2, #20
		*base = patterns[pattern][size % 5];
 1011348:	e1a0b12b 	lsr	fp, fp, #2
 101134c:	e503601c 	str	r6, [r3, #-28]	; 0xffffffe4
 1011350:	e0864a91 	umull	r4, r6, r1, sl
 1011354:	e790c10c 	ldr	ip, [r0, ip, lsl #2]
 1011358:	e08bb10b 	add	fp, fp, fp, lsl #2
 101135c:	e1a0e12e 	lsr	lr, lr, #2
 1011360:	e049900b 	sub	r9, r9, fp
		size -= 4;
 1011364:	e242b018 	sub	fp, r2, #24
		*base = patterns[pattern][size % 5];
 1011368:	e503c018 	str	ip, [r3, #-24]	; 0xffffffe8
 101136c:	e08ee10e 	add	lr, lr, lr, lsl #2
 1011370:	e790c109 	ldr	ip, [r0, r9, lsl #2]
 1011374:	e0894b91 	umull	r4, r9, r1, fp
 1011378:	e1a06126 	lsr	r6, r6, #2
 101137c:	e048e00e 	sub	lr, r8, lr
		size -= 4;
 1011380:	e242801c 	sub	r8, r2, #28
		*base = patterns[pattern][size % 5];
 1011384:	e503c014 	str	ip, [r3, #-20]	; 0xffffffec
 1011388:	e0866106 	add	r6, r6, r6, lsl #2
 101138c:	e790e10e 	ldr	lr, [r0, lr, lsl #2]
 1011390:	e08c4891 	umull	r4, ip, r1, r8
 1011394:	e04a6006 	sub	r6, sl, r6
 1011398:	e1a09129 	lsr	r9, r9, #2
		size -= 4;
 101139c:	e2422020 	sub	r2, r2, #32
		*base = patterns[pattern][size % 5];
 10113a0:	e503e010 	str	lr, [r3, #-16]
 10113a4:	e0899109 	add	r9, r9, r9, lsl #2
 10113a8:	e790e106 	ldr	lr, [r0, r6, lsl #2]
 10113ac:	e3520020 	cmp	r2, #32
 10113b0:	e1a0c12c 	lsr	ip, ip, #2
 10113b4:	e04bb009 	sub	fp, fp, r9
 10113b8:	e503e00c 	str	lr, [r3, #-12]
 10113bc:	e08ce10c 	add	lr, ip, ip, lsl #2
 10113c0:	e790610b 	ldr	r6, [r0, fp, lsl #2]
 10113c4:	e283c020 	add	ip, r3, #32
 10113c8:	e048e00e 	sub	lr, r8, lr
 10113cc:	e5036008 	str	r6, [r3, #-8]
 10113d0:	e790e10e 	ldr	lr, [r0, lr, lsl #2]
 10113d4:	e503e004 	str	lr, [r3, #-4]
		size -= 4;
 10113d8:	1a000078 	bne	10115c0 <memtest_ddr+0x600>
 10113dc:	e59d4000 	ldr	r4, [sp]
		*base = patterns[pattern][size % 5];
 10113e0:	e30ceccd 	movw	lr, #52429	; 0xcccd
 10113e4:	e0837107 	add	r7, r3, r7, lsl #2
 10113e8:	e34ceccc 	movt	lr, #52428	; 0xcccc
 10113ec:	e04c1003 	sub	r1, ip, r3
 10113f0:	e082619e 	umull	r6, r2, lr, r1
 10113f4:	e1a02122 	lsr	r2, r2, #2
 10113f8:	e0822102 	add	r2, r2, r2, lsl #2
 10113fc:	e0412002 	sub	r2, r1, r2
 1011400:	e7902102 	ldr	r2, [r0, r2, lsl #2]
 1011404:	e4832004 	str	r2, [r3], #4
	while(size > 4) {
 1011408:	e1570003 	cmp	r7, r3
 101140c:	1afffff6 	bne	10113ec <memtest_ddr+0x42c>
	d_printf(D_INFO, "memtest: DDR testing with alternating pattern");
 1011410:	e30b1f08 	movw	r1, #48904	; 0xbf08
 1011414:	e3a00002 	mov	r0, #2
 1011418:	e3401106 	movt	r1, #262	; 0x106
		*base = patterns[pattern][size % 5];
 101141c:	e30f6fff 	movw	r6, #65535	; 0xffff
	d_printf(D_INFO, "memtest: DDR testing with alternating pattern");
 1011420:	ebfffab2 	bl	100fef0 <d_printf>
		*base = patterns[pattern][size % 5];
 1011424:	e595100c 	ldr	r1, [r5, #12]
 1011428:	e30c2ccd 	movw	r2, #52429	; 0xcccd
 101142c:	e34c2ccc 	movt	r2, #52428	; 0xcccc
 1011430:	e3a03402 	mov	r3, #33554432	; 0x2000000
 1011434:	e340607f 	movt	r6, #127	; 0x7f
 1011438:	e58d6000 	str	r6, [sp]
		size -= 4;
 101143c:	e243b004 	sub	fp, r3, #4
		*base = patterns[pattern][size % 5];
 1011440:	e08e0392 	umull	r0, lr, r2, r3
		size -= 4;
 1011444:	e243a008 	sub	sl, r3, #8
 1011448:	f5d4f030 	pld	[r4, #48]	; 0x30
 101144c:	e243900c 	sub	r9, r3, #12
 1011450:	e2438010 	sub	r8, r3, #16
		*base = patterns[pattern][size % 5];
 1011454:	e08c0b92 	umull	r0, ip, r2, fp
 1011458:	e59d0000 	ldr	r0, [sp]
		size -= 4;
 101145c:	e2437014 	sub	r7, r3, #20
 1011460:	e2435018 	sub	r5, r3, #24
		*base = patterns[pattern][size % 5];
 1011464:	e1a0e12e 	lsr	lr, lr, #2
 1011468:	e2400008 	sub	r0, r0, #8
 101146c:	e08ee10e 	add	lr, lr, lr, lsl #2
 1011470:	e1a0c12c 	lsr	ip, ip, #2
 1011474:	e58d0000 	str	r0, [sp]
 1011478:	e0806a92 	umull	r6, r0, r2, sl
 101147c:	e043e00e 	sub	lr, r3, lr
 1011480:	e08cc10c 	add	ip, ip, ip, lsl #2
 1011484:	e791e10e 	ldr	lr, [r1, lr, lsl #2]
 1011488:	e04bc00c 	sub	ip, fp, ip
 101148c:	e08b6992 	umull	r6, fp, r2, r9
 1011490:	e504e020 	str	lr, [r4, #-32]	; 0xffffffe0
 1011494:	e1a00120 	lsr	r0, r0, #2
 1011498:	e791e10c 	ldr	lr, [r1, ip, lsl #2]
 101149c:	e08c6892 	umull	r6, ip, r2, r8
 10114a0:	e0800100 	add	r0, r0, r0, lsl #2
 10114a4:	e1a0b12b 	lsr	fp, fp, #2
 10114a8:	e504e01c 	str	lr, [r4, #-28]	; 0xffffffe4
 10114ac:	e08e6792 	umull	r6, lr, r2, r7
 10114b0:	e04a0000 	sub	r0, sl, r0
 10114b4:	e08bb10b 	add	fp, fp, fp, lsl #2
 10114b8:	e791a100 	ldr	sl, [r1, r0, lsl #2]
 10114bc:	e1a0012c 	lsr	r0, ip, #2
 10114c0:	e08c6592 	umull	r6, ip, r2, r5
 10114c4:	e049900b 	sub	r9, r9, fp
 10114c8:	e0800100 	add	r0, r0, r0, lsl #2
 10114cc:	e504a018 	str	sl, [r4, #-24]	; 0xffffffe8
 10114d0:	e791a109 	ldr	sl, [r1, r9, lsl #2]
 10114d4:	e1a0912e 	lsr	r9, lr, #2
		size -= 4;
 10114d8:	e243e01c 	sub	lr, r3, #28
		*base = patterns[pattern][size % 5];
 10114dc:	e0488000 	sub	r8, r8, r0
 10114e0:	e0806e92 	umull	r6, r0, r2, lr
 10114e4:	e504a014 	str	sl, [r4, #-20]	; 0xffffffec
 10114e8:	e0899109 	add	r9, r9, r9, lsl #2
 10114ec:	e7918108 	ldr	r8, [r1, r8, lsl #2]
 10114f0:	e1a0c12c 	lsr	ip, ip, #2
 10114f4:	e0477009 	sub	r7, r7, r9
 10114f8:	e08cc10c 	add	ip, ip, ip, lsl #2
 10114fc:	e5048010 	str	r8, [r4, #-16]
 1011500:	e1a00120 	lsr	r0, r0, #2
 1011504:	e7917107 	ldr	r7, [r1, r7, lsl #2]
 1011508:	e045c00c 	sub	ip, r5, ip
 101150c:	e0800100 	add	r0, r0, r0, lsl #2
		size -= 4;
 1011510:	e2433020 	sub	r3, r3, #32
 1011514:	e3530020 	cmp	r3, #32
		*base = patterns[pattern][size % 5];
 1011518:	e504700c 	str	r7, [r4, #-12]
 101151c:	e04e0000 	sub	r0, lr, r0
 1011520:	e791510c 	ldr	r5, [r1, ip, lsl #2]
 1011524:	e284c020 	add	ip, r4, #32
 1011528:	e5045008 	str	r5, [r4, #-8]
 101152c:	e7910100 	ldr	r0, [r1, r0, lsl #2]
 1011530:	e5040004 	str	r0, [r4, #-4]
		size -= 4;
 1011534:	1a00001f 	bne	10115b8 <memtest_ddr+0x5f8>
 1011538:	e59d6000 	ldr	r6, [sp]
		*base = patterns[pattern][size % 5];
 101153c:	e30c0ccd 	movw	r0, #52429	; 0xcccd
 1011540:	e34c0ccc 	movt	r0, #52428	; 0xcccc
 1011544:	e0846106 	add	r6, r4, r6, lsl #2
 1011548:	e04c2004 	sub	r2, ip, r4
 101154c:	e083e290 	umull	lr, r3, r0, r2
 1011550:	e1a03123 	lsr	r3, r3, #2
 1011554:	e0833103 	add	r3, r3, r3, lsl #2
 1011558:	e0423003 	sub	r3, r2, r3
 101155c:	e7913103 	ldr	r3, [r1, r3, lsl #2]
 1011560:	e4843004 	str	r3, [r4], #4
	while(size > 4) {
 1011564:	e1540006 	cmp	r4, r6
 1011568:	1afffff6 	bne	1011548 <memtest_ddr+0x588>
	free(ddr_block);
 101156c:	e59d0004 	ldr	r0, [sp, #4]
 1011570:	fa0031ce 	blx	101dcb0 <free>
	d_printf(D_INFO, "memtest: DDR testing passed and memory released");
 1011574:	e30b1f38 	movw	r1, #48952	; 0xbf38
 1011578:	e3a00002 	mov	r0, #2
 101157c:	e3401106 	movt	r1, #262	; 0x106
}
 1011580:	e28dd00c 	add	sp, sp, #12
 1011584:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "memtest: DDR testing passed and memory released");
 1011588:	eafffa58 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "memtest: DDR testing failed to allocate %d bytes", ddr_size);
 101158c:	e30b1e18 	movw	r1, #48664	; 0xbe18
 1011590:	e3a02402 	mov	r2, #33554432	; 0x2000000
 1011594:	e3401106 	movt	r1, #262	; 0x106
 1011598:	e3a00004 	mov	r0, #4
 101159c:	ebfffa53 	bl	100fef0 <d_printf>
	d_printf(D_ERROR, "memtest: DDR memory test failure - fatal");
 10115a0:	e30b1e4c 	movw	r1, #48716	; 0xbe4c
 10115a4:	e3a00004 	mov	r0, #4
 10115a8:	e3401106 	movt	r1, #262	; 0x106
 10115ac:	ebfffa4f 	bl	100fef0 <d_printf>
	exit(-1);
 10115b0:	e3e00000 	mvn	r0, #0
 10115b4:	fa002ed7 	blx	101d118 <exit>
		size -= 4;
 10115b8:	e1a0400c 	mov	r4, ip
 10115bc:	eaffff9e 	b	101143c <memtest_ddr+0x47c>
 10115c0:	e1a0300c 	mov	r3, ip
 10115c4:	eaffff47 	b	10112e8 <memtest_ddr+0x328>
 10115c8:	e1a0300c 	mov	r3, ip
 10115cc:	eafffeef 	b	1011190 <memtest_ddr+0x1d0>

010115d0 <memtest_block_write>:
	while(size > 4) {
 10115d0:	e3510004 	cmp	r1, #4
 10115d4:	912fff1e 	bxls	lr
 10115d8:	e241c004 	sub	ip, r1, #4
		*base = patterns[pattern][size % 5];
 10115dc:	e30d3be8 	movw	r3, #56296	; 0xdbe8
 10115e0:	e35c0020 	cmp	ip, #32
 10115e4:	e3403106 	movt	r3, #262	; 0x106
{
 10115e8:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
		*base = patterns[pattern][size % 5];
 10115ec:	e7932102 	ldr	r2, [r3, r2, lsl #2]
 10115f0:	9a000043 	bls	1011704 <memtest_block_write+0x134>
 10115f4:	e2415025 	sub	r5, r1, #37	; 0x25
 10115f8:	e2803040 	add	r3, r0, #64	; 0x40
 10115fc:	e3c5501f 	bic	r5, r5, #31
 1011600:	e30ceccd 	movw	lr, #52429	; 0xcccd
 1011604:	e0855003 	add	r5, r5, r3
 1011608:	e34ceccc 	movt	lr, #52428	; 0xcccc
 101160c:	e2803020 	add	r3, r0, #32
 1011610:	e084019e 	umull	r0, r4, lr, r1
		size -= 4;
 1011614:	e2417008 	sub	r7, r1, #8
 1011618:	e241600c 	sub	r6, r1, #12
 101161c:	f5d3f03c 	pld	[r3, #60]	; 0x3c
		*base = patterns[pattern][size % 5];
 1011620:	e0808c9e 	umull	r8, r0, lr, ip
 1011624:	e1a04124 	lsr	r4, r4, #2
 1011628:	e088979e 	umull	r9, r8, lr, r7
 101162c:	e0844104 	add	r4, r4, r4, lsl #2
 1011630:	e1a00120 	lsr	r0, r0, #2
 1011634:	e0800100 	add	r0, r0, r0, lsl #2
 1011638:	e0414004 	sub	r4, r1, r4
 101163c:	e7929104 	ldr	r9, [r2, r4, lsl #2]
 1011640:	e1a04128 	lsr	r4, r8, #2
 1011644:	e04cc000 	sub	ip, ip, r0
 1011648:	e080869e 	umull	r8, r0, lr, r6
 101164c:	e5039020 	str	r9, [r3, #-32]	; 0xffffffe0
 1011650:	e792810c 	ldr	r8, [r2, ip, lsl #2]
 1011654:	e084c104 	add	ip, r4, r4, lsl #2
		size -= 4;
 1011658:	e2414010 	sub	r4, r1, #16
		*base = patterns[pattern][size % 5];
 101165c:	e047700c 	sub	r7, r7, ip
 1011660:	e1a00120 	lsr	r0, r0, #2
 1011664:	e08c949e 	umull	r9, ip, lr, r4
 1011668:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
 101166c:	e7928107 	ldr	r8, [r2, r7, lsl #2]
 1011670:	e0800100 	add	r0, r0, r0, lsl #2
		size -= 4;
 1011674:	e2417014 	sub	r7, r1, #20
		*base = patterns[pattern][size % 5];
 1011678:	e0466000 	sub	r6, r6, r0
 101167c:	e5038018 	str	r8, [r3, #-24]	; 0xffffffe8
 1011680:	e080879e 	umull	r8, r0, lr, r7
 1011684:	e1a0c12c 	lsr	ip, ip, #2
 1011688:	e7928106 	ldr	r8, [r2, r6, lsl #2]
		size -= 4;
 101168c:	e2416018 	sub	r6, r1, #24
		*base = patterns[pattern][size % 5];
 1011690:	e08cc10c 	add	ip, ip, ip, lsl #2
 1011694:	e5038014 	str	r8, [r3, #-20]	; 0xffffffec
 1011698:	e044400c 	sub	r4, r4, ip
 101169c:	e1a00120 	lsr	r0, r0, #2
 10116a0:	e7928104 	ldr	r8, [r2, r4, lsl #2]
 10116a4:	e08c969e 	umull	r9, ip, lr, r6
 10116a8:	e0800100 	add	r0, r0, r0, lsl #2
		size -= 4;
 10116ac:	e241401c 	sub	r4, r1, #28
 10116b0:	e2411020 	sub	r1, r1, #32
		*base = patterns[pattern][size % 5];
 10116b4:	e5038010 	str	r8, [r3, #-16]
 10116b8:	e0477000 	sub	r7, r7, r0
 10116bc:	e080849e 	umull	r8, r0, lr, r4
 10116c0:	e7927107 	ldr	r7, [r2, r7, lsl #2]
 10116c4:	e1a0c12c 	lsr	ip, ip, #2
 10116c8:	e08cc10c 	add	ip, ip, ip, lsl #2
 10116cc:	e503700c 	str	r7, [r3, #-12]
 10116d0:	e1a00120 	lsr	r0, r0, #2
 10116d4:	e046600c 	sub	r6, r6, ip
 10116d8:	e7926106 	ldr	r6, [r2, r6, lsl #2]
 10116dc:	e241c004 	sub	ip, r1, #4
 10116e0:	e0800100 	add	r0, r0, r0, lsl #2
 10116e4:	e0444000 	sub	r4, r4, r0
 10116e8:	e5036008 	str	r6, [r3, #-8]
 10116ec:	e1a00003 	mov	r0, r3
 10116f0:	e7923104 	ldr	r3, [r2, r4, lsl #2]
 10116f4:	e5003004 	str	r3, [r0, #-4]
		size -= 4;
 10116f8:	e2803020 	add	r3, r0, #32
 10116fc:	e1550003 	cmp	r5, r3
 1011700:	1affffc2 	bne	1011610 <memtest_block_write+0x40>
		*base = patterns[pattern][size % 5];
 1011704:	e30ceccd 	movw	lr, #52429	; 0xcccd
 1011708:	e34ceccc 	movt	lr, #52428	; 0xcccc
 101170c:	e083419e 	umull	r4, r3, lr, r1
	while(size > 4) {
 1011710:	e35c0004 	cmp	ip, #4
		*base = patterns[pattern][size % 5];
 1011714:	e1a03123 	lsr	r3, r3, #2
 1011718:	e0833103 	add	r3, r3, r3, lsl #2
 101171c:	e0413003 	sub	r3, r1, r3
		size -= 4;
 1011720:	e1a0100c 	mov	r1, ip
		*base = patterns[pattern][size % 5];
 1011724:	e7923103 	ldr	r3, [r2, r3, lsl #2]
 1011728:	e24cc004 	sub	ip, ip, #4
 101172c:	e4803004 	str	r3, [r0], #4
	while(size > 4) {
 1011730:	8afffff5 	bhi	101170c <memtest_block_write+0x13c>
 1011734:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}

01011738 <memtest_block_verify>:
 *
 * @return	Returns the failing address or 0 if no failure occurs
 */
uint32_t memtest_block_verify(uint32_t *base, int pattern, uint32_t size)
{
	while(size > 4) {
 1011738:	e3520004 	cmp	r2, #4
 101173c:	9a000029 	bls	10117e8 <memtest_block_verify+0xb0>
{
 1011740:	e92d4030 	push	{r4, r5, lr}
		if(*base != patterns[pattern][size % 5]) {
 1011744:	e30ceccd 	movw	lr, #52429	; 0xcccd
 1011748:	e34ceccc 	movt	lr, #52428	; 0xcccc
 101174c:	e1a04000 	mov	r4, r0
 1011750:	e080c29e 	umull	ip, r0, lr, r2
 1011754:	e30d3be8 	movw	r3, #56296	; 0xdbe8
 1011758:	e3403106 	movt	r3, #262	; 0x106
{
 101175c:	e24dd00c 	sub	sp, sp, #12
		if(*base != patterns[pattern][size % 5]) {
 1011760:	e7935101 	ldr	r5, [r3, r1, lsl #2]
 1011764:	e5943000 	ldr	r3, [r4]
 1011768:	e1a01120 	lsr	r1, r0, #2
 101176c:	e0811101 	add	r1, r1, r1, lsl #2
 1011770:	e0421001 	sub	r1, r2, r1
 1011774:	e7950101 	ldr	r0, [r5, r1, lsl #2]
 1011778:	e1530000 	cmp	r3, r0
 101177c:	0284c004 	addeq	ip, r4, #4
 1011780:	0a000007 	beq	10117a4 <memtest_block_verify+0x6c>
 1011784:	ea00000e 	b	10117c4 <memtest_block_verify+0x8c>
 1011788:	e1a01121 	lsr	r1, r1, #2
 101178c:	e49c3004 	ldr	r3, [ip], #4
 1011790:	e0811101 	add	r1, r1, r1, lsl #2
 1011794:	e0421001 	sub	r1, r2, r1
 1011798:	e7950101 	ldr	r0, [r5, r1, lsl #2]
 101179c:	e1530000 	cmp	r3, r0
 10117a0:	1a000007 	bne	10117c4 <memtest_block_verify+0x8c>
				base, *base, patterns[pattern][size % 5]);

			return base;
		}
		base++;
		size -= 4;
 10117a4:	e2422004 	sub	r2, r2, #4
		base++;
 10117a8:	e1a0400c 	mov	r4, ip
	while(size > 4) {
 10117ac:	e3520004 	cmp	r2, #4
		if(*base != patterns[pattern][size % 5]) {
 10117b0:	e081329e 	umull	r3, r1, lr, r2
	while(size > 4) {
 10117b4:	8afffff3 	bhi	1011788 <memtest_block_verify+0x50>
	}

	return 0;
 10117b8:	e3a00000 	mov	r0, #0
}
 10117bc:	e28dd00c 	add	sp, sp, #12
 10117c0:	e8bd8030 	pop	{r4, r5, pc}
			d_printf(D_ERROR, "memtest: error verifying at addr 0x%08x (read: 0x%08x, expect: 0x%08x)", \
 10117c4:	e30b1f68 	movw	r1, #49000	; 0xbf68
 10117c8:	e58d0000 	str	r0, [sp]
 10117cc:	e3401106 	movt	r1, #262	; 0x106
 10117d0:	e1a02004 	mov	r2, r4
 10117d4:	e3a00004 	mov	r0, #4
 10117d8:	ebfff9c4 	bl	100fef0 <d_printf>
			return base;
 10117dc:	e1a00004 	mov	r0, r4
}
 10117e0:	e28dd00c 	add	sp, sp, #12
 10117e4:	e8bd8030 	pop	{r4, r5, pc}
	return 0;
 10117e8:	e3a00000 	mov	r0, #0
}
 10117ec:	e12fff1e 	bx	lr

010117f0 <mipi_csi_init>:
void mipi_csi_init()
{
	int status;
	QueueConf q_conf;

	d_printf(D_INFO, "mipi_csi: initialising...");
 10117f0:	e30b1fb0 	movw	r1, #49072	; 0xbfb0
{
 10117f4:	e92d4030 	push	{r4, r5, lr}
	d_printf(D_INFO, "mipi_csi: initialising...");
 10117f8:	e3401106 	movt	r1, #262	; 0x106
{
 10117fc:	e24dd01c 	sub	sp, sp, #28
	d_printf(D_INFO, "mipi_csi: initialising...");
 1011800:	e3a00002 	mov	r0, #2
	 * Set up the task queue.
	 */
	queue_conf_init(&q_conf);
	q_conf.capacity = MCSI_QUEUE_SIZE;

	status = queue_new_conf(&q_conf, &g_mipi_csi_state.item_queue) ;
 1011804:	e3064cb8 	movw	r4, #27832	; 0x6cb8
	d_printf(D_INFO, "mipi_csi: initialising...");
 1011808:	ebfff9b8 	bl	100fef0 <d_printf>
	status = queue_new_conf(&q_conf, &g_mipi_csi_state.item_queue) ;
 101180c:	e3404107 	movt	r4, #263	; 0x107
	queue_conf_init(&q_conf);
 1011810:	e28d0008 	add	r0, sp, #8
 1011814:	ebffd43c 	bl	100690c <queue_conf_init>
	q_conf.capacity = MCSI_QUEUE_SIZE;
 1011818:	e3a03040 	mov	r3, #64	; 0x40
	status = queue_new_conf(&q_conf, &g_mipi_csi_state.item_queue) ;
 101181c:	e28d0008 	add	r0, sp, #8
 1011820:	e1a01004 	mov	r1, r4
	q_conf.capacity = MCSI_QUEUE_SIZE;
 1011824:	e58d3008 	str	r3, [sp, #8]
	status = queue_new_conf(&q_conf, &g_mipi_csi_state.item_queue) ;
 1011828:	ebffd458 	bl	1006990 <queue_new_conf>

	if(status != CC_OK) {
 101182c:	e2502000 	subs	r2, r0, #0
 1011830:	1a000054 	bne	1011988 <mipi_csi_init+0x198>
		d_printf(D_ERROR, "mipi_csi: error initialising queue: %d", status);
		return;
	}

	d_printf(D_INFO, "mipi_csi: queue initialised");
 1011834:	e30b1ff4 	movw	r1, #49140	; 0xbff4
 1011838:	e3a00002 	mov	r0, #2
 101183c:	e3401106 	movt	r1, #262	; 0x106
 1011840:	ebfff9aa 	bl	100fef0 <d_printf>

	/*
	 * Initialise the AXI DMA peripheral.
	 */
	g_mipi_csi_state.mipi_dma_config = XAxiDma_LookupConfig(XPAR_MIPI_DMA_DEVICE_ID);
 1011844:	e3a00001 	mov	r0, #1
 1011848:	eb0010a5 	bl	1015ae4 <XAxiDma_LookupConfig>
 101184c:	e1a03000 	mov	r3, r0
	status = XAxiDma_CfgInitialize(&g_mipi_csi_state.mipi_dma, g_mipi_csi_state.mipi_dma_config);
 1011850:	e2840004 	add	r0, r4, #4
 1011854:	e1a01003 	mov	r1, r3
	g_mipi_csi_state.mipi_dma_config = XAxiDma_LookupConfig(XPAR_MIPI_DMA_DEVICE_ID);
 1011858:	e5843754 	str	r3, [r4, #1876]	; 0x754
	status = XAxiDma_CfgInitialize(&g_mipi_csi_state.mipi_dma, g_mipi_csi_state.mipi_dma_config);
 101185c:	eb000eb1 	bl	1015328 <XAxiDma_CfgInitialize>

	if(status != XST_SUCCESS) {
 1011860:	e2502000 	subs	r2, r0, #0
 1011864:	1a000041 	bne	1011970 <mipi_csi_init+0x180>
		d_printf(D_ERROR, "mipi_csi: error initialising AXIDMA: %d", status);
		return;
	}

	status = XAxiDma_Selftest(&g_mipi_csi_state.mipi_dma);
 1011868:	e2840004 	add	r0, r4, #4
 101186c:	eb0010b4 	bl	1015b44 <XAxiDma_Selftest>

	if(status != XST_SUCCESS) {
 1011870:	e2505000 	subs	r5, r0, #0
 1011874:	1a000049 	bne	10119a0 <mipi_csi_init+0x1b0>
		d_printf(D_ERROR, "mipi_csi: error during self test for AXIDMA: %d", status);
		return;
	}

	// Ensure scatter-gather is built into the peripheral
	D_ASSERT(XAxiDma_HasSg(&g_mipi_csi_state.mipi_dma));
 1011878:	e5943014 	ldr	r3, [r4, #20]
 101187c:	e3530000 	cmp	r3, #0
 1011880:	0a00004c 	beq	10119b8 <mipi_csi_init+0x1c8>
	d_printf(D_INFO, "mipi_csi: DMA config: has_mm2s=%d, has_s2mm=%d", g_mipi_csi_state.mipi_dma.HasMm2S, g_mipi_csi_state.mipi_dma.HasS2Mm);
 1011884:	e30c10a8 	movw	r1, #49320	; 0xc0a8
 1011888:	e594300c 	ldr	r3, [r4, #12]
 101188c:	e5942008 	ldr	r2, [r4, #8]
 1011890:	e3401106 	movt	r1, #262	; 0x106
 1011894:	e3a00002 	mov	r0, #2
 1011898:	ebfff994 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "mipi_csi: DMA initialisation done");
 101189c:	e30c10d8 	movw	r1, #49368	; 0xc0d8
 10118a0:	e3a00002 	mov	r0, #2
 10118a4:	e3401106 	movt	r1, #262	; 0x106
 10118a8:	ebfff990 	bl	100fef0 <d_printf>

	XAxiDma_IntrDisable(&g_mipi_csi_state.mipi_dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DMA_TO_DEVICE);
 10118ac:	e5943004 	ldr	r3, [r4, #4]
	XAxiDma_IntrDisable(&g_mipi_csi_state.mipi_dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DEVICE_TO_DMA);

	/*
	 * Prepare the peripheral with default settings and initial state machine position.
	 */
	g_mipi_csi_state.csi_bitclock = CSI_DEFAULT_BIT_CLOCK;
 10118b0:	eddf7a4c 	vldr	s15, [pc, #304]	; 10119e8 <mipi_csi_init+0x1f8>
 10118b4:	e59f1130 	ldr	r1, [pc, #304]	; 10119ec <mipi_csi_init+0x1fc>
 10118b8:	e5932000 	ldr	r2, [r3]
	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, g_mipi_csi_state.csi_bitclock);
 10118bc:	e59f012c 	ldr	r0, [pc, #300]	; 10119f0 <mipi_csi_init+0x200>
 10118c0:	eeb00a67 	vmov.f32	s0, s15
	XAxiDma_IntrDisable(&g_mipi_csi_state.mipi_dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DMA_TO_DEVICE);
 10118c4:	e3c22a05 	bic	r2, r2, #20480	; 0x5000
	*LocalAddr = Value;
 10118c8:	e5832000 	str	r2, [r3]
	return *(volatile u32 *) Addr;
 10118cc:	e5932030 	ldr	r2, [r3, #48]	; 0x30
	XAxiDma_IntrDisable(&g_mipi_csi_state.mipi_dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DEVICE_TO_DMA);
 10118d0:	e3c22a05 	bic	r2, r2, #20480	; 0x5000
	*LocalAddr = Value;
 10118d4:	e5832030 	str	r2, [r3, #48]	; 0x30
	g_mipi_csi_state.csi_bitclock = CSI_DEFAULT_BIT_CLOCK;
 10118d8:	edc17a00 	vstr	s15, [r1]
	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, g_mipi_csi_state.csi_bitclock);
 10118dc:	ebfff082 	bl	100daec <clkwiz_change_mipi_freq>

	//g_mipi_csi_state.flags |= MCSI_FLAG_CLOCK_IDLE_MODE_1;
	g_mipi_csi_state.flags |= MCSI_FLAG_CLOCK_IDLE_MODE_2;
 10118e0:	e3002762 	movw	r2, #1890	; 0x762
		d_printf(D_ERROR, "mipi_csi: attempt to use reserved datatype (0x00 ~ 0x03); ignoring request to change DT");
		g_mipi_csi_state.flags |= MCSI_FLAG_ERROR_PARAMETER;
		return;
	}

	g_mipi_csi_state.csi_data_type = data_type;
 10118e4:	e3a0002a 	mov	r0, #42	; 0x2a
	g_mipi_csi_state.flags |= MCSI_FLAG_CLOCK_IDLE_MODE_2;
 10118e8:	e19430b2 	ldrh	r3, [r4, r2]
	g_mipi_csi_state.csi_line_size = MCSI_DEFAULT_LINE_WIDTH;
 10118ec:	e3a0cb02 	mov	ip, #2048	; 0x800
	g_mipi_csi_state.csi_frame_wct = frame_wct;

	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 10118f0:	e30c10fc 	movw	r1, #49404	; 0xc0fc
	g_mipi_csi_state.csi_line_size = MCSI_DEFAULT_LINE_WIDTH;
 10118f4:	e342c000 	movt	ip, #8192	; 0x2000
	g_mipi_csi_state.csi_frame_wct = frame_wct;
 10118f8:	e300e778 	movw	lr, #1912	; 0x778
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 10118fc:	e3401106 	movt	r1, #262	; 0x106
	g_mipi_csi_state.flags |= MCSI_FLAG_CLOCK_IDLE_MODE_2;
 1011900:	e3833901 	orr	r3, r3, #16384	; 0x4000
	g_mipi_csi_state.csi_data_type = data_type;
 1011904:	e5c4077a 	strb	r0, [r4, #1914]	; 0x77a
	g_mipi_csi_state.flags |= MCSI_FLAG_CLOCK_IDLE_MODE_2;
 1011908:	e18430b2 	strh	r3, [r4, r2]
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 101190c:	e1a02000 	mov	r2, r0
 1011910:	e1a03005 	mov	r3, r5
 1011914:	e3a00002 	mov	r0, #2
	g_mipi_csi_state.csi_line_size = MCSI_DEFAULT_LINE_WIDTH;
 1011918:	e584c774 	str	ip, [r4, #1908]	; 0x774
	g_mipi_csi_state.csi_frame_wct = frame_wct;
 101191c:	e18450be 	strh	r5, [r4, lr]
	g_mipi_csi_state.state = MCSI_ST_IDLE;
 1011920:	e584575c 	str	r5, [r4, #1884]	; 0x75c
	g_mipi_csi_state.working = NULL;
 1011924:	e5845764 	str	r5, [r4, #1892]	; 0x764
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 1011928:	ebfff970 	bl	100fef0 <d_printf>
	dma_bd_create_ring(&g_mipi_csi_state.bd_ring);
 101192c:	e59f00c0 	ldr	r0, [pc, #192]	; 10119f4 <mipi_csi_init+0x204>
 1011930:	ebfff209 	bl	100e15c <dma_bd_create_ring>
	g_mipi_csi_state.header = memalign(32, sizeof(struct mipi_csi_wave_header_t));
 1011934:	e3001488 	movw	r1, #1160	; 0x488
 1011938:	e3a00020 	mov	r0, #32
 101193c:	fa003095 	blx	101db98 <memalign>
	if(g_mipi_csi_state.header == NULL) {
 1011940:	e3500000 	cmp	r0, #0
	g_mipi_csi_state.header = memalign(32, sizeof(struct mipi_csi_wave_header_t));
 1011944:	e5840768 	str	r0, [r4, #1896]	; 0x768
		d_printf(D_ERROR, "mipi_csi: unable to allocate %d bytes for wave header", sizeof(struct mipi_csi_wave_header_t));
 1011948:	030c1124 	movweq	r1, #49444	; 0xc124
	d_printf(D_ERROR, "mipi_csi: header block at 0x%08x", g_mipi_csi_state.header);
 101194c:	130c115c 	movwne	r1, #49500	; 0xc15c
 1011950:	11a02000 	movne	r2, r0
		d_printf(D_ERROR, "mipi_csi: unable to allocate %d bytes for wave header", sizeof(struct mipi_csi_wave_header_t));
 1011954:	03002488 	movweq	r2, #1160	; 0x488
 1011958:	03401106 	movteq	r1, #262	; 0x106
	d_printf(D_ERROR, "mipi_csi: header block at 0x%08x", g_mipi_csi_state.header);
 101195c:	13401106 	movtne	r1, #262	; 0x106
 1011960:	e3a00004 	mov	r0, #4
 1011964:	ebfff961 	bl	100fef0 <d_printf>
}
 1011968:	e28dd01c 	add	sp, sp, #28
 101196c:	e8bd8030 	pop	{r4, r5, pc}
		d_printf(D_ERROR, "mipi_csi: error initialising AXIDMA: %d", status);
 1011970:	e30c1010 	movw	r1, #49168	; 0xc010
 1011974:	e3a00004 	mov	r0, #4
 1011978:	e3401106 	movt	r1, #262	; 0x106
 101197c:	ebfff95b 	bl	100fef0 <d_printf>
}
 1011980:	e28dd01c 	add	sp, sp, #28
 1011984:	e8bd8030 	pop	{r4, r5, pc}
		d_printf(D_ERROR, "mipi_csi: error initialising queue: %d", status);
 1011988:	e30b1fcc 	movw	r1, #49100	; 0xbfcc
 101198c:	e3a00004 	mov	r0, #4
 1011990:	e3401106 	movt	r1, #262	; 0x106
 1011994:	ebfff955 	bl	100fef0 <d_printf>
}
 1011998:	e28dd01c 	add	sp, sp, #28
 101199c:	e8bd8030 	pop	{r4, r5, pc}
		d_printf(D_ERROR, "mipi_csi: error during self test for AXIDMA: %d", status);
 10119a0:	e30c1038 	movw	r1, #49208	; 0xc038
 10119a4:	e1a02005 	mov	r2, r5
 10119a8:	e3401106 	movt	r1, #262	; 0x106
 10119ac:	e3a00004 	mov	r0, #4
 10119b0:	ebfff94e 	bl	100fef0 <d_printf>
		return;
 10119b4:	eaffffeb 	b	1011968 <mipi_csi_init+0x178>
	D_ASSERT(XAxiDma_HasSg(&g_mipi_csi_state.mipi_dma));
 10119b8:	e3a00065 	mov	r0, #101	; 0x65
 10119bc:	e30c3068 	movw	r3, #49256	; 0xc068
 10119c0:	e30c207c 	movw	r2, #49276	; 0xc07c
 10119c4:	e3091678 	movw	r1, #38520	; 0x9678
 10119c8:	e58d0000 	str	r0, [sp]
 10119cc:	e3403106 	movt	r3, #262	; 0x106
 10119d0:	e3a00004 	mov	r0, #4
 10119d4:	e3402106 	movt	r2, #262	; 0x106
 10119d8:	e3401106 	movt	r1, #262	; 0x106
 10119dc:	ebfff943 	bl	100fef0 <d_printf>
 10119e0:	e3e00062 	mvn	r0, #98	; 0x62
 10119e4:	fa002dcb 	blx	101d118 <exit>
 10119e8:	43c80000 	.word	0x43c80000
 10119ec:	01077474 	.word	0x01077474
 10119f0:	01076c20 	.word	0x01076c20
 10119f4:	01077410 	.word	0x01077410

010119f8 <mipi_csi_set_datatype_and_frame_wct>:
	if(COND_UNLIKELY(data_type >= 0x00 && data_type <= 0x03)) {
 10119f8:	e3500003 	cmp	r0, #3
{
 10119fc:	e92d4010 	push	{r4, lr}
	if(COND_UNLIKELY(data_type >= 0x00 && data_type <= 0x03)) {
 1011a00:	9a00000c 	bls	1011a38 <mipi_csi_set_datatype_and_frame_wct+0x40>
	g_mipi_csi_state.csi_data_type = data_type;
 1011a04:	e306ccb8 	movw	ip, #27832	; 0x6cb8
 1011a08:	e1a0e001 	mov	lr, r1
 1011a0c:	e340c107 	movt	ip, #263	; 0x107
	g_mipi_csi_state.csi_frame_wct = frame_wct;
 1011a10:	e3004778 	movw	r4, #1912	; 0x778
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 1011a14:	e30c10fc 	movw	r1, #49404	; 0xc0fc
 1011a18:	e1a02000 	mov	r2, r0
	g_mipi_csi_state.csi_data_type = data_type;
 1011a1c:	e5cc077a 	strb	r0, [ip, #1914]	; 0x77a
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 1011a20:	e1a0300e 	mov	r3, lr
	g_mipi_csi_state.csi_frame_wct = frame_wct;
 1011a24:	e18ce0b4 	strh	lr, [ip, r4]
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 1011a28:	e3401106 	movt	r1, #262	; 0x106
 1011a2c:	e3a00002 	mov	r0, #2
}
 1011a30:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "mipi_csi: data_type=0x%02x, wct=0x%04x", data_type, frame_wct);
 1011a34:	eafff92d 	b	100fef0 <d_printf>
		d_printf(D_ERROR, "mipi_csi: attempt to use reserved datatype (0x00 ~ 0x03); ignoring request to change DT");
 1011a38:	e30c1180 	movw	r1, #49536	; 0xc180
 1011a3c:	e3a00004 	mov	r0, #4
 1011a40:	e3401106 	movt	r1, #262	; 0x106
 1011a44:	ebfff929 	bl	100fef0 <d_printf>
		g_mipi_csi_state.flags |= MCSI_FLAG_ERROR_PARAMETER;
 1011a48:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 1011a4c:	e3001762 	movw	r1, #1890	; 0x762
 1011a50:	e3403107 	movt	r3, #263	; 0x107
 1011a54:	e19320b1 	ldrh	r2, [r3, r1]
 1011a58:	e3822004 	orr	r2, r2, #4
 1011a5c:	e18320b1 	strh	r2, [r3, r1]
}
 1011a60:	e8bd8010 	pop	{r4, pc}

01011a64 <mipi_csi_generate_sg_list_for_waves>:
 * @param	wave_end		Ending wave index - must be more than or equal to starting index
 *
 * @param	q_item			Item in queue for additional tag information
 */
int mipi_csi_generate_sg_list_for_waves(struct mipi_csi_stream_queue_item_t *q_item)
{
 1011a64:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static int iter = 0;
	int status, n_waves, i, n;
	// XAxiDma_Bd bd_template;
	struct acq_buffer_t *wave;
	struct acq_buffer_t *next;
	struct dma_bd_ring_t *ring = g_mipi_csi_state.bd_ring;
 1011a68:	e3065cb8 	movw	r5, #27832	; 0x6cb8
{
 1011a6c:	e1a0a000 	mov	sl, r0
 1011a70:	e24dd03c 	sub	sp, sp, #60	; 0x3c
	struct dma_bd_ring_t *ring = g_mipi_csi_state.bd_ring;
 1011a74:	e3405107 	movt	r5, #263	; 0x107
	uint32_t total_wave_sz, total_wave_bytes, expect_total_bytes, pad, line_pad;
	uint32_t working_ptr = 0;
	uint32_t trig_buffer_size = 0;
	uint32_t *trig_buffer_ptr;

	d_start_timing(TMR_MIPI_SG_OVERALL);
 1011a78:	e3a000f1 	mov	r0, #241	; 0xf1
	struct dma_bd_ring_t *ring = g_mipi_csi_state.bd_ring;
 1011a7c:	e5954758 	ldr	r4, [r5, #1880]	; 0x758
	d_start_timing(TMR_MIPI_SG_OVERALL);
 1011a80:	ebfff9ad 	bl	101013c <d_start_timing>

	D_ASSERT(q_item->config.wave_start <= q_item->config.wave_end);
 1011a84:	e59a301c 	ldr	r3, [sl, #28]
 1011a88:	e59a8020 	ldr	r8, [sl, #32]
 1011a8c:	e1530008 	cmp	r3, r8
 1011a90:	8a0000c8 	bhi	1011db8 <mipi_csi_generate_sg_list_for_waves+0x354>
	n_waves = (q_item->config.wave_end - q_item->config.wave_start);
	q_item->ring = NULL;
 1011a94:	e3a02000 	mov	r2, #0
	 * that is needed to compute the BD list size.
	 *
	 * Wave bounds checking is handled gracefully elsewhere, so this assert shouldn't
	 * be harmful.
	 */
	D_ASSERT(acq_get_ll_pointer_in_base(q_item->config.wave_start, &wave, q_item->wave_buffer_first) == ACQRES_OK);
 1011a98:	e1a00003 	mov	r0, r3
	q_item->ring = NULL;
 1011a9c:	e58a2018 	str	r2, [sl, #24]
	D_ASSERT(acq_get_ll_pointer_in_base(q_item->config.wave_start, &wave, q_item->wave_buffer_first) == ACQRES_OK);
 1011aa0:	e28d1010 	add	r1, sp, #16
	q_item->calculated_size = 0;
 1011aa4:	e58a200c 	str	r2, [sl, #12]
	n_waves = (q_item->config.wave_end - q_item->config.wave_start);
 1011aa8:	e0488003 	sub	r8, r8, r3
	D_ASSERT(acq_get_ll_pointer_in_base(q_item->config.wave_start, &wave, q_item->wave_buffer_first) == ACQRES_OK);
 1011aac:	e59a2014 	ldr	r2, [sl, #20]
 1011ab0:	ebffef4a 	bl	100d7e0 <acq_get_ll_pointer_in_base>
 1011ab4:	e2506000 	subs	r6, r0, #0
 1011ab8:	1a0000ca 	bne	1011de8 <mipi_csi_generate_sg_list_for_waves+0x384>
	total_wave_sz = wave->pre_sz + wave->post_sz;
 1011abc:	e59d3010 	ldr	r3, [sp, #16]
	/*
	 * Reset the BD list to the start so we can start adding entries.  Pack the
	 * entries into the BD, using the acquisition helper function to calculate
	 * the remapped addresses.  Large transfers are split up by the BD library.
	 */
	d_start_timing(TMR_MIPI_SG_BDFILL);
 1011ac0:	e3a000f2 	mov	r0, #242	; 0xf2
	total_wave_sz = wave->pre_sz + wave->post_sz;
 1011ac4:	e5939014 	ldr	r9, [r3, #20]
 1011ac8:	e5933018 	ldr	r3, [r3, #24]
 1011acc:	e0899003 	add	r9, r9, r3
	d_start_timing(TMR_MIPI_SG_BDFILL);
 1011ad0:	ebfff999 	bl	101013c <d_start_timing>
	expect_total_bytes = n_waves * total_wave_sz;
 1011ad4:	e0030899 	mul	r3, r9, r8
	dma_bd_rewind(ring);
 1011ad8:	e1a00004 	mov	r0, r4
	expect_total_bytes = n_waves * total_wave_sz;
 1011adc:	e58d3008 	str	r3, [sp, #8]
	dma_bd_rewind(ring);
 1011ae0:	ebfff2f2 	bl	100e6b0 <dma_bd_rewind>

	/*
	 * Allocate trigger buffer block.  4 bytes per trigger index.  TODO:  Don't
	 * reallocate this on each cycle.
	 */
	if(g_mipi_csi_state.trig_buffer_ptr != NULL) {
 1011ae4:	e59507b8 	ldr	r0, [r5, #1976]	; 0x7b8
 1011ae8:	e3500000 	cmp	r0, #0
 1011aec:	0a000000 	beq	1011af4 <mipi_csi_generate_sg_list_for_waves+0x90>
		free(g_mipi_csi_state.trig_buffer_ptr);
 1011af0:	fa00306e 	blx	101dcb0 <free>
/*
 * Return the number of waves configured for the currently active acquisition.
 */
inline int acq_get_nwaves_request()
{
	return g_acq_state.num_acq_request;
 1011af4:	e305b318 	movw	fp, #21272	; 0x5318
	}

	trig_buffer_size = 4 * acq_get_nwaves_request();
	trig_buffer_size += trig_buffer_size & 7; // Ensure trigger buffer size is 64-bit aligned

	g_mipi_csi_state.trig_buffer_ptr = (uint32_t*)memalign(32, trig_buffer_size);
 1011af8:	e3a00020 	mov	r0, #32
 1011afc:	e340b107 	movt	fp, #263	; 0x107
	g_mipi_csi_state.header->seq = q_item->config.seq;
	g_mipi_csi_state.header->wave_stride = total_wave_sz;  // For now, assume no pre-header for each waveform transferred
	g_mipi_csi_state.header->wave_length = total_wave_sz;

	// Hmm, should we look at doing this via scatter-gather to reduce the copies made?
	g_mipi_csi_state.header->health = g_sysctrl_health;
 1011b00:	e3017f98 	movw	r7, #8088	; 0x1f98
	trig_buffer_size = 4 * acq_get_nwaves_request();
 1011b04:	e59b3774 	ldr	r3, [fp, #1908]	; 0x774
	g_mipi_csi_state.header->health = g_sysctrl_health;
 1011b08:	e340710c 	movt	r7, #268	; 0x10c
	trig_buffer_size = 4 * acq_get_nwaves_request();
 1011b0c:	e1a03103 	lsl	r3, r3, #2
	trig_buffer_size += trig_buffer_size & 7; // Ensure trigger buffer size is 64-bit aligned
 1011b10:	e2032007 	and	r2, r3, #7
 1011b14:	e0823003 	add	r3, r2, r3
 1011b18:	e1a04003 	mov	r4, r3
	g_mipi_csi_state.trig_buffer_ptr = (uint32_t*)memalign(32, trig_buffer_size);
 1011b1c:	e1a01003 	mov	r1, r3
	trig_buffer_size += trig_buffer_size & 7; // Ensure trigger buffer size is 64-bit aligned
 1011b20:	e58d300c 	str	r3, [sp, #12]
	g_mipi_csi_state.trig_buffer_ptr = (uint32_t*)memalign(32, trig_buffer_size);
 1011b24:	fa00301b 	blx	101db98 <memalign>
	memset(g_mipi_csi_state.trig_buffer_ptr, 0, trig_buffer_size);
 1011b28:	e1a02004 	mov	r2, r4
 1011b2c:	e3a01000 	mov	r1, #0
	g_mipi_csi_state.trig_buffer_ptr = (uint32_t*)memalign(32, trig_buffer_size);
 1011b30:	e58507b8 	str	r0, [r5, #1976]	; 0x7b8
	memset(g_mipi_csi_state.trig_buffer_ptr, 0, trig_buffer_size);
 1011b34:	fa00349d 	blx	101edb0 <memset>
	memset(g_mipi_csi_state.header, 0x00, sizeof(struct mipi_csi_wave_header_t));
 1011b38:	e3002488 	movw	r2, #1160	; 0x488
 1011b3c:	e3a01000 	mov	r1, #0
 1011b40:	e5950768 	ldr	r0, [r5, #1896]	; 0x768
 1011b44:	fa003499 	blx	101edb0 <memset>
	g_mipi_csi_state.header->magic_header = MCSI_MAGIC_HEADER_WAVES;
 1011b48:	e5954768 	ldr	r4, [r5, #1896]	; 0x768
	g_mipi_csi_state.header->subpkt = 1;   // Always '1' for now
 1011b4c:	e3a00001 	mov	r0, #1
	g_mipi_csi_state.header->n_waves_request = acq_get_nwaves_request();
 1011b50:	e59bc774 	ldr	ip, [fp, #1908]	; 0x774
	g_mipi_csi_state.header->magic_header = MCSI_MAGIC_HEADER_WAVES;
 1011b54:	e28f3fb5 	add	r3, pc, #724	; 0x2d4
 1011b58:	e1c320d0 	ldrd	r2, [r3]
	g_mipi_csi_state.header->n_waves_done = acq_get_nwaves_done();
 1011b5c:	e59b177c 	ldr	r1, [fp, #1916]	; 0x77c
	g_mipi_csi_state.header->health = g_sysctrl_health;
 1011b60:	e284b030 	add	fp, r4, #48	; 0x30
	g_mipi_csi_state.header->start_wave_index = q_item->config.wave_start;
 1011b64:	e59ae01c 	ldr	lr, [sl, #28]
	g_mipi_csi_state.header->n_waves_request = acq_get_nwaves_request();
 1011b68:	e584c010 	str	ip, [r4, #16]
	g_mipi_csi_state.header->end_wave_index = q_item->config.wave_end;
 1011b6c:	e59ac020 	ldr	ip, [sl, #32]
	g_mipi_csi_state.header->magic_header = MCSI_MAGIC_HEADER_WAVES;
 1011b70:	e1c420f0 	strd	r2, [r4]
	g_mipi_csi_state.header->seq = q_item->config.seq;
 1011b74:	e59a3030 	ldr	r3, [sl, #48]	; 0x30
	g_mipi_csi_state.header->n_waves_done = acq_get_nwaves_done();
 1011b78:	e5841014 	str	r1, [r4, #20]
	g_mipi_csi_state.header->subpkt = 1;   // Always '1' for now
 1011b7c:	e1c400ba 	strh	r0, [r4, #10]
	g_mipi_csi_state.header->seq = q_item->config.seq;
 1011b80:	e584300c 	str	r3, [r4, #12]
	g_mipi_csi_state.header->health = g_sysctrl_health;
 1011b84:	e8b7000f 	ldm	r7!, {r0, r1, r2, r3}
	g_mipi_csi_state.header->start_wave_index = q_item->config.wave_start;
 1011b88:	e584e018 	str	lr, [r4, #24]
	g_mipi_csi_state.header->end_wave_index = q_item->config.wave_end;
 1011b8c:	e584c01c 	str	ip, [r4, #28]
	g_mipi_csi_state.header->stats = g_mipi_csi_state.stats;
 1011b90:	e284c050 	add	ip, r4, #80	; 0x50
	g_mipi_csi_state.header->wave_stride = total_wave_sz;  // For now, assume no pre-header for each waveform transferred
 1011b94:	e5849020 	str	r9, [r4, #32]
	g_mipi_csi_state.header->wave_length = total_wave_sz;
 1011b98:	e5849024 	str	r9, [r4, #36]	; 0x24
	g_mipi_csi_state.header->stats = g_mipi_csi_state.stats;
 1011b9c:	e59fe294 	ldr	lr, [pc, #660]	; 1011e38 <mipi_csi_generate_sg_list_for_waves+0x3d4>
	g_mipi_csi_state.header->health = g_sysctrl_health;
 1011ba0:	e8ab000f 	stmia	fp!, {r0, r1, r2, r3}
 1011ba4:	e897000f 	ldm	r7, {r0, r1, r2, r3}
 1011ba8:	e88b000f 	stm	fp, {r0, r1, r2, r3}
	g_mipi_csi_state.header->stats = g_mipi_csi_state.stats;
 1011bac:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 1011bb0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 1011bb4:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 1011bb8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 1011bbc:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 1011bc0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}

	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.header, MCSI_HEADER_SIZE, 0, NULL);
 1011bc4:	e3a03000 	mov	r3, #0
	g_mipi_csi_state.header->stats = g_mipi_csi_state.stats;
 1011bc8:	e89e0003 	ldm	lr, {r0, r1}
	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.header, MCSI_HEADER_SIZE, 0, NULL);
 1011bcc:	e3a02c02 	mov	r2, #512	; 0x200
	g_mipi_csi_state.header->stats = g_mipi_csi_state.stats;
 1011bd0:	e88c0003 	stm	ip, {r0, r1}
	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.header, MCSI_HEADER_SIZE, 0, NULL);
 1011bd4:	e1a01004 	mov	r1, r4
 1011bd8:	e58d3000 	str	r3, [sp]
 1011bdc:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011be0:	ebfff335 	bl	100e8bc <dma_bd_add_large_sg_entry>
	/*
	 * As soon as we meet an invalid wave (non-acquired) we assume that the rest
	 * of the waveforms are duff, and so end the streamout of waveforms and pad
	 * the packet with zero bytes.
	 */
	g_mipi_csi_state.header->wavebuffer_ptr = working_ptr;
 1011be4:	e5953768 	ldr	r3, [r5, #1896]	; 0x768
	trig_buffer_ptr = g_mipi_csi_state.trig_buffer_ptr;

	for(i = 0; i < n_waves; i++) {
 1011be8:	e3580000 	cmp	r8, #0
	g_mipi_csi_state.header->wavebuffer_ptr = working_ptr;
 1011bec:	e3a02c02 	mov	r2, #512	; 0x200
	trig_buffer_ptr = g_mipi_csi_state.trig_buffer_ptr;
 1011bf0:	e595b7b8 	ldr	fp, [r5, #1976]	; 0x7b8
	g_mipi_csi_state.header->wavebuffer_ptr = working_ptr;
 1011bf4:	e5832028 	str	r2, [r3, #40]	; 0x28
	for(i = 0; i < n_waves; i++) {
 1011bf8:	da000082 	ble	1011e08 <mipi_csi_generate_sg_list_for_waves+0x3a4>
 1011bfc:	e59d0010 	ldr	r0, [sp, #16]
 1011c00:	e24bb004 	sub	fp, fp, #4
	total_wave_bytes = 0;
 1011c04:	e3a07000 	mov	r7, #0
 1011c08:	ea000026 	b	1011ca8 <mipi_csi_generate_sg_list_for_waves+0x244>
		}

		// acq_dma_address_helper_debug(wave, addr_helper);
		// d_printf(D_RAW, "%08x\r\n", wave->trigger_at);

		dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, addr_helper.pre_upper_start, addr_helper.pre_upper_end - addr_helper.pre_upper_start, 0, NULL);
 1011c0c:	e59d2020 	ldr	r2, [sp, #32]
 1011c10:	e1a03004 	mov	r3, r4
 1011c14:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
		}

		d_printf(D_RAW, " %08x\r\n", wave->trigger_at);
		*/

		total_wave_bytes += total_wave_sz;
 1011c18:	e0877009 	add	r7, r7, r9
		dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, addr_helper.pre_upper_start, addr_helper.pre_upper_end - addr_helper.pre_upper_start, 0, NULL);
 1011c1c:	e58d4000 	str	r4, [sp]
 1011c20:	e1a01002 	mov	r1, r2
 1011c24:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011c28:	e04c2002 	sub	r2, ip, r2
 1011c2c:	ebfff322 	bl	100e8bc <dma_bd_add_large_sg_entry>
		dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, addr_helper.pre_lower_start, addr_helper.pre_lower_end - addr_helper.pre_lower_start, 0, NULL);
 1011c30:	e59d2018 	ldr	r2, [sp, #24]
 1011c34:	e1a03004 	mov	r3, r4
 1011c38:	e59dc01c 	ldr	ip, [sp, #28]
 1011c3c:	e58d4000 	str	r4, [sp]
 1011c40:	e1a01002 	mov	r1, r2
 1011c44:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011c48:	e04c2002 	sub	r2, ip, r2
 1011c4c:	ebfff31a 	bl	100e8bc <dma_bd_add_large_sg_entry>
		dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, addr_helper.post_start, addr_helper.post_end - addr_helper.post_start, 0, NULL);
 1011c50:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
 1011c54:	e1a03004 	mov	r3, r4
 1011c58:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
 1011c5c:	e58d4000 	str	r4, [sp]
 1011c60:	e1a01002 	mov	r1, r2
 1011c64:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011c68:	e04c2002 	sub	r2, ip, r2
 1011c6c:	ebfff312 	bl	100e8bc <dma_bd_add_large_sg_entry>
		*(trig_buffer_ptr + i) = (wave->trigger_at & 0x07) << 24;
 1011c70:	e59d0010 	ldr	r0, [sp, #16]

		// End of list?
		if(acq_next_ll_pointer(wave, &next) != ACQRES_OK) {
 1011c74:	e28d1014 	add	r1, sp, #20
		*(trig_buffer_ptr + i) = (wave->trigger_at & 0x07) << 24;
 1011c78:	e590300c 	ldr	r3, [r0, #12]
 1011c7c:	e1a03c03 	lsl	r3, r3, #24
 1011c80:	e2033407 	and	r3, r3, #117440512	; 0x7000000
 1011c84:	e5ab3004 	str	r3, [fp, #4]!
		if(acq_next_ll_pointer(wave, &next) != ACQRES_OK) {
 1011c88:	ebffeeed 	bl	100d844 <acq_next_ll_pointer>
 1011c8c:	e3500000 	cmp	r0, #0
 1011c90:	1a000008 	bne	1011cb8 <mipi_csi_generate_sg_list_for_waves+0x254>
	for(i = 0; i < n_waves; i++) {
 1011c94:	e2866001 	add	r6, r6, #1
			break;
		}

		wave = next;
 1011c98:	e59d0014 	ldr	r0, [sp, #20]
	for(i = 0; i < n_waves; i++) {
 1011c9c:	e1580006 	cmp	r8, r6
		wave = next;
 1011ca0:	e58d0010 	str	r0, [sp, #16]
	for(i = 0; i < n_waves; i++) {
 1011ca4:	0a000003 	beq	1011cb8 <mipi_csi_generate_sg_list_for_waves+0x254>
		if(acq_dma_address_helper(wave, &addr_helper) != ACQRES_OK) {
 1011ca8:	e28d1018 	add	r1, sp, #24
 1011cac:	ebffe782 	bl	100babc <acq_dma_address_helper>
 1011cb0:	e2504000 	subs	r4, r0, #0
 1011cb4:	0affffd4 	beq	1011c0c <mipi_csi_generate_sg_list_for_waves+0x1a8>
 1011cb8:	e59d3008 	ldr	r3, [sp, #8]
 1011cbc:	e0431007 	sub	r1, r3, r7

	/*
	 * Pad the wave buffer to the required length.
	 */
	pad = expect_total_bytes - total_wave_bytes;
	if(pad > 0) {
 1011cc0:	e3510000 	cmp	r1, #0
 1011cc4:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011cc8:	1a000035 	bne	1011da4 <mipi_csi_generate_sg_list_for_waves+0x340>

	/*
	 * Add the trigger buffer pointer.
	 */
	//d_printf(D_INFO, "add entry: 0x%08x size %d", g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size);
	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size, 0, NULL);
 1011ccc:	e59d800c 	ldr	r8, [sp, #12]
 1011cd0:	e3a06000 	mov	r6, #0
	working_ptr += total_wave_bytes + pad;
 1011cd4:	e59dc008 	ldr	ip, [sp, #8]
	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size, 0, NULL);
 1011cd8:	e1a03006 	mov	r3, r6
 1011cdc:	e58d6000 	str	r6, [sp]
 1011ce0:	e1a02008 	mov	r2, r8
 1011ce4:	e59517b8 	ldr	r1, [r5, #1976]	; 0x7b8
	working_ptr += total_wave_bytes + pad;
 1011ce8:	e28c7c02 	add	r7, ip, #512	; 0x200
	}

	//d_printf(D_INFO, "tb:%d eb:%d pad:%d line_pad:%d", total_wave_bytes, expect_total_bytes, pad, line_pad);

	d_stop_timing(TMR_MIPI_SG_BDFILL);
	g_mipi_csi_state.stats.last_sg_bd_time_us = d_read_timing_us(TMR_MIPI_SG_BDFILL);
 1011cec:	e59f4148 	ldr	r4, [pc, #328]	; 1011e3c <mipi_csi_generate_sg_list_for_waves+0x3d8>
	dma_bd_add_large_sg_entry(g_mipi_csi_state.bd_ring, (uint32_t)g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size, 0, NULL);
 1011cf0:	ebfff2f1 	bl	100e8bc <dma_bd_add_large_sg_entry>
	g_mipi_csi_state.header->tagbuffer_ptr = working_ptr;
 1011cf4:	e5950768 	ldr	r0, [r5, #1896]	; 0x768
	working_ptr += trig_buffer_size;
 1011cf8:	e0881007 	add	r1, r8, r7
	line_pad = (MCSI_DEFAULT_LINE_WIDTH - (working_ptr % MCSI_DEFAULT_LINE_WIDTH));
 1011cfc:	e7ea1051 	ubfx	r1, r1, #0, #11
		dma_bd_add_zero_sg_entry(g_mipi_csi_state.bd_ring, line_pad, 0, NULL);
 1011d00:	e1a03006 	mov	r3, r6
 1011d04:	e1a02006 	mov	r2, r6
 1011d08:	e2611b02 	rsb	r1, r1, #2048	; 0x800
	g_mipi_csi_state.header->tagbuffer_ptr = working_ptr;
 1011d0c:	e580702c 	str	r7, [r0, #44]	; 0x2c
		dma_bd_add_zero_sg_entry(g_mipi_csi_state.bd_ring, line_pad, 0, NULL);
 1011d10:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011d14:	ebfff370 	bl	100eadc <dma_bd_add_zero_sg_entry>
	d_stop_timing(TMR_MIPI_SG_BDFILL);
 1011d18:	e3a000f2 	mov	r0, #242	; 0xf2
 1011d1c:	ebfff922 	bl	10101ac <d_stop_timing>
	g_mipi_csi_state.stats.last_sg_bd_time_us = d_read_timing_us(TMR_MIPI_SG_BDFILL);
 1011d20:	e3a000f2 	mov	r0, #242	; 0xf2
 1011d24:	ebfff95b 	bl	1010298 <d_read_timing_us>

	/*
	 * Ensure the header is cache flushed, so that the DMA peripheral can read it correctly
	 * Ensure the tag buffer is cache flushed.
	 */
	Xil_DCacheFlushRange((INTPTR)g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size);
 1011d28:	e1a01008 	mov	r1, r8
 1011d2c:	e59507b8 	ldr	r0, [r5, #1976]	; 0x7b8
	g_mipi_csi_state.stats.last_sg_bd_time_us = d_read_timing_us(TMR_MIPI_SG_BDFILL);
 1011d30:	ed840a00 	vstr	s0, [r4]
	Xil_DCacheFlushRange((INTPTR)g_mipi_csi_state.trig_buffer_ptr, trig_buffer_size);
 1011d34:	eb00223c 	bl	101a62c <Xil_DCacheFlushRange>
	Xil_DCacheFlushRange((INTPTR)g_mipi_csi_state.header, sizeof(struct mipi_csi_wave_header_t));
 1011d38:	e3001488 	movw	r1, #1160	; 0x488
 1011d3c:	e5950768 	ldr	r0, [r5, #1896]	; 0x768
 1011d40:	eb002239 	bl	101a62c <Xil_DCacheFlushRange>

	/*
	 * Pass the BD for transmission.  This function handles caching too.  We shouldn't
	 * try to change any data in memory at this point though, as the behaviour is undefined.
	 */
	status = dma_bd_start(&g_mipi_csi_state.mipi_dma, g_mipi_csi_state.bd_ring, BD_STFLAGS_TRANSMIT /* | BD_STFLAGS_DUMP_DEBUG */);
 1011d44:	e2440e7b 	sub	r0, r4, #1968	; 0x7b0
 1011d48:	e3a02001 	mov	r2, #1
 1011d4c:	e5951758 	ldr	r1, [r5, #1880]	; 0x758
 1011d50:	ebfff4c4 	bl	100f068 <dma_bd_start>
	q_item->calculated_size = dma_bd_get_total_block_size(g_mipi_csi_state.bd_ring);
 1011d54:	e5953758 	ldr	r3, [r5, #1880]	; 0x758

	if (status != BD_RES_OK) {
 1011d58:	e2508000 	subs	r8, r0, #0
	q_item->calculated_size = dma_bd_get_total_block_size(g_mipi_csi_state.bd_ring);
 1011d5c:	e5933034 	ldr	r3, [r3, #52]	; 0x34
 1011d60:	e58a300c 	str	r3, [sl, #12]
	if (status != BD_RES_OK) {
 1011d64:	1a000029 	bne	1011e10 <mipi_csi_generate_sg_list_for_waves+0x3ac>

	//d_printf(D_INFO, "pad: %8d  calc_size: %8d", pad, q_item->calculated_size);

	//d_printf(D_INFO, "mipi_csi: list sent to DMA...");

	d_stop_timing(TMR_MIPI_SG_OVERALL);
 1011d68:	e3a000f1 	mov	r0, #241	; 0xf1
 1011d6c:	ebfff90e 	bl	10101ac <d_stop_timing>
	g_mipi_csi_state.stats.last_sg_total_time_us = d_read_timing_us(TMR_MIPI_SG_OVERALL);
 1011d70:	e3a000f1 	mov	r0, #241	; 0xf1
 1011d74:	ebfff947 	bl	1010298 <d_read_timing_us>
	g_mipi_csi_state.stats.num_bds_created += dma_bd_get_total_bd_count(g_mipi_csi_state.bd_ring);
 1011d78:	e5952758 	ldr	r2, [r5, #1880]	; 0x758
 1011d7c:	e2443024 	sub	r3, r4, #36	; 0x24
 1011d80:	e14462dc 	ldrd	r6, [r4, #-44]	; 0xffffffd4

	//d_dump_malloc_info();

	return CSIRES_OK;
}
 1011d84:	e1a00008 	mov	r0, r8
	g_mipi_csi_state.stats.last_sg_total_time_us = d_read_timing_us(TMR_MIPI_SG_OVERALL);
 1011d88:	ed040a01 	vstr	s0, [r4, #-4]
/*
 * Get total number of BDs in given ring.
 */
inline uint64_t dma_bd_get_total_bd_count(struct dma_bd_ring_t *ring)
{
	return ring->total_bd_count;
 1011d8c:	e5922030 	ldr	r2, [r2, #48]	; 0x30
	g_mipi_csi_state.stats.num_bds_created += dma_bd_get_total_bd_count(g_mipi_csi_state.bd_ring);
 1011d90:	e0964002 	adds	r4, r6, r2
 1011d94:	e2a75000 	adc	r5, r7, #0
 1011d98:	e14340f8 	strd	r4, [r3, #-8]
}
 1011d9c:	e28dd03c 	add	sp, sp, #60	; 0x3c
 1011da0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dma_bd_add_zero_sg_entry(g_mipi_csi_state.bd_ring, pad, 0, NULL);
 1011da4:	e3a03000 	mov	r3, #0
 1011da8:	e1a02003 	mov	r2, r3
 1011dac:	ebfff34a 	bl	100eadc <dma_bd_add_zero_sg_entry>
 1011db0:	e5950758 	ldr	r0, [r5, #1880]	; 0x758
 1011db4:	eaffffc4 	b	1011ccc <mipi_csi_generate_sg_list_for_waves+0x268>
	D_ASSERT(q_item->config.wave_start <= q_item->config.wave_end);
 1011db8:	e30c3068 	movw	r3, #49256	; 0xc068
 1011dbc:	e30c21d8 	movw	r2, #49624	; 0xc1d8
 1011dc0:	e3091678 	movw	r1, #38520	; 0x9678
 1011dc4:	e3403106 	movt	r3, #262	; 0x106
 1011dc8:	e3402106 	movt	r2, #262	; 0x106
 1011dcc:	e3a000ba 	mov	r0, #186	; 0xba
 1011dd0:	e58d0000 	str	r0, [sp]
	D_ASSERT(acq_get_ll_pointer_in_base(q_item->config.wave_start, &wave, q_item->wave_buffer_first) == ACQRES_OK);
 1011dd4:	e3a00004 	mov	r0, #4
 1011dd8:	e3401106 	movt	r1, #262	; 0x106
 1011ddc:	ebfff843 	bl	100fef0 <d_printf>
 1011de0:	e3e00062 	mvn	r0, #98	; 0x62
 1011de4:	fa002ccb 	blx	101d118 <exit>
 1011de8:	e3a000c6 	mov	r0, #198	; 0xc6
 1011dec:	e30c3068 	movw	r3, #49256	; 0xc068
 1011df0:	e30c2210 	movw	r2, #49680	; 0xc210
 1011df4:	e3091678 	movw	r1, #38520	; 0x9678
 1011df8:	e58d0000 	str	r0, [sp]
 1011dfc:	e3403106 	movt	r3, #262	; 0x106
 1011e00:	e3402106 	movt	r2, #262	; 0x106
 1011e04:	eafffff2 	b	1011dd4 <mipi_csi_generate_sg_list_for_waves+0x370>
	for(i = 0; i < n_waves; i++) {
 1011e08:	e59d1008 	ldr	r1, [sp, #8]
 1011e0c:	eaffffab 	b	1011cc0 <mipi_csi_generate_sg_list_for_waves+0x25c>
		d_printf(D_ERROR, "mipi_csi: fatal error passing BD ring to hardware: %d", status);
 1011e10:	e30c1278 	movw	r1, #49784	; 0xc278
 1011e14:	e3a00004 	mov	r0, #4
 1011e18:	e1a02008 	mov	r2, r8
 1011e1c:	e3401106 	movt	r1, #262	; 0x106
 1011e20:	ebfff832 	bl	100fef0 <d_printf>
		exit(-1);
 1011e24:	e3e00000 	mvn	r0, #0
 1011e28:	fa002cba 	blx	101d118 <exit>
 1011e2c:	e320f000 	nop	{0}
 1011e30:	65566157 	.word	0x65566157
 1011e34:	50fa0053 	.word	0x50fa0053
 1011e38:	01077438 	.word	0x01077438
 1011e3c:	0107746c 	.word	0x0107746c

01011e40 <mipi_csi_process_queue_item>:
/*
 * Process an enqueued item and generate the required AXIDMA operations for it
 * to happen.
 */
void mipi_csi_process_queue_item(struct mipi_csi_stream_queue_item_t *q_item)
{
 1011e40:	e92d4030 	push	{r4, r5, lr}
	uint32_t status;
	int send_packet = 0;

	D_ASSERT(q_item != NULL);
 1011e44:	e2505000 	subs	r5, r0, #0
{
 1011e48:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(q_item != NULL);
 1011e4c:	0a000023 	beq	1011ee0 <mipi_csi_process_queue_item+0xa0>
	g_mipi_csi_state.working = q_item;
 1011e50:	e3064cb8 	movw	r4, #27832	; 0x6cb8

	q_item->data_type = g_mipi_csi_state.csi_data_type;
	q_item->wct_header = g_mipi_csi_state.csi_frame_wct;

	switch(q_item->item_type) {
 1011e54:	e5953000 	ldr	r3, [r5]
	g_mipi_csi_state.working = q_item;
 1011e58:	e3404107 	movt	r4, #263	; 0x107
	q_item->wct_header = g_mipi_csi_state.csi_frame_wct;
 1011e5c:	e3002778 	movw	r2, #1912	; 0x778
	q_item->data_type = g_mipi_csi_state.csi_data_type;
 1011e60:	e5d4177a 	ldrb	r1, [r4, #1914]	; 0x77a
	g_mipi_csi_state.working = q_item;
 1011e64:	e5845764 	str	r5, [r4, #1892]	; 0x764
	switch(q_item->item_type) {
 1011e68:	e3530003 	cmp	r3, #3
	q_item->data_type = g_mipi_csi_state.csi_data_type;
 1011e6c:	e5c51004 	strb	r1, [r5, #4]
	q_item->wct_header = g_mipi_csi_state.csi_frame_wct;
 1011e70:	e19420b2 	ldrh	r2, [r4, r2]
 1011e74:	e1c520b6 	strh	r2, [r5, #6]
	switch(q_item->item_type) {
 1011e78:	1a00002c 	bne	1011f30 <mipi_csi_process_queue_item+0xf0>
			}
			break;
		*/

		case MCSI_TYPE_WAVEFORM_RANGE:
			mipi_csi_send_fifo_reset();
 1011e7c:	eb0000de 	bl	10121fc <mipi_csi_send_fifo_reset>
			if(mipi_csi_generate_sg_list_for_waves(q_item) == CSIRES_OK) {
 1011e80:	e1a00005 	mov	r0, r5
 1011e84:	ebfffef6 	bl	1011a64 <mipi_csi_generate_sg_list_for_waves>
 1011e88:	e3500000 	cmp	r0, #0
 1011e8c:	1a000011 	bne	1011ed8 <mipi_csi_process_queue_item+0x98>
			D_ASSERT(0);
			return;
	}

	if(send_packet) {
		D_ASSERT(q_item->calculated_size > 0);
 1011e90:	e595300c 	ldr	r3, [r5, #12]
 1011e94:	e3530000 	cmp	r3, #0
 1011e98:	0a00001c 	beq	1011f10 <mipi_csi_process_queue_item+0xd0>

		g_mipi_csi_state.transfer_size = q_item->calculated_size;
		g_mipi_csi_state.transfer_rem = q_item->calculated_size;
		g_mipi_csi_state.state = MCSI_ST_WAIT_FOR_XFER;
 1011e9c:	e3a02001 	mov	r2, #1

		d_start_timing(TMR_MIPI_PERFORMANCE);
 1011ea0:	e3a000f0 	mov	r0, #240	; 0xf0
		g_mipi_csi_state.transfer_size = q_item->calculated_size;
 1011ea4:	e584376c 	str	r3, [r4, #1900]	; 0x76c
		g_mipi_csi_state.transfer_rem = q_item->calculated_size;
 1011ea8:	e5843770 	str	r3, [r4, #1904]	; 0x770
		g_mipi_csi_state.state = MCSI_ST_WAIT_FOR_XFER;
 1011eac:	e584275c 	str	r2, [r4, #1884]	; 0x75c
		d_start_timing(TMR_MIPI_PERFORMANCE);
 1011eb0:	ebfff8a1 	bl	101013c <d_start_timing>
		mipi_csi_transfer_packet(q_item);
 1011eb4:	e1a00005 	mov	r0, r5
 1011eb8:	eb000156 	bl	1012418 <mipi_csi_transfer_packet>

		GLOBAL_IRQ_DISABLE();
 1011ebc:	f10c0080 	cpsid	i
		g_mipi_csi_state.flags |= MCSI_FLAG_TRANSFER_RUNNING;
		g_mipi_csi_state.flags &= ~MCSI_FLAG_STOP_DONE;
 1011ec0:	e3002762 	movw	r2, #1890	; 0x762
 1011ec4:	e19430b2 	ldrh	r3, [r4, r2]
 1011ec8:	e3c33b01 	bic	r3, r3, #1024	; 0x400
 1011ecc:	e3833c01 	orr	r3, r3, #256	; 0x100
 1011ed0:	e18430b2 	strh	r3, [r4, r2]
		GLOBAL_IRQ_ENABLE();
 1011ed4:	f1080080 	cpsie	i
	}
}
 1011ed8:	e28dd00c 	add	sp, sp, #12
 1011edc:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(q_item != NULL);
 1011ee0:	e30c3068 	movw	r3, #49256	; 0xc068
 1011ee4:	e30c22b0 	movw	r2, #49840	; 0xc2b0
 1011ee8:	e3091678 	movw	r1, #38520	; 0x9678
 1011eec:	e3403106 	movt	r3, #262	; 0x106
 1011ef0:	e3402106 	movt	r2, #262	; 0x106
 1011ef4:	e3a00f5e 	mov	r0, #376	; 0x178
 1011ef8:	e58d0000 	str	r0, [sp]
			D_ASSERT(0);
 1011efc:	e3a00004 	mov	r0, #4
 1011f00:	e3401106 	movt	r1, #262	; 0x106
 1011f04:	ebfff7f9 	bl	100fef0 <d_printf>
 1011f08:	e3e00062 	mvn	r0, #98	; 0x62
 1011f0c:	fa002c81 	blx	101d118 <exit>
		D_ASSERT(q_item->calculated_size > 0);
 1011f10:	e3000196 	movw	r0, #406	; 0x196
 1011f14:	e30c3068 	movw	r3, #49256	; 0xc068
 1011f18:	e30c22dc 	movw	r2, #49884	; 0xc2dc
 1011f1c:	e3091678 	movw	r1, #38520	; 0x9678
 1011f20:	e58d0000 	str	r0, [sp]
 1011f24:	e3403106 	movt	r3, #262	; 0x106
 1011f28:	e3402106 	movt	r2, #262	; 0x106
 1011f2c:	eafffff2 	b	1011efc <mipi_csi_process_queue_item+0xbc>
			d_printf(D_INFO, "@ 0x%08x .. 0x%02x %d %d", q_item, q_item->item_type, q_item->config.wave_start, q_item->config.wave_end);
 1011f30:	e595c020 	ldr	ip, [r5, #32]
 1011f34:	e30c12c0 	movw	r1, #49856	; 0xc2c0
 1011f38:	e1a02005 	mov	r2, r5
 1011f3c:	e3401106 	movt	r1, #262	; 0x106
 1011f40:	e3a00002 	mov	r0, #2
 1011f44:	e58dc004 	str	ip, [sp, #4]
 1011f48:	e595c01c 	ldr	ip, [r5, #28]
 1011f4c:	e58dc000 	str	ip, [sp]
 1011f50:	ebfff7e6 	bl	100fef0 <d_printf>
			D_ASSERT(0);
 1011f54:	e3000191 	movw	r0, #401	; 0x191
 1011f58:	e30c3068 	movw	r3, #49256	; 0xc068
 1011f5c:	e30b2334 	movw	r2, #45876	; 0xb334
 1011f60:	e3091678 	movw	r1, #38520	; 0x9678
 1011f64:	e58d0000 	str	r0, [sp]
 1011f68:	e3403106 	movt	r3, #262	; 0x106
 1011f6c:	e3402106 	movt	r2, #262	; 0x106
 1011f70:	eaffffe1 	b	1011efc <mipi_csi_process_queue_item+0xbc>

01011f74 <mipi_csi_tick>:
/*
 * Tick controller.  Should be run frequently to allow the controller to process all
 * queued requests promptly.
 */
void mipi_csi_tick()
{
 1011f74:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static int match_ctr = 0;
	uint32_t lines, line_size, status;

	switch(g_mipi_csi_state.state) {
 1011f78:	e3064cb8 	movw	r4, #27832	; 0x6cb8
 1011f7c:	e3404107 	movt	r4, #263	; 0x107
{
 1011f80:	e24dd034 	sub	sp, sp, #52	; 0x34
	switch(g_mipi_csi_state.state) {
 1011f84:	e594575c 	ldr	r5, [r4, #1884]	; 0x75c
 1011f88:	e3550001 	cmp	r5, #1
 1011f8c:	0a000001 	beq	1011f98 <mipi_csi_tick+0x24>
					//mipi_csi_stop();
				}
			}
			break;
	}
}
 1011f90:	e28dd034 	add	sp, sp, #52	; 0x34
 1011f94:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	res = _FAB_CFG_ACCESS(reg);
 1011f98:	e3a07000 	mov	r7, #0
 1011f9c:	e34473c0 	movt	r7, #17344	; 0x43c0
 1011fa0:	e597310c 	ldr	r3, [r7, #268]	; 0x10c
			if(fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_DONE)) {
 1011fa4:	e2136001 	ands	r6, r3, #1
 1011fa8:	0a000007 	beq	1011fcc <mipi_csi_tick+0x58>
				if(g_mipi_csi_state.transfer_rem > 0) {
 1011fac:	e5945770 	ldr	r5, [r4, #1904]	; 0x770
 1011fb0:	e3550000 	cmp	r5, #0
 1011fb4:	0a000011 	beq	1012000 <mipi_csi_tick+0x8c>
					mipi_csi_send_eof();
 1011fb8:	eb0000c8 	bl	10122e0 <mipi_csi_send_eof>
					mipi_csi_transfer_packet(g_mipi_csi_state.working);
 1011fbc:	e5940764 	ldr	r0, [r4, #1892]	; 0x764
}
 1011fc0:	e28dd034 	add	sp, sp, #52	; 0x34
 1011fc4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
					mipi_csi_transfer_packet(g_mipi_csi_state.working);
 1011fc8:	ea000112 	b	1012418 <mipi_csi_transfer_packet>
				if(XAxiDma_ReadReg(g_mipi_csi_state.mipi_dma.RegBase, XAXIDMA_CDESC_OFFSET) == XAxiDma_ReadReg(g_mipi_csi_state.mipi_dma.RegBase, XAXIDMA_TDESC_OFFSET)) {
 1011fcc:	e5943004 	ldr	r3, [r4, #4]
	return *(volatile u32 *) Addr;
 1011fd0:	e5932008 	ldr	r2, [r3, #8]
 1011fd4:	e5933010 	ldr	r3, [r3, #16]
 1011fd8:	e1530002 	cmp	r3, r2
 1011fdc:	1affffeb 	bne	1011f90 <mipi_csi_tick+0x1c>
					if(match_ctr > 1000) {
 1011fe0:	e3048040 	movw	r8, #16448	; 0x4040
 1011fe4:	e3408107 	movt	r8, #263	; 0x107
 1011fe8:	e5982000 	ldr	r2, [r8]
 1011fec:	e3520ffa 	cmp	r2, #1000	; 0x3e8
 1011ff0:	d2825001 	addle	r5, r2, #1
 1011ff4:	ca000021 	bgt	1012080 <mipi_csi_tick+0x10c>
					match_ctr++;
 1011ff8:	e5885000 	str	r5, [r8]
}
 1011ffc:	eaffffe3 	b	1011f90 <mipi_csi_tick+0x1c>
					d_stop_timing(TMR_MIPI_PERFORMANCE);
 1012000:	e3a000f0 	mov	r0, #240	; 0xf0
 1012004:	ebfff868 	bl	10101ac <d_stop_timing>
					g_mipi_csi_state.stats.last_transfer_time_us = d_read_timing_us(TMR_MIPI_PERFORMANCE);
 1012008:	e3a000f0 	mov	r0, #240	; 0xf0
 101200c:	ebfff8a1 	bl	1010298 <d_read_timing_us>
					g_mipi_csi_state.stats.last_transfer_perf_mbs = g_mipi_csi_state.transfer_size / (float)g_mipi_csi_state.stats.last_transfer_time_us;
 1012010:	e594376c 	ldr	r3, [r4, #1900]	; 0x76c
					g_mipi_csi_state.stats.total_transfer_time_us += (int)g_mipi_csi_state.stats.last_transfer_time_us;
 1012014:	e2841e7b 	add	r1, r4, #1968	; 0x7b0
 1012018:	eefd7ac0 	vcvt.s32.f32	s15, s0
 101201c:	e14160d8 	ldrd	r6, [r1, #-8]
					g_mipi_csi_state.stats.last_transfer_time_us = d_read_timing_us(TMR_MIPI_PERFORMANCE);
 1012020:	ed010a05 	vstr	s0, [r1, #-20]	; 0xffffffec
					g_mipi_csi_state.stats.total_transfer_time_us += (int)g_mipi_csi_state.stats.last_transfer_time_us;
 1012024:	ee17ca90 	vmov	ip, s15
					g_mipi_csi_state.stats.last_transfer_perf_mbs = g_mipi_csi_state.transfer_size / (float)g_mipi_csi_state.stats.last_transfer_time_us;
 1012028:	ee073a90 	vmov	s15, r3
					g_mipi_csi_state.stats.total_transfer_time_us += (int)g_mipi_csi_state.stats.last_transfer_time_us;
 101202c:	e096800c 	adds	r8, r6, ip
 1012030:	e0a79fcc 	adc	r9, r7, ip, asr #31
					g_mipi_csi_state.stats.last_transfer_perf_mbs = g_mipi_csi_state.transfer_size / (float)g_mipi_csi_state.stats.last_transfer_time_us;
 1012034:	e2843e7a 	add	r3, r4, #1952	; 0x7a0
 1012038:	eef87a67 	vcvt.f32.u32	s15, s15
					g_mipi_csi_state.stats.total_transfer_time_us += (int)g_mipi_csi_state.stats.last_transfer_time_us;
 101203c:	e14180f8 	strd	r8, [r1, #-8]
					g_mipi_csi_state.stats.last_transfer_perf_mbs = g_mipi_csi_state.transfer_size / (float)g_mipi_csi_state.stats.last_transfer_time_us;
 1012040:	ee877a80 	vdiv.f32	s14, s15, s0
 1012044:	ed837a00 	vstr	s14, [r3]
					mipi_csi_send_eof();
 1012048:	eb0000a4 	bl	10122e0 <mipi_csi_send_eof>
					g_mipi_csi_state.flags &= ~MCSI_FLAG_TRANSFER_RUNNING;
 101204c:	e3000762 	movw	r0, #1890	; 0x762
					g_mipi_csi_state.done = 1;
 1012050:	e5d41760 	ldrb	r1, [r4, #1888]	; 0x760
					g_mipi_csi_state.flags &= ~MCSI_FLAG_TRANSFER_RUNNING;
 1012054:	e19420b0 	ldrh	r2, [r4, r0]
					match_ctr = 0;
 1012058:	e3043040 	movw	r3, #16448	; 0x4040
 101205c:	e3403107 	movt	r3, #263	; 0x107
					g_mipi_csi_state.working = NULL;
 1012060:	e5845764 	str	r5, [r4, #1892]	; 0x764
					g_mipi_csi_state.done = 1;
 1012064:	e3811001 	orr	r1, r1, #1
					g_mipi_csi_state.state = MCSI_ST_IDLE;
 1012068:	e584575c 	str	r5, [r4, #1884]	; 0x75c
					g_mipi_csi_state.flags &= ~MCSI_FLAG_TRANSFER_RUNNING;
 101206c:	e3c22c01 	bic	r2, r2, #256	; 0x100
					g_mipi_csi_state.done = 1;
 1012070:	e5c41760 	strb	r1, [r4, #1888]	; 0x760
					g_mipi_csi_state.flags &= ~MCSI_FLAG_TRANSFER_RUNNING;
 1012074:	e18420b0 	strh	r2, [r4, r0]
					match_ctr = 0;
 1012078:	e5835000 	str	r5, [r3]
 101207c:	eaffffc3 	b	1011f90 <mipi_csi_tick+0x1c>
						d_printf(D_ERROR, "mipi_csi: stall? (%d)", match_ctr);
 1012080:	e30c12f8 	movw	r1, #49912	; 0xc2f8
 1012084:	e3a00004 	mov	r0, #4
 1012088:	e3401106 	movt	r1, #262	; 0x106
 101208c:	ebfff797 	bl	100fef0 <d_printf>
						dma_bd_debug_dump(g_mipi_csi_state.bd_ring);
 1012090:	e5940758 	ldr	r0, [r4, #1880]	; 0x758
 1012094:	ebfff346 	bl	100edb4 <dma_bd_debug_dump>
						d_printf(D_INFO, "Ndone %08x (RV:%d, RR:%d, SA:%d, mipi_state:%d, ctrl_state:%d, DMACR:%08x, DMASR:%08x, CDESC:%08x, TDESC:%08x, SGCTL:%08x), "
 1012098:	e5943004 	ldr	r3, [r4, #4]
 101209c:	e30c1310 	movw	r1, #49936	; 0xc310
	res = _FAB_CFG_ACCESS(reg);
 10120a0:	e597210c 	ldr	r2, [r7, #268]	; 0x10c
 10120a4:	e3401106 	movt	r1, #262	; 0x106
 10120a8:	e5970104 	ldr	r0, [r7, #260]	; 0x104
 10120ac:	e597c100 	ldr	ip, [r7, #256]	; 0x100
 10120b0:	e5939000 	ldr	r9, [r3]
 10120b4:	e7e54a52 	ubfx	r4, r2, #20, #6
 10120b8:	e593a004 	ldr	sl, [r3, #4]
 10120bc:	e1a07d22 	lsr	r7, r2, #26
 10120c0:	e593b008 	ldr	fp, [r3, #8]
 */
static inline uint32_t fabcfg_read_masked(uint32_t reg, uint32_t mask, int shift)
{
	reg &= FAB_CFG_ADDR_MASK;

	return (fabcfg_read(reg) >> shift) & mask;
 10120c4:	e6ff0070 	uxth	r0, r0
 10120c8:	e593c010 	ldr	ip, [r3, #16]
 10120cc:	e7e0e752 	ubfx	lr, r2, #14, #1
 10120d0:	e593302c 	ldr	r3, [r3, #44]	; 0x2c
 10120d4:	e58d0024 	str	r0, [sp, #36]	; 0x24
 10120d8:	e3a00002 	mov	r0, #2
 10120dc:	e58dc01c 	str	ip, [sp, #28]
 10120e0:	e7e0c6d2 	ubfx	ip, r2, #13, #1
 10120e4:	e58d3020 	str	r3, [sp, #32]
 10120e8:	e7e03652 	ubfx	r3, r2, #12, #1
 10120ec:	e1cda1f4 	strd	sl, [sp, #20]
 10120f0:	e58d9010 	str	r9, [sp, #16]
 10120f4:	e58d6028 	str	r6, [sp, #40]	; 0x28
 10120f8:	e58d7008 	str	r7, [sp, #8]
 10120fc:	e58d400c 	str	r4, [sp, #12]
 1012100:	e88d5000 	stm	sp, {ip, lr}
 1012104:	ebfff779 	bl	100fef0 <d_printf>
						match_ctr = 0;
 1012108:	eaffffba 	b	1011ff8 <mipi_csi_tick+0x84>

0101210c <mipi_csi_get_status>:

/*
 * Return a status report combining hardware (FPGA) and software state.
 */
void mipi_csi_get_status(struct mipi_csi_status_t *status)
{
 101210c:	e92d4070 	push	{r4, r5, r6, lr}
 1012110:	e1a05000 	mov	r5, r0
	uint32_t stat_a_reg;

	GLOBAL_IRQ_DISABLE();
 1012114:	f10c0080 	cpsid	i

	status->flags = g_mipi_csi_state.flags;
 1012118:	e3064cb8 	movw	r4, #27832	; 0x6cb8
 101211c:	e3003762 	movw	r3, #1890	; 0x762
 1012120:	e3404107 	movt	r4, #263	; 0x107
 1012124:	e19420b3 	ldrh	r2, [r4, r3]
	status->data_rem = g_mipi_csi_state.transfer_rem;
 1012128:	e5943770 	ldr	r3, [r4, #1904]	; 0x770
	status->queue_size = queue_size(g_mipi_csi_state.item_queue);
 101212c:	e5940000 	ldr	r0, [r4]
	status->flags = g_mipi_csi_state.flags;
 1012130:	e1c520b0 	strh	r2, [r5]
	status->data_rem = g_mipi_csi_state.transfer_rem;
 1012134:	e5853002 	str	r3, [r5, #2]
	status->queue_size = queue_size(g_mipi_csi_state.item_queue);
 1012138:	ebffd247 	bl	1006a5c <queue_size>
	res = _FAB_CFG_ACCESS(reg);
 101213c:	e3a03000 	mov	r3, #0
 1012140:	e1c500b6 	strh	r0, [r5, #6]
 1012144:	e34433c0 	movt	r3, #17344	; 0x43c0
 1012148:	e593310c 	ldr	r3, [r3, #268]	; 0x10c

	stat_a_reg = fabcfg_read(FAB_CFG_CSI_STATUS_A);

	if(stat_a_reg & CSI_STATUS_A_DONE)
 101214c:	e3130001 	tst	r3, #1
		status->flags |= MCSI_FLAG_SPECIAL_HW_DSTATE;
 1012150:	11d520b0 	ldrhne	r2, [r5]
 1012154:	13822901 	orrne	r2, r2, #16384	; 0x4000
 1012158:	11c520b0 	strhne	r2, [r5]

	if(stat_a_reg & CSI_STATUS_A_RUNNING)
 101215c:	e3130004 	tst	r3, #4
		status->flags |= MCSI_FLAG_SPECIAL_HW_RSTATE;
 1012160:	11d530b0 	ldrhne	r3, [r5]

	g_mipi_csi_state.flags &= ~MCSI_FLAG_ERROR_MASK;
 1012164:	e3002762 	movw	r2, #1890	; 0x762
		status->flags |= MCSI_FLAG_SPECIAL_HW_RSTATE;
 1012168:	11e03883 	mvnne	r3, r3, lsl #17
 101216c:	11e038a3 	mvnne	r3, r3, lsr #17
 1012170:	11c530b0 	strhne	r3, [r5]
	g_mipi_csi_state.flags &= ~MCSI_FLAG_ERROR_MASK;
 1012174:	e19430b2 	ldrh	r3, [r4, r2]
 1012178:	e3c3300e 	bic	r3, r3, #14
 101217c:	e18430b2 	strh	r3, [r4, r2]

	GLOBAL_IRQ_ENABLE();
 1012180:	f1080080 	cpsie	i
}
 1012184:	e8bd8070 	pop	{r4, r5, r6, pc}

01012188 <mipi_csi_get_size_report>:

/*
 * Return a size report.
 */
void mipi_csi_get_size_report(struct mipi_tx_size_resp_t *status)
{
 1012188:	e92d4070 	push	{r4, r5, r6, lr}
 101218c:	e1a06000 	mov	r6, r0
	GLOBAL_IRQ_DISABLE();
 1012190:	f10c0080 	cpsid	i
 * Return the number of waves done (have completed acquisition for.)  The number
 * of waves done is copied when the acquisition is stopped.
 */
inline int acq_get_nwaves_done()
{
	return g_acq_state.num_acq_made_done;
 1012194:	e3055318 	movw	r5, #21272	; 0x5318

	status->all_waves_size = acq_get_nwaves_done() * acq_get_wave_size_bytes(ACQ_REGION_ALL);
 1012198:	e3a00003 	mov	r0, #3
 101219c:	e3405107 	movt	r5, #263	; 0x107
 10121a0:	e595477c 	ldr	r4, [r5, #1916]	; 0x77c
 10121a4:	ebffedf9 	bl	100d990 <acq_get_wave_size_bytes>
	status->trigger_data_size = acq_get_nwaves_done() * sizeof(struct acq_trigger_data_resp_t);
 10121a8:	e595377c 	ldr	r3, [r5, #1916]	; 0x77c
	status->all_waves_size = acq_get_nwaves_done() * acq_get_wave_size_bytes(ACQ_REGION_ALL);
 10121ac:	e0040094 	mul	r4, r4, r0
	status->trigger_data_size = acq_get_nwaves_done() * sizeof(struct acq_trigger_data_resp_t);
 10121b0:	e1a03183 	lsl	r3, r3, #3
	status->all_waves_size = acq_get_nwaves_done() * acq_get_wave_size_bytes(ACQ_REGION_ALL);
 10121b4:	e5864000 	str	r4, [r6]
	status->trigger_data_size = acq_get_nwaves_done() * sizeof(struct acq_trigger_data_resp_t);
 10121b8:	e5863004 	str	r3, [r6, #4]

	// 1 bit per sample, calculate sample size.  May need to be corrected for multi channel modes.
	status->bitpack_size = status->all_waves_size / acq_get_wave_bit_packed_depth();
 10121bc:	ebffee0b 	bl	100d9f0 <acq_get_wave_bit_packed_depth>
 10121c0:	e1a01000 	mov	r1, r0
 10121c4:	e1a00004 	mov	r0, r4
 10121c8:	fa002888 	blx	101c3f0 <__udivsi3>
 10121cc:	e5860008 	str	r0, [r6, #8]

	GLOBAL_IRQ_ENABLE();
 10121d0:	f1080080 	cpsie	i
}
 10121d4:	e8bd8070 	pop	{r4, r5, r6, pc}

010121d8 <mcsi_get_task_done>:
 * Return if the done reg is set and clear that register - used to see that
 * another command can be executed/scheduled.
 */
int mcsi_get_task_done()
{
	int done = g_mipi_csi_state.done;
 10121d8:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 10121dc:	e3403107 	movt	r3, #263	; 0x107
 10121e0:	e5d30760 	ldrb	r0, [r3, #1888]	; 0x760

	g_mipi_csi_state.done = 0;
 10121e4:	e1a02000 	mov	r2, r0
	int done = g_mipi_csi_state.done;
 10121e8:	e7a00050 	sbfx	r0, r0, #0, #1
	g_mipi_csi_state.done = 0;
 10121ec:	e7c0201f 	bfc	r2, #0, #1

	return done;
}
 10121f0:	e6af0070 	sxtb	r0, r0
	g_mipi_csi_state.done = 0;
 10121f4:	e5c32760 	strb	r2, [r3, #1888]	; 0x760
}
 10121f8:	e12fff1e 	bx	lr

010121fc <mipi_csi_send_fifo_reset>:
	_FAB_CFG_ACCESS(reg) |= data;
 10121fc:	e3a03000 	mov	r3, #0
 1012200:	e34433c0 	movt	r3, #17344	; 0x43c0
 1012204:	e5932100 	ldr	r2, [r3, #256]	; 0x100
 1012208:	e3822040 	orr	r2, r2, #64	; 0x40
 101220c:	e5832100 	str	r2, [r3, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) &= ~data;
 1012210:	e5932100 	ldr	r2, [r3, #256]	; 0x100
 1012214:	e3c22040 	bic	r2, r2, #64	; 0x40
 1012218:	e5832100 	str	r2, [r3, #256]	; 0x100
{
	//outbyte('R');

	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_RESET_FIFO);
	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_RESET_FIFO);
}
 101221c:	e12fff1e 	bx	lr

01012220 <mipi_csi_send_sof>:
	/*
	 * If clock idle flag #2 is set, then we turn off fabric clock idling so that clock goes active
	 * for the whole transaction until EoF.  If clock idle flag #1 is set, then enable clock idling
	 * now (it might not be enabled on the fabric before) but don't turn it off at EoF.
	 */
	if(g_mipi_csi_state.flags & MCSI_FLAG_CLOCK_IDLE_MODE_2) {
 1012220:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 1012224:	e3002762 	movw	r2, #1890	; 0x762
 1012228:	e3403107 	movt	r3, #263	; 0x107
{
 101222c:	e92d4010 	push	{r4, lr}
	if(g_mipi_csi_state.flags & MCSI_FLAG_CLOCK_IDLE_MODE_2) {
 1012230:	e19320b2 	ldrh	r2, [r3, r2]
 1012234:	e3120901 	tst	r2, #16384	; 0x4000
 1012238:	0a000021 	beq	10122c4 <mipi_csi_send_sof+0xa4>
 101223c:	e3a02000 	mov	r2, #0
 1012240:	e34423c0 	movt	r2, #17344	; 0x43c0
 1012244:	e5921100 	ldr	r1, [r2, #256]	; 0x100
 1012248:	e3c11020 	bic	r1, r1, #32
 101224c:	e5821100 	str	r1, [r2, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) |= data;
 1012250:	e3a04000 	mov	r4, #0

	// Ensure system is stopped first by sending a stop pulse.
	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_STOP);
	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_STOP | CSI_CTRL_A_START_LINES | CSI_CTRL_A_START_FRAME);

	fabcfg_write_masked(FAB_CFG_CSI_CTRL_C, g_mipi_csi_state.csi_frame_wct, CSI_CTRL_C_WCT_HEADER_MSK, CSI_CTRL_C_WCT_HEADER_SFT);
 1012254:	e3002778 	movw	r2, #1912	; 0x778
 1012258:	e34443c0 	movt	r4, #17344	; 0x43c0
 101225c:	e19320b2 	ldrh	r2, [r3, r2]
 1012260:	e5943100 	ldr	r3, [r4, #256]	; 0x100

	// TODO: There is probably a better way to do this.
	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_START_FRAME);
	//while( fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_DONE)) ;  // wait for DONE to go LOW - ack of command
	bogo_delay(1);
 1012264:	e3a00001 	mov	r0, #1
 1012268:	e3833008 	orr	r3, r3, #8
 101226c:	e5843100 	str	r3, [r4, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) &= ~data;
 1012270:	e5943100 	ldr	r3, [r4, #256]	; 0x100
 1012274:	e3c3300b 	bic	r3, r3, #11
 1012278:	e5843100 	str	r3, [r4, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) &= ~mask;
 101227c:	e5943108 	ldr	r3, [r4, #264]	; 0x108
 1012280:	e1a03823 	lsr	r3, r3, #16
 1012284:	e1a03803 	lsl	r3, r3, #16
 1012288:	e5843108 	str	r3, [r4, #264]	; 0x108
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 101228c:	e5943108 	ldr	r3, [r4, #264]	; 0x108
 1012290:	e1823003 	orr	r3, r2, r3
 1012294:	e5843108 	str	r3, [r4, #264]	; 0x108
	_FAB_CFG_ACCESS(reg) |= data;
 1012298:	e5943100 	ldr	r3, [r4, #256]	; 0x100
 101229c:	e3833002 	orr	r3, r3, #2
 10122a0:	e5843100 	str	r3, [r4, #256]	; 0x100
 10122a4:	ebfff6f8 	bl	100fe8c <bogo_delay>
	res = _FAB_CFG_ACCESS(reg);
 10122a8:	e594310c 	ldr	r3, [r4, #268]	; 0x10c
	while(!fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_DONE)) ;  // then wait for DONE to go HIGH - command done
 10122ac:	e3130001 	tst	r3, #1
 10122b0:	0afffffc 	beq	10122a8 <mipi_csi_send_sof+0x88>
	_FAB_CFG_ACCESS(reg) &= ~data;
 10122b4:	e5943100 	ldr	r3, [r4, #256]	; 0x100
 10122b8:	e3c33002 	bic	r3, r3, #2
 10122bc:	e5843100 	str	r3, [r4, #256]	; 0x100
	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_START_FRAME);

	//outbyte(',');
}
 10122c0:	e8bd8010 	pop	{r4, pc}
	} else if(g_mipi_csi_state.flags & MCSI_FLAG_CLOCK_IDLE_MODE_1) {
 10122c4:	e3120902 	tst	r2, #32768	; 0x8000
	_FAB_CFG_ACCESS(reg) |= data;
 10122c8:	13a02000 	movne	r2, #0
 10122cc:	134423c0 	movtne	r2, #17344	; 0x43c0
 10122d0:	15921100 	ldrne	r1, [r2, #256]	; 0x100
 10122d4:	13811020 	orrne	r1, r1, #32
 10122d8:	15821100 	strne	r1, [r2, #256]	; 0x100
 10122dc:	eaffffdb 	b	1012250 <mipi_csi_send_sof+0x30>

010122e0 <mipi_csi_send_eof>:
/*
 * Send an end of frame signal and wait for the MIPI controller to transmit that
 * (should happen in less than 50 us.)
 */
void mipi_csi_send_eof()
{
 10122e0:	e92d4070 	push	{r4, r5, r6, lr}
	_FAB_CFG_ACCESS(reg) &= ~mask;
 10122e4:	e3a04000 	mov	r4, #0
 10122e8:	e34443c0 	movt	r4, #17344	; 0x43c0
	//outbyte('E');

	fabcfg_write_masked(FAB_CFG_CSI_CTRL_C, g_mipi_csi_state.csi_frame_wct, CSI_CTRL_C_WCT_HEADER_MSK, CSI_CTRL_C_WCT_HEADER_SFT);
 10122ec:	e3065cb8 	movw	r5, #27832	; 0x6cb8
 10122f0:	e3405107 	movt	r5, #263	; 0x107
 10122f4:	e3002778 	movw	r2, #1912	; 0x778
 10122f8:	e5943108 	ldr	r3, [r4, #264]	; 0x108

	// TODO: There is probably a better way to do this.
	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_START_LINES | CSI_CTRL_A_START_FRAME);
	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_END_FRAME);
	bogo_delay(1);
 10122fc:	e3a00001 	mov	r0, #1
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_C, g_mipi_csi_state.csi_frame_wct, CSI_CTRL_C_WCT_HEADER_MSK, CSI_CTRL_C_WCT_HEADER_SFT);
 1012300:	e19520b2 	ldrh	r2, [r5, r2]
 1012304:	e1a03823 	lsr	r3, r3, #16
 1012308:	e1a03803 	lsl	r3, r3, #16
 101230c:	e5843108 	str	r3, [r4, #264]	; 0x108
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 1012310:	e5943108 	ldr	r3, [r4, #264]	; 0x108
 1012314:	e1823003 	orr	r3, r2, r3
 1012318:	e5843108 	str	r3, [r4, #264]	; 0x108
	_FAB_CFG_ACCESS(reg) &= ~data;
 101231c:	e5943100 	ldr	r3, [r4, #256]	; 0x100
 1012320:	e3c33003 	bic	r3, r3, #3
 1012324:	e5843100 	str	r3, [r4, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) |= data;
 1012328:	e5943100 	ldr	r3, [r4, #256]	; 0x100
 101232c:	e3833004 	orr	r3, r3, #4
 1012330:	e5843100 	str	r3, [r4, #256]	; 0x100
	bogo_delay(1);
 1012334:	ebfff6d4 	bl	100fe8c <bogo_delay>
	res = _FAB_CFG_ACCESS(reg);
 1012338:	e1a03004 	mov	r3, r4
 101233c:	e593210c 	ldr	r2, [r3, #268]	; 0x10c
	while(!fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_DONE)) ;  //  wait for DONE to go HIGH - command done
 1012340:	e3120001 	tst	r2, #1
 1012344:	0afffffc 	beq	101233c <mipi_csi_send_eof+0x5c>

	/*
	 * If clock idle flag #2 is set, then we turn on fabric clock idling so that clock goes inactive
	 * until the next transaction
	 */
	if(g_mipi_csi_state.flags & MCSI_FLAG_CLOCK_IDLE_MODE_2) {
 1012348:	e3001762 	movw	r1, #1890	; 0x762
	_FAB_CFG_ACCESS(reg) &= ~data;
 101234c:	e5932100 	ldr	r2, [r3, #256]	; 0x100
 1012350:	e19510b1 	ldrh	r1, [r5, r1]
		fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_CLOCK_SLEEP_ENABLE);
	}

	//d_printf(D_INFO, "EoF");
	outbyte('E');
 1012354:	e3a00045 	mov	r0, #69	; 0x45
}
 1012358:	e8bd4070 	pop	{r4, r5, r6, lr}
 101235c:	e3c22004 	bic	r2, r2, #4
	if(g_mipi_csi_state.flags & MCSI_FLAG_CLOCK_IDLE_MODE_2) {
 1012360:	e3110901 	tst	r1, #16384	; 0x4000
 1012364:	e5832100 	str	r2, [r3, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) |= data;
 1012368:	15932100 	ldrne	r2, [r3, #256]	; 0x100
 101236c:	13822020 	orrne	r2, r2, #32
 1012370:	15832100 	strne	r2, [r3, #256]	; 0x100
	outbyte('E');
 1012374:	ea0022ac 	b	101ae2c <outbyte>

01012378 <mipi_csi_stop>:
	res = _FAB_CFG_ACCESS(reg);
 1012378:	e3a02000 	mov	r2, #0
 101237c:	e34423c0 	movt	r2, #17344	; 0x43c0
 1012380:	e592310c 	ldr	r3, [r2, #268]	; 0x10c
void mipi_csi_stop()
{
	int timeout = CSI_TIMEOUT_STOP;

	// If not running don't bother stopping...
	if(!fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_RUNNING)) {
 1012384:	e3130004 	tst	r3, #4
 1012388:	012fff1e 	bxeq	lr
	_FAB_CFG_ACCESS(reg) &= ~data;
 101238c:	e5920100 	ldr	r0, [r2, #256]	; 0x100
	res = _FAB_CFG_ACCESS(reg);
 1012390:	e1a01002 	mov	r1, r2
	int timeout = CSI_TIMEOUT_STOP;
 1012394:	e3a03ffa 	mov	r3, #1000	; 0x3e8
	_FAB_CFG_ACCESS(reg) &= ~data;
 1012398:	e3c00017 	bic	r0, r0, #23
 101239c:	e5820100 	str	r0, [r2, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) |= data;
 10123a0:	e5920100 	ldr	r0, [r2, #256]	; 0x100
 10123a4:	e3800008 	orr	r0, r0, #8
 10123a8:	e5820100 	str	r0, [r2, #256]	; 0x100
 10123ac:	ea000001 	b	10123b8 <mipi_csi_stop+0x40>

	// Send STOP and test for RUNNING - time out eventually
	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_INIT_SIGNALS);
	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_STOP);

	while(fabcfg_test(FAB_CFG_CSI_STATUS_A, CSI_STATUS_A_RUNNING) && timeout--) ;
 10123b0:	e2533001 	subs	r3, r3, #1
 10123b4:	3a000011 	bcc	1012400 <mipi_csi_stop+0x88>
	res = _FAB_CFG_ACCESS(reg);
 10123b8:	e591210c 	ldr	r2, [r1, #268]	; 0x10c
 10123bc:	e3120004 	tst	r2, #4
 10123c0:	1afffffa 	bne	10123b0 <mipi_csi_stop+0x38>

	if(timeout == 0) {
 10123c4:	e3530000 	cmp	r3, #0
 10123c8:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 10123cc:	e3403107 	movt	r3, #263	; 0x107
 10123d0:	e3002762 	movw	r2, #1890	; 0x762
 10123d4:	e19310b2 	ldrh	r1, [r3, r2]
		g_mipi_csi_state.flags |= MCSI_FLAG_ERROR_STOP_TIMEOUT;
 10123d8:	03811008 	orreq	r1, r1, #8
	if(timeout == 0) {
 10123dc:	1a00000b 	bne	1012410 <mipi_csi_stop+0x98>
	_FAB_CFG_ACCESS(reg) &= ~data;
 10123e0:	e3a02000 	mov	r2, #0
 10123e4:	e3000762 	movw	r0, #1890	; 0x762
 10123e8:	e34423c0 	movt	r2, #17344	; 0x43c0
 10123ec:	e18310b0 	strh	r1, [r3, r0]
 10123f0:	e5923100 	ldr	r3, [r2, #256]	; 0x100
 10123f4:	e3c33008 	bic	r3, r3, #8
 10123f8:	e5823100 	str	r3, [r2, #256]	; 0x100
	} else {
		g_mipi_csi_state.flags |= MCSI_FLAG_STOP_DONE;
	}

	fabcfg_clear(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_STOP);
}
 10123fc:	e12fff1e 	bx	lr
 1012400:	e3063cb8 	movw	r3, #27832	; 0x6cb8
 1012404:	e3002762 	movw	r2, #1890	; 0x762
 1012408:	e3403107 	movt	r3, #263	; 0x107
 101240c:	e19310b2 	ldrh	r1, [r3, r2]
		g_mipi_csi_state.flags |= MCSI_FLAG_STOP_DONE;
 1012410:	e3811b01 	orr	r1, r1, #1024	; 0x400
 1012414:	eafffff1 	b	10123e0 <mipi_csi_stop+0x68>

01012418 <mipi_csi_transfer_packet>:
 *
 * This function initiates a transfer: it doesn't wait for the transfer to complete.
 * The user should check the DONE state to see when to send the next packet.
 */
void mipi_csi_transfer_packet(struct mipi_csi_stream_queue_item_t *q_item)
{
 1012418:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	uint32_t flags_a = 0;
	uint32_t lines = g_mipi_csi_state.csi_line_count;
 101241c:	e3067cb8 	movw	r7, #27832	; 0x6cb8
 1012420:	e3407107 	movt	r7, #263	; 0x107
 1012424:	e3003776 	movw	r3, #1910	; 0x776
{
 1012428:	e24dd00c 	sub	sp, sp, #12
 101242c:	e1a09000 	mov	r9, r0
	uint32_t size;

	outbyte('x');
 1012430:	e3a00078 	mov	r0, #120	; 0x78
	uint32_t lines = g_mipi_csi_state.csi_line_count;
 1012434:	e19750b3 	ldrh	r5, [r7, r3]
	outbyte('x');
 1012438:	eb00227b 	bl	101ae2c <outbyte>

	size = lines * g_mipi_csi_state.csi_line_size;
 101243c:	e3002774 	movw	r2, #1908	; 0x774
 1012440:	e3a03000 	mov	r3, #0
 1012444:	e19760b2 	ldrh	r6, [r7, r2]
 1012448:	e34433c0 	movt	r3, #17344	; 0x43c0
 101244c:	e5932100 	ldr	r2, [r3, #256]	; 0x100
 1012450:	e0080695 	mul	r8, r5, r6
 1012454:	e3c22001 	bic	r2, r2, #1
 1012458:	e5832100 	str	r2, [r3, #256]	; 0x100
	 * Adjust the line count near the end of the packet.
	 *
	 * Packets are rounded to a multiple of the line size with remaining data replaced
	 * with undefined values.
	 */
	if(size > g_mipi_csi_state.transfer_rem) {
 101245c:	e5974770 	ldr	r4, [r7, #1904]	; 0x770
 1012460:	e1540008 	cmp	r4, r8
 1012464:	2a000004 	bcs	101247c <mipi_csi_transfer_packet+0x64>
		size = g_mipi_csi_state.transfer_rem;
		lines = size / g_mipi_csi_state.csi_line_size;
 1012468:	e1a01006 	mov	r1, r6
 101246c:	e1a00004 	mov	r0, r4
 1012470:	fa0027de 	blx	101c3f0 <__udivsi3>
 1012474:	e1a08004 	mov	r8, r4
 1012478:	e1a05000 	mov	r5, r0
	 * with the logic subtracting two on each 16-bit word xfer.)
	 *
	 * TODO: We could probably improve performance here by not writing these values on
	 * each iteration -- but this is a relatively light task compared to the DMA setup.
	 */
	D_ASSERT(INT_IS_EVEN(g_mipi_csi_state.csi_line_size)) ;
 101247c:	e3160001 	tst	r6, #1
 1012480:	1a00002e 	bne	1012540 <mipi_csi_transfer_packet+0x128>
	_FAB_CFG_ACCESS(reg) &= ~mask;
 1012484:	e3a04000 	mov	r4, #0

	fabcfg_write_masked(FAB_CFG_CSI_CTRL_A, g_mipi_csi_state.csi_line_size - 2, CSI_CTRL_A_LINE_BYTE_COUNT_MSK, CSI_CTRL_A_LINE_BYTE_COUNT_SFT);
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_B, lines - 1, CSI_CTRL_B_LINE_COUNT_MSK, CSI_CTRL_B_LINE_COUNT_SFT);
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_B, q_item->data_type, CSI_CTRL_B_DATA_TYPE_MSK, CSI_CTRL_B_DATA_TYPE_SFT);
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_C, q_item->wct_header, CSI_CTRL_C_WCT_HEADER_MSK, CSI_CTRL_C_WCT_HEADER_SFT);
 1012488:	e1d930b6 	ldrh	r3, [r9, #6]
 101248c:	e34443c0 	movt	r4, #17344	; 0x43c0
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_A, g_mipi_csi_state.csi_line_size - 2, CSI_CTRL_A_LINE_BYTE_COUNT_MSK, CSI_CTRL_A_LINE_BYTE_COUNT_SFT);
 1012490:	e2466002 	sub	r6, r6, #2
 1012494:	e5942100 	ldr	r2, [r4, #256]	; 0x100
 1012498:	e3a0c000 	mov	ip, #0
 101249c:	e34fcfff 	movt	ip, #65535	; 0xffff
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_B, lines - 1, CSI_CTRL_B_LINE_COUNT_MSK, CSI_CTRL_B_LINE_COUNT_SFT);
 10124a0:	e2455001 	sub	r5, r5, #1
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 10124a4:	e6ff5075 	uxth	r5, r5
	_FAB_CFG_ACCESS(reg) &= ~mask;
 10124a8:	e6ff2072 	uxth	r2, r2
 10124ac:	e5842100 	str	r2, [r4, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 10124b0:	e5942100 	ldr	r2, [r4, #256]	; 0x100
 10124b4:	e1826806 	orr	r6, r2, r6, lsl #16
 10124b8:	e5846100 	str	r6, [r4, #256]	; 0x100
	_FAB_CFG_ACCESS(reg) &= ~mask;
 10124bc:	e5942104 	ldr	r2, [r4, #260]	; 0x104
 10124c0:	e002200c 	and	r2, r2, ip
 10124c4:	e5842104 	str	r2, [r4, #260]	; 0x104
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 10124c8:	e5942104 	ldr	r2, [r4, #260]	; 0x104
 10124cc:	e1855002 	orr	r5, r5, r2
 10124d0:	e5845104 	str	r5, [r4, #260]	; 0x104
	_FAB_CFG_ACCESS(reg) &= ~mask;
 10124d4:	e5940104 	ldr	r0, [r4, #260]	; 0x104
	fabcfg_write_masked(FAB_CFG_CSI_CTRL_B, q_item->data_type, CSI_CTRL_B_DATA_TYPE_MSK, CSI_CTRL_B_DATA_TYPE_SFT);
 10124d8:	e5d92004 	ldrb	r2, [r9, #4]
 10124dc:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
 10124e0:	e5840104 	str	r0, [r4, #260]	; 0x104
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 10124e4:	e5941104 	ldr	r1, [r4, #260]	; 0x104
 10124e8:	e1811c02 	orr	r1, r1, r2, lsl #24
 10124ec:	e5841104 	str	r1, [r4, #260]	; 0x104
	_FAB_CFG_ACCESS(reg) &= ~mask;
 10124f0:	e5942108 	ldr	r2, [r4, #264]	; 0x108
 10124f4:	e002200c 	and	r2, r2, ip
 10124f8:	e5842108 	str	r2, [r4, #264]	; 0x108
	_FAB_CFG_ACCESS(reg) |= (data << shift) & mask;
 10124fc:	e5942108 	ldr	r2, [r4, #264]	; 0x108
 1012500:	e1833002 	orr	r3, r3, r2
 1012504:	e5843108 	str	r3, [r4, #264]	; 0x108

	// Send the frame start signal first, then send the start lines signal.
	mipi_csi_send_sof();
 1012508:	ebffff44 	bl	1012220 <mipi_csi_send_sof>
	_FAB_CFG_ACCESS(reg) |= data;
 101250c:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	fabcfg_set(FAB_CFG_CSI_CTRL_A, CSI_CTRL_A_START_LINES);

	g_mipi_csi_state.transfer_rem -= size;
	g_mipi_csi_state.stats.data_xfer_bytes += size;
 1012510:	e59f0058 	ldr	r0, [pc, #88]	; 1012570 <mipi_csi_transfer_packet+0x158>
 1012514:	e3833001 	orr	r3, r3, #1
 1012518:	e5843100 	str	r3, [r4, #256]	; 0x100
 101251c:	e1c020d0 	ldrd	r2, [r0]
	g_mipi_csi_state.transfer_rem -= size;
 1012520:	e5971770 	ldr	r1, [r7, #1904]	; 0x770
	g_mipi_csi_state.stats.data_xfer_bytes += size;
 1012524:	e0924008 	adds	r4, r2, r8
 1012528:	e2a35000 	adc	r5, r3, #0
	g_mipi_csi_state.transfer_rem -= size;
 101252c:	e0418008 	sub	r8, r1, r8
	g_mipi_csi_state.stats.data_xfer_bytes += size;
 1012530:	e1c040f0 	strd	r4, [r0]
	g_mipi_csi_state.transfer_rem -= size;
 1012534:	e5878770 	str	r8, [r7, #1904]	; 0x770

	//d_printf(D_INFO, "mipi_csi: packet parameters: %d bytes remain", g_mipi_csi_state.transfer_rem);
}
 1012538:	e28dd00c 	add	sp, sp, #12
 101253c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	D_ASSERT(INT_IS_EVEN(g_mipi_csi_state.csi_line_size)) ;
 1012540:	e3a000b0 	mov	r0, #176	; 0xb0
 1012544:	e30c33a4 	movw	r3, #50084	; 0xc3a4
 1012548:	e30c23bc 	movw	r2, #50108	; 0xc3bc
 101254c:	e3091678 	movw	r1, #38520	; 0x9678
 1012550:	e58d0000 	str	r0, [sp]
 1012554:	e3403106 	movt	r3, #262	; 0x106
 1012558:	e3a00004 	mov	r0, #4
 101255c:	e3402106 	movt	r2, #262	; 0x106
 1012560:	e3401106 	movt	r1, #262	; 0x106
 1012564:	ebfff661 	bl	100fef0 <d_printf>
 1012568:	e3e00062 	mvn	r0, #98	; 0x62
 101256c:	fa002ae9 	blx	101d118 <exit>
 1012570:	01077438 	.word	0x01077438

01012574 <enable_caches>:
#endif
#ifdef XPAR_MICROBLAZE_USE_DCACHE
    Xil_DCacheEnable();
#endif
#endif
}
 1012574:	e12fff1e 	bx	lr

01012578 <disable_caches>:
 1012578:	e12fff1e 	bx	lr

0101257c <init_uart>:
 101257c:	e12fff1e 	bx	lr

01012580 <init_platform>:
 1012580:	e12fff1e 	bx	lr

01012584 <cleanup_platform>:
 1012584:	e12fff1e 	bx	lr

01012588 <spi_isr_handler>:
/*
 * ISR context handler for SPI.  We do not use the XSpiPs interrupt
 * handler.
 */
void spi_isr_handler(void *unused)
{
 1012588:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101258c:	e30f4390 	movw	r4, #62352	; 0xf390
 1012590:	e3404107 	movt	r4, #263	; 0x107
 1012594:	e2845e16 	add	r5, r4, #352	; 0x160
					g_spi_state.cmd_state = SPI_STATE_CHECKSUM;
				}
				break;

			case SPI_STATE_CHECKSUM:
				g_spi_state.stats.num_bytes_rx_valid++;
 1012598:	e2846e17 	add	r6, r4, #368	; 0x170
						g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
					} else {
						spi_command_mark_slot_occupied(slot_idx);
						slot = &g_spi_state.cmd_alloc_table[slot_idx];
						slot->cmd = g_spi_state.cmd_id;
						memcpy(slot->args, g_spi_state.cmd_argdata, SPI_COMMAND_MAX_ARGS);
 101259c:	e2849009 	add	r9, r4, #9
							g_spi_state.stats.num_command_lost_full_deque++;
							g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
							d_printf(D_ERROR, "spi: out of space for SPI commands");
						} else {
							g_spi_state.commands_queued++;
							g_spi_state.stats.num_command_accepted++;
 10125a0:	e2848e19 	add	r8, r4, #400	; 0x190
 * Receive a byte via the SPI port (without checking if it is available.)  May return
 * stale data if overrun occurs.
 */
inline uint8_t spi_receive_no_wait()
{
	return XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_RXD_OFFSET);
 10125a4:	e594e158 	ldr	lr, [r4, #344]	; 0x158
		g_spi_state.stats.num_bytes_rxtx++;
 10125a8:	e5953000 	ldr	r3, [r5]
 10125ac:	e5951004 	ldr	r1, [r5, #4]
 10125b0:	e59ec004 	ldr	ip, [lr, #4]
		switch(g_spi_state.cmd_state) {
 10125b4:	e5942004 	ldr	r2, [r4, #4]
		g_spi_state.stats.num_bytes_rxtx++;
 10125b8:	e2933001 	adds	r3, r3, #1
 10125bc:	e2a11000 	adc	r1, r1, #0
 10125c0:	e5853000 	str	r3, [r5]
 10125c4:	e59c0020 	ldr	r0, [ip, #32]
		switch(g_spi_state.cmd_state) {
 10125c8:	e2423001 	sub	r3, r2, #1
		g_spi_state.stats.num_bytes_rxtx++;
 10125cc:	e5851004 	str	r1, [r5, #4]
 10125d0:	e6ef0070 	uxtb	r0, r0
		switch(g_spi_state.cmd_state) {
 10125d4:	e3530003 	cmp	r3, #3
 10125d8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 10125dc:	ea000008 	b	1012604 <spi_isr_handler+0x7c>
 10125e0:	01012698 	.word	0x01012698
 10125e4:	010126d4 	.word	0x010126d4
 10125e8:	0101263c 	.word	0x0101263c
 10125ec:	010125f0 	.word	0x010125f0
					// Acknowledge the response, then process another command
					g_spi_state.resp_done = 0;
					g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
				}
				*/
				g_spi_state.resp_done = 0;
 10125f0:	e5d43000 	ldrb	r3, [r4]
				g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 10125f4:	e3a02001 	mov	r2, #1
 10125f8:	e5842004 	str	r2, [r4, #4]
				g_spi_state.resp_done = 0;
 10125fc:	e7c1309f 	bfc	r3, #1, #1
 1012600:	e5c43000 	strb	r3, [r4]
 1012604:	e59c3004 	ldr	r3, [ip, #4]
inline uint32_t spi_read_sr_errata()
{
	uint32_t x, y;

	x = XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET);
	asm("nop");
 1012608:	e320f000 	nop	{0}
	y = XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET);
 101260c:	e5943158 	ldr	r3, [r4, #344]	; 0x158
 1012610:	e5933004 	ldr	r3, [r3, #4]
 1012614:	e5933004 	ldr	r3, [r3, #4]
	asm("nop");
 1012618:	e320f000 	nop	{0}
				break;
		}

		// Clear NEMPTY bit & TXUF
		//REG_SET_BIT(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET, XSPIPS_IXR_RXNEMPTY_MASK | XSPIPS_IXR_TXUF_MASK);
	} while(spi_read_sr_errata() & XSPIPS_IXR_RXNEMPTY_MASK) ;
 101261c:	e3130010 	tst	r3, #16
 1012620:	1affffdf 	bne	10125a4 <spi_isr_handler+0x1c>

	// Clear other ISR bits
	REG_SET_BIT(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET, XSPIPS_IXR_WR_TO_CLR_MASK);
 1012624:	e5943158 	ldr	r3, [r4, #344]	; 0x158
 1012628:	e5932004 	ldr	r2, [r3, #4]
 101262c:	e5923004 	ldr	r3, [r2, #4]
 1012630:	e3833043 	orr	r3, r3, #67	; 0x43
	*LocalAddr = Value;
 1012634:	e5823004 	str	r3, [r2, #4]

}
 1012638:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				g_spi_state.stats.num_bytes_rx_valid++;
 101263c:	e5962000 	ldr	r2, [r6]
 1012640:	e5961004 	ldr	r1, [r6, #4]
	unsigned int i;
	int bit;

	for(i = 0; i < SPI_QUEUE_ALLOC_BITMASK_SIZE; i++) {
		// Find first set bit by using __builtin_ffs
		free_mask = g_spi_state.cmd_free_bitmask[i];
 1012644:	e59431c8 	ldr	r3, [r4, #456]	; 0x1c8
				g_spi_state.stats.num_bytes_rx_valid++;
 1012648:	e2922001 	adds	r2, r2, #1
 101264c:	e2a11000 	adc	r1, r1, #0
 1012650:	e5862000 	str	r2, [r6]

		// Can this we done without a branch?
		if(free_mask != 0x00000000) {
 1012654:	e3530000 	cmp	r3, #0
				g_spi_state.stats.num_bytes_rx_valid++;
 1012658:	e5861004 	str	r1, [r6, #4]
		if(free_mask != 0x00000000) {
 101265c:	1a000063 	bne	10127f0 <spi_isr_handler+0x268>
		free_mask = g_spi_state.cmd_free_bitmask[i];
 1012660:	e59431cc 	ldr	r3, [r4, #460]	; 0x1cc
		if(free_mask != 0x00000000) {
 1012664:	e3530000 	cmp	r3, #0
 1012668:	13a07020 	movne	r7, #32
 101266c:	1a000060 	bne	10127f4 <spi_isr_handler+0x26c>
						g_spi_state.stats.num_command_lost_full_alloc++;
 1012670:	e59f22a8 	ldr	r2, [pc, #680]	; 1012920 <spi_isr_handler+0x398>
						g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 1012674:	e3a03001 	mov	r3, #1
 1012678:	e5843004 	str	r3, [r4, #4]
						g_spi_state.stats.num_command_lost_full_alloc++;
 101267c:	e5923000 	ldr	r3, [r2]
 1012680:	e5921004 	ldr	r1, [r2, #4]
 1012684:	e2933001 	adds	r3, r3, #1
 1012688:	e2a11000 	adc	r1, r1, #0
 101268c:	e5823000 	str	r3, [r2]
 1012690:	e5821004 	str	r1, [r2, #4]
						g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 1012694:	eaffffda 	b	1012604 <spi_isr_handler+0x7c>
				if(byte_rx == 0x00) {
 1012698:	e3500000 	cmp	r0, #0
 101269c:	1a000047 	bne	10127c0 <spi_isr_handler+0x238>
					g_spi_state.stats.num_command_nop++;
 10126a0:	e59f127c 	ldr	r1, [pc, #636]	; 1012924 <spi_isr_handler+0x39c>
					g_spi_state.stats.num_bytes_rx_valid++;
 10126a4:	e8964004 	ldm	r6, {r2, lr}
					g_spi_state.stats.num_command_nop++;
 10126a8:	e5913000 	ldr	r3, [r1]
 10126ac:	e5910004 	ldr	r0, [r1, #4]
					g_spi_state.stats.num_bytes_rx_valid++;
 10126b0:	e2922001 	adds	r2, r2, #1
 10126b4:	e2aee000 	adc	lr, lr, #0
 10126b8:	e5862000 	str	r2, [r6]
					g_spi_state.stats.num_command_nop++;
 10126bc:	e2933001 	adds	r3, r3, #1
					g_spi_state.stats.num_bytes_rx_valid++;
 10126c0:	e586e004 	str	lr, [r6, #4]
					g_spi_state.stats.num_command_nop++;
 10126c4:	e2a02000 	adc	r2, r0, #0
 10126c8:	e5813000 	str	r3, [r1]
 10126cc:	e5812004 	str	r2, [r1, #4]
 10126d0:	eaffffcb 	b	1012604 <spi_isr_handler+0x7c>
				g_spi_state.crc = g_spi_state.crc_table[g_spi_state.crc ^ byte_rx];
 10126d4:	e5d43024 	ldrb	r3, [r4, #36]	; 0x24
				g_spi_state.stats.num_bytes_rx_valid++;
 10126d8:	e5961000 	ldr	r1, [r6]
				g_spi_state.cmd_argpop--;
 10126dc:	e594c01c 	ldr	ip, [r4, #28]
				g_spi_state.crc = g_spi_state.crc_table[g_spi_state.crc ^ byte_rx];
 10126e0:	e0233000 	eor	r3, r3, r0
				g_spi_state.stats.num_bytes_rx_valid++;
 10126e4:	e5962004 	ldr	r2, [r6, #4]
				g_spi_state.crc = g_spi_state.crc_table[g_spi_state.crc ^ byte_rx];
 10126e8:	e0843003 	add	r3, r4, r3
				g_spi_state.stats.num_bytes_rx_valid++;
 10126ec:	e2911001 	adds	r1, r1, #1
				g_spi_state.crc = g_spi_state.crc_table[g_spi_state.crc ^ byte_rx];
 10126f0:	e5d37025 	ldrb	r7, [r3, #37]	; 0x25
				g_spi_state.cmd_argpop--;
 10126f4:	e24cc001 	sub	ip, ip, #1
				g_spi_state.cmd_argdata[g_spi_state.cmd_argidx] = byte_rx;
 10126f8:	e5943020 	ldr	r3, [r4, #32]
				g_spi_state.stats.num_bytes_rx_valid++;
 10126fc:	e2a22000 	adc	r2, r2, #0
				if(g_spi_state.cmd_argpop == 0) {
 1012700:	e35c0000 	cmp	ip, #0
				g_spi_state.stats.num_bytes_rx_valid++;
 1012704:	e8860006 	stm	r6, {r1, r2}
				g_spi_state.crc = g_spi_state.crc_table[g_spi_state.crc ^ byte_rx];
 1012708:	e5c47024 	strb	r7, [r4, #36]	; 0x24
				g_spi_state.cmd_argdata[g_spi_state.cmd_argidx] = byte_rx;
 101270c:	e0842003 	add	r2, r4, r3
				g_spi_state.cmd_argidx++;
 1012710:	e2833001 	add	r3, r3, #1
				g_spi_state.cmd_argpop--;
 1012714:	e584c01c 	str	ip, [r4, #28]
				g_spi_state.cmd_argdata[g_spi_state.cmd_argidx] = byte_rx;
 1012718:	e5c20009 	strb	r0, [r2, #9]
				g_spi_state.cmd_argidx++;
 101271c:	e5843020 	str	r3, [r4, #32]
				if(g_spi_state.cmd_argpop == 0) {
 1012720:	0a000022 	beq	10127b0 <spi_isr_handler+0x228>
 1012724:	e59ec004 	ldr	ip, [lr, #4]
 1012728:	eaffffb5 	b	1012604 <spi_isr_handler+0x7c>
						g_spi_state.stats.num_command_ok++;
 101272c:	e59fc1f0 	ldr	ip, [pc, #496]	; 1012924 <spi_isr_handler+0x39c>
						g_spi_state.crc = g_spi_state.crc_table[byte_rx];
 1012730:	e0842000 	add	r2, r4, r0
						g_spi_state.stats.num_bytes_rx_valid++;
 1012734:	e5961000 	ldr	r1, [r6]
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 1012738:	e0833280 	add	r3, r3, r0, lsl #5
						g_spi_state.crc = g_spi_state.crc_table[byte_rx];
 101273c:	e5d2a025 	ldrb	sl, [r2, #37]	; 0x25
						g_spi_state.stats.num_bytes_rx_valid++;
 1012740:	e5967004 	ldr	r7, [r6, #4]
 1012744:	e2911001 	adds	r1, r1, #1
						g_spi_state.stats.num_command_ok++;
 1012748:	e51c2008 	ldr	r2, [ip, #-8]
 101274c:	e51cb004 	ldr	fp, [ip, #-4]
						g_spi_state.cmd_id = byte_rx;
 1012750:	e5c40008 	strb	r0, [r4, #8]
						g_spi_state.stats.num_bytes_rx_valid++;
 1012754:	e2a77000 	adc	r7, r7, #0
						g_spi_state.cmd_argpop = g_spi_command_lut[byte_rx].nargs;
 1012758:	e5930014 	ldr	r0, [r3, #20]
						g_spi_state.stats.num_command_ok++;
 101275c:	e2922001 	adds	r2, r2, #1
						g_spi_state.stats.num_bytes_rx_valid++;
 1012760:	e5861000 	str	r1, [r6]
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 1012764:	e5d41000 	ldrb	r1, [r4]
						g_spi_state.crc = g_spi_state.crc_table[byte_rx];
 1012768:	e5c4a024 	strb	sl, [r4, #36]	; 0x24
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 101276c:	e5d3a018 	ldrb	sl, [r3, #24]
						g_spi_state.stats.num_command_ok++;
 1012770:	e2ab3000 	adc	r3, fp, #0
 1012774:	e50c2008 	str	r2, [ip, #-8]
						if(g_spi_state.cmd_argpop == 0) {
 1012778:	e3500000 	cmp	r0, #0
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 101277c:	e1a02001 	mov	r2, r1
						g_spi_state.stats.num_command_ok++;
 1012780:	e50c3004 	str	r3, [ip, #-4]
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 1012784:	e7c0201a 	bfi	r2, sl, #0, #1
						g_spi_state.cmd_argidx = 0;
 1012788:	e3a03000 	mov	r3, #0
						g_spi_state.cmd_argpop = g_spi_command_lut[byte_rx].nargs;
 101278c:	e584001c 	str	r0, [r4, #28]
						g_spi_state.cmd_argidx = 0;
 1012790:	e5843020 	str	r3, [r4, #32]
						g_spi_state.stats.num_bytes_rx_valid++;
 1012794:	e5867004 	str	r7, [r6, #4]
						g_spi_state.has_response = g_spi_command_lut[byte_rx].has_response;
 1012798:	e5c42000 	strb	r2, [r4]
						memset(&g_spi_state.cmd_argdata, 0, SPI_COMMAND_MAX_ARGS);
 101279c:	e5893000 	str	r3, [r9]
 10127a0:	e5893004 	str	r3, [r9, #4]
 10127a4:	e5893008 	str	r3, [r9, #8]
 10127a8:	e589300c 	str	r3, [r9, #12]
						if(g_spi_state.cmd_argpop == 0) {
 10127ac:	1a000057 	bne	1012910 <spi_isr_handler+0x388>
					g_spi_state.cmd_state = SPI_STATE_CHECKSUM;
 10127b0:	e3a03003 	mov	r3, #3
 10127b4:	e59ec004 	ldr	ip, [lr, #4]
 10127b8:	e5843004 	str	r3, [r4, #4]
 10127bc:	eaffff90 	b	1012604 <spi_isr_handler+0x7c>
					if(g_spi_command_lut[byte_rx].valid) {
 10127c0:	e30f3f58 	movw	r3, #65368	; 0xff58
 10127c4:	e3403107 	movt	r3, #263	; 0x107
 10127c8:	e7d32280 	ldrb	r2, [r3, r0, lsl #5]
 10127cc:	e3520000 	cmp	r2, #0
 10127d0:	1affffd5 	bne	101272c <spi_isr_handler+0x1a4>
						g_spi_state.stats.num_command_errors++;
 10127d4:	e5183008 	ldr	r3, [r8, #-8]
 10127d8:	e5182004 	ldr	r2, [r8, #-4]
 10127dc:	e2933001 	adds	r3, r3, #1
 10127e0:	e2a22000 	adc	r2, r2, #0
 10127e4:	e5083008 	str	r3, [r8, #-8]
 10127e8:	e5082004 	str	r2, [r8, #-4]
 10127ec:	eaffff84 	b	1012604 <spi_isr_handler+0x7c>
		if(free_mask != 0x00000000) {
 10127f0:	e3a07000 	mov	r7, #0
			bit = __builtin_ffs(free_mask);
 10127f4:	e3530000 	cmp	r3, #0
 10127f8:	e6ff3f33 	rbit	r3, r3
 10127fc:	e16f3f13 	clz	r3, r3
 1012800:	03e03000 	mvneq	r3, #0
			return (i * 32) + bit - 1;
 1012804:	e0877003 	add	r7, r7, r3
						slot->cmd = g_spi_state.cmd_id;
 1012808:	e5d4b008 	ldrb	fp, [r4, #8]
						slot = &g_spi_state.cmd_alloc_table[slot_idx];
 101280c:	e087e107 	add	lr, r7, r7, lsl #2
						memcpy(slot->args, g_spi_state.cmd_argdata, SPI_COMMAND_MAX_ARGS);
 1012810:	e5990000 	ldr	r0, [r9]
 1012814:	e5991004 	ldr	r1, [r9, #4]
/*
 * Mark a slot as occupied in the bitmask.  Slots are occupied when their bit is zero.
 */
inline void spi_command_mark_slot_occupied(unsigned int slot)
{
	g_spi_state.cmd_free_bitmask[slot / 32] &= ~(1 << (slot % 32));
 1012818:	e1a0a2a7 	lsr	sl, r7, #5
						slot = &g_spi_state.cmd_alloc_table[slot_idx];
 101281c:	e1a0e18e 	lsl	lr, lr, #3
						memcpy(slot->args, g_spi_state.cmd_argdata, SPI_COMMAND_MAX_ARGS);
 1012820:	e5992008 	ldr	r2, [r9, #8]
 1012824:	e599300c 	ldr	r3, [r9, #12]
 1012828:	e28aa072 	add	sl, sl, #114	; 0x72
						slot->cmd = g_spi_state.cmd_id;
 101282c:	e084c00e 	add	ip, r4, lr
 1012830:	e207701f 	and	r7, r7, #31
 1012834:	e5ccb1d8 	strb	fp, [ip, #472]	; 0x1d8
						memcpy(slot->args, g_spi_state.cmd_argdata, SPI_COMMAND_MAX_ARGS);
 1012838:	e28ccf77 	add	ip, ip, #476	; 0x1dc
						slot->nargs = g_spi_state.cmd_argidx;
 101283c:	e594b020 	ldr	fp, [r4, #32]
 1012840:	e50cb008 	str	fp, [ip, #-8]
						memcpy(slot->args, g_spi_state.cmd_argdata, SPI_COMMAND_MAX_ARGS);
 1012844:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 1012848:	e28ece1f 	add	ip, lr, #496	; 0x1f0
 101284c:	e794010a 	ldr	r0, [r4, sl, lsl #2]
 1012850:	e084c00c 	add	ip, r4, ip
 1012854:	e3a02001 	mov	r2, #1
						slot = &g_spi_state.cmd_alloc_table[slot_idx];
 1012858:	e28eee1d 	add	lr, lr, #464	; 0x1d0
						slot->resp_ready = 0;
 101285c:	e5dc3004 	ldrb	r3, [ip, #4]
						slot = &g_spi_state.cmd_alloc_table[slot_idx];
 1012860:	e084b00e 	add	fp, r4, lr
						if(deque_add_last(g_spi_state.command_dq, slot) != CC_OK) {
 1012864:	e1a0100b 	mov	r1, fp
 1012868:	e1c07712 	bic	r7, r0, r2, lsl r7
 101286c:	e5940bb8 	ldr	r0, [r4, #3000]	; 0xbb8
						slot->resp_ready = 0;
 1012870:	e3c33011 	bic	r3, r3, #17
 1012874:	e3833010 	orr	r3, r3, #16
 1012878:	e784710a 	str	r7, [r4, sl, lsl #2]
 101287c:	e5cc3004 	strb	r3, [ip, #4]
						if(deque_add_last(g_spi_state.command_dq, slot) != CC_OK) {
 1012880:	ebffbd82 	bl	1001e90 <deque_add_last>
 1012884:	e3500000 	cmp	r0, #0
 1012888:	e3a02001 	mov	r2, #1
 101288c:	1a000010 	bne	10128d4 <spi_isr_handler+0x34c>
							g_spi_state.stats.num_command_accepted++;
 1012890:	e5983000 	ldr	r3, [r8]
 1012894:	e5981004 	ldr	r1, [r8, #4]
							if(g_spi_state.has_response) {
 1012898:	e5940000 	ldr	r0, [r4]
							g_spi_state.stats.num_command_accepted++;
 101289c:	e2933001 	adds	r3, r3, #1
							g_spi_state.last_cmd = slot;
 10128a0:	e584bbac 	str	fp, [r4, #2988]	; 0xbac
							g_spi_state.stats.num_command_accepted++;
 10128a4:	e5883000 	str	r3, [r8]
 10128a8:	e2a11000 	adc	r1, r1, #0
							g_spi_state.commands_queued++;
 10128ac:	e5943ba8 	ldr	r3, [r4, #2984]	; 0xba8
							if(g_spi_state.has_response) {
 10128b0:	e3100001 	tst	r0, #1
								g_spi_state.cmd_state = SPI_STATE_RESPONSE_WAIT;
 10128b4:	13a02004 	movne	r2, #4
							g_spi_state.stats.num_command_accepted++;
 10128b8:	e5881004 	str	r1, [r8, #4]
								g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 10128bc:	e5842004 	str	r2, [r4, #4]
							g_spi_state.commands_queued++;
 10128c0:	e2833001 	add	r3, r3, #1
 10128c4:	e5843ba8 	str	r3, [r4, #2984]	; 0xba8
							if(g_spi_state.has_response) {
 10128c8:	e5943158 	ldr	r3, [r4, #344]	; 0x158
								g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 10128cc:	e593c004 	ldr	ip, [r3, #4]
 10128d0:	eaffff4b 	b	1012604 <spi_isr_handler+0x7c>
							g_spi_state.stats.num_command_lost_full_deque++;
 10128d4:	e59fc04c 	ldr	ip, [pc, #76]	; 1012928 <spi_isr_handler+0x3a0>
							d_printf(D_ERROR, "spi: out of space for SPI commands");
 10128d8:	e30c13e8 	movw	r1, #50152	; 0xc3e8
							g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 10128dc:	e5842004 	str	r2, [r4, #4]
							d_printf(D_ERROR, "spi: out of space for SPI commands");
 10128e0:	e3401106 	movt	r1, #262	; 0x106
 10128e4:	e3a00004 	mov	r0, #4
							g_spi_state.stats.num_command_lost_full_deque++;
 10128e8:	e51c3008 	ldr	r3, [ip, #-8]
 10128ec:	e51c2004 	ldr	r2, [ip, #-4]
 10128f0:	e2933001 	adds	r3, r3, #1
 10128f4:	e2a22000 	adc	r2, r2, #0
 10128f8:	e50c3008 	str	r3, [ip, #-8]
 10128fc:	e50c2004 	str	r2, [ip, #-4]
							d_printf(D_ERROR, "spi: out of space for SPI commands");
 1012900:	ebfff57a 	bl	100fef0 <d_printf>
 1012904:	e5943158 	ldr	r3, [r4, #344]	; 0x158
 1012908:	e593c004 	ldr	ip, [r3, #4]
 101290c:	eaffff3c 	b	1012604 <spi_isr_handler+0x7c>
							g_spi_state.cmd_state = SPI_STATE_ARGS;
 1012910:	e3a03002 	mov	r3, #2
 1012914:	e59ec004 	ldr	ip, [lr, #4]
 1012918:	e5843004 	str	r3, [r4, #4]
 101291c:	eaffff38 	b	1012604 <spi_isr_handler+0x7c>
 1012920:	0107f530 	.word	0x0107f530
 1012924:	0107f510 	.word	0x0107f510
 1012928:	0107f540 	.word	0x0107f540

0101292c <spi_init>:
{
 101292c:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_spi_state.spi_config = XSpiPs_LookupConfig(SPI_DEVICE_ID);
 1012930:	e3a00000 	mov	r0, #0
 1012934:	eb001e59 	bl	101a2a0 <XSpiPs_LookupConfig>
 1012938:	e30f5390 	movw	r5, #62352	; 0xf390
	if(g_spi_state.spi_config == NULL) {
 101293c:	e3500000 	cmp	r0, #0
	g_spi_state.spi_config = XSpiPs_LookupConfig(SPI_DEVICE_ID);
 1012940:	e3405107 	movt	r5, #263	; 0x107
 1012944:	e5850158 	str	r0, [r5, #344]	; 0x158
	if(g_spi_state.spi_config == NULL) {
 1012948:	0a0000fe 	beq	1012d48 <spi_init+0x41c>
	error = XSpiPs_CfgInitialize(&g_spi_state.spi, g_spi_state.spi_config, g_spi_state.spi_config->BaseAddress);
 101294c:	e5902004 	ldr	r2, [r0, #4]
 1012950:	e1a01000 	mov	r1, r0
 1012954:	e2850f4a 	add	r0, r5, #296	; 0x128
 1012958:	eb001d79 	bl	1019f44 <XSpiPs_CfgInitialize>
	if(error != XST_SUCCESS) {
 101295c:	e2502000 	subs	r2, r0, #0
 1012960:	1a0000f2 	bne	1012d30 <spi_init+0x404>
	error = XSpiPs_SelfTest(&g_spi_state.spi);
 1012964:	e2850f4a 	add	r0, r5, #296	; 0x128
 1012968:	eb001e53 	bl	101a2bc <XSpiPs_SelfTest>
	if(error != XST_SUCCESS) {
 101296c:	e2504000 	subs	r4, r0, #0
 1012970:	1a0000e7 	bne	1012d14 <spi_init+0x3e8>
	return *(volatile u32 *) Addr;
 1012974:	e3a0633e 	mov	r6, #-134217728	; 0xf8000000
	bogo_delay(10);
 1012978:	e3a0000a 	mov	r0, #10
 101297c:	e596321c 	ldr	r3, [r6, #540]	; 0x21c
	REG_SET_BIT(0x00000000, SPI_RST_CTRL_REG_SLCR, SPI_RST_CTRL_MASK);
 1012980:	e3833005 	orr	r3, r3, #5
	*LocalAddr = Value;
 1012984:	e586321c 	str	r3, [r6, #540]	; 0x21c
	bogo_delay(10);
 1012988:	ebfff53f 	bl	100fe8c <bogo_delay>
	return *(volatile u32 *) Addr;
 101298c:	e596321c 	ldr	r3, [r6, #540]	; 0x21c
	bogo_delay(10);
 1012990:	e3a0000a 	mov	r0, #10
	REG_CLR_BIT(0x00000000, SPI_RST_CTRL_REG_SLCR, SPI_RST_CTRL_MASK);
 1012994:	e3c33005 	bic	r3, r3, #5
	*LocalAddr = Value;
 1012998:	e586321c 	str	r3, [r6, #540]	; 0x21c
	bogo_delay(10);
 101299c:	ebfff53a 	bl	100fe8c <bogo_delay>
	XSpiPs_Reset(&g_spi_state.spi);
 10129a0:	e2850f4a 	add	r0, r5, #296	; 0x128
 10129a4:	eb001d45 	bl	1019ec0 <XSpiPs_Reset>
	return *(volatile u32 *) Addr;
 10129a8:	e595e12c 	ldr	lr, [r5, #300]	; 0x12c
	*LocalAddr = Value;
 10129ac:	e3a0c002 	mov	ip, #2
 10129b0:	e3a0203f 	mov	r2, #63	; 0x3f
	d_printf(D_WARN, "spi: init SpiCR state: 0x%08x", XSpiPs_ReadReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET));
 10129b4:	e30c1488 	movw	r1, #50312	; 0xc488
 10129b8:	e3401106 	movt	r1, #262	; 0x106
 10129bc:	e3a00003 	mov	r0, #3
	return *(volatile u32 *) Addr;
 10129c0:	e59e3000 	ldr	r3, [lr]
	REG_CLR_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET, XSPIPS_CR_MODF_GEN_EN_MASK);
 10129c4:	e3c33802 	bic	r3, r3, #131072	; 0x20000
	*LocalAddr = Value;
 10129c8:	e58e3000 	str	r3, [lr]
	return *(volatile u32 *) Addr;
 10129cc:	e595e12c 	ldr	lr, [r5, #300]	; 0x12c
 10129d0:	e59e3000 	ldr	r3, [lr]
	REG_CLR_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET, XSPIPS_CR_MSTREN_MASK);
 10129d4:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 10129d8:	e58e3000 	str	r3, [lr]
	return *(volatile u32 *) Addr;
 10129dc:	e595e12c 	ldr	lr, [r5, #300]	; 0x12c
 10129e0:	e59e3000 	ldr	r3, [lr]
	REG_CLR_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET, XSPIPS_CR_CPOL_MASK);
 10129e4:	e3c33002 	bic	r3, r3, #2
	*LocalAddr = Value;
 10129e8:	e58e3000 	str	r3, [lr]
	return *(volatile u32 *) Addr;
 10129ec:	e595e12c 	ldr	lr, [r5, #300]	; 0x12c
 10129f0:	e59e3000 	ldr	r3, [lr]
	REG_SET_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET, XSPIPS_CR_CPHA_MASK);
 10129f4:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 10129f8:	e58e3000 	str	r3, [lr]
	XSpiPs_SetRXWatermark(&g_spi_state.spi, 2);
 10129fc:	e595312c 	ldr	r3, [r5, #300]	; 0x12c
 1012a00:	e583c02c 	str	ip, [r3, #44]	; 0x2c
	XSpiPs_SetTXWatermark(&g_spi_state.spi, SPI_RESPONSE_PACK_SIZE);
 1012a04:	e595312c 	ldr	r3, [r5, #300]	; 0x12c
 1012a08:	e5832028 	str	r2, [r3, #40]	; 0x28
	return *(volatile u32 *) Addr;
 1012a0c:	e595312c 	ldr	r3, [r5, #300]	; 0x12c
 1012a10:	e5932000 	ldr	r2, [r3]
	d_printf(D_WARN, "spi: init SpiCR state: 0x%08x", XSpiPs_ReadReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_CR_OFFSET));
 1012a14:	ebfff535 	bl	100fef0 <d_printf>
	x = XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET);
 1012a18:	e5953158 	ldr	r3, [r5, #344]	; 0x158
 1012a1c:	e5933004 	ldr	r3, [r3, #4]
 1012a20:	ea000003 	b	1012a34 <spi_init+0x108>
	return XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_RXD_OFFSET);
 1012a24:	e5953158 	ldr	r3, [r5, #344]	; 0x158
		garbage_bytes++;
 1012a28:	e2844001 	add	r4, r4, #1
 1012a2c:	e5933004 	ldr	r3, [r3, #4]
 1012a30:	e5932020 	ldr	r2, [r3, #32]
 1012a34:	e5933004 	ldr	r3, [r3, #4]
	asm("nop");
 1012a38:	e320f000 	nop	{0}
	y = XSpiPs_ReadReg(g_spi_state.spi_config->BaseAddress, XSPIPS_SR_OFFSET);
 1012a3c:	e5953158 	ldr	r3, [r5, #344]	; 0x158
 1012a40:	e5933004 	ldr	r3, [r3, #4]
 1012a44:	e5933004 	ldr	r3, [r3, #4]
	asm("nop");
 1012a48:	e320f000 	nop	{0}
	while(spi_read_sr_errata() & XSPIPS_IXR_RXNEMPTY_MASK) {
 1012a4c:	e3130010 	tst	r3, #16
 1012a50:	1afffff3 	bne	1012a24 <spi_init+0xf8>
	d_printf(D_WARN, "spi: %d garbage RX bytes discarded", garbage_bytes);
 1012a54:	e30c14a8 	movw	r1, #50344	; 0xc4a8
 1012a58:	e1a02004 	mov	r2, r4
 1012a5c:	e3401106 	movt	r1, #262	; 0x106
 1012a60:	e3a00003 	mov	r0, #3
 1012a64:	ebfff521 	bl	100fef0 <d_printf>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_XSPIPS_0_INTR, (Xil_ExceptionHandler)spi_isr_handler, NULL);
 1012a68:	e3022588 	movw	r2, #9608	; 0x2588
 1012a6c:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 1012a70:	e3402101 	movt	r2, #257	; 0x101
 1012a74:	e3400107 	movt	r0, #263	; 0x107
 1012a78:	e3a03000 	mov	r3, #0
 1012a7c:	e3a0103a 	mov	r1, #58	; 0x3a
 1012a80:	eb001781 	bl	101888c <XScuGic_Connect>
	if(error != XST_SUCCESS) {
 1012a84:	e2506000 	subs	r6, r0, #0
 1012a88:	1a00009a 	bne	1012cf8 <spi_init+0x3cc>
	d_printf(D_INFO, "spi: peripheral initialised @ 0x%08x", g_spi_state.spi_config->BaseAddress);
 1012a8c:	e5953158 	ldr	r3, [r5, #344]	; 0x158
	*LocalAddr = Value;
 1012a90:	e3a0c001 	mov	ip, #1
	XSpiPs_Enable(&g_spi_state.spi);
 1012a94:	e595212c 	ldr	r2, [r5, #300]	; 0x12c
	d_printf(D_INFO, "spi: peripheral initialised @ 0x%08x", g_spi_state.spi_config->BaseAddress);
 1012a98:	e30c14f4 	movw	r1, #50420	; 0xc4f4
 1012a9c:	e3401106 	movt	r1, #262	; 0x106
 1012aa0:	e3a00002 	mov	r0, #2
 1012aa4:	e582c014 	str	ip, [r2, #20]
 1012aa8:	e5932004 	ldr	r2, [r3, #4]
 1012aac:	ebfff50f 	bl	100fef0 <d_printf>
			if((k <<= 1) & 0x100) {
 1012ab0:	e59f12a8 	ldr	r1, [pc, #680]	; 1012d60 <spi_init+0x434>
 1012ab4:	e1a03006 	mov	r3, r6
	d_printf(D_INFO, "spi: peripheral initialised @ 0x%08x", g_spi_state.spi_config->BaseAddress);
 1012ab8:	e3a02002 	mov	r2, #2
 1012abc:	e2415024 	sub	r5, r1, #36	; 0x24
 1012ac0:	e1a04005 	mov	r4, r5
 1012ac4:	e2850f49 	add	r0, r5, #292	; 0x124
 1012ac8:	ea000003 	b	1012adc <spi_init+0x1b0>
			if((k <<= 1) & 0x100) {
 1012acc:	e3120c01 	tst	r2, #256	; 0x100
 1012ad0:	e1a03002 	mov	r3, r2
				k ^= SPI_CRC8_POLY;
 1012ad4:	12223031 	eorne	r3, r2, #49	; 0x31
 1012ad8:	e2822002 	add	r2, r2, #2
			if((k <<= 1) & 0x100) {
 1012adc:	e1a03083 	lsl	r3, r3, #1
 1012ae0:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012ae4:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012ae8:	e1a03083 	lsl	r3, r3, #1
 1012aec:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012af0:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012af4:	e1a03083 	lsl	r3, r3, #1
 1012af8:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012afc:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012b00:	e1a03083 	lsl	r3, r3, #1
 1012b04:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012b08:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012b0c:	e1a03083 	lsl	r3, r3, #1
 1012b10:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012b14:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012b18:	e1a03083 	lsl	r3, r3, #1
 1012b1c:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012b20:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012b24:	e1a03083 	lsl	r3, r3, #1
 1012b28:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012b2c:	12233031 	eorne	r3, r3, #49	; 0x31
		g_spi_state.crc_table[i] = k;
 1012b30:	e5e13001 	strb	r3, [r1, #1]!
	for(i = 0; i < 256; i++) {
 1012b34:	e1500001 	cmp	r0, r1
 1012b38:	1affffe3 	bne	1012acc <spi_init+0x1a0>
 1012b3c:	e59f3220 	ldr	r3, [pc, #544]	; 1012d64 <spi_init+0x438>
		memset(g_spi_command_lut[i].short_name, 0, SPI_COMMAND_SHORT_NAME_MAX + 1);
 1012b40:	e3a02000 	mov	r2, #0
 1012b44:	e2831a02 	add	r1, r3, #8192	; 0x2000
 1012b48:	e5832000 	str	r2, [r3]
 1012b4c:	e2833020 	add	r3, r3, #32
 1012b50:	e503201c 	str	r2, [r3, #-28]	; 0xffffffe4
 1012b54:	e5032018 	str	r2, [r3, #-24]	; 0xffffffe8
 1012b58:	e5032014 	str	r2, [r3, #-20]	; 0xffffffec
		g_spi_command_lut[i].valid = 0;
 1012b5c:	e5432021 	strb	r2, [r3, #-33]	; 0xffffffdf
	for(i = 0; i < SPI_COMMAND_TOTAL_COUNT; i++) {
 1012b60:	e1510003 	cmp	r1, r3
 1012b64:	1afffff7 	bne	1012b48 <spi_init+0x21c>
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012b68:	e3087e18 	movw	r7, #36376	; 0x8e18
 1012b6c:	e3407102 	movt	r7, #258	; 0x102
 1012b70:	e5d78000 	ldrb	r8, [r7]
 1012b74:	e35800ff 	cmp	r8, #255	; 0xff
 1012b78:	0a000056 	beq	1012cd8 <spi_init+0x3ac>
 1012b7c:	e30f9f58 	movw	r9, #65368	; 0xff58
		strncpy(g_spi_command_lut[spi_cmd->cmd_id].short_name, spi_cmd->short_name, SPI_COMMAND_SHORT_NAME_MAX);
 1012b80:	e3a0a020 	mov	sl, #32
 1012b84:	e3409107 	movt	r9, #263	; 0x107
 1012b88:	e3a0b001 	mov	fp, #1
 1012b8c:	e100b88a 	smlabb	r0, sl, r8, fp
 1012b90:	e5971004 	ldr	r1, [r7, #4]
 1012b94:	e3a0200f 	mov	r2, #15
		added++;
 1012b98:	e2866001 	add	r6, r6, #1
		strncpy(g_spi_command_lut[spi_cmd->cmd_id].short_name, spi_cmd->short_name, SPI_COMMAND_SHORT_NAME_MAX);
 1012b9c:	e0890000 	add	r0, r9, r0
 1012ba0:	fa00348d 	blx	101fddc <strncpy>
		g_spi_command_lut[spi_cmd->cmd_id].nargs = spi_cmd->nargs;
 1012ba4:	e0893288 	add	r3, r9, r8, lsl #5
 1012ba8:	e5970008 	ldr	r0, [r7, #8]
		g_spi_command_lut[spi_cmd->cmd_id].cmd_processor = spi_cmd->cmd_processor;
 1012bac:	e5971010 	ldr	r1, [r7, #16]
		g_spi_command_lut[spi_cmd->cmd_id].has_response = spi_cmd->has_response;
 1012bb0:	e5d7200c 	ldrb	r2, [r7, #12]
		g_spi_command_lut[spi_cmd->cmd_id].valid = 1;
 1012bb4:	e7c9b288 	strb	fp, [r9, r8, lsl #5]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012bb8:	e5f78014 	ldrb	r8, [r7, #20]!
		g_spi_command_lut[spi_cmd->cmd_id].nargs = spi_cmd->nargs;
 1012bbc:	e5830014 	str	r0, [r3, #20]
		g_spi_command_lut[spi_cmd->cmd_id].cmd_processor = spi_cmd->cmd_processor;
 1012bc0:	e583101c 	str	r1, [r3, #28]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012bc4:	e35800ff 	cmp	r8, #255	; 0xff
		g_spi_command_lut[spi_cmd->cmd_id].has_response = spi_cmd->has_response;
 1012bc8:	e5c32018 	strb	r2, [r3, #24]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012bcc:	1affffee 	bne	1012b8c <spi_init+0x260>
 1012bd0:	e2663c01 	rsb	r3, r6, #256	; 0x100
	d_printf(D_INFO, "spi: %d LUT entries filled, %d free", added, SPI_COMMAND_TOTAL_COUNT - added);
 1012bd4:	e30c151c 	movw	r1, #50460	; 0xc51c
 1012bd8:	e1a02006 	mov	r2, r6
 1012bdc:	e3401106 	movt	r1, #262	; 0x106
 1012be0:	e3a00002 	mov	r0, #2
 1012be4:	ebfff4c1 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "spi: initialising deque");
 1012be8:	e30c1540 	movw	r1, #50496	; 0xc540
	g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 1012bec:	e3a03001 	mov	r3, #1
	d_printf(D_INFO, "spi: initialising deque");
 1012bf0:	e3401106 	movt	r1, #262	; 0x106
 1012bf4:	e3a00002 	mov	r0, #2
	g_spi_state.cmd_state = SPI_STATE_CMD_HEADER;
 1012bf8:	e5853004 	str	r3, [r5, #4]
	g_spi_state.proc_state = SPIPROC_STATE_DEQUEUE;
 1012bfc:	e5853bc0 	str	r3, [r5, #3008]	; 0xbc0
	d_printf(D_INFO, "spi: initialising deque");
 1012c00:	ebfff4ba 	bl	100fef0 <d_printf>
	error = deque_new(&g_spi_state.command_dq);
 1012c04:	e59f015c 	ldr	r0, [pc, #348]	; 1012d68 <spi_init+0x43c>
 1012c08:	ebffbbcf 	bl	1001b4c <deque_new>
	if(error != CC_OK) {
 1012c0c:	e2502000 	subs	r2, r0, #0
	for(i = 0; i < SPI_QUEUE_ALLOC_MAX; i++) {
 1012c10:	01a03002 	moveq	r3, r2
		g_spi_state.cmd_alloc_table[i].cmd = 0;
 1012c14:	01a01002 	moveq	r1, r2
	if(error != CC_OK) {
 1012c18:	1a000030 	bne	1012ce0 <spi_init+0x3b4>
		g_spi_state.cmd_alloc_table[i].alloc_idx = i;
 1012c1c:	e58431d0 	str	r3, [r4, #464]	; 0x1d0
	for(i = 0; i < SPI_QUEUE_ALLOC_MAX; i++) {
 1012c20:	e2833001 	add	r3, r3, #1
 1012c24:	e353003f 	cmp	r3, #63	; 0x3f
		g_spi_state.cmd_alloc_table[i].cmd = 0;
 1012c28:	e5c411d8 	strb	r1, [r4, #472]	; 0x1d8
		g_spi_state.cmd_alloc_table[i].nargs = 0;
 1012c2c:	e58411d4 	str	r1, [r4, #468]	; 0x1d4
 1012c30:	e2844028 	add	r4, r4, #40	; 0x28
	for(i = 0; i < SPI_QUEUE_ALLOC_MAX; i++) {
 1012c34:	1afffff8 	bne	1012c1c <spi_init+0x2f0>
/*
 * Free a slot in the bitmask.  Slots are free when their bit is set.
 */
inline void spi_command_mark_slot_free(unsigned int slot)
{
	g_spi_state.cmd_free_bitmask[slot / 32] |= (1 << (slot % 32));
 1012c38:	e3a0c001 	mov	ip, #1
 1012c3c:	e1a032a2 	lsr	r3, r2, #5
 1012c40:	e202001f 	and	r0, r2, #31
	for(i = 0; i < SPI_QUEUE_ALLOC_MAX; i++) {
 1012c44:	e2822001 	add	r2, r2, #1
 1012c48:	e2833072 	add	r3, r3, #114	; 0x72
 1012c4c:	e352003f 	cmp	r2, #63	; 0x3f
 1012c50:	e7951103 	ldr	r1, [r5, r3, lsl #2]
 1012c54:	e181101c 	orr	r1, r1, ip, lsl r0
 1012c58:	e7851103 	str	r1, [r5, r3, lsl #2]
 1012c5c:	1afffff6 	bne	1012c3c <spi_init+0x310>
	res = _FAB_CFG_ACCESS(reg);
 1012c60:	e3a02000 	mov	r2, #0
	g_version_resp.bitstream_id = fabcfg_read(FAB_CFG_VERSION);
 1012c64:	e3073480 	movw	r3, #29824	; 0x7480
 1012c68:	e34423c0 	movt	r2, #17344	; 0x43c0
 1012c6c:	e3403107 	movt	r3, #263	; 0x107
 1012c70:	e592000c 	ldr	r0, [r2, #12]
	g_version_resp.ps_app_id = PS_APP_VERSION_INT;
 1012c74:	e30012be 	movw	r1, #702	; 0x2be
	REG_SET_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_SR_OFFSET, XSPIPS_IXR_WR_TO_CLR_MASK);
 1012c78:	e595c12c 	ldr	ip, [r5, #300]	; 0x12c
	g_version_resp.build_timestamp = 0x00000000; // TBD
 1012c7c:	e3a0e000 	mov	lr, #0
	g_version_resp.ps_app_id = PS_APP_VERSION_INT;
 1012c80:	e3411000 	movt	r1, #4096	; 0x1000
	g_version_resp.bitstream_id = fabcfg_read(FAB_CFG_VERSION);
 1012c84:	e5830000 	str	r0, [r3]
	SPI_SCUGIC_ENABLE();
 1012c88:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 1012c8c:	e5922010 	ldr	r2, [r2, #16]
 1012c90:	e3400107 	movt	r0, #263	; 0x107
	g_version_resp.ps_app_id = PS_APP_VERSION_INT;
 1012c94:	e5831008 	str	r1, [r3, #8]
	SPI_SCUGIC_ENABLE();
 1012c98:	e3a0103a 	mov	r1, #58	; 0x3a
	g_version_resp.build_timestamp = 0x00000000; // TBD
 1012c9c:	e583e00c 	str	lr, [r3, #12]
	g_version_resp.usraccess = fabcfg_read(FAB_CFG_USRACCESS);
 1012ca0:	e5832004 	str	r2, [r3, #4]
	return *(volatile u32 *) Addr;
 1012ca4:	e59c3004 	ldr	r3, [ip, #4]
	REG_SET_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_SR_OFFSET, XSPIPS_IXR_WR_TO_CLR_MASK);
 1012ca8:	e3833043 	orr	r3, r3, #67	; 0x43
	*LocalAddr = Value;
 1012cac:	e58c3004 	str	r3, [ip, #4]
	REG_SET_BIT(g_spi_state.spi.Config.BaseAddress, XSPIPS_IER_OFFSET, XSPIPS_IXR_MODF_MASK | XSPIPS_IXR_TXUF_MASK | XSPIPS_IXR_RXNEMPTY_MASK);
 1012cb0:	e595212c 	ldr	r2, [r5, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1012cb4:	e5923008 	ldr	r3, [r2, #8]
 1012cb8:	e3833052 	orr	r3, r3, #82	; 0x52
	*LocalAddr = Value;
 1012cbc:	e5823008 	str	r3, [r2, #8]
	SPI_SCUGIC_ENABLE();
 1012cc0:	eb001848 	bl	1018de8 <XScuGic_Enable>
	d_printf(D_INFO, "spi: done init");
 1012cc4:	e30c1584 	movw	r1, #50564	; 0xc584
 1012cc8:	e3a00002 	mov	r0, #2
 1012ccc:	e3401106 	movt	r1, #262	; 0x106
}
 1012cd0:	e8bd4ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "spi: done init");
 1012cd4:	eafff485 	b	100fef0 <d_printf>
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012cd8:	e3a03c01 	mov	r3, #256	; 0x100
 1012cdc:	eaffffbc 	b	1012bd4 <spi_init+0x2a8>
		d_printf(D_ERROR, "spi: unable to initialise deque: error %d", error);
 1012ce0:	e30c1558 	movw	r1, #50520	; 0xc558
 1012ce4:	e3a00004 	mov	r0, #4
 1012ce8:	e3401106 	movt	r1, #262	; 0x106
 1012cec:	ebfff47f 	bl	100fef0 <d_printf>
		exit(-1);
 1012cf0:	e3e00000 	mvn	r0, #0
 1012cf4:	fa002907 	blx	101d118 <exit>
		d_printf(D_ERROR, "spi: unable to connect ScuGic: error %d", error);
 1012cf8:	e30c14cc 	movw	r1, #50380	; 0xc4cc
 1012cfc:	e3a00004 	mov	r0, #4
 1012d00:	e1a02006 	mov	r2, r6
 1012d04:	e3401106 	movt	r1, #262	; 0x106
 1012d08:	ebfff478 	bl	100fef0 <d_printf>
		exit(-1);
 1012d0c:	e3e00000 	mvn	r0, #0
 1012d10:	fa002900 	blx	101d118 <exit>
		d_printf(D_ERROR, "spi: selftest failed: error %d", error);
 1012d14:	e30c1468 	movw	r1, #50280	; 0xc468
 1012d18:	e3a00004 	mov	r0, #4
 1012d1c:	e1a02004 	mov	r2, r4
 1012d20:	e3401106 	movt	r1, #262	; 0x106
 1012d24:	ebfff471 	bl	100fef0 <d_printf>
		exit(-1);
 1012d28:	e3e00000 	mvn	r0, #0
 1012d2c:	fa0028f9 	blx	101d118 <exit>
		d_printf(D_ERROR, "spi: unable to initialise SPI peripheral: error %d", error);
 1012d30:	e30c1434 	movw	r1, #50228	; 0xc434
 1012d34:	e3a00004 	mov	r0, #4
 1012d38:	e3401106 	movt	r1, #262	; 0x106
 1012d3c:	ebfff46b 	bl	100fef0 <d_printf>
		exit(-1);
 1012d40:	e3e00000 	mvn	r0, #0
 1012d44:	fa0028f3 	blx	101d118 <exit>
		d_printf(D_ERROR, "spi: configuration lookup returns NULL");
 1012d48:	e30c140c 	movw	r1, #50188	; 0xc40c
 1012d4c:	e3a00004 	mov	r0, #4
 1012d50:	e3401106 	movt	r1, #262	; 0x106
 1012d54:	ebfff465 	bl	100fef0 <d_printf>
		exit(-1);
 1012d58:	e3e00000 	mvn	r0, #0
 1012d5c:	fa0028ed 	blx	101d118 <exit>
 1012d60:	0107f3b4 	.word	0x0107f3b4
 1012d64:	0107ff59 	.word	0x0107ff59
 1012d68:	0107ff48 	.word	0x0107ff48

01012d6c <spi_reset_hw>:
{
 1012d6c:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 1012d70:	e3a0433e 	mov	r4, #-134217728	; 0xf8000000
 1012d74:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	bogo_delay(10);
 1012d78:	e3a0000a 	mov	r0, #10
	REG_SET_BIT(0x00000000, SPI_RST_CTRL_REG_SLCR, SPI_RST_CTRL_MASK);
 1012d7c:	e3833005 	orr	r3, r3, #5
	*LocalAddr = Value;
 1012d80:	e584321c 	str	r3, [r4, #540]	; 0x21c
	bogo_delay(10);
 1012d84:	ebfff440 	bl	100fe8c <bogo_delay>
	return *(volatile u32 *) Addr;
 1012d88:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	bogo_delay(10);
 1012d8c:	e3a0000a 	mov	r0, #10
	REG_CLR_BIT(0x00000000, SPI_RST_CTRL_REG_SLCR, SPI_RST_CTRL_MASK);
 1012d90:	e3c33005 	bic	r3, r3, #5
	*LocalAddr = Value;
 1012d94:	e584321c 	str	r3, [r4, #540]	; 0x21c
}
 1012d98:	e8bd4010 	pop	{r4, lr}
	bogo_delay(10);
 1012d9c:	eafff43a 	b	100fe8c <bogo_delay>

01012da0 <spi_crc_lut_gen>:
			if((k <<= 1) & 0x100) {
 1012da0:	e59f107c 	ldr	r1, [pc, #124]	; 1012e24 <spi_crc_lut_gen+0x84>
{
 1012da4:	e3a02002 	mov	r2, #2
			if((k <<= 1) & 0x100) {
 1012da8:	e3a03000 	mov	r3, #0
 1012dac:	e2810c01 	add	r0, r1, #256	; 0x100
 1012db0:	e1a03083 	lsl	r3, r3, #1
 1012db4:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012db8:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012dbc:	e1a03083 	lsl	r3, r3, #1
 1012dc0:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012dc4:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012dc8:	e1a03083 	lsl	r3, r3, #1
 1012dcc:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012dd0:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012dd4:	e1a03083 	lsl	r3, r3, #1
 1012dd8:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012ddc:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012de0:	e1a03083 	lsl	r3, r3, #1
 1012de4:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012de8:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012dec:	e1a03083 	lsl	r3, r3, #1
 1012df0:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012df4:	12233031 	eorne	r3, r3, #49	; 0x31
			if((k <<= 1) & 0x100) {
 1012df8:	e1a03083 	lsl	r3, r3, #1
 1012dfc:	e3130c01 	tst	r3, #256	; 0x100
				k ^= SPI_CRC8_POLY;
 1012e00:	12233031 	eorne	r3, r3, #49	; 0x31
		g_spi_state.crc_table[i] = k;
 1012e04:	e5e13001 	strb	r3, [r1, #1]!
	for(i = 0; i < 256; i++) {
 1012e08:	e1500001 	cmp	r0, r1
 1012e0c:	012fff1e 	bxeq	lr
			if((k <<= 1) & 0x100) {
 1012e10:	e3120c01 	tst	r2, #256	; 0x100
 1012e14:	e1a03002 	mov	r3, r2
				k ^= SPI_CRC8_POLY;
 1012e18:	12223031 	eorne	r3, r2, #49	; 0x31
 1012e1c:	e2822002 	add	r2, r2, #2
 1012e20:	eaffffe2 	b	1012db0 <spi_crc_lut_gen+0x10>
 1012e24:	0107f3b4 	.word	0x0107f3b4

01012e28 <spi_command_lut_gen>:
	for(i = 0; i < SPI_COMMAND_TOTAL_COUNT; i++) {
 1012e28:	e59f30bc 	ldr	r3, [pc, #188]	; 1012eec <spi_command_lut_gen+0xc4>
		memset(g_spi_command_lut[i].short_name, 0, SPI_COMMAND_SHORT_NAME_MAX + 1);
 1012e2c:	e3a02000 	mov	r2, #0
{
 1012e30:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1012e34:	e2831a02 	add	r1, r3, #8192	; 0x2000
		memset(g_spi_command_lut[i].short_name, 0, SPI_COMMAND_SHORT_NAME_MAX + 1);
 1012e38:	e5832000 	str	r2, [r3]
 1012e3c:	e2833020 	add	r3, r3, #32
 1012e40:	e503201c 	str	r2, [r3, #-28]	; 0xffffffe4
 1012e44:	e5032018 	str	r2, [r3, #-24]	; 0xffffffe8
 1012e48:	e5032014 	str	r2, [r3, #-20]	; 0xffffffec
		g_spi_command_lut[i].valid = 0;
 1012e4c:	e5432021 	strb	r2, [r3, #-33]	; 0xffffffdf
	for(i = 0; i < SPI_COMMAND_TOTAL_COUNT; i++) {
 1012e50:	e1510003 	cmp	r1, r3
 1012e54:	1afffff7 	bne	1012e38 <spi_command_lut_gen+0x10>
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012e58:	e3084e18 	movw	r4, #36376	; 0x8e18
 1012e5c:	e3404102 	movt	r4, #258	; 0x102
 1012e60:	e5d45000 	ldrb	r5, [r4]
 1012e64:	e35500ff 	cmp	r5, #255	; 0xff
 1012e68:	0a00001c 	beq	1012ee0 <spi_command_lut_gen+0xb8>
 1012e6c:	e30f6f58 	movw	r6, #65368	; 0xff58
 1012e70:	e3a07000 	mov	r7, #0
 1012e74:	e3406107 	movt	r6, #263	; 0x107
		strncpy(g_spi_command_lut[spi_cmd->cmd_id].short_name, spi_cmd->short_name, SPI_COMMAND_SHORT_NAME_MAX);
 1012e78:	e3a09020 	mov	r9, #32
 1012e7c:	e3a08001 	mov	r8, #1
 1012e80:	e1008589 	smlabb	r0, r9, r5, r8
 1012e84:	e5941004 	ldr	r1, [r4, #4]
 1012e88:	e3a0200f 	mov	r2, #15
		added++;
 1012e8c:	e2877001 	add	r7, r7, #1
		strncpy(g_spi_command_lut[spi_cmd->cmd_id].short_name, spi_cmd->short_name, SPI_COMMAND_SHORT_NAME_MAX);
 1012e90:	e0860000 	add	r0, r6, r0
 1012e94:	fa0033d0 	blx	101fddc <strncpy>
		g_spi_command_lut[spi_cmd->cmd_id].nargs = spi_cmd->nargs;
 1012e98:	e0863285 	add	r3, r6, r5, lsl #5
 1012e9c:	e5940008 	ldr	r0, [r4, #8]
		g_spi_command_lut[spi_cmd->cmd_id].cmd_processor = spi_cmd->cmd_processor;
 1012ea0:	e5941010 	ldr	r1, [r4, #16]
		g_spi_command_lut[spi_cmd->cmd_id].has_response = spi_cmd->has_response;
 1012ea4:	e5d4200c 	ldrb	r2, [r4, #12]
		g_spi_command_lut[spi_cmd->cmd_id].valid = 1;
 1012ea8:	e7c68285 	strb	r8, [r6, r5, lsl #5]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012eac:	e5f45014 	ldrb	r5, [r4, #20]!
		g_spi_command_lut[spi_cmd->cmd_id].nargs = spi_cmd->nargs;
 1012eb0:	e5830014 	str	r0, [r3, #20]
		g_spi_command_lut[spi_cmd->cmd_id].cmd_processor = spi_cmd->cmd_processor;
 1012eb4:	e583101c 	str	r1, [r3, #28]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012eb8:	e35500ff 	cmp	r5, #255	; 0xff
		g_spi_command_lut[spi_cmd->cmd_id].has_response = spi_cmd->has_response;
 1012ebc:	e5c32018 	strb	r2, [r3, #24]
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012ec0:	1affffee 	bne	1012e80 <spi_command_lut_gen+0x58>
 1012ec4:	e2673c01 	rsb	r3, r7, #256	; 0x100
	d_printf(D_INFO, "spi: %d LUT entries filled, %d free", added, SPI_COMMAND_TOTAL_COUNT - added);
 1012ec8:	e30c151c 	movw	r1, #50460	; 0xc51c
 1012ecc:	e1a02007 	mov	r2, r7
 1012ed0:	e3401106 	movt	r1, #262	; 0x106
 1012ed4:	e3a00002 	mov	r0, #2
}
 1012ed8:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
	d_printf(D_INFO, "spi: %d LUT entries filled, %d free", added, SPI_COMMAND_TOTAL_COUNT - added);
 1012edc:	eafff403 	b	100fef0 <d_printf>
	for(i = 0; spi_command_defs[i].cmd_id != 0xff; i++) {
 1012ee0:	e3a03c01 	mov	r3, #256	; 0x100
 1012ee4:	e3a07000 	mov	r7, #0
 1012ee8:	eafffff6 	b	1012ec8 <spi_command_lut_gen+0xa0>
 1012eec:	0107ff59 	.word	0x0107ff59

01012ef0 <spi_transmit_packet_nonblock>:
	D_ASSERT(bytes > 0);
 1012ef0:	e3510000 	cmp	r1, #0
{
 1012ef4:	e92d4010 	push	{r4, lr}
 1012ef8:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(bytes > 0);
 1012efc:	da000043 	ble	1013010 <spi_transmit_packet_nonblock+0x120>
	if(SPI_IS_TX_OVERWATER()) {
 1012f00:	e30fc390 	movw	ip, #62352	; 0xf390
 1012f04:	e340c107 	movt	ip, #263	; 0x107
 1012f08:	e59c412c 	ldr	r4, [ip, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1012f0c:	e5943004 	ldr	r3, [r4, #4]
 1012f10:	e2133004 	ands	r3, r3, #4
 1012f14:	0a000037 	beq	1012ff8 <spi_transmit_packet_nonblock+0x108>
	if(bytes < (SPI_RESPONSE_PACK_SIZE - 1)) {
 1012f18:	e351003d 	cmp	r1, #61	; 0x3d
 1012f1c:	ca000018 	bgt	1012f84 <spi_transmit_packet_nonblock+0x94>
 1012f20:	e5943004 	ldr	r3, [r4, #4]
		return _spi_transmit_fill_fifo(pkt, bytes);
 1012f24:	e6ef2071 	uxtb	r2, r1
inline int _spi_transmit_fill_fifo(uint8_t *pkt, uint8_t bytes)
{
	int bytes_written = 0, i;

	do {
		if(!SPI_IS_TX_FULL()) {
 1012f28:	e3130008 	tst	r3, #8
 1012f2c:	1a000031 	bne	1012ff8 <spi_transmit_packet_nonblock+0x108>
			bytes_written++;
			bytes--;
		} else {
			break;
		}
	} while(bytes > 0);
 1012f30:	e3520001 	cmp	r2, #1
			XSpiPs_WriteReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_TXD_OFFSET, (uint8_t)(*pkt++));
 1012f34:	e1a03000 	mov	r3, r0
 1012f38:	12422002 	subne	r2, r2, #2
 1012f3c:	e4d31001 	ldrb	r1, [r3], #1
	*LocalAddr = Value;
 1012f40:	16ef2072 	uxtbne	r2, r2
			bytes_written++;
 1012f44:	13a00001 	movne	r0, #1
 1012f48:	e584101c 	str	r1, [r4, #28]
			bytes--;
 1012f4c:	12822002 	addne	r2, r2, #2
	} while(bytes > 0);
 1012f50:	1a000005 	bne	1012f6c <spi_transmit_packet_nonblock+0x7c>
 1012f54:	ea00002a 	b	1013004 <spi_transmit_packet_nonblock+0x114>
			bytes_written++;
 1012f58:	e2800001 	add	r0, r0, #1
			XSpiPs_WriteReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_TXD_OFFSET, (uint8_t)(*pkt++));
 1012f5c:	e4d3e001 	ldrb	lr, [r3], #1
	} while(bytes > 0);
 1012f60:	e1500002 	cmp	r0, r2
 1012f64:	e581e01c 	str	lr, [r1, #28]
 1012f68:	0a000025 	beq	1013004 <spi_transmit_packet_nonblock+0x114>
 1012f6c:	e59c112c 	ldr	r1, [ip, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1012f70:	e591e004 	ldr	lr, [r1, #4]
		if(!SPI_IS_TX_FULL()) {
 1012f74:	e31e0008 	tst	lr, #8
 1012f78:	0afffff6 	beq	1012f58 <spi_transmit_packet_nonblock+0x68>
}
 1012f7c:	e28dd008 	add	sp, sp, #8
 1012f80:	e8bd8010 	pop	{r4, pc}
			XSpiPs_WriteReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_TXD_OFFSET, (uint8_t)(*pkt++));
 1012f84:	e1a0e000 	mov	lr, r0
 1012f88:	e2803001 	add	r3, r0, #1
 1012f8c:	e4de203e 	ldrb	r2, [lr], #62	; 0x3e
	*LocalAddr = Value;
 1012f90:	e584201c 	str	r2, [r4, #28]
 1012f94:	e4d30001 	ldrb	r0, [r3], #1
 1012f98:	e59c212c 	ldr	r2, [ip, #300]	; 0x12c
		for(i = 0; i < (SPI_RESPONSE_PACK_SIZE - 1); i++) {
 1012f9c:	e15e0003 	cmp	lr, r3
 1012fa0:	e582001c 	str	r0, [r2, #28]
 1012fa4:	1afffffa 	bne	1012f94 <spi_transmit_packet_nonblock+0xa4>
		if(bytes > 0) {
 1012fa8:	e351003e 	cmp	r1, #62	; 0x3e
		bytes_written += (SPI_RESPONSE_PACK_SIZE - 1);
 1012fac:	03a0003e 	moveq	r0, #62	; 0x3e
		if(bytes > 0) {
 1012fb0:	0afffff1 	beq	1012f7c <spi_transmit_packet_nonblock+0x8c>
	int bytes_written = 0, i;
 1012fb4:	e241303f 	sub	r3, r1, #63	; 0x3f
 1012fb8:	e3a00000 	mov	r0, #0
 1012fbc:	e6ef3073 	uxtb	r3, r3
 1012fc0:	e2833001 	add	r3, r3, #1
 1012fc4:	ea000004 	b	1012fdc <spi_transmit_packet_nonblock+0xec>
			bytes_written++;
 1012fc8:	e2800001 	add	r0, r0, #1
			XSpiPs_WriteReg(g_spi_state.spi.Config.BaseAddress, XSPIPS_TXD_OFFSET, (uint8_t)(*pkt++));
 1012fcc:	e4de1001 	ldrb	r1, [lr], #1
	} while(bytes > 0);
 1012fd0:	e1500003 	cmp	r0, r3
 1012fd4:	e582101c 	str	r1, [r2, #28]
 1012fd8:	0a000003 	beq	1012fec <spi_transmit_packet_nonblock+0xfc>
		if(!SPI_IS_TX_FULL()) {
 1012fdc:	e59c212c 	ldr	r2, [ip, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1012fe0:	e5921004 	ldr	r1, [r2, #4]
 1012fe4:	e3110008 	tst	r1, #8
 1012fe8:	0afffff6 	beq	1012fc8 <spi_transmit_packet_nonblock+0xd8>
			bytes_written += _spi_transmit_fill_fifo(pkt, bytes);
 1012fec:	e280003e 	add	r0, r0, #62	; 0x3e
}
 1012ff0:	e28dd008 	add	sp, sp, #8
 1012ff4:	e8bd8010 	pop	{r4, pc}
	int bytes_written = 0, i;
 1012ff8:	e3a00000 	mov	r0, #0
 1012ffc:	e28dd008 	add	sp, sp, #8
 1013000:	e8bd8010 	pop	{r4, pc}
			bytes_written++;
 1013004:	e1a00002 	mov	r0, r2
 1013008:	e28dd008 	add	sp, sp, #8
 101300c:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(bytes > 0);
 1013010:	e300019b 	movw	r0, #411	; 0x19b
 1013014:	e30c3594 	movw	r3, #50580	; 0xc594
 1013018:	e30c25a4 	movw	r2, #50596	; 0xc5a4
 101301c:	e3091678 	movw	r1, #38520	; 0x9678
 1013020:	e58d0000 	str	r0, [sp]
 1013024:	e3403106 	movt	r3, #262	; 0x106
 1013028:	e3a00004 	mov	r0, #4
 101302c:	e3402106 	movt	r2, #262	; 0x106
 1013030:	e3401106 	movt	r1, #262	; 0x106
 1013034:	ebfff3ad 	bl	100fef0 <d_printf>
 1013038:	e3e00062 	mvn	r0, #98	; 0x62
 101303c:	fa002835 	blx	101d118 <exit>

01013040 <spi_command_find_free_slot>:
		free_mask = g_spi_state.cmd_free_bitmask[i];
 1013040:	e30f3390 	movw	r3, #62352	; 0xf390
 1013044:	e3403107 	movt	r3, #263	; 0x107
 1013048:	e59321c8 	ldr	r2, [r3, #456]	; 0x1c8
		if(free_mask != 0x00000000) {
 101304c:	e3520000 	cmp	r2, #0
 1013050:	1a000005 	bne	101306c <spi_command_find_free_slot+0x2c>
		free_mask = g_spi_state.cmd_free_bitmask[i];
 1013054:	e59321cc 	ldr	r2, [r3, #460]	; 0x1cc
		if(free_mask != 0x00000000) {
 1013058:	e3520000 	cmp	r2, #0
 101305c:	13a00020 	movne	r0, #32
 1013060:	1a000002 	bne	1013070 <spi_command_find_free_slot+0x30>
		}
	}

	return -1;
 1013064:	e3e00000 	mvn	r0, #0
}
 1013068:	e12fff1e 	bx	lr
		if(free_mask != 0x00000000) {
 101306c:	e3a00000 	mov	r0, #0
			bit = __builtin_ffs(free_mask);
 1013070:	e3520000 	cmp	r2, #0
 1013074:	e6ff2f32 	rbit	r2, r2
 1013078:	e16f2f12 	clz	r2, r2
 101307c:	03e02000 	mvneq	r2, #0
			return (i * 32) + bit - 1;
 1013080:	e0800002 	add	r0, r0, r2
 1013084:	e12fff1e 	bx	lr

01013088 <spi_command_count_allocated>:

/*
 * Count the number of commands currently allocated.
 */
int spi_command_count_allocated()
{
 1013088:	e92d4070 	push	{r4, r5, r6, lr}
	uint32_t free_mask;
	unsigned int i;
	int count = 0;

	for(i = 0; i < SPI_QUEUE_ALLOC_BITMASK_SIZE; i++) {
		free_mask = g_spi_state.cmd_free_bitmask[i];
 101308c:	e30f4390 	movw	r4, #62352	; 0xf390
 1013090:	e3404107 	movt	r4, #263	; 0x107
		count += __builtin_popcount(free_mask);
 1013094:	e59401c8 	ldr	r0, [r4, #456]	; 0x1c8
 1013098:	fa002790 	blx	101cee0 <__popcountsi2>
 101309c:	e1a05000 	mov	r5, r0
 10130a0:	e59401cc 	ldr	r0, [r4, #460]	; 0x1cc
 10130a4:	fa00278d 	blx	101cee0 <__popcountsi2>
 10130a8:	e0850000 	add	r0, r5, r0
	}

	return SPI_QUEUE_ALLOC_MAX - count;
}
 10130ac:	e260003f 	rsb	r0, r0, #63	; 0x3f
 10130b0:	e8bd8070 	pop	{r4, r5, r6, pc}

010130b4 <spi_command_pack_response_simple>:
 * Pack a response for a command using a memory copy.  This isn't suitable for
 * large commands as it has relatively high overheads in the form of a memcpy
 * (in case the response was on the stack beforehand.)
 */
int spi_command_pack_response_simple(struct spi_command_alloc_t *cmd, void *resp, int respsz)
{
 10130b4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10130b8:	e1a04000 	mov	r4, r0
	int res;

	cmd->resp_data = malloc(respsz);  // Malloc the response buffer.  This'll be freed by the command tick once the response is done.
 10130bc:	e1a00002 	mov	r0, r2
{
 10130c0:	e1a05002 	mov	r5, r2
 10130c4:	e1a07001 	mov	r7, r1
	cmd->resp_data = malloc(respsz);  // Malloc the response buffer.  This'll be freed by the command tick once the response is done.
 10130c8:	fa002af4 	blx	101dca0 <malloc>

	if(cmd->resp_data == NULL) {
 10130cc:	e3500000 	cmp	r0, #0
	cmd->resp_data = malloc(respsz);  // Malloc the response buffer.  This'll be freed by the command tick once the response is done.
 10130d0:	e5840020 	str	r0, [r4, #32]
	if(cmd->resp_data == NULL) {
 10130d4:	0a00000b 	beq	1013108 <spi_command_pack_response_simple+0x54>
		cmd->resp_error = 1;
		GLOBAL_IRQ_ENABLE();

		res = SPIRET_MEM_ERROR;
	} else {
		memcpy(cmd->resp_data, resp, respsz);
 10130d8:	e1a01007 	mov	r1, r7
 10130dc:	e1a02005 	mov	r2, r5
 10130e0:	eb002d86 	bl	101e700 <memcpy>

		//d_printf(D_INFO, "resp_simple ptr=0x%08x src=0x%08x resp_size=%d", cmd->resp_data, resp, respsz);

		GLOBAL_IRQ_DISABLE();
 10130e4:	f10c0080 	cpsid	i
		cmd->resp_ready = 1;
 10130e8:	e5d43024 	ldrb	r3, [r4, #36]	; 0x24
		cmd->resp_size = respsz;
 10130ec:	e584501c 	str	r5, [r4, #28]
		cmd->resp_ready = 1;
 10130f0:	e3c3300d 	bic	r3, r3, #13
 10130f4:	e3833009 	orr	r3, r3, #9
 10130f8:	e5c43024 	strb	r3, [r4, #36]	; 0x24
		cmd->resp_error = 0;
		cmd->free_resp_reqd = 1;
		GLOBAL_IRQ_ENABLE();
 10130fc:	f1080080 	cpsie	i

		res = SPIRET_OK;
 1013100:	e3a00000 	mov	r0, #0
	}

	return res;
}
 1013104:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "spi: error allocating %d bytes for command response - response failed", respsz);
 1013108:	e30c15b0 	movw	r1, #50608	; 0xc5b0
 101310c:	e1a06000 	mov	r6, r0
 1013110:	e1a02005 	mov	r2, r5
 1013114:	e3401106 	movt	r1, #262	; 0x106
 1013118:	e3a00004 	mov	r0, #4
 101311c:	ebfff373 	bl	100fef0 <d_printf>
		GLOBAL_IRQ_DISABLE();
 1013120:	f10c0080 	cpsid	i
		cmd->resp_ready = 1;
 1013124:	e5d43024 	ldrb	r3, [r4, #36]	; 0x24
		cmd->resp_size = 0;
 1013128:	e584601c 	str	r6, [r4, #28]
		cmd->resp_ready = 1;
 101312c:	e3c33005 	bic	r3, r3, #5
 1013130:	e3833005 	orr	r3, r3, #5
 1013134:	e5c43024 	strb	r3, [r4, #36]	; 0x24
		GLOBAL_IRQ_ENABLE();
 1013138:	f1080080 	cpsie	i
		res = SPIRET_MEM_ERROR;
 101313c:	e3e00000 	mvn	r0, #0
 1013140:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01013144 <spi_command_pack_response_pre_alloc>:
 * Pack a response for a command using a pointer copy.  The buffer must have been
 * allocated using malloc or friends, as it will be later freed using free().
 */
void spi_command_pack_response_pre_alloc(struct spi_command_alloc_t *cmd, void *resp, int respsz)
{
	D_ASSERT(resp != NULL);
 1013144:	e3510000 	cmp	r1, #0
 1013148:	0a000008 	beq	1013170 <spi_command_pack_response_pre_alloc+0x2c>

	//d_printf(D_INFO, "resp_pre_alloc ptr=0x%08x resp_size=%d", resp, respsz);

	GLOBAL_IRQ_DISABLE();
 101314c:	f10c0080 	cpsid	i
	cmd->resp_data = resp;
	cmd->resp_size = respsz;
	cmd->resp_ready = 1;
 1013150:	e5d03024 	ldrb	r3, [r0, #36]	; 0x24
	cmd->resp_data = resp;
 1013154:	e5801020 	str	r1, [r0, #32]
	cmd->resp_size = respsz;
 1013158:	e580201c 	str	r2, [r0, #28]
	cmd->resp_ready = 1;
 101315c:	e3c3300d 	bic	r3, r3, #13
 1013160:	e3833009 	orr	r3, r3, #9
 1013164:	e5c03024 	strb	r3, [r0, #36]	; 0x24
	cmd->resp_error = 0;
	cmd->free_resp_reqd = 1;
	GLOBAL_IRQ_ENABLE();
 1013168:	f1080080 	cpsie	i
 101316c:	e12fff1e 	bx	lr
{
 1013170:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(resp != NULL);
 1013174:	e3000212 	movw	r0, #530	; 0x212
{
 1013178:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(resp != NULL);
 101317c:	e30c3594 	movw	r3, #50580	; 0xc594
 1013180:	e30c25f8 	movw	r2, #50680	; 0xc5f8
 1013184:	e3091678 	movw	r1, #38520	; 0x9678
 1013188:	e58d0000 	str	r0, [sp]
 101318c:	e3403106 	movt	r3, #262	; 0x106
 1013190:	e3a00004 	mov	r0, #4
 1013194:	e3402106 	movt	r2, #262	; 0x106
 1013198:	e3401106 	movt	r1, #262	; 0x106
 101319c:	ebfff353 	bl	100fef0 <d_printf>
 10131a0:	e3e00062 	mvn	r0, #98	; 0x62
 10131a4:	fa0027db 	blx	101d118 <exit>

010131a8 <spi_command_tick>:
/*
 * Process any commands in the command buffer.  Commands that are completed are popped
 * from the buffer.
 */
int spi_command_tick()
{
 10131a8:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	int tx_bytes, sent_bytes, res, i;
	struct spi_command_alloc_t *cmd;
	struct spi_command_alloc_t *proc_cmd = g_spi_state.proc_cmd; // Shorthand
 10131ac:	e30f4390 	movw	r4, #62352	; 0xf390
 10131b0:	e3404107 	movt	r4, #263	; 0x107
{
 10131b4:	e24dd014 	sub	sp, sp, #20
	static int iter = 0;
	int dqs = deque_size(g_spi_state.command_dq);
 10131b8:	e5940bb8 	ldr	r0, [r4, #3000]	; 0xbb8
	struct spi_command_alloc_t *proc_cmd = g_spi_state.proc_cmd; // Shorthand
 10131bc:	e5946bbc 	ldr	r6, [r4, #3004]	; 0xbbc
	int dqs = deque_size(g_spi_state.command_dq);
 10131c0:	ebffbe2d 	bl	1002a7c <deque_size>
			iter = 0;
		}
	}
#endif

	if(d_getkey() == 'd') {
 10131c4:	ebfff3ca 	bl	10100f4 <d_getkey>
 10131c8:	e3500064 	cmp	r0, #100	; 0x64
 10131cc:	0a00000a 	beq	10131fc <spi_command_tick+0x54>
		d_waitkey();
	}

	res = SPIENGINE_IDLE;

	GLOBAL_IRQ_DISABLE();
 10131d0:	f10c0080 	cpsid	i

	switch(g_spi_state.proc_state) {
 10131d4:	e5945bc0 	ldr	r5, [r4, #3008]	; 0xbc0
 10131d8:	e2453001 	sub	r3, r5, #1
 10131dc:	e3530004 	cmp	r3, #4
 10131e0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 10131e4:	ea0001cc 	b	101391c <spi_command_tick+0x774>
 10131e8:	0101328c 	.word	0x0101328c
 10131ec:	010132f0 	.word	0x010132f0
 10131f0:	010133b8 	.word	0x010133b8
 10131f4:	0101378c 	.word	0x0101378c
 10131f8:	01013214 	.word	0x01013214
		d_printf(D_RAW, "\r\n\r\npause, press key to resume\r\n\r\n");
 10131fc:	e30c1608 	movw	r1, #50696	; 0xc608
 1013200:	e3a00000 	mov	r0, #0
 1013204:	e3401106 	movt	r1, #262	; 0x106
 1013208:	ebfff338 	bl	100fef0 <d_printf>
		d_waitkey();
 101320c:	ebfff3ad 	bl	10100c8 <d_waitkey>
 1013210:	eaffffee 	b	10131d0 <spi_command_tick+0x28>
		case SPIPROC_STATE_OUTPUT_DONE_WAIT:
			/*
			 * We have sent the command.  Free the slot, mark the command as done and
			 * wait for the FIFO to be empty.
			 */
			spi_command_mark_slot_free(proc_cmd->alloc_idx);
 1013214:	e5963000 	ldr	r3, [r6]
	g_spi_state.cmd_free_bitmask[slot / 32] |= (1 << (slot % 32));
 1013218:	e3a07001 	mov	r7, #1
 * Free the buffer associated with a command and deallocate it.
 */
inline void spi_command_cleanup(struct spi_command_alloc_t *cmd)
{
	D_ASSERT(cmd != NULL);
	D_ASSERT(cmd->resp_data != NULL);
 101321c:	e5960020 	ldr	r0, [r6, #32]
	g_spi_state.cmd_free_bitmask[slot / 32] |= (1 << (slot % 32));
 1013220:	e203101f 	and	r1, r3, #31
 1013224:	e1a032a3 	lsr	r3, r3, #5
	D_ASSERT(cmd->resp_data != NULL);
 1013228:	e3500000 	cmp	r0, #0
	g_spi_state.cmd_free_bitmask[slot / 32] |= (1 << (slot % 32));
 101322c:	e2833072 	add	r3, r3, #114	; 0x72
 1013230:	e7942103 	ldr	r2, [r4, r3, lsl #2]
 1013234:	e1822117 	orr	r2, r2, r7, lsl r1
 1013238:	e7842103 	str	r2, [r4, r3, lsl #2]
	D_ASSERT(cmd->resp_data != NULL);
 101323c:	0a0001ae 	beq	10138fc <spi_command_tick+0x754>

	cmd->resp_done = 0;
	cmd->resp_error = 0;
	cmd->resp_ready = 0;
 1013240:	e5d63024 	ldrb	r3, [r6, #36]	; 0x24

			/*
			 * Tell outer task that we're still busy, while we wait for command to complete and
			 * go back to the idle state.
			 */
			res = SPIENGINE_WORKING;
 1013244:	e3a05002 	mov	r5, #2
 1013248:	e3c33007 	bic	r3, r3, #7
 101324c:	e5c63024 	strb	r3, [r6, #36]	; 0x24
	//d_printf(D_INFO, "resp_free 0x%08x", cmd->resp_data);
	free(cmd->resp_data);
 1013250:	fa002a96 	blx	101dcb0 <free>
			g_spi_state.commands_queued--;
 1013254:	e5942ba8 	ldr	r2, [r4, #2984]	; 0xba8
	cmd->resp_data = NULL;
 1013258:	e3a01000 	mov	r1, #0
			g_spi_state.resp_done = 1;
 101325c:	e5d43000 	ldrb	r3, [r4]
 1013260:	e5861020 	str	r1, [r6, #32]
			g_spi_state.commands_queued--;
 1013264:	e2422001 	sub	r2, r2, #1
			g_spi_state.proc_cmd = NULL;
 1013268:	e5841bbc 	str	r1, [r4, #3004]	; 0xbbc
			g_spi_state.resp_done = 1;
 101326c:	e1833005 	orr	r3, r3, r5
			g_spi_state.commands_queued--;
 1013270:	e5842ba8 	str	r2, [r4, #2984]	; 0xba8
			g_spi_state.proc_state = SPIPROC_STATE_DEQUEUE;
 1013274:	e5847bc0 	str	r7, [r4, #3008]	; 0xbc0
			g_spi_state.resp_done = 1;
 1013278:	e5c43000 	strb	r3, [r4]
			break;
	}

	GLOBAL_IRQ_ENABLE();
 101327c:	f1080080 	cpsie	i

	return res;
}
 1013280:	e1a00005 	mov	r0, r5
 1013284:	e28dd014 	add	sp, sp, #20
 1013288:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		count += __builtin_popcount(free_mask);
 101328c:	e59401c8 	ldr	r0, [r4, #456]	; 0x1c8
 1013290:	fa002712 	blx	101cee0 <__popcountsi2>
 1013294:	e1a06000 	mov	r6, r0
 1013298:	e59401cc 	ldr	r0, [r4, #460]	; 0x1cc
 101329c:	fa00270f 	blx	101cee0 <__popcountsi2>
 10132a0:	e0800006 	add	r0, r0, r6
	return SPI_QUEUE_ALLOC_MAX - count;
 10132a4:	e260003f 	rsb	r0, r0, #63	; 0x3f
			if(spi_command_count_allocated() > 0) {
 10132a8:	e3500000 	cmp	r0, #0
 10132ac:	dafffff2 	ble	101327c <spi_command_tick+0xd4>
				if(deque_size(g_spi_state.command_dq) > 0) {
 10132b0:	e5940bb8 	ldr	r0, [r4, #3000]	; 0xbb8
 10132b4:	ebffbdf0 	bl	1002a7c <deque_size>
 10132b8:	e3500000 	cmp	r0, #0
 10132bc:	0affffee 	beq	101327c <spi_command_tick+0xd4>
					deque_remove_first(g_spi_state.command_dq, (void*)&cmd);
 10132c0:	e28d100c 	add	r1, sp, #12
 10132c4:	e5940bb8 	ldr	r0, [r4, #3000]	; 0xbb8
 10132c8:	ebffbc5c 	bl	1002440 <deque_remove_first>
					g_spi_state.resp_done = 0;
 10132cc:	e5d43000 	ldrb	r3, [r4]
					g_spi_state.proc_state = SPIPROC_STATE_EXECUTE;
 10132d0:	e3a02002 	mov	r2, #2
					g_spi_state.proc_cmd = cmd;
 10132d4:	e59d100c 	ldr	r1, [sp, #12]
					res = SPIENGINE_WORKING;
 10132d8:	e1a05002 	mov	r5, r2
					g_spi_state.proc_state = SPIPROC_STATE_EXECUTE;
 10132dc:	e5842bc0 	str	r2, [r4, #3008]	; 0xbc0
					g_spi_state.resp_done = 0;
 10132e0:	e7c1309f 	bfc	r3, #1, #1
					g_spi_state.proc_cmd = cmd;
 10132e4:	e5841bbc 	str	r1, [r4, #3004]	; 0xbbc
					g_spi_state.resp_done = 0;
 10132e8:	e5c43000 	strb	r3, [r4]
					res = SPIENGINE_WORKING;
 10132ec:	eaffffe2 	b	101327c <spi_command_tick+0xd4>
			if(g_spi_command_lut[proc_cmd->cmd].cmd_processor != NULL) {
 10132f0:	e5d62008 	ldrb	r2, [r6, #8]
 10132f4:	e30f3f58 	movw	r3, #65368	; 0xff58
 10132f8:	e3403107 	movt	r3, #263	; 0x107
 10132fc:	e0833282 	add	r3, r3, r2, lsl #5
 1013300:	e593301c 	ldr	r3, [r3, #28]
 1013304:	e3530000 	cmp	r3, #0
 1013308:	0a000001 	beq	1013314 <spi_command_tick+0x16c>
				g_spi_command_lut[proc_cmd->cmd].cmd_processor(proc_cmd);
 101330c:	e1a00006 	mov	r0, r6
 1013310:	e12fff33 	blx	r3
			if(proc_cmd->resp_ready && !proc_cmd->resp_error) {
 1013314:	e5d63024 	ldrb	r3, [r6, #36]	; 0x24
 1013318:	e2032005 	and	r2, r3, #5
 101331c:	e3520001 	cmp	r2, #1
 1013320:	0a000161 	beq	10138ac <spi_command_tick+0x704>
				if(proc_cmd->resp_error) {
 1013324:	e3130004 	tst	r3, #4
 1013328:	e5962000 	ldr	r2, [r6]
 101332c:	1a000158 	bne	1013894 <spi_command_tick+0x6ec>
	g_spi_state.cmd_free_bitmask[slot / 32] |= (1 << (slot % 32));
 1013330:	e1a032a2 	lsr	r3, r2, #5
				if(proc_cmd->resp_data != NULL) {
 1013334:	e5960020 	ldr	r0, [r6, #32]
 1013338:	e202201f 	and	r2, r2, #31
 101333c:	e2833072 	add	r3, r3, #114	; 0x72
 1013340:	e3a0c001 	mov	ip, #1
 1013344:	e7941103 	ldr	r1, [r4, r3, lsl #2]
 1013348:	e3500000 	cmp	r0, #0
 101334c:	e181221c 	orr	r2, r1, ip, lsl r2
 1013350:	e7842103 	str	r2, [r4, r3, lsl #2]
 1013354:	0a000005 	beq	1013370 <spi_command_tick+0x1c8>
	cmd->resp_error = 0;
 1013358:	e5d63024 	ldrb	r3, [r6, #36]	; 0x24
 101335c:	e7c2311f 	bfc	r3, #2, #1
 1013360:	e5c63024 	strb	r3, [r6, #36]	; 0x24
	free(cmd->resp_data);
 1013364:	fa002a51 	blx	101dcb0 <free>
	cmd->resp_data = NULL;
 1013368:	e3a03000 	mov	r3, #0
 101336c:	e5863020 	str	r3, [r6, #32]
				proc_cmd->resp_ready = 0;
 1013370:	e5d63024 	ldrb	r3, [r6, #36]	; 0x24
				g_spi_state.proc_state = SPIPROC_STATE_DEQUEUE;
 1013374:	e3a01001 	mov	r1, #1
				g_spi_state.resp_done = 1; // Tell SPI ISR state machine that we're done
 1013378:	e5d42000 	ldrb	r2, [r4]
				g_spi_state.proc_cmd = NULL;
 101337c:	e3a00000 	mov	r0, #0
	res = SPIENGINE_IDLE;
 1013380:	e1a05001 	mov	r5, r1
				proc_cmd->resp_ready = 0;
 1013384:	e3c33003 	bic	r3, r3, #3
 1013388:	e5c63024 	strb	r3, [r6, #36]	; 0x24
				g_spi_state.resp_done = 1; // Tell SPI ISR state machine that we're done
 101338c:	e3822002 	orr	r2, r2, #2
				g_spi_state.commands_queued--;
 1013390:	e5943ba8 	ldr	r3, [r4, #2984]	; 0xba8
				g_spi_state.resp_done = 1; // Tell SPI ISR state machine that we're done
 1013394:	e5c42000 	strb	r2, [r4]
				g_spi_state.proc_cmd = NULL;
 1013398:	e5840bbc 	str	r0, [r4, #3004]	; 0xbbc
				g_spi_state.commands_queued--;
 101339c:	e2433001 	sub	r3, r3, #1
				g_spi_state.proc_state = SPIPROC_STATE_DEQUEUE;
 10133a0:	e5841bc0 	str	r1, [r4, #3008]	; 0xbc0
				g_spi_state.commands_queued--;
 10133a4:	e5843ba8 	str	r3, [r4, #2984]	; 0xba8
	GLOBAL_IRQ_ENABLE();
 10133a8:	f1080080 	cpsie	i
}
 10133ac:	e1a00005 	mov	r0, r5
 10133b0:	e28dd014 	add	sp, sp, #20
 10133b4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
			D_ASSERT(g_spi_state.resp_bytes <= SPI_RESPONSE_2BYTE_MAX);
 10133b8:	e3003bb4 	movw	r3, #2996	; 0xbb4
 10133bc:	e19430b3 	ldrh	r3, [r4, r3]
 10133c0:	e3530c7f 	cmp	r3, #32512	; 0x7f00
 10133c4:	2a000140 	bcs	10138cc <spi_command_tick+0x724>
			SPI_SCUGIC_DISABLE();
 10133c8:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 10133cc:	e3a0103a 	mov	r1, #58	; 0x3a
 10133d0:	e3400107 	movt	r0, #263	; 0x107
 10133d4:	eb0016d5 	bl	1018f30 <XScuGic_Disable>
			if(SPI_IS_TX_UNDERFLOW()) {
 10133d8:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
 10133dc:	e5932004 	ldr	r2, [r3, #4]
 10133e0:	e2831004 	add	r1, r3, #4
 10133e4:	e3120040 	tst	r2, #64	; 0x40
 10133e8:	0a00009a 	beq	1013658 <spi_command_tick+0x4b0>
 10133ec:	e5931004 	ldr	r1, [r3, #4]
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10133f0:	e5942158 	ldr	r2, [r4, #344]	; 0x158
	if(!SPI_IS_TX_FULL()) {
 10133f4:	e2111008 	ands	r1, r1, #8
 10133f8:	1a000006 	bne	1013418 <spi_command_tick+0x270>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10133fc:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013400:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013404:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013408:	e5913004 	ldr	r3, [r1, #4]
 101340c:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013410:	e5813004 	str	r3, [r1, #4]
		return 1;
 1013414:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013418:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 101341c:	e2111008 	ands	r1, r1, #8
 1013420:	1a000006 	bne	1013440 <spi_command_tick+0x298>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013424:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013428:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101342c:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013430:	e5913004 	ldr	r3, [r1, #4]
 1013434:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013438:	e5813004 	str	r3, [r1, #4]
		return 1;
 101343c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013440:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 1013444:	e2111008 	ands	r1, r1, #8
 1013448:	1a000006 	bne	1013468 <spi_command_tick+0x2c0>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101344c:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013450:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013454:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013458:	e5913004 	ldr	r3, [r1, #4]
 101345c:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013460:	e5813004 	str	r3, [r1, #4]
		return 1;
 1013464:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013468:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 101346c:	e2111008 	ands	r1, r1, #8
 1013470:	1a000006 	bne	1013490 <spi_command_tick+0x2e8>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013474:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013478:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101347c:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013480:	e5913004 	ldr	r3, [r1, #4]
 1013484:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013488:	e5813004 	str	r3, [r1, #4]
		return 1;
 101348c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013490:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 1013494:	e2111008 	ands	r1, r1, #8
 1013498:	1a000006 	bne	10134b8 <spi_command_tick+0x310>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101349c:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 10134a0:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10134a4:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 10134a8:	e5913004 	ldr	r3, [r1, #4]
 10134ac:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10134b0:	e5813004 	str	r3, [r1, #4]
		return 1;
 10134b4:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10134b8:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 10134bc:	e2111008 	ands	r1, r1, #8
 10134c0:	1a000006 	bne	10134e0 <spi_command_tick+0x338>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10134c4:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 10134c8:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10134cc:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 10134d0:	e5913004 	ldr	r3, [r1, #4]
 10134d4:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10134d8:	e5813004 	str	r3, [r1, #4]
		return 1;
 10134dc:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10134e0:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 10134e4:	e2111008 	ands	r1, r1, #8
 10134e8:	1a000006 	bne	1013508 <spi_command_tick+0x360>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10134ec:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 10134f0:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10134f4:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 10134f8:	e5913004 	ldr	r3, [r1, #4]
 10134fc:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013500:	e5813004 	str	r3, [r1, #4]
		return 1;
 1013504:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013508:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 101350c:	e2111008 	ands	r1, r1, #8
 1013510:	1a000006 	bne	1013530 <spi_command_tick+0x388>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013514:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013518:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101351c:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013520:	e5913004 	ldr	r3, [r1, #4]
 1013524:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013528:	e5813004 	str	r3, [r1, #4]
		return 1;
 101352c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013530:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 1013534:	e2111008 	ands	r1, r1, #8
 1013538:	1a000006 	bne	1013558 <spi_command_tick+0x3b0>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101353c:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013540:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013544:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013548:	e5913004 	ldr	r3, [r1, #4]
 101354c:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013550:	e5813004 	str	r3, [r1, #4]
		return 1;
 1013554:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013558:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 101355c:	e2111008 	ands	r1, r1, #8
 1013560:	1a000006 	bne	1013580 <spi_command_tick+0x3d8>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013564:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013568:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101356c:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013570:	e5913004 	ldr	r3, [r1, #4]
 1013574:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013578:	e5813004 	str	r3, [r1, #4]
		return 1;
 101357c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013580:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 1013584:	e2111008 	ands	r1, r1, #8
 1013588:	1a000006 	bne	10135a8 <spi_command_tick+0x400>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101358c:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013590:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013594:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013598:	e5913004 	ldr	r3, [r1, #4]
 101359c:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10135a0:	e5813004 	str	r3, [r1, #4]
		return 1;
 10135a4:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10135a8:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 10135ac:	e2111008 	ands	r1, r1, #8
 10135b0:	1a000006 	bne	10135d0 <spi_command_tick+0x428>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10135b4:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 10135b8:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10135bc:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 10135c0:	e5913004 	ldr	r3, [r1, #4]
 10135c4:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10135c8:	e5813004 	str	r3, [r1, #4]
		return 1;
 10135cc:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10135d0:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 10135d4:	e2111008 	ands	r1, r1, #8
 10135d8:	1a000006 	bne	10135f8 <spi_command_tick+0x450>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10135dc:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 10135e0:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10135e4:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 10135e8:	e5913004 	ldr	r3, [r1, #4]
 10135ec:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10135f0:	e5813004 	str	r3, [r1, #4]
		return 1;
 10135f4:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10135f8:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 10135fc:	e2111008 	ands	r1, r1, #8
 1013600:	1a000006 	bne	1013620 <spi_command_tick+0x478>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013604:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013608:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101360c:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013610:	e5913004 	ldr	r3, [r1, #4]
 1013614:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013618:	e5813004 	str	r3, [r1, #4]
		return 1;
 101361c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013620:	e5931004 	ldr	r1, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 1013624:	e2111008 	ands	r1, r1, #8
 1013628:	1a000006 	bne	1013648 <spi_command_tick+0x4a0>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101362c:	e5923004 	ldr	r3, [r2, #4]
	*LocalAddr = Value;
 1013630:	e583101c 	str	r1, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013634:	e5921004 	ldr	r1, [r2, #4]
	return *(volatile u32 *) Addr;
 1013638:	e5913004 	ldr	r3, [r1, #4]
 101363c:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013640:	e5813004 	str	r3, [r1, #4]
		return 1;
 1013644:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013648:	e5930004 	ldr	r0, [r3, #4]
	if(!SPI_IS_TX_FULL()) {
 101364c:	e2831004 	add	r1, r3, #4
 1013650:	e2100008 	ands	r0, r0, #8
 1013654:	0a000085 	beq	1013870 <spi_command_tick+0x6c8>
 1013658:	e5913000 	ldr	r3, [r1]
 101365c:	e2133008 	ands	r3, r3, #8
 1013660:	1a000008 	bne	1013688 <spi_command_tick+0x4e0>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013664:	e5942158 	ldr	r2, [r4, #344]	; 0x158
 1013668:	e5921004 	ldr	r1, [r2, #4]
	*LocalAddr = Value;
 101366c:	e581301c 	str	r3, [r1, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013670:	e5922004 	ldr	r2, [r2, #4]
	return *(volatile u32 *) Addr;
 1013674:	e5923004 	ldr	r3, [r2, #4]
 1013678:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 101367c:	e5823004 	str	r3, [r2, #4]
		return 1;
 1013680:	e594112c 	ldr	r1, [r4, #300]	; 0x12c
 1013684:	e2811004 	add	r1, r1, #4
	return *(volatile u32 *) Addr;
 1013688:	e5913000 	ldr	r3, [r1]
	if(!SPI_IS_TX_FULL()) {
 101368c:	e2133008 	ands	r3, r3, #8
 1013690:	1a000008 	bne	10136b8 <spi_command_tick+0x510>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013694:	e5942158 	ldr	r2, [r4, #344]	; 0x158
 1013698:	e5921004 	ldr	r1, [r2, #4]
	*LocalAddr = Value;
 101369c:	e581301c 	str	r3, [r1, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10136a0:	e5922004 	ldr	r2, [r2, #4]
	return *(volatile u32 *) Addr;
 10136a4:	e5923004 	ldr	r3, [r2, #4]
 10136a8:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10136ac:	e5823004 	str	r3, [r2, #4]
		return 1;
 10136b0:	e594112c 	ldr	r1, [r4, #300]	; 0x12c
 10136b4:	e2811004 	add	r1, r1, #4
	return *(volatile u32 *) Addr;
 10136b8:	e5913000 	ldr	r3, [r1]
	if(!SPI_IS_TX_FULL()) {
 10136bc:	e3130008 	tst	r3, #8
 10136c0:	1a000007 	bne	10136e4 <spi_command_tick+0x53c>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 10136c4:	e5943158 	ldr	r3, [r4, #344]	; 0x158
	*LocalAddr = Value;
 10136c8:	e3a010ff 	mov	r1, #255	; 0xff
 10136cc:	e5932004 	ldr	r2, [r3, #4]
 10136d0:	e582101c 	str	r1, [r2, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 10136d4:	e5932004 	ldr	r2, [r3, #4]
	return *(volatile u32 *) Addr;
 10136d8:	e5923004 	ldr	r3, [r2, #4]
 10136dc:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 10136e0:	e5823004 	str	r3, [r2, #4]
			if(g_spi_state.resp_bytes <= SPI_RESPONSE_1BYTE_MAX) {
 10136e4:	e3003bb4 	movw	r3, #2996	; 0xbb4
 10136e8:	e19410b3 	ldrh	r1, [r4, r3]
 10136ec:	e351007f 	cmp	r1, #127	; 0x7f
 10136f0:	8a000040 	bhi	10137f8 <spi_command_tick+0x650>
	if(!SPI_IS_TX_FULL()) {
 10136f4:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 10136f8:	e5933004 	ldr	r3, [r3, #4]
 10136fc:	e3130008 	tst	r3, #8
 1013700:	1a000006 	bne	1013720 <spi_command_tick+0x578>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013704:	e5943158 	ldr	r3, [r4, #344]	; 0x158
 1013708:	e5932004 	ldr	r2, [r3, #4]
	*LocalAddr = Value;
 101370c:	e582101c 	str	r1, [r2, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013710:	e5932004 	ldr	r2, [r3, #4]
	return *(volatile u32 *) Addr;
 1013714:	e5923004 	ldr	r3, [r2, #4]
 1013718:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 101371c:	e5823004 	str	r3, [r2, #4]
			sent_bytes = spi_transmit_packet_nonblock(g_spi_state.resp_data_ptr, tx_bytes);
 1013720:	e351003f 	cmp	r1, #63	; 0x3f
			g_spi_state.resp_bytes -= sent_bytes;
 1013724:	e3005bb4 	movw	r5, #2996	; 0xbb4
			sent_bytes = spi_transmit_packet_nonblock(g_spi_state.resp_data_ptr, tx_bytes);
 1013728:	23a0103f 	movcs	r1, #63	; 0x3f
 101372c:	e5940bb0 	ldr	r0, [r4, #2992]	; 0xbb0
 1013730:	ebfffdee 	bl	1012ef0 <spi_transmit_packet_nonblock>
			g_spi_state.resp_bytes -= sent_bytes;
 1013734:	e19420b5 	ldrh	r2, [r4, r5]
			sent_bytes = spi_transmit_packet_nonblock(g_spi_state.resp_data_ptr, tx_bytes);
 1013738:	e1a0c000 	mov	ip, r0
			g_spi_state.resp_data_ptr += sent_bytes;
 101373c:	e5943bb0 	ldr	r3, [r4, #2992]	; 0xbb0
			SPI_SCUGIC_ENABLE();
 1013740:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 1013744:	e3400107 	movt	r0, #263	; 0x107
 1013748:	e3a0103a 	mov	r1, #58	; 0x3a
			g_spi_state.resp_bytes -= sent_bytes;
 101374c:	e042200c 	sub	r2, r2, ip
			g_spi_state.resp_data_ptr += sent_bytes;
 1013750:	e083300c 	add	r3, r3, ip
			g_spi_state.resp_bytes -= sent_bytes;
 1013754:	e18420b5 	strh	r2, [r4, r5]
			g_spi_state.resp_data_ptr += sent_bytes;
 1013758:	e5843bb0 	str	r3, [r4, #2992]	; 0xbb0
			SPI_SCUGIC_ENABLE();
 101375c:	eb0015a1 	bl	1018de8 <XScuGic_Enable>
			if(g_spi_state.resp_bytes > 0) {
 1013760:	e19430b5 	ldrh	r3, [r4, r5]
 1013764:	e3530000 	cmp	r3, #0
				g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_RESP_CONT;
 1013768:	13a03004 	movne	r3, #4
				g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_DONE_WAIT;
 101376c:	03a03005 	moveq	r3, #5
				res = SPIENGINE_WORKING;  // Tell outer task that we're still busy
 1013770:	13a05002 	movne	r5, #2
	res = SPIENGINE_IDLE;
 1013774:	03a05001 	moveq	r5, #1
				g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_DONE_WAIT;
 1013778:	e5843bc0 	str	r3, [r4, #3008]	; 0xbc0
	GLOBAL_IRQ_ENABLE();
 101377c:	f1080080 	cpsie	i
}
 1013780:	e1a00005 	mov	r0, r5
 1013784:	e28dd014 	add	sp, sp, #20
 1013788:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
			if(!SPI_IS_TX_OVERWATER()) {
 101378c:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
	return *(volatile u32 *) Addr;
 1013790:	e5933004 	ldr	r3, [r3, #4]
 1013794:	e3130004 	tst	r3, #4
 1013798:	0a000011 	beq	10137e4 <spi_command_tick+0x63c>
				tx_bytes = MIN(g_spi_state.resp_bytes, SPI_RESPONSE_PACK_SIZE);
 101379c:	e3005bb4 	movw	r5, #2996	; 0xbb4
				sent_bytes = spi_transmit_packet_nonblock(g_spi_state.resp_data_ptr, tx_bytes);
 10137a0:	e5940bb0 	ldr	r0, [r4, #2992]	; 0xbb0
				tx_bytes = MIN(g_spi_state.resp_bytes, SPI_RESPONSE_PACK_SIZE);
 10137a4:	e19410b5 	ldrh	r1, [r4, r5]
				sent_bytes = spi_transmit_packet_nonblock(g_spi_state.resp_data_ptr, tx_bytes);
 10137a8:	e351003f 	cmp	r1, #63	; 0x3f
 10137ac:	23a0103f 	movcs	r1, #63	; 0x3f
 10137b0:	ebfffdce 	bl	1012ef0 <spi_transmit_packet_nonblock>
				g_spi_state.resp_bytes -= sent_bytes;
 10137b4:	e19430b5 	ldrh	r3, [r4, r5]
				g_spi_state.resp_data_ptr += sent_bytes;
 10137b8:	e5942bb0 	ldr	r2, [r4, #2992]	; 0xbb0
				g_spi_state.resp_bytes -= sent_bytes;
 10137bc:	e0433000 	sub	r3, r3, r0
 10137c0:	e6ff3073 	uxth	r3, r3
				g_spi_state.resp_data_ptr += sent_bytes;
 10137c4:	e0822000 	add	r2, r2, r0
 10137c8:	e5842bb0 	str	r2, [r4, #2992]	; 0xbb0
				if(g_spi_state.resp_bytes <= 0) {
 10137cc:	e3530000 	cmp	r3, #0
				g_spi_state.resp_bytes -= sent_bytes;
 10137d0:	e18430b5 	strh	r3, [r4, r5]
					g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_DONE_WAIT;
 10137d4:	03a03005 	moveq	r3, #5
			res = SPIENGINE_WORKING;
 10137d8:	03a05002 	moveq	r5, #2
					g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_DONE_WAIT;
 10137dc:	05843bc0 	streq	r3, [r4, #3008]	; 0xbc0
 10137e0:	0afffea5 	beq	101327c <spi_command_tick+0xd4>
			res = SPIENGINE_WORKING;
 10137e4:	e3a05002 	mov	r5, #2
	GLOBAL_IRQ_ENABLE();
 10137e8:	f1080080 	cpsie	i
}
 10137ec:	e1a00005 	mov	r0, r5
 10137f0:	e28dd014 	add	sp, sp, #20
 10137f4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
			} else if(g_spi_state.resp_bytes <= SPI_RESPONSE_2BYTE_MAX) {
 10137f8:	e3510c7f 	cmp	r1, #32512	; 0x7f00
 10137fc:	2affffc7 	bcs	1013720 <spi_command_tick+0x578>
	if(!SPI_IS_TX_FULL()) {
 1013800:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
 1013804:	e5932004 	ldr	r2, [r3, #4]
 1013808:	e2833004 	add	r3, r3, #4
 101380c:	e3120008 	tst	r2, #8
 1013810:	1a00000a 	bne	1013840 <spi_command_tick+0x698>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013814:	e5942158 	ldr	r2, [r4, #344]	; 0x158
				spi_transmit(0x80 + (g_spi_state.resp_bytes / 256));
 1013818:	e1a03421 	lsr	r3, r1, #8
 101381c:	e2233080 	eor	r3, r3, #128	; 0x80
 1013820:	e5920004 	ldr	r0, [r2, #4]
	*LocalAddr = Value;
 1013824:	e580301c 	str	r3, [r0, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013828:	e5922004 	ldr	r2, [r2, #4]
	return *(volatile u32 *) Addr;
 101382c:	e5923004 	ldr	r3, [r2, #4]
 1013830:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013834:	e5823004 	str	r3, [r2, #4]
		return 1;
 1013838:	e594312c 	ldr	r3, [r4, #300]	; 0x12c
 101383c:	e2833004 	add	r3, r3, #4
	return *(volatile u32 *) Addr;
 1013840:	e5933000 	ldr	r3, [r3]
	if(!SPI_IS_TX_FULL()) {
 1013844:	e3130008 	tst	r3, #8
 1013848:	1affffb4 	bne	1013720 <spi_command_tick+0x578>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 101384c:	e5942158 	ldr	r2, [r4, #344]	; 0x158
 1013850:	e6ef3071 	uxtb	r3, r1
 1013854:	e5920004 	ldr	r0, [r2, #4]
	*LocalAddr = Value;
 1013858:	e580301c 	str	r3, [r0, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 101385c:	e5922004 	ldr	r2, [r2, #4]
	return *(volatile u32 *) Addr;
 1013860:	e5923004 	ldr	r3, [r2, #4]
 1013864:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013868:	e5823004 	str	r3, [r2, #4]
		return 1;
 101386c:	eaffffab 	b	1013720 <spi_command_tick+0x578>
		XSpiPs_WriteReg(g_spi_state.spi_config->BaseAddress, XSPIPS_TXD_OFFSET, byte);
 1013870:	e5923004 	ldr	r3, [r2, #4]
 1013874:	e583001c 	str	r0, [r3, #28]
		SPI_CLEAR_TX_UNDERFLOW();
 1013878:	e5922004 	ldr	r2, [r2, #4]
	return *(volatile u32 *) Addr;
 101387c:	e5923004 	ldr	r3, [r2, #4]
 1013880:	e3833040 	orr	r3, r3, #64	; 0x40
	*LocalAddr = Value;
 1013884:	e5823004 	str	r3, [r2, #4]
		return 1;
 1013888:	e594112c 	ldr	r1, [r4, #300]	; 0x12c
 101388c:	e2811004 	add	r1, r1, #4
 1013890:	eaffff70 	b	1013658 <spi_command_tick+0x4b0>
					d_printf(D_WARN, "spi: command idx %d has error", proc_cmd->alloc_idx);
 1013894:	e30c162c 	movw	r1, #50732	; 0xc62c
 1013898:	e3a00003 	mov	r0, #3
 101389c:	e3401106 	movt	r1, #262	; 0x106
 10138a0:	ebfff192 	bl	100fef0 <d_printf>
 10138a4:	e5962000 	ldr	r2, [r6]
 10138a8:	eafffea0 	b	1013330 <spi_command_tick+0x188>
				g_spi_state.resp_bytes = proc_cmd->resp_size;
 10138ac:	e596101c 	ldr	r1, [r6, #28]
 10138b0:	e3002bb4 	movw	r2, #2996	; 0xbb4
				g_spi_state.resp_data_ptr = proc_cmd->resp_data;
 10138b4:	e5963020 	ldr	r3, [r6, #32]
				g_spi_state.proc_state = SPIPROC_STATE_OUTPUT_RESP_INIT;
 10138b8:	e3a00003 	mov	r0, #3
 10138bc:	e5840bc0 	str	r0, [r4, #3008]	; 0xbc0
				g_spi_state.resp_bytes = proc_cmd->resp_size;
 10138c0:	e18410b2 	strh	r1, [r4, r2]
				g_spi_state.resp_data_ptr = proc_cmd->resp_data;
 10138c4:	e5843bb0 	str	r3, [r4, #2992]	; 0xbb0
				res = SPIENGINE_WORKING;  // Tell outer task that we're still busy
 10138c8:	eafffe6b 	b	101327c <spi_command_tick+0xd4>
			D_ASSERT(g_spi_state.resp_bytes <= SPI_RESPONSE_2BYTE_MAX);
 10138cc:	e30c3594 	movw	r3, #50580	; 0xc594
 10138d0:	e30c264c 	movw	r2, #50764	; 0xc64c
 10138d4:	e3091678 	movw	r1, #38520	; 0x9678
 10138d8:	e3403106 	movt	r3, #262	; 0x106
 10138dc:	e3402106 	movt	r2, #262	; 0x106
 10138e0:	e3000281 	movw	r0, #641	; 0x281
 10138e4:	e58d0000 	str	r0, [sp]
	D_ASSERT(cmd->resp_data != NULL);
 10138e8:	e3a00004 	mov	r0, #4
 10138ec:	e3401106 	movt	r1, #262	; 0x106
 10138f0:	ebfff17e 	bl	100fef0 <d_printf>
 10138f4:	e3e00062 	mvn	r0, #98	; 0x62
 10138f8:	fa002606 	blx	101d118 <exit>
 10138fc:	e3000153 	movw	r0, #339	; 0x153
 1013900:	e30c3680 	movw	r3, #50816	; 0xc680
 1013904:	e30c2690 	movw	r2, #50832	; 0xc690
 1013908:	e3091678 	movw	r1, #38520	; 0x9678
 101390c:	e58d0000 	str	r0, [sp]
 1013910:	e3403106 	movt	r3, #262	; 0x106
 1013914:	e3402106 	movt	r2, #262	; 0x106
 1013918:	eafffff2 	b	10138e8 <spi_command_tick+0x740>
	res = SPIENGINE_IDLE;
 101391c:	e3a05001 	mov	r5, #1
 1013920:	eafffe55 	b	101327c <spi_command_tick+0xd4>

01013924 <spicmd_csi_setup_addr_range>:

	start_addr = UINT32_UNPACK(cmd, 0);
	end_addr = UINT32_UNPACK(cmd, 4);

	//mipi_csi_queue_buffer(start_addr, end_addr, NULL);
}
 1013924:	e12fff1e 	bx	lr

01013928 <spicmd_hello>:
{
 1013928:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	spi_command_pack_response_simple(cmd, resp_buffer, 4);
 101392c:	e3a02004 	mov	r2, #4
	uint8_t resp_buffer[] = { 0x55, 0xcc, cmd->args[0], cmd->args[1] };
 1013930:	e1d0c0bc 	ldrh	ip, [r0, #12]
{
 1013934:	e24dd00c 	sub	sp, sp, #12
	uint8_t resp_buffer[] = { 0x55, 0xcc, cmd->args[0], cmd->args[1] };
 1013938:	e30c3c55 	movw	r3, #52309	; 0xcc55
	spi_command_pack_response_simple(cmd, resp_buffer, 4);
 101393c:	e08d1002 	add	r1, sp, r2
	uint8_t resp_buffer[] = { 0x55, 0xcc, cmd->args[0], cmd->args[1] };
 1013940:	e34f3fff 	movt	r3, #65535	; 0xffff
 1013944:	e1cd30b4 	strh	r3, [sp, #4]
 1013948:	e1cdc0b6 	strh	ip, [sp, #6]
	spi_command_pack_response_simple(cmd, resp_buffer, 4);
 101394c:	ebfffdd8 	bl	10130b4 <spi_command_pack_response_simple>
}
 1013950:	e28dd00c 	add	sp, sp, #12
 1013954:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01013958 <spicmd_version>:
	spi_command_pack_response_simple(cmd, &g_version_resp, sizeof(g_version_resp));
 1013958:	e3071480 	movw	r1, #29824	; 0x7480
 101395c:	e3a02010 	mov	r2, #16
 1013960:	e3401107 	movt	r1, #263	; 0x107
 1013964:	eafffdd2 	b	10130b4 <spi_command_pack_response_simple>

01013968 <spicmd_stats>:
{
 1013968:	e92d4010 	push	{r4, lr}
 101396c:	e24dd0d0 	sub	sp, sp, #208	; 0xd0
	resp.spi_stats = g_spi_state.stats;
 1013970:	e3a02068 	mov	r2, #104	; 0x68
 1013974:	e59f104c 	ldr	r1, [pc, #76]	; 10139c8 <spicmd_stats+0x60>
{
 1013978:	e1a04000 	mov	r4, r0
	resp.spi_stats = g_spi_state.stats;
 101397c:	e1a0000d 	mov	r0, sp
 1013980:	eb002b5e 	bl	101e700 <memcpy>
	resp.acq_stats = g_acq_state.stats;
 1013984:	e3a02068 	mov	r2, #104	; 0x68
 1013988:	e59f103c 	ldr	r1, [pc, #60]	; 10139cc <spicmd_stats+0x64>
 101398c:	e08d0002 	add	r0, sp, r2
 1013990:	eb002b5a 	bl	101e700 <memcpy>
	uint8_t *resp2 = (uint8_t*)&resp;
 1013994:	e1a0100d 	mov	r1, sp
	for(i = 0; i < sizeof(resp); i++) {
 1013998:	e3a02000 	mov	r2, #0
		*resp2++ = 'A' + (i & 31);
 101399c:	e202301f 	and	r3, r2, #31
	for(i = 0; i < sizeof(resp); i++) {
 10139a0:	e2822001 	add	r2, r2, #1
 10139a4:	e35200d0 	cmp	r2, #208	; 0xd0
		*resp2++ = 'A' + (i & 31);
 10139a8:	e2833041 	add	r3, r3, #65	; 0x41
 10139ac:	e4c13001 	strb	r3, [r1], #1
	for(i = 0; i < sizeof(resp); i++) {
 10139b0:	1afffff9 	bne	101399c <spicmd_stats+0x34>
	spi_command_pack_response_simple(cmd, &resp, sizeof(struct spi_cmd_resp_stats_t));
 10139b4:	e1a0100d 	mov	r1, sp
 10139b8:	e1a00004 	mov	r0, r4
 10139bc:	ebfffdbc 	bl	10130b4 <spi_command_pack_response_simple>
}
 10139c0:	e28dd0d0 	add	sp, sp, #208	; 0xd0
 10139c4:	e8bd8010 	pop	{r4, pc}
 10139c8:	0107f4f0 	.word	0x0107f4f0
 10139cc:	01075ac0 	.word	0x01075ac0

010139d0 <spicmd_acq_setup_trigd>:
{
 10139d0:	e1a0c000 	mov	ip, r0
 10139d4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 10139d8:	e28c500c 	add	r5, ip, #12
	mode = UINT16_UNPACK(cmd, 12); // cmd->args[12];
 10139dc:	e5d03018 	ldrb	r3, [r0, #24]
{
 10139e0:	e24dd00c 	sub	sp, sp, #12
	d_printf(D_INFO, "spi: new acquisition (pre:%d, post:%d, mode:0x%04x, wavect:%d)", pre_sz, post_sz, mode, wavect);
 10139e4:	e30c16a8 	movw	r1, #50856	; 0xc6a8
	mode = UINT16_UNPACK(cmd, 12); // cmd->args[12];
 10139e8:	e5d04019 	ldrb	r4, [r0, #25]
	d_printf(D_INFO, "spi: new acquisition (pre:%d, post:%d, mode:0x%04x, wavect:%d)", pre_sz, post_sz, mode, wavect);
 10139ec:	e3401106 	movt	r1, #262	; 0x106
 10139f0:	e89500e0 	ldm	r5, {r5, r6, r7}
 10139f4:	e3a00002 	mov	r0, #2
	mode = UINT16_UNPACK(cmd, 12); // cmd->args[12];
 10139f8:	e1844403 	orr	r4, r4, r3, lsl #8
 10139fc:	e6bf5f35 	rev	r5, r5
	post_sz = UINT32_UNPACK(cmd, 4);
 1013a00:	e6bf6f36 	rev	r6, r6
	wavect = UINT32_UNPACK(cmd, 8);
 1013a04:	e6bf7f37 	rev	r7, r7
	d_printf(D_INFO, "spi: new acquisition (pre:%d, post:%d, mode:0x%04x, wavect:%d)", pre_sz, post_sz, mode, wavect);
 1013a08:	e1a02005 	mov	r2, r5
 1013a0c:	e1a03006 	mov	r3, r6
 1013a10:	e58d4000 	str	r4, [sp]
 1013a14:	e58d7004 	str	r7, [sp, #4]
 1013a18:	ebfff134 	bl	100fef0 <d_printf>
	status = acq_prepare_triggered(mode, pre_sz, post_sz, wavect);
 1013a1c:	e1a02006 	mov	r2, r6
 1013a20:	e1a01005 	mov	r1, r5
 1013a24:	e1a03007 	mov	r3, r7
 1013a28:	e1a00004 	mov	r0, r4
 1013a2c:	ebffe32c 	bl	100c6e4 <acq_prepare_triggered>
	d_printf(D_INFO, "spi: new acquisition status=%d", status);
 1013a30:	e30c16e8 	movw	r1, #50920	; 0xc6e8
 1013a34:	e1a02000 	mov	r2, r0
 1013a38:	e3401106 	movt	r1, #262	; 0x106
 1013a3c:	e3a00002 	mov	r0, #2
}
 1013a40:	e28dd00c 	add	sp, sp, #12
 1013a44:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "spi: new acquisition status=%d", status);
 1013a48:	eafff128 	b	100fef0 <d_printf>

01013a4c <spicmd_acq_start>:
{
 1013a4c:	e92d4010 	push	{r4, lr}
	status = acq_start(cmd->args[0] & 0x01);
 1013a50:	e5d0000c 	ldrb	r0, [r0, #12]
 1013a54:	e2000001 	and	r0, r0, #1
 1013a58:	ebffe48b 	bl	100cc8c <acq_start>
	if(status != ACQRES_OK) {
 1013a5c:	e2502000 	subs	r2, r0, #0
 1013a60:	08bd8010 	popeq	{r4, pc}
		d_printf(D_ERROR, "spi: acquistion unable to start: %d", status);
 1013a64:	e30c1708 	movw	r1, #50952	; 0xc708
 1013a68:	e3a00004 	mov	r0, #4
 1013a6c:	e3401106 	movt	r1, #262	; 0x106
}
 1013a70:	e8bd4010 	pop	{r4, lr}
		d_printf(D_ERROR, "spi: acquistion unable to start: %d", status);
 1013a74:	eafff11d 	b	100fef0 <d_printf>

01013a78 <spicmd_acq_rewind>:
	acq_rewind();
 1013a78:	eaffe2c8 	b	100c5a0 <acq_rewind>

01013a7c <spicmd_acq_status>:
{
 1013a7c:	e92d4010 	push	{r4, lr}
 1013a80:	e24dd008 	sub	sp, sp, #8
 1013a84:	e1a04000 	mov	r4, r0
	acq_make_status(&status_resp);
 1013a88:	e1a0000d 	mov	r0, sp
 1013a8c:	ebffe6fd 	bl	100d688 <acq_make_status>
	spi_command_pack_response_simple(cmd, &status_resp, sizeof(struct acq_status_resp_t));
 1013a90:	e1a0100d 	mov	r1, sp
 1013a94:	e1a00004 	mov	r0, r4
 1013a98:	e3a02006 	mov	r2, #6
 1013a9c:	ebfffd84 	bl	10130b4 <spi_command_pack_response_simple>
}
 1013aa0:	e28dd008 	add	sp, sp, #8
 1013aa4:	e8bd8010 	pop	{r4, pc}

01013aa8 <spicmd_trig_configure_edge>:
{
 1013aa8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	hyst = UINT16_UNPACK(cmd, 4);
 1013aac:	e5d0e010 	ldrb	lr, [r0, #16]
 1013ab0:	e5d02011 	ldrb	r2, [r0, #17]
	lvl = UINT16_UNPACK(cmd, 2);
 1013ab4:	e5d0c00e 	ldrb	ip, [r0, #14]
 1013ab8:	e5d0100f 	ldrb	r1, [r0, #15]
	trig_configure_edge(ch, lvl, hyst, edge);
 1013abc:	e5d0300d 	ldrb	r3, [r0, #13]
 1013ac0:	e182240e 	orr	r2, r2, lr, lsl #8
 1013ac4:	e5d0000c 	ldrb	r0, [r0, #12]
}
 1013ac8:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
	trig_configure_edge(ch, lvl, hyst, edge);
 1013acc:	e181140c 	orr	r1, r1, ip, lsl #8
 1013ad0:	ea000465 	b	1014c6c <trig_configure_edge>

01013ad4 <spicmd_trig_configure_always>:
	trig_configure_always();
 1013ad4:	ea000454 	b	1014c2c <trig_configure_always>

01013ad8 <spicmd_trig_force>:
	trig_force();
 1013ad8:	ea000589 	b	1015104 <trig_force>

01013adc <spicmd_trig_arm>:
	trig_arm();
 1013adc:	ea00057c 	b	10150d4 <trig_arm>

01013ae0 <spicmd_trig_disarm>:
	trig_disarm();
 1013ae0:	ea000581 	b	10150ec <trig_disarm>

01013ae4 <spicmd_csi_setup_testpatt>:
void spicmd_csi_setup_trigpos_all(struct spi_command_alloc_t *cmd)
{
}

void spicmd_csi_setup_testpatt(struct spi_command_alloc_t *cmd)
{
 1013ae4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 * 0x24 = Single bits set in each nybble
	 * 0xdb = Single bits clear in each nybble
	 * 0x04 = Single bit set in each byte
	 * 0xfe = Single bit clear in each byte
	 */
	const uint8_t ber_test[] = { 0xaa, 0xcc, 0x0f, 0x24, 0xdb, 0x04, 0xfe };
 1013ae8:	e30c1caa 	movw	r1, #52394	; 0xccaa
	uint8_t testpatt = cmd->args[8];
 1013aec:	e5d08014 	ldrb	r8, [r0, #20]
{
 1013af0:	e24dd024 	sub	sp, sp, #36	; 0x24
	const uint8_t ber_test[] = { 0xaa, 0xcc, 0x0f, 0x24, 0xdb, 0x04, 0xfe };
 1013af4:	e342140f 	movt	r1, #9231	; 0x240f
 1013af8:	e300c4db 	movw	ip, #1243	; 0x4db
 1013afc:	e5902010 	ldr	r2, [r0, #16]
 1013b00:	e590300c 	ldr	r3, [r0, #12]
	 * doing a non-image transfer.  Only "Norway" (pattern #1) is image, so all
	 * other patterns require a buffer to be allocated.
	 *
	 * Buffer should be 32-byte aligned (cache line boundary).
	 */
	if(testpatt != 1) {
 1013b04:	e3580001 	cmp	r8, #1
	const uint8_t ber_test[] = { 0xaa, 0xcc, 0x0f, 0x24, 0xdb, 0x04, 0xfe };
 1013b08:	e58d1018 	str	r1, [sp, #24]
 1013b0c:	e6bf7f32 	rev	r7, r2
 1013b10:	e3e02001 	mvn	r2, #1
 1013b14:	e6bf3f33 	rev	r3, r3
 1013b18:	e1cdc1bc 	strh	ip, [sp, #28]
 1013b1c:	e5cd201e 	strb	r2, [sp, #30]
	if(testpatt != 1) {
 1013b20:	0a0001a4 	beq	10141b8 <spicmd_csi_setup_testpatt+0x6d4>
		size += 31;
 1013b24:	e283301f 	add	r3, r3, #31
		size &= ~31;

		buffer = (uint8_t*)memalign(32, size);
 1013b28:	e3a00020 	mov	r0, #32
		size &= ~31;
 1013b2c:	e3c3401f 	bic	r4, r3, #31
		buffer = (uint8_t*)memalign(32, size);
 1013b30:	e1a01004 	mov	r1, r4
 1013b34:	fa002817 	blx	101db98 <memalign>
		if(buffer == NULL) {
 1013b38:	e2506000 	subs	r6, r0, #0
 1013b3c:	0a000196 	beq	101419c <spicmd_csi_setup_testpatt+0x6b8>
		}

		base = (uint32_t)buffer;
	}

	d_printf(D_INFO, "spicmd: buffer 0x%08x size %d (0x%08x) bytes", base, size, size);
 1013b40:	e30c1764 	movw	r1, #51044	; 0xc764
 1013b44:	e1a03004 	mov	r3, r4
 1013b48:	e58d4000 	str	r4, [sp]
 1013b4c:	e3401106 	movt	r1, #262	; 0x106
 1013b50:	e1a02006 	mov	r2, r6
 1013b54:	e3a00002 	mov	r0, #2

	/*
	 * Important: all test pattern buffers must be aligned to 4 byte boundaries
	 * Misaligned data will cause an AXIDMA exception.
	 */
	switch(testpatt) {
 1013b58:	e2488002 	sub	r8, r8, #2
 1013b5c:	e1a05007 	mov	r5, r7
	d_printf(D_INFO, "spicmd: buffer 0x%08x size %d (0x%08x) bytes", base, size, size);
 1013b60:	ebfff0e2 	bl	100fef0 <d_printf>
		base = (uint32_t)buffer;
 1013b64:	e1a03006 	mov	r3, r6
	switch(testpatt) {
 1013b68:	e3580006 	cmp	r8, #6
 1013b6c:	979ff108 	ldrls	pc, [pc, r8, lsl #2]
 1013b70:	ea0001a2 	b	1014200 <spicmd_csi_setup_testpatt+0x71c>
 1013b74:	0101417c 	.word	0x0101417c
 1013b78:	01013d90 	.word	0x01013d90
 1013b7c:	01013db8 	.word	0x01013db8
 1013b80:	01013e10 	.word	0x01013e10
 1013b84:	01013fdc 	.word	0x01013fdc
 1013b88:	01013b90 	.word	0x01013b90
 1013b8c:	01013cec 	.word	0x01013cec
			}
			break;

		case 7:
			// 8-bit counter test:  Detects line sync issues/word loss issues.  Each byte increments by 1.
			for(i = 0, j = init_value; i < size; i++, j++) {
 1013b90:	e3540000 	cmp	r4, #0
 1013b94:	0a000052 	beq	1013ce4 <spicmd_csi_setup_testpatt+0x200>
 1013b98:	e3540020 	cmp	r4, #32
 1013b9c:	9a00018c 	bls	10141d4 <spicmd_csi_setup_testpatt+0x6f0>
 1013ba0:	e244c020 	sub	ip, r4, #32
 1013ba4:	e3a02000 	mov	r2, #0
				*(buffer + i) = j & 0xff;
 1013ba8:	e6ef1075 	uxtb	r1, r5
 1013bac:	e2822020 	add	r2, r2, #32
 1013bb0:	e152000c 	cmp	r2, ip
 1013bb4:	f5d3f022 	pld	[r3, #34]	; 0x22
 1013bb8:	e281e001 	add	lr, r1, #1
 1013bbc:	e2810002 	add	r0, r1, #2
 1013bc0:	e5c3e001 	strb	lr, [r3, #1]
 1013bc4:	e281e003 	add	lr, r1, #3
 1013bc8:	e5c30002 	strb	r0, [r3, #2]
 1013bcc:	e2810004 	add	r0, r1, #4
 1013bd0:	e5c3e003 	strb	lr, [r3, #3]
 1013bd4:	e281e005 	add	lr, r1, #5
 1013bd8:	e5c30004 	strb	r0, [r3, #4]
 1013bdc:	e2810006 	add	r0, r1, #6
 1013be0:	e5c3e005 	strb	lr, [r3, #5]
 1013be4:	e281e007 	add	lr, r1, #7
 1013be8:	e5c30006 	strb	r0, [r3, #6]
 1013bec:	e2810008 	add	r0, r1, #8
 1013bf0:	e5c3e007 	strb	lr, [r3, #7]
 1013bf4:	e281e009 	add	lr, r1, #9
 1013bf8:	e5c30008 	strb	r0, [r3, #8]
 1013bfc:	e281000a 	add	r0, r1, #10
 1013c00:	e5c3e009 	strb	lr, [r3, #9]
 1013c04:	e281e00b 	add	lr, r1, #11
 1013c08:	e5c3000a 	strb	r0, [r3, #10]
 1013c0c:	e281000c 	add	r0, r1, #12
 1013c10:	e5c3e00b 	strb	lr, [r3, #11]
 1013c14:	e281e00d 	add	lr, r1, #13
 1013c18:	e5c3000c 	strb	r0, [r3, #12]
 1013c1c:	e281000e 	add	r0, r1, #14
 1013c20:	e5c3e00d 	strb	lr, [r3, #13]
 1013c24:	e281e00f 	add	lr, r1, #15
 1013c28:	e5c3000e 	strb	r0, [r3, #14]
 1013c2c:	e2810010 	add	r0, r1, #16
 1013c30:	e5c3e00f 	strb	lr, [r3, #15]
 1013c34:	e281e011 	add	lr, r1, #17
 1013c38:	e5c30010 	strb	r0, [r3, #16]
 1013c3c:	e2810012 	add	r0, r1, #18
 1013c40:	e5c3e011 	strb	lr, [r3, #17]
 1013c44:	e281e013 	add	lr, r1, #19
 1013c48:	e5c30012 	strb	r0, [r3, #18]
 1013c4c:	e2810014 	add	r0, r1, #20
 1013c50:	e5c3e013 	strb	lr, [r3, #19]
 1013c54:	e281e015 	add	lr, r1, #21
 1013c58:	e5c30014 	strb	r0, [r3, #20]
 1013c5c:	e2810016 	add	r0, r1, #22
 1013c60:	e5c3e015 	strb	lr, [r3, #21]
 1013c64:	e281e017 	add	lr, r1, #23
 1013c68:	e5c30016 	strb	r0, [r3, #22]
 1013c6c:	e2810018 	add	r0, r1, #24
 1013c70:	e5c3e017 	strb	lr, [r3, #23]
 1013c74:	e281e019 	add	lr, r1, #25
 1013c78:	e5c30018 	strb	r0, [r3, #24]
 1013c7c:	e281001a 	add	r0, r1, #26
 1013c80:	e5c3e019 	strb	lr, [r3, #25]
 1013c84:	e281e01b 	add	lr, r1, #27
 1013c88:	e5c3001a 	strb	r0, [r3, #26]
 1013c8c:	e281001c 	add	r0, r1, #28
 1013c90:	e5c3e01b 	strb	lr, [r3, #27]
 1013c94:	e281701d 	add	r7, r1, #29
 1013c98:	e5c3001c 	strb	r0, [r3, #28]
 1013c9c:	e281e01e 	add	lr, r1, #30
 1013ca0:	e281001f 	add	r0, r1, #31
 1013ca4:	e5c31000 	strb	r1, [r3]
 1013ca8:	e5c3701d 	strb	r7, [r3, #29]
 1013cac:	e2855020 	add	r5, r5, #32
 1013cb0:	e5c3e01e 	strb	lr, [r3, #30]
 1013cb4:	e1a01002 	mov	r1, r2
 1013cb8:	e5c3001f 	strb	r0, [r3, #31]
 1013cbc:	e2833020 	add	r3, r3, #32
 1013cc0:	1affffb8 	bne	1013ba8 <spicmd_csi_setup_testpatt+0xc4>
			for(i = 0, j = init_value; i < size; i++, j++) {
 1013cc4:	e1a03002 	mov	r3, r2
 1013cc8:	e0455002 	sub	r5, r5, r2
				*(buffer + i) = j & 0xff;
 1013ccc:	e0852003 	add	r2, r5, r3
			for(i = 0, j = init_value; i < size; i++, j++) {
 1013cd0:	e2833001 	add	r3, r3, #1
 1013cd4:	e1540003 	cmp	r4, r3
				*(buffer + i) = j & 0xff;
 1013cd8:	e7c62001 	strb	r2, [r6, r1]
 1013cdc:	e1a01003 	mov	r1, r3
			for(i = 0, j = init_value; i < size; i++, j++) {
 1013ce0:	8afffff9 	bhi	1013ccc <spicmd_csi_setup_testpatt+0x1e8>
	}

	// `buffer` will be freed when the CSI operation is done
	//d_printf(D_INFO, "Base 0x%08x Base+Size 0x%08x", base, base + size);
	//mipi_csi_queue_buffer(base, base + size, buffer);
}
 1013ce4:	e28dd024 	add	sp, sp, #36	; 0x24
 1013ce8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
			for(i = 0; i < size; i += 4) {
 1013cec:	e3540000 	cmp	r4, #0
 1013cf0:	0afffffb 	beq	1013ce4 <spicmd_csi_setup_testpatt+0x200>
 1013cf4:	e2444001 	sub	r4, r4, #1
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013cf8:	e1a03c27 	lsr	r3, r7, #24
 1013cfc:	e1a04124 	lsr	r4, r4, #2
 1013d00:	e3a02000 	mov	r2, #0
				*(buffer + i + 1) = (init_value >> 16) & 0xff;
 1013d04:	e1a00827 	lsr	r0, r7, #16
 1013d08:	e7c72013 	bfi	r2, r3, #0, #8
				*(buffer + i + 2) = (init_value >> 8) & 0xff;
 1013d0c:	e1a01427 	lsr	r1, r7, #8
 1013d10:	e2443008 	sub	r3, r4, #8
 1013d14:	e7cf2410 	bfi	r2, r0, #8, #8
 1013d18:	e373000a 	cmn	r3, #10
 1013d1c:	e7d72811 	bfi	r2, r1, #16, #8
 1013d20:	e7df2c17 	bfi	r2, r7, #24, #8
 1013d24:	e2844001 	add	r4, r4, #1
 1013d28:	8a00012f 	bhi	10141ec <spicmd_csi_setup_testpatt+0x708>
 1013d2c:	e3c31007 	bic	r1, r3, #7
 1013d30:	e3a00000 	mov	r0, #0
 1013d34:	e2813008 	add	r3, r1, #8
				*(buffer + i + 3) = init_value & 0xff;
 1013d38:	e1500001 	cmp	r0, r1
 1013d3c:	f5d6f0a0 	pld	[r6, #160]	; 0xa0
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013d40:	e5862000 	str	r2, [r6]
				*(buffer + i + 3) = init_value & 0xff;
 1013d44:	e2800008 	add	r0, r0, #8
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013d48:	e5862004 	str	r2, [r6, #4]
				*(buffer + i + 3) = init_value & 0xff;
 1013d4c:	e2866020 	add	r6, r6, #32
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013d50:	e5062018 	str	r2, [r6, #-24]	; 0xffffffe8
 1013d54:	e5062014 	str	r2, [r6, #-20]	; 0xffffffec
 1013d58:	e5062010 	str	r2, [r6, #-16]
 1013d5c:	e506200c 	str	r2, [r6, #-12]
 1013d60:	e5062008 	str	r2, [r6, #-8]
 1013d64:	e5062004 	str	r2, [r6, #-4]
 1013d68:	1afffff2 	bne	1013d38 <spicmd_csi_setup_testpatt+0x254>
				*(buffer + i + 3) = init_value & 0xff;
 1013d6c:	e2833001 	add	r3, r3, #1
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013d70:	e4862004 	str	r2, [r6], #4
 1013d74:	e1540003 	cmp	r4, r3
 1013d78:	9affffd9 	bls	1013ce4 <spicmd_csi_setup_testpatt+0x200>
				*(buffer + i + 3) = init_value & 0xff;
 1013d7c:	e2833001 	add	r3, r3, #1
				*(buffer + i + 0) = (init_value >> 24) & 0xff;
 1013d80:	e4862004 	str	r2, [r6], #4
 1013d84:	e1540003 	cmp	r4, r3
 1013d88:	8afffff7 	bhi	1013d6c <spicmd_csi_setup_testpatt+0x288>
 1013d8c:	eaffffd4 	b	1013ce4 <spicmd_csi_setup_testpatt+0x200>
			d_printf(D_INFO, "All Ones");
 1013d90:	e30c17a0 	movw	r1, #51104	; 0xc7a0
 1013d94:	e3a00002 	mov	r0, #2
 1013d98:	e3401106 	movt	r1, #262	; 0x106
 1013d9c:	ebfff053 	bl	100fef0 <d_printf>
			memset(buffer, 0xff, size);
 1013da0:	e1a02004 	mov	r2, r4
 1013da4:	e1a00006 	mov	r0, r6
 1013da8:	e3a010ff 	mov	r1, #255	; 0xff
}
 1013dac:	e28dd024 	add	sp, sp, #36	; 0x24
 1013db0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
			memset(buffer, 0xff, size);
 1013db4:	ea0053ed 	b	1028d70 <__memset_from_arm>
			for(i = 0, j = 0; i < size; i++) {
 1013db8:	e3540000 	cmp	r4, #0
 1013dbc:	0affffc8 	beq	1013ce4 <spicmd_csi_setup_testpatt+0x200>
				*(buffer + i) = ber_test[j++ % sizeof(ber_test)];
 1013dc0:	e3040925 	movw	r0, #18725	; 0x4925
 1013dc4:	e3a02001 	mov	r2, #1
 1013dc8:	e3420492 	movt	r0, #9362	; 0x2492
 1013dcc:	e3e03055 	mvn	r3, #85	; 0x55
 1013dd0:	e5c63000 	strb	r3, [r6]
 1013dd4:	e0831290 	umull	r1, r3, r0, r2
 1013dd8:	e0421003 	sub	r1, r2, r3
 1013ddc:	e08330a1 	add	r3, r3, r1, lsr #1
 1013de0:	e28d1020 	add	r1, sp, #32
 1013de4:	e1a03123 	lsr	r3, r3, #2
 1013de8:	e0633183 	rsb	r3, r3, r3, lsl #3
 1013dec:	e0423003 	sub	r3, r2, r3
 1013df0:	e2822001 	add	r2, r2, #1
 1013df4:	e0813003 	add	r3, r1, r3
			for(i = 0, j = 0; i < size; i++) {
 1013df8:	e1520004 	cmp	r2, r4
 1013dfc:	e5531008 	ldrb	r1, [r3, #-8]
				*(buffer + i) = ber_test[j++ % sizeof(ber_test)];
 1013e00:	e0863002 	add	r3, r6, r2
 1013e04:	e5431001 	strb	r1, [r3, #-1]
			for(i = 0, j = 0; i < size; i++) {
 1013e08:	1afffff1 	bne	1013dd4 <spicmd_csi_setup_testpatt+0x2f0>
 1013e0c:	eaffffb4 	b	1013ce4 <spicmd_csi_setup_testpatt+0x200>
			for(i = 0, j = init_value; i < size; i += 4, j++) {
 1013e10:	e3540000 	cmp	r4, #0
 1013e14:	0affffb2 	beq	1013ce4 <spicmd_csi_setup_testpatt+0x200>
 1013e18:	e3540020 	cmp	r4, #32
 1013e1c:	9a0000ef 	bls	10141e0 <spicmd_csi_setup_testpatt+0x6fc>
 1013e20:	e2442040 	sub	r2, r4, #64	; 0x40
 1013e24:	e2871008 	add	r1, r7, #8
 1013e28:	e0812122 	add	r2, r1, r2, lsr #2
 1013e2c:	e2870002 	add	r0, r7, #2
 1013e30:	e58d4014 	str	r4, [sp, #20]
 1013e34:	e287a001 	add	sl, r7, #1
 1013e38:	e58d2008 	str	r2, [sp, #8]
 1013e3c:	e287b003 	add	fp, r7, #3
 1013e40:	e287e004 	add	lr, r7, #4
 1013e44:	e287c005 	add	ip, r7, #5
 1013e48:	e2872006 	add	r2, r7, #6
 1013e4c:	e3a01000 	mov	r1, #0
 1013e50:	e1a04000 	mov	r4, r0
 1013e54:	e58d6010 	str	r6, [sp, #16]
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013e58:	e1a09445 	asr	r9, r5, #8
 1013e5c:	e6ef0075 	uxtb	r0, r5
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013e60:	e1a07c25 	lsr	r7, r5, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013e64:	e1a08845 	asr	r8, r5, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013e68:	e58d900c 	str	r9, [sp, #12]
 1013e6c:	e59d9008 	ldr	r9, [sp, #8]
 1013e70:	e2856007 	add	r6, r5, #7
 1013e74:	e2855008 	add	r5, r5, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013e78:	e5c37000 	strb	r7, [r3]
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013e7c:	e59d700c 	ldr	r7, [sp, #12]
 1013e80:	e2811020 	add	r1, r1, #32
 1013e84:	e1590005 	cmp	r9, r5
				*(buffer + i + 3) = j & 0xff;
 1013e88:	e2809001 	add	r9, r0, #1
 1013e8c:	e5c39007 	strb	r9, [r3, #7]
 1013e90:	e2809002 	add	r9, r0, #2
 1013e94:	e5c3900b 	strb	r9, [r3, #11]
 1013e98:	e2809003 	add	r9, r0, #3
 1013e9c:	e5c3900f 	strb	r9, [r3, #15]
 1013ea0:	e2809004 	add	r9, r0, #4
 1013ea4:	e5c39013 	strb	r9, [r3, #19]
 1013ea8:	e2809005 	add	r9, r0, #5
 1013eac:	e5c39017 	strb	r9, [r3, #23]
 1013eb0:	e2809006 	add	r9, r0, #6
 1013eb4:	e5c3901b 	strb	r9, [r3, #27]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013eb8:	e1a09c26 	lsr	r9, r6, #24
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013ebc:	e5c37002 	strb	r7, [r3, #2]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013ec0:	e1a07846 	asr	r7, r6, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013ec4:	e1a06446 	asr	r6, r6, #8
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013ec8:	e5c38001 	strb	r8, [r3, #1]
 1013ecc:	e5c3701d 	strb	r7, [r3, #29]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013ed0:	e1a08c2a 	lsr	r8, sl, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013ed4:	e1a0784a 	asr	r7, sl, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013ed8:	e5c3601e 	strb	r6, [r3, #30]
 1013edc:	e1a0644a 	asr	r6, sl, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013ee0:	e5c38004 	strb	r8, [r3, #4]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013ee4:	e5c37005 	strb	r7, [r3, #5]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013ee8:	e1a08c24 	lsr	r8, r4, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013eec:	e1a07844 	asr	r7, r4, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013ef0:	e5c36006 	strb	r6, [r3, #6]
 1013ef4:	e1a06444 	asr	r6, r4, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013ef8:	e5c38008 	strb	r8, [r3, #8]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013efc:	e5c37009 	strb	r7, [r3, #9]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f00:	e1a08c2b 	lsr	r8, fp, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f04:	e1a0784b 	asr	r7, fp, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f08:	e5c3600a 	strb	r6, [r3, #10]
 1013f0c:	e1a0644b 	asr	r6, fp, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f10:	e5c3800c 	strb	r8, [r3, #12]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f14:	e5c3700d 	strb	r7, [r3, #13]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f18:	e1a08c2e 	lsr	r8, lr, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f1c:	e1a0784e 	asr	r7, lr, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f20:	e5c3600e 	strb	r6, [r3, #14]
 1013f24:	e1a0644e 	asr	r6, lr, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f28:	e5c38010 	strb	r8, [r3, #16]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f2c:	e5c37011 	strb	r7, [r3, #17]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f30:	e1a08c2c 	lsr	r8, ip, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f34:	e1a0784c 	asr	r7, ip, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f38:	e5c36012 	strb	r6, [r3, #18]
 1013f3c:	e1a0644c 	asr	r6, ip, #8
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f40:	e5c38014 	strb	r8, [r3, #20]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f44:	e5c37015 	strb	r7, [r3, #21]
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f48:	e1a08c22 	lsr	r8, r2, #24
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f4c:	e5c36016 	strb	r6, [r3, #22]
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f50:	e1a07842 	asr	r7, r2, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f54:	e1a06442 	asr	r6, r2, #8
				*(buffer + i + 3) = j & 0xff;
 1013f58:	e5c30003 	strb	r0, [r3, #3]
 1013f5c:	e2800007 	add	r0, r0, #7
 1013f60:	f5d3f033 	pld	[r3, #51]	; 0x33
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013f64:	e5c3901c 	strb	r9, [r3, #28]
 1013f68:	e28aa008 	add	sl, sl, #8
 1013f6c:	e5c38018 	strb	r8, [r3, #24]
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f70:	e2844008 	add	r4, r4, #8
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013f74:	e5c37019 	strb	r7, [r3, #25]
 1013f78:	e28bb008 	add	fp, fp, #8
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f7c:	e5c3601a 	strb	r6, [r3, #26]
 1013f80:	e28ee008 	add	lr, lr, #8
				*(buffer + i + 3) = j & 0xff;
 1013f84:	e5c3001f 	strb	r0, [r3, #31]
 1013f88:	e28cc008 	add	ip, ip, #8
 1013f8c:	e1a08001 	mov	r8, r1
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013f90:	e2822008 	add	r2, r2, #8
				*(buffer + i + 3) = j & 0xff;
 1013f94:	e2833020 	add	r3, r3, #32
 1013f98:	1affffae 	bne	1013e58 <spicmd_csi_setup_testpatt+0x374>
 1013f9c:	e59d6010 	ldr	r6, [sp, #16]
 1013fa0:	e59d4014 	ldr	r4, [sp, #20]
			for(i = 0, j = init_value; i < size; i += 4, j++) {
 1013fa4:	e2811004 	add	r1, r1, #4
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013fa8:	e1a0cc25 	lsr	ip, r5, #24
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013fac:	e1a00845 	asr	r0, r5, #16
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013fb0:	e1a02445 	asr	r2, r5, #8
			for(i = 0, j = init_value; i < size; i += 4, j++) {
 1013fb4:	e1540001 	cmp	r4, r1
				*(buffer + i + 0) = (j >> 24) & 0xff;
 1013fb8:	e1a03006 	mov	r3, r6
 1013fbc:	e7e3c008 	strb	ip, [r3, r8]!
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013fc0:	e1a08001 	mov	r8, r1
				*(buffer + i + 3) = j & 0xff;
 1013fc4:	e5c35003 	strb	r5, [r3, #3]
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013fc8:	e2855001 	add	r5, r5, #1
				*(buffer + i + 1) = (j >> 16) & 0xff;
 1013fcc:	e5c30001 	strb	r0, [r3, #1]
				*(buffer + i + 2) = (j >> 8) & 0xff;
 1013fd0:	e5c32002 	strb	r2, [r3, #2]
			for(i = 0, j = init_value; i < size; i += 4, j++) {
 1013fd4:	8afffff2 	bhi	1013fa4 <spicmd_csi_setup_testpatt+0x4c0>
 1013fd8:	eaffff41 	b	1013ce4 <spicmd_csi_setup_testpatt+0x200>
			for(i = 0, j = init_value; i < size; i += 2, j++) {
 1013fdc:	e3540000 	cmp	r4, #0
 1013fe0:	0affff3f 	beq	1013ce4 <spicmd_csi_setup_testpatt+0x200>
 1013fe4:	e3540020 	cmp	r4, #32
 1013fe8:	9a000081 	bls	10141f4 <spicmd_csi_setup_testpatt+0x710>
 1013fec:	e2872010 	add	r2, r7, #16
 1013ff0:	e2447040 	sub	r7, r4, #64	; 0x40
 1013ff4:	e08220a7 	add	r2, r2, r7, lsr #1
 1013ff8:	e3a01000 	mov	r1, #0
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1013ffc:	e285c001 	add	ip, r5, #1
 1014000:	e6ef0075 	uxtb	r0, r5
 1014004:	e1a0c44c 	asr	ip, ip, #8
 1014008:	e285e002 	add	lr, r5, #2
				*(buffer + i + 0) = j & 0xff;
 101400c:	e2807001 	add	r7, r0, #1
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014010:	e1a0e44e 	asr	lr, lr, #8
 1014014:	e5c3c003 	strb	ip, [r3, #3]
				*(buffer + i + 0) = j & 0xff;
 1014018:	e280c003 	add	ip, r0, #3
 101401c:	e5c3c006 	strb	ip, [r3, #6]
 1014020:	e280c004 	add	ip, r0, #4
 1014024:	e5c3c008 	strb	ip, [r3, #8]
 1014028:	e280c005 	add	ip, r0, #5
 101402c:	e5c3c00a 	strb	ip, [r3, #10]
 1014030:	e280c006 	add	ip, r0, #6
 1014034:	e5c3c00c 	strb	ip, [r3, #12]
 1014038:	e280c007 	add	ip, r0, #7
 101403c:	e5c3c00e 	strb	ip, [r3, #14]
 1014040:	e280c008 	add	ip, r0, #8
 1014044:	e5c37002 	strb	r7, [r3, #2]
 1014048:	e2807002 	add	r7, r0, #2
 101404c:	e5c3c010 	strb	ip, [r3, #16]
 1014050:	e280c009 	add	ip, r0, #9
 1014054:	e5c37004 	strb	r7, [r3, #4]
 1014058:	e280700e 	add	r7, r0, #14
 101405c:	e5c3c012 	strb	ip, [r3, #18]
 1014060:	e280c00a 	add	ip, r0, #10
 1014064:	e5c3c014 	strb	ip, [r3, #20]
 1014068:	e280c00b 	add	ip, r0, #11
 101406c:	e5c3701c 	strb	r7, [r3, #28]
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014070:	e2857004 	add	r7, r5, #4
				*(buffer + i + 0) = j & 0xff;
 1014074:	e5c3c016 	strb	ip, [r3, #22]
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014078:	e1a07447 	asr	r7, r7, #8
				*(buffer + i + 0) = j & 0xff;
 101407c:	e280c00c 	add	ip, r0, #12
 1014080:	e5c30000 	strb	r0, [r3]
 1014084:	e5c3c018 	strb	ip, [r3, #24]
 1014088:	e280c00d 	add	ip, r0, #13
 101408c:	e5c3c01a 	strb	ip, [r3, #26]
 1014090:	e280c00f 	add	ip, r0, #15
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014094:	e5c3e005 	strb	lr, [r3, #5]
 1014098:	e2850006 	add	r0, r5, #6
 101409c:	e5c37009 	strb	r7, [r3, #9]
 10140a0:	e285e005 	add	lr, r5, #5
 10140a4:	e2857007 	add	r7, r5, #7
 10140a8:	e1a0e44e 	asr	lr, lr, #8
 10140ac:	e1a00440 	asr	r0, r0, #8
 10140b0:	e1a07447 	asr	r7, r7, #8
 10140b4:	e5c3e00b 	strb	lr, [r3, #11]
 10140b8:	e5c3000d 	strb	r0, [r3, #13]
 10140bc:	e285e008 	add	lr, r5, #8
 10140c0:	e5c3700f 	strb	r7, [r3, #15]
 10140c4:	e2850009 	add	r0, r5, #9
 10140c8:	e285700a 	add	r7, r5, #10
 10140cc:	e1a0e44e 	asr	lr, lr, #8
 10140d0:	e1a00440 	asr	r0, r0, #8
 10140d4:	e1a07447 	asr	r7, r7, #8
 10140d8:	e5c3e011 	strb	lr, [r3, #17]
 10140dc:	e5c30013 	strb	r0, [r3, #19]
 10140e0:	e285e00b 	add	lr, r5, #11
 10140e4:	e5c37015 	strb	r7, [r3, #21]
 10140e8:	e285000c 	add	r0, r5, #12
 10140ec:	e285700d 	add	r7, r5, #13
 10140f0:	e1a0e44e 	asr	lr, lr, #8
 10140f4:	e1a00440 	asr	r0, r0, #8
 10140f8:	e1a07447 	asr	r7, r7, #8
 10140fc:	e5c3e017 	strb	lr, [r3, #23]
 1014100:	e5c30019 	strb	r0, [r3, #25]
 1014104:	e2858003 	add	r8, r5, #3
 1014108:	e5c3701b 	strb	r7, [r3, #27]
 101410c:	e285e00e 	add	lr, r5, #14
 1014110:	e285000f 	add	r0, r5, #15
 1014114:	e1a07445 	asr	r7, r5, #8
 1014118:	e2855010 	add	r5, r5, #16
 101411c:	e1a00440 	asr	r0, r0, #8
 1014120:	e1a08448 	asr	r8, r8, #8
 1014124:	e1a0e44e 	asr	lr, lr, #8
 1014128:	e5c3001f 	strb	r0, [r3, #31]
 101412c:	e1550002 	cmp	r5, r2
 1014130:	e2811020 	add	r1, r1, #32
 1014134:	f5d3f029 	pld	[r3, #41]	; 0x29
 1014138:	e1a00001 	mov	r0, r1
 101413c:	e5c38007 	strb	r8, [r3, #7]
 1014140:	e2833020 	add	r3, r3, #32
 1014144:	e543e003 	strb	lr, [r3, #-3]
 1014148:	e543701f 	strb	r7, [r3, #-31]	; 0xffffffe1
				*(buffer + i + 0) = j & 0xff;
 101414c:	e543c002 	strb	ip, [r3, #-2]
 1014150:	1affffa9 	bne	1013ffc <spicmd_csi_setup_testpatt+0x518>
			for(i = 0, j = init_value; i < size; i += 2, j++) {
 1014154:	e2811002 	add	r1, r1, #2
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014158:	e1a02445 	asr	r2, r5, #8
			for(i = 0, j = init_value; i < size; i += 2, j++) {
 101415c:	e1540001 	cmp	r4, r1
				*(buffer + i + 1) = (j >> 8) & 0xff;
 1014160:	e0863000 	add	r3, r6, r0
 1014164:	e5c32001 	strb	r2, [r3, #1]
				*(buffer + i + 0) = j & 0xff;
 1014168:	e7c65000 	strb	r5, [r6, r0]
			for(i = 0, j = init_value; i < size; i += 2, j++) {
 101416c:	e2855001 	add	r5, r5, #1
 1014170:	e1a00001 	mov	r0, r1
 1014174:	8afffff6 	bhi	1014154 <spicmd_csi_setup_testpatt+0x670>
 1014178:	eafffed9 	b	1013ce4 <spicmd_csi_setup_testpatt+0x200>
			d_printf(D_INFO, "All Zeroes");
 101417c:	e30c1794 	movw	r1, #51092	; 0xc794
 1014180:	e3a00002 	mov	r0, #2
 1014184:	e3401106 	movt	r1, #262	; 0x106
 1014188:	ebffef58 	bl	100fef0 <d_printf>
			memset(buffer, 0x00, size);
 101418c:	e1a02004 	mov	r2, r4
 1014190:	e1a00006 	mov	r0, r6
 1014194:	e3a01000 	mov	r1, #0
 1014198:	eaffff03 	b	1013dac <spicmd_csi_setup_testpatt+0x2c8>
			d_printf(D_ERROR, "spicmd: Unable to allocate %d bytes for test pattern", size);
 101419c:	e30c172c 	movw	r1, #50988	; 0xc72c
 10141a0:	e1a02004 	mov	r2, r4
 10141a4:	e3401106 	movt	r1, #262	; 0x106
 10141a8:	e3a00004 	mov	r0, #4
}
 10141ac:	e28dd024 	add	sp, sp, #36	; 0x24
 10141b0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
			d_printf(D_ERROR, "spicmd: Unable to allocate %d bytes for test pattern", size);
 10141b4:	eaffef4d 	b	100fef0 <d_printf>
	d_printf(D_INFO, "spicmd: buffer 0x%08x size %d (0x%08x) bytes", base, size, size);
 10141b8:	e30c1764 	movw	r1, #51044	; 0xc764
 10141bc:	e58d3000 	str	r3, [sp]
 10141c0:	e3401106 	movt	r1, #262	; 0x106
 10141c4:	e3a02000 	mov	r2, #0
 10141c8:	e3a00002 	mov	r0, #2
 10141cc:	ebffef47 	bl	100fef0 <d_printf>
	switch(testpatt) {
 10141d0:	eafffec3 	b	1013ce4 <spicmd_csi_setup_testpatt+0x200>
			for(i = 0, j = init_value; i < size; i++, j++) {
 10141d4:	e3a02000 	mov	r2, #0
 10141d8:	e1a01002 	mov	r1, r2
 10141dc:	eafffeb8 	b	1013cc4 <spicmd_csi_setup_testpatt+0x1e0>
			for(i = 0, j = init_value; i < size; i += 4, j++) {
 10141e0:	e3a01000 	mov	r1, #0
 10141e4:	e1a08001 	mov	r8, r1
 10141e8:	eaffff6d 	b	1013fa4 <spicmd_csi_setup_testpatt+0x4c0>
				*(buffer + i + 2) = (init_value >> 8) & 0xff;
 10141ec:	e3a03000 	mov	r3, #0
 10141f0:	eafffedd 	b	1013d6c <spicmd_csi_setup_testpatt+0x288>
			for(i = 0, j = init_value; i < size; i += 2, j++) {
 10141f4:	e3a01000 	mov	r1, #0
 10141f8:	e1a00001 	mov	r0, r1
 10141fc:	eaffffd4 	b	1014154 <spicmd_csi_setup_testpatt+0x670>
			d_printf(D_WARN, "spicmd: undefined testpatt!");
 1014200:	e30c17ac 	movw	r1, #51116	; 0xc7ac
 1014204:	e3a00003 	mov	r0, #3
 1014208:	e3401106 	movt	r1, #262	; 0x106
}
 101420c:	e28dd024 	add	sp, sp, #36	; 0x24
 1014210:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
			d_printf(D_WARN, "spicmd: undefined testpatt!");
 1014214:	eaffef35 	b	100fef0 <d_printf>

01014218 <spicmd_csi_set_params>:
void spicmd_csi_setup_bitpack_wave(struct spi_command_alloc_t *cmd)
{
}

void spicmd_csi_set_params(struct spi_command_alloc_t *cmd)
{
 1014218:	e92d4070 	push	{r4, r5, r6, lr}
 101421c:	e1a03000 	mov	r3, r0
	uint8_t data_type = cmd->args[2];
	uint16_t wct = UINT16_UNPACK(cmd, 0);
 1014220:	e5d0200c 	ldrb	r2, [r0, #12]

	d_printf(D_INFO, "spicmd_csi_set_params: 0x%02x 0x%04x", data_type, wct);
 1014224:	e30c17c8 	movw	r1, #51144	; 0xc7c8
 1014228:	e3401106 	movt	r1, #262	; 0x106
	uint16_t wct = UINT16_UNPACK(cmd, 0);
 101422c:	e5d0400d 	ldrb	r4, [r0, #13]
	d_printf(D_INFO, "spicmd_csi_set_params: 0x%02x 0x%04x", data_type, wct);
 1014230:	e3a00002 	mov	r0, #2
	uint8_t data_type = cmd->args[2];
 1014234:	e5d3500e 	ldrb	r5, [r3, #14]
	uint16_t wct = UINT16_UNPACK(cmd, 0);
 1014238:	e1844402 	orr	r4, r4, r2, lsl #8
	d_printf(D_INFO, "spicmd_csi_set_params: 0x%02x 0x%04x", data_type, wct);
 101423c:	e1a02005 	mov	r2, r5
 1014240:	e1a03004 	mov	r3, r4
 1014244:	ebffef29 	bl	100fef0 <d_printf>
	mipi_csi_set_datatype_and_frame_wct(data_type, wct);
 1014248:	e1a01004 	mov	r1, r4
 101424c:	e1a00005 	mov	r0, r5
}
 1014250:	e8bd4070 	pop	{r4, r5, r6, lr}
	mipi_csi_set_datatype_and_frame_wct(data_type, wct);
 1014254:	eafff5e7 	b	10119f8 <mipi_csi_set_datatype_and_frame_wct>

01014258 <spicmd_csi_stream_stop>:

void spicmd_csi_stream_stop(struct spi_command_alloc_t *cmd)
{
	mipi_csi_stop();
 1014258:	eafff846 	b	1012378 <mipi_csi_stop>

0101425c <spicmd_csi_status>:
}

void spicmd_csi_status(struct spi_command_alloc_t *cmd)
{
 101425c:	e92d4010 	push	{r4, lr}
 1014260:	e24dd008 	sub	sp, sp, #8
 1014264:	e1a04000 	mov	r4, r0
	struct mipi_csi_status_t status_resp;

	//d_printf(D_INFO, "StaReq");

	mipi_csi_get_status(&status_resp);
 1014268:	e1a0000d 	mov	r0, sp
 101426c:	ebfff7a6 	bl	101210c <mipi_csi_get_status>
	spi_command_pack_response_simple(cmd, &status_resp, sizeof(struct mipi_csi_status_t));
 1014270:	e1a0100d 	mov	r1, sp
 1014274:	e1a00004 	mov	r0, r4
 1014278:	e3a02008 	mov	r2, #8
 101427c:	ebfffb8c 	bl	10130b4 <spi_command_pack_response_simple>
}
 1014280:	e28dd008 	add	sp, sp, #8
 1014284:	e8bd8010 	pop	{r4, pc}

01014288 <spicmd_ac_setup_acq_and_stream>:

void spicmd_ac_setup_acq_and_stream(struct spi_command_alloc_t *cmd)
{
 1014288:	e92d4010 	push	{r4, lr}
	uint32_t period = UINT32_UNPACK(cmd, 0);

	d_printf(D_INFO, "spicmd_ac_setup_acq_and_stream(%d)", period);
 101428c:	e30c17f0 	movw	r1, #51184	; 0xc7f0
 1014290:	e590400c 	ldr	r4, [r0, #12]
 1014294:	e3401106 	movt	r1, #262	; 0x106
 1014298:	e3a00002 	mov	r0, #2
 101429c:	e6bf4f34 	rev	r4, r4
 10142a0:	e1a02004 	mov	r2, r4
 10142a4:	ebffef11 	bl	100fef0 <d_printf>

	acq_ctrl_setup_auto_period(period);
 10142a8:	e1a00004 	mov	r0, r4
}
 10142ac:	e8bd4010 	pop	{r4, lr}
	acq_ctrl_setup_auto_period(period);
 10142b0:	eaffd8fd 	b	100a6ac <acq_ctrl_setup_auto_period>

010142b4 <spicmd_ac_stop>:

void spicmd_ac_stop(struct spi_command_alloc_t *cmd)
{
	acq_ctrl_stop();
 10142b4:	eaffd91f 	b	100a738 <acq_ctrl_stop>

010142b8 <spicmd_ac_start>:
}

void spicmd_ac_start(struct spi_command_alloc_t *cmd)
{
 10142b8:	e92d4010 	push	{r4, lr}
	int status = acq_ctrl_start();
 10142bc:	ebffd913 	bl	100a710 <acq_ctrl_start>

	if(status != ACQCTRL_RES_OK) {
 10142c0:	e2502000 	subs	r2, r0, #0
 10142c4:	08bd8010 	popeq	{r4, pc}
		d_printf(D_WARN, "spicmd: error while starting: %d", status);
 10142c8:	e30c1814 	movw	r1, #51220	; 0xc814
 10142cc:	e3a00003 	mov	r0, #3
 10142d0:	e3401106 	movt	r1, #262	; 0x106
	}

	// d_printf(D_INFO, "spicmd: trigger dump follows");
	// trig_dump_state();
}
 10142d4:	e8bd4010 	pop	{r4, lr}
		d_printf(D_WARN, "spicmd: error while starting: %d", status);
 10142d8:	eaffef04 	b	100fef0 <d_printf>

010142dc <spicmd_ac_reset>:

void spicmd_ac_reset(struct spi_command_alloc_t *cmd)
{
	d_printf(D_INFO, "spicmd: ac reset");
 10142dc:	e30c1838 	movw	r1, #51256	; 0xc838
{
 10142e0:	e92d4010 	push	{r4, lr}
	d_printf(D_INFO, "spicmd: ac reset");
 10142e4:	e3a00002 	mov	r0, #2
 10142e8:	e3401106 	movt	r1, #262	; 0x106
 10142ec:	ebffeeff 	bl	100fef0 <d_printf>

	acq_ctrl_reset();
}
 10142f0:	e8bd4010 	pop	{r4, lr}
	acq_ctrl_reset();
 10142f4:	eaffd9bf 	b	100a9f8 <acq_ctrl_reset>

010142f8 <spicmd_acq_stop>:
	if(g_acq_state.state != ACQSTATE_STOPPED) {
 10142f8:	e3053318 	movw	r3, #21272	; 0x5318
 10142fc:	e3403107 	movt	r3, #263	; 0x107
 1014300:	e5933000 	ldr	r3, [r3]
 1014304:	e3530001 	cmp	r3, #1
 1014308:	012fff1e 	bxeq	lr
{
 101430c:	e92d4010 	push	{r4, lr}
		status = acq_stop();
 1014310:	ebffe4b1 	bl	100d5dc <acq_stop>
		if(status != ACQRES_OK) {
 1014314:	e2502000 	subs	r2, r0, #0
 1014318:	08bd8010 	popeq	{r4, pc}
			d_printf(D_ERROR, "spi: acquistion unable to stop: %d", status);
 101431c:	e30c184c 	movw	r1, #51276	; 0xc84c
 1014320:	e3a00004 	mov	r0, #4
 1014324:	e3401106 	movt	r1, #262	; 0x106
}
 1014328:	e8bd4010 	pop	{r4, lr}
			d_printf(D_ERROR, "spi: acquistion unable to stop: %d", status);
 101432c:	eaffeeef 	b	100fef0 <d_printf>

01014330 <spicmd_csi_setup_trigpos_all>:
 1014330:	e12fff1e 	bx	lr

01014334 <spicmd_csi_setup_wave_range>:
 1014334:	e12fff1e 	bx	lr

01014338 <spicmd_csi_setup_wave_all>:
 1014338:	e12fff1e 	bx	lr

0101433c <spicmd_csi_setup_trigpos_range>:
 101433c:	e12fff1e 	bx	lr

01014340 <spicmd_csi_setup_bitpack_wave>:
 1014340:	e12fff1e 	bx	lr
 1014344:	00000000 	andeq	r0, r0, r0

01014348 <sysctrl_tick_irq>:
 */
void sysctrl_tick_irq(void *cb_ref)
{
	uint32_t status;

	status = XTtcPs_GetInterruptStatus((XTtcPs *)cb_ref);
 1014348:	e5903004 	ldr	r3, [r0, #4]
{
 101434c:	e92d4010 	push	{r4, lr}
	XTtcPs_ClearInterruptStatus((XTtcPs *)cb_ref, status);

	g_sysctrl_state.wakeup = 1;
 1014350:	e3014f60 	movw	r4, #8032	; 0x1f60
 1014354:	e340410c 	movt	r4, #268	; 0x10c
	return *(volatile u32 *) Addr;
 1014358:	e5932054 	ldr	r2, [r3, #84]	; 0x54
 101435c:	e5933054 	ldr	r3, [r3, #84]	; 0x54
 1014360:	e5d4301c 	ldrb	r3, [r4, #28]
	g_sysctrl_state.time_us += SYSCTRL_TIME_ADD_US;
 1014364:	e1c402d0 	ldrd	r0, [r4, #32]
	g_sysctrl_state.wakeup = 1;
 1014368:	e3833001 	orr	r3, r3, #1
 101436c:	e5c4301c 	strb	r3, [r4, #28]
	g_sysctrl_state.time_us += SYSCTRL_TIME_ADD_US;
 1014370:	fa00222c 	blx	101cc28 <__aeabi_ul2d>
 1014374:	eddf0b05 	vldr	d16, [pc, #20]	; 1014390 <sysctrl_tick_irq+0x48>
 1014378:	ec410b31 	vmov	d17, r0, r1
 101437c:	ee710ba0 	vadd.f64	d16, d17, d16
 1014380:	ec510b30 	vmov	r0, r1, d16
 1014384:	fa0022ef 	blx	101cf48 <__aeabi_d2ulz>
 1014388:	e1c402f0 	strd	r0, [r4, #32]
}
 101438c:	e8bd8010 	pop	{r4, pc}
 1014390:	00000000 	.word	0x00000000
 1014394:	40440000 	.word	0x40440000

01014398 <sysctrl_init>:
{
 1014398:	e92d4070 	push	{r4, r5, r6, lr}
	*LocalAddr = Value;
 101439c:	e3a03a0a 	mov	r3, #40960	; 0xa000
void sysctrl_led_mode(int mode)
{
	D_ASSERT(mode == SYSCTRL_LED_MODE_HEARTBEAT || mode == SYSCTRL_LED_MODE_GP);

	// Set mode, reset LED to off.
	g_sysctrl_state.led_mode = mode;
 10143a0:	e3014f60 	movw	r4, #8032	; 0x1f60
 10143a4:	e3a02000 	mov	r2, #0
 10143a8:	e340410c 	movt	r4, #268	; 0x10c
 10143ac:	e3a01001 	mov	r1, #1
 10143b0:	e34e3000 	movt	r3, #57344	; 0xe000
 10143b4:	e34f2dff 	movt	r2, #65023	; 0xfdff
 10143b8:	e584102c 	str	r1, [r4, #44]	; 0x2c
{
 10143bc:	e24dd018 	sub	sp, sp, #24
	g_sysctrl_state.ttc_config = XTtcPs_LookupConfig(SYSCTRL_TTCPS_DEV_ID);
 10143c0:	e3a00000 	mov	r0, #0
 10143c4:	e5832000 	str	r2, [r3]
 10143c8:	eb001dfb 	bl	101bbbc <XTtcPs_LookupConfig>
	D_ASSERT(g_sysctrl_state.ttc_config != NULL) ;
 10143cc:	e3500000 	cmp	r0, #0
	g_sysctrl_state.ttc_config = XTtcPs_LookupConfig(SYSCTRL_TTCPS_DEV_ID);
 10143d0:	e5840018 	str	r0, [r4, #24]
	D_ASSERT(g_sysctrl_state.ttc_config != NULL) ;
 10143d4:	0a000035 	beq	10144b0 <sysctrl_init+0x118>
	XTtcPs_CfgInitialize(&g_sysctrl_state.ttc, g_sysctrl_state.ttc_config, g_sysctrl_state.ttc_config->BaseAddress);
 10143d8:	e5902004 	ldr	r2, [r0, #4]
 10143dc:	e1a01000 	mov	r1, r0
 10143e0:	e1a00004 	mov	r0, r4
 10143e4:	eb001c89 	bl	101b610 <XTtcPs_CfgInitialize>
	XTtcPs_SetOptions(&g_sysctrl_state.ttc, options);
 10143e8:	e3a01024 	mov	r1, #36	; 0x24
 10143ec:	e1a00004 	mov	r0, r4
 10143f0:	eb001e01 	bl	101bbfc <XTtcPs_SetOptions>
	XTtcPs_CalcIntervalFromFreq(&g_sysctrl_state.ttc, SYSCTRL_WAKE_FREQUENCY, &interval, &prescaler);
 10143f4:	e28d3015 	add	r3, sp, #21
 10143f8:	e28d2016 	add	r2, sp, #22
 10143fc:	e1a00004 	mov	r0, r4
 1014400:	e30611a8 	movw	r1, #25000	; 0x61a8
 1014404:	eb001d74 	bl	101b9dc <XTtcPs_CalcIntervalFromFreq>
	XTtcPs_SetInterval(&g_sysctrl_state.ttc, interval);
 1014408:	e1dd21b6 	ldrh	r2, [sp, #22]
	XTtcPs_SetPrescaler(&g_sysctrl_state.ttc, prescaler);
 101440c:	e1a00004 	mov	r0, r4
	XTtcPs_SetInterval(&g_sysctrl_state.ttc, interval);
 1014410:	e5943004 	ldr	r3, [r4, #4]
 1014414:	e5832024 	str	r2, [r3, #36]	; 0x24
	XTtcPs_SetPrescaler(&g_sysctrl_state.ttc, prescaler);
 1014418:	e5dd1015 	ldrb	r1, [sp, #21]
 101441c:	eb001d1c 	bl	101b894 <XTtcPs_SetPrescaler>
	d_printf(D_INFO, "sysctrl: ttc configured [input_clock:%d Hz, frequency:%d Hz, interval:%d, prescaler:%d, actual_freq:%d Hz]", \
 1014420:	e5946008 	ldr	r6, [r4, #8]
 1014424:	e1dd51b6 	ldrh	r5, [sp, #22]
 1014428:	e1a00006 	mov	r0, r6
 101442c:	e1a01005 	mov	r1, r5
 1014430:	fa001fee 	blx	101c3f0 <__udivsi3>
 1014434:	e5dd3015 	ldrb	r3, [sp, #21]
 1014438:	e30c1ae8 	movw	r1, #51944	; 0xcae8
 101443c:	e58d0008 	str	r0, [sp, #8]
 1014440:	e1a02006 	mov	r2, r6
 1014444:	e58d5000 	str	r5, [sp]
 1014448:	e3401106 	movt	r1, #262	; 0x106
 101444c:	e58d3004 	str	r3, [sp, #4]
 1014450:	e3a00002 	mov	r0, #2
 1014454:	e30631a8 	movw	r3, #25000	; 0x61a8
 1014458:	ebffeea4 	bl	100fef0 <d_printf>
	XScuGic_Connect(&g_hal.xscu_gic, XPAR_XTTCPS_0_INTR, (Xil_ExceptionHandler)sysctrl_tick_irq, &g_sysctrl_state.ttc);
 101445c:	e3042348 	movw	r2, #17224	; 0x4348
 1014460:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 1014464:	e1a03004 	mov	r3, r4
 1014468:	e3402101 	movt	r2, #257	; 0x101
 101446c:	e3a0102a 	mov	r1, #42	; 0x2a
 1014470:	e3400107 	movt	r0, #263	; 0x107
 1014474:	eb001104 	bl	101888c <XScuGic_Connect>
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_XTTCPS_0_INTR);
 1014478:	e3050bc0 	movw	r0, #23488	; 0x5bc0
 101447c:	e3a0102a 	mov	r1, #42	; 0x2a
 1014480:	e3400107 	movt	r0, #263	; 0x107
 1014484:	eb001257 	bl	1018de8 <XScuGic_Enable>
	XTtcPs_EnableInterrupts(&g_sysctrl_state.ttc, XTTCPS_IXR_INTERVAL_MASK);
 1014488:	e5942004 	ldr	r2, [r4, #4]
	return *(volatile u32 *) Addr;
 101448c:	e5923060 	ldr	r3, [r2, #96]	; 0x60
 1014490:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1014494:	e5823060 	str	r3, [r2, #96]	; 0x60
	XTtcPs_Start(&g_sysctrl_state.ttc);
 1014498:	e5942004 	ldr	r2, [r4, #4]
	return *(volatile u32 *) Addr;
 101449c:	e592300c 	ldr	r3, [r2, #12]
 10144a0:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 10144a4:	e582300c 	str	r3, [r2, #12]
}
 10144a8:	e28dd018 	add	sp, sp, #24
 10144ac:	e8bd8070 	pop	{r4, r5, r6, pc}
	D_ASSERT(g_sysctrl_state.ttc_config != NULL) ;
 10144b0:	e3a00031 	mov	r0, #49	; 0x31
 10144b4:	e30c3aac 	movw	r3, #51884	; 0xcaac
 10144b8:	e30c2ac4 	movw	r2, #51908	; 0xcac4
 10144bc:	e3091678 	movw	r1, #38520	; 0x9678
 10144c0:	e58d0000 	str	r0, [sp]
 10144c4:	e3403106 	movt	r3, #262	; 0x106
 10144c8:	e3a00004 	mov	r0, #4
 10144cc:	e3402106 	movt	r2, #262	; 0x106
 10144d0:	e3401106 	movt	r1, #262	; 0x106
 10144d4:	ebffee85 	bl	100fef0 <d_printf>
 10144d8:	e3e00062 	mvn	r0, #98	; 0x62
 10144dc:	fa00230d 	blx	101d118 <exit>

010144e0 <systick_get_time_us_nonirq>:
	GLOBAL_IRQ_DISABLE();
 10144e0:	f10c0080 	cpsid	i
	time = g_sysctrl_state.time_us;
 10144e4:	e3013f60 	movw	r3, #8032	; 0x1f60
 10144e8:	e340310c 	movt	r3, #268	; 0x10c
 10144ec:	e1c302d0 	ldrd	r0, [r3, #32]
	GLOBAL_IRQ_ENABLE();
 10144f0:	f1080080 	cpsie	i
}
 10144f4:	e12fff1e 	bx	lr

010144f8 <sysctrl_led_mode>:
	D_ASSERT(mode == SYSCTRL_LED_MODE_HEARTBEAT || mode == SYSCTRL_LED_MODE_GP);
 10144f8:	e2403001 	sub	r3, r0, #1
 10144fc:	e3530001 	cmp	r3, #1
 1014500:	8a000008 	bhi	1014528 <sysctrl_led_mode+0x30>
	g_sysctrl_state.led_mode = mode;
 1014504:	e3013f60 	movw	r3, #8032	; 0x1f60
 1014508:	e3a02a0a 	mov	r2, #40960	; 0xa000
 101450c:	e3a01000 	mov	r1, #0
 1014510:	e340310c 	movt	r3, #268	; 0x10c
 1014514:	e34e2000 	movt	r2, #57344	; 0xe000
 1014518:	e34f1dff 	movt	r1, #65023	; 0xfdff
 101451c:	e583002c 	str	r0, [r3, #44]	; 0x2c
 1014520:	e5821000 	str	r1, [r2]
 1014524:	e12fff1e 	bx	lr
{
 1014528:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(mode == SYSCTRL_LED_MODE_HEARTBEAT || mode == SYSCTRL_LED_MODE_GP);
 101452c:	e3a00071 	mov	r0, #113	; 0x71
{
 1014530:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(mode == SYSCTRL_LED_MODE_HEARTBEAT || mode == SYSCTRL_LED_MODE_GP);
 1014534:	e30c3aac 	movw	r3, #51884	; 0xcaac
 1014538:	e30c2b54 	movw	r2, #52052	; 0xcb54
 101453c:	e3091678 	movw	r1, #38520	; 0x9678
 1014540:	e58d0000 	str	r0, [sp]
 1014544:	e3403106 	movt	r3, #262	; 0x106
 1014548:	e3a00004 	mov	r0, #4
 101454c:	e3402106 	movt	r2, #262	; 0x106
 1014550:	e3401106 	movt	r1, #262	; 0x106
 1014554:	ebffee65 	bl	100fef0 <d_printf>
 1014558:	e3e00062 	mvn	r0, #98	; 0x62
 101455c:	fa0022ed 	blx	101d118 <exit>

01014560 <sysctrl_led_tick>:
 * Blinks the LED PS#0 periodically according to the LED counter.  Used as a diagnostic.
 * The LED blinks like a "pulse".
 */
void sysctrl_led_tick()
{
	g_sysctrl_state.led_ctr++;
 1014560:	e3013f60 	movw	r3, #8032	; 0x1f60
 1014564:	e340310c 	movt	r3, #268	; 0x10c
 1014568:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 101456c:	e593102c 	ldr	r1, [r3, #44]	; 0x2c
 1014570:	e2822001 	add	r2, r2, #1

	if(g_sysctrl_state.led_ctr > SC_HEARTBEAT_TOTAL_SCALE) {
 1014574:	e3520b19 	cmp	r2, #25600	; 0x6400
	g_sysctrl_state.led_ctr++;
 1014578:	e5832028 	str	r2, [r3, #40]	; 0x28
	if(g_sysctrl_state.led_ctr > SC_HEARTBEAT_TOTAL_SCALE) {
 101457c:	da000002 	ble	101458c <sysctrl_led_tick+0x2c>
		g_sysctrl_state.led_ctr = 0;
 1014580:	e3a02000 	mov	r2, #0
 1014584:	e5832028 	str	r2, [r3, #40]	; 0x28
	}

	// These values are similar to the values used by the STM32 system controller on Scopy MVP.
	if(g_sysctrl_state.led_mode == SYSCTRL_LED_MODE_HEARTBEAT) {
 1014588:	e12fff1e 	bx	lr
 101458c:	e3510001 	cmp	r1, #1
 1014590:	112fff1e 	bxne	lr
		if(g_sysctrl_state.led_ctr == SC_HEARTBEAT_ON1_SCALE || g_sysctrl_state.led_ctr == SC_HEARTBEAT_ON2_SCALE) {
 1014594:	e3003cb2 	movw	r3, #3250	; 0xcb2
 1014598:	e301c932 	movw	ip, #6450	; 0x1932
 101459c:	e152000c 	cmp	r2, ip
 10145a0:	11520003 	cmpne	r2, r3
 10145a4:	e30118e7 	movw	r1, #6375	; 0x18e7
 10145a8:	e3000c67 	movw	r0, #3175	; 0xc67
 10145ac:	03a03001 	moveq	r3, #1
 10145b0:	13a03000 	movne	r3, #0
 10145b4:	e1520001 	cmp	r2, r1
 10145b8:	11520000 	cmpne	r2, r0
 10145bc:	03a02a0a 	moveq	r2, #40960	; 0xa000
 10145c0:	03a01c02 	moveq	r1, #512	; 0x200
 10145c4:	034e2000 	movteq	r2, #57344	; 0xe000
 10145c8:	034f1dff 	movteq	r1, #65023	; 0xfdff
 10145cc:	05821000 	streq	r1, [r2]
			gpio_led_write(0, 1);
		}

		if(g_sysctrl_state.led_ctr == SC_HEARTBEAT_OFF1_SCALE || g_sysctrl_state.led_ctr == SC_HEARTBEAT_OFF2_SCALE) {
 10145d0:	e3530000 	cmp	r3, #0
 10145d4:	13a03a0a 	movne	r3, #40960	; 0xa000
 10145d8:	13a02000 	movne	r2, #0
 10145dc:	134e3000 	movtne	r3, #57344	; 0xe000
 10145e0:	134f2dff 	movtne	r2, #65023	; 0xfdff
 10145e4:	15832000 	strne	r2, [r3]
			gpio_led_write(0, 0);
		}
	}
}
 10145e8:	e12fff1e 	bx	lr

010145ec <sysctrl_xadc_tick>:
 * XADC iteration.
 */
void sysctrl_xadc_tick()
{
	// STUB
}
 10145ec:	e12fff1e 	bx	lr

010145f0 <sysctrl_main_loop>:
/*
 * Main system control loop.  The application never escapes this loop, except
 * by forceful termination.
 */
void sysctrl_main_loop()
{
 10145f0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10145f4:	e3014f60 	movw	r4, #8032	; 0x1f60
 10145f8:	e3a05a0a 	mov	r5, #40960	; 0xa000
 10145fc:	e3a07000 	mov	r7, #0
 1014600:	e3a06c02 	mov	r6, #512	; 0x200
 1014604:	e340410c 	movt	r4, #268	; 0x10c
 1014608:	e34e5000 	movt	r5, #57344	; 0xe000
 101460c:	e34f7dff 	movt	r7, #65023	; 0xfdff
 1014610:	e34f6dff 	movt	r6, #65023	; 0xfdff
		}
	}
#endif

	while(1) {
		if(g_sysctrl_state.wakeup) {
 1014614:	e594301c 	ldr	r3, [r4, #28]
 1014618:	e7a03053 	sbfx	r3, r3, #0, #1
 101461c:	e31300ff 	tst	r3, #255	; 0xff
 1014620:	0a000019 	beq	101468c <sysctrl_main_loop+0x9c>
	g_sysctrl_state.led_ctr++;
 1014624:	e5943028 	ldr	r3, [r4, #40]	; 0x28
		g_sysctrl_state.led_ctr = 0;
 1014628:	e3a01000 	mov	r1, #0
 101462c:	e594202c 	ldr	r2, [r4, #44]	; 0x2c
	g_sysctrl_state.led_ctr++;
 1014630:	e2833001 	add	r3, r3, #1
	if(g_sysctrl_state.led_ctr > SC_HEARTBEAT_TOTAL_SCALE) {
 1014634:	e3530b19 	cmp	r3, #25600	; 0x6400
	g_sysctrl_state.led_ctr++;
 1014638:	e5843028 	str	r3, [r4, #40]	; 0x28
		g_sysctrl_state.led_ctr = 0;
 101463c:	c5841028 	strgt	r1, [r4, #40]	; 0x28
	if(g_sysctrl_state.led_ctr > SC_HEARTBEAT_TOTAL_SCALE) {
 1014640:	ca00000e 	bgt	1014680 <sysctrl_main_loop+0x90>
	if(g_sysctrl_state.led_mode == SYSCTRL_LED_MODE_HEARTBEAT) {
 1014644:	e3520001 	cmp	r2, #1
 1014648:	1a00000c 	bne	1014680 <sysctrl_main_loop+0x90>
 101464c:	e3002cb2 	movw	r2, #3250	; 0xcb2
 1014650:	e301c932 	movw	ip, #6450	; 0x1932
 1014654:	e153000c 	cmp	r3, ip
 1014658:	11530002 	cmpne	r3, r2
		if(g_sysctrl_state.led_ctr == SC_HEARTBEAT_ON1_SCALE || g_sysctrl_state.led_ctr == SC_HEARTBEAT_ON2_SCALE) {
 101465c:	e3000c67 	movw	r0, #3175	; 0xc67
 1014660:	e30118e7 	movw	r1, #6375	; 0x18e7
 1014664:	03a02001 	moveq	r2, #1
 1014668:	13a02000 	movne	r2, #0
 101466c:	e1530001 	cmp	r3, r1
 1014670:	11530000 	cmpne	r3, r0
 1014674:	05856000 	streq	r6, [r5]
		if(g_sysctrl_state.led_ctr == SC_HEARTBEAT_OFF1_SCALE || g_sysctrl_state.led_ctr == SC_HEARTBEAT_OFF2_SCALE) {
 1014678:	e3520000 	cmp	r2, #0
 101467c:	15857000 	strne	r7, [r5]
			sysctrl_led_tick();
			g_sysctrl_state.wakeup = 0;
 1014680:	e5d4301c 	ldrb	r3, [r4, #28]
 1014684:	e7c0301f 	bfc	r3, #0, #1
 1014688:	e5c4301c 	strb	r3, [r4, #28]
		}

		acq_ctrl_tick();
 101468c:	ebffd82e 	bl	100a74c <acq_ctrl_tick>
		spi_command_tick();
 1014690:	ebfffac4 	bl	10131a8 <spi_command_tick>
		mipi_csi_tick();
 1014694:	ebfff636 	bl	1011f74 <mipi_csi_tick>
		if(g_sysctrl_state.wakeup) {
 1014698:	eaffffdd 	b	1014614 <sysctrl_main_loop+0x24>

0101469c <test_timing_many_mallocs>:
 * Allocate a large number (10,000+) of 64 byte memory blocks and measure the
 * time it takes to complete.  If align is set, blocks are memalign'd on malloc_size
 * boundaries (malloc_size must be power of two if this is set.)
 */
void test_timing_many_mallocs(int malloc_size, int malloc_count, int align)
{
 101469c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10146a0:	e1a04001 	mov	r4, r1
 10146a4:	ed2d8b04 	vpush	{d8-d9}
 10146a8:	e1a05000 	mov	r5, r0
 10146ac:	e24dd00c 	sub	sp, sp, #12
	uint8_t *new_block;
	int i;

	align = !!align;

	d_start_timing(TMR_TESTS_0);
 10146b0:	e3a000e0 	mov	r0, #224	; 0xe0
{
 10146b4:	e1a08002 	mov	r8, r2
	d_start_timing(TMR_TESTS_0);
 10146b8:	ebffee9f 	bl	101013c <d_start_timing>

	/*
	 * Allocate the block to store our pointers first - this will be used to
	 * free the blocks.
	 */
	pointers = calloc(malloc_count * sizeof(void *), 1);
 10146bc:	e3a01001 	mov	r1, #1
 10146c0:	e1a00104 	lsl	r0, r4, #2
 10146c4:	fa002275 	blx	101d0a0 <calloc>
	if(pointers == NULL) {
 10146c8:	e2509000 	subs	r9, r0, #0
		d_printf(D_ERROR, "tests: malloc_timing failed - unable to allocate pointer block");
 10146cc:	030c1b98 	movweq	r1, #52120	; 0xcb98
 10146d0:	03a00004 	moveq	r0, #4
 10146d4:	03401106 	movteq	r1, #262	; 0x106
	if(pointers == NULL) {
 10146d8:	0a000066 	beq	1014878 <test_timing_many_mallocs+0x1dc>

	/*
	 * Allocate the blocks and store their pointers in our pointer table so
	 * that we can free them later.
	 */
	d_start_timing(TMR_TESTS_1);
 10146dc:	e3a000e1 	mov	r0, #225	; 0xe1
 10146e0:	ebffee95 	bl	101013c <d_start_timing>

	if(!align) {
 10146e4:	e3580000 	cmp	r8, #0
 10146e8:	1a000066 	bne	1014888 <test_timing_many_mallocs+0x1ec>
		for(i = 0; i < malloc_count; i++) {
 10146ec:	e3540000 	cmp	r4, #0
 10146f0:	da000012 	ble	1014740 <test_timing_many_mallocs+0xa4>
 10146f4:	e1a06008 	mov	r6, r8
 10146f8:	e1a07009 	mov	r7, r9
 10146fc:	ea000003 	b	1014710 <test_timing_many_mallocs+0x74>
 1014700:	e2866001 	add	r6, r6, #1
			new_block = (uint32_t*)malloc(malloc_size);
			if(new_block == NULL) {
				d_printf(D_ERROR, "tests: malloc_timing failed - unable to allocate block %d", i);
				return;
			}
			*pointers++ = new_block;
 1014704:	e4870004 	str	r0, [r7], #4
		for(i = 0; i < malloc_count; i++) {
 1014708:	e1540006 	cmp	r4, r6
 101470c:	0a00006c 	beq	10148c4 <test_timing_many_mallocs+0x228>
			new_block = (uint32_t*)malloc(malloc_size);
 1014710:	e1a00005 	mov	r0, r5
 1014714:	fa002561 	blx	101dca0 <malloc>
			if(new_block == NULL) {
 1014718:	e3500000 	cmp	r0, #0
 101471c:	1afffff7 	bne	1014700 <test_timing_many_mallocs+0x64>
		for(i = 0; i < malloc_count; i++) {
			//d_printf(D_INFO, "memalign %d", i);

			new_block = (uint32_t*)memalign(malloc_size, malloc_size);
			if(new_block == NULL) {
				d_printf(D_ERROR, "tests: malloc_timing failed - unable to allocate block %d", i);
 1014720:	e30c1bd8 	movw	r1, #52184	; 0xcbd8
 1014724:	e1a02006 	mov	r2, r6
 1014728:	e3401106 	movt	r1, #262	; 0x106
 101472c:	e3a00004 	mov	r0, #4
	d_printf(D_INFO, "Size of each block:   %d", malloc_size);
	d_printf(D_INFO, "Total time taken:     %.3f us", d_read_timing_us(TMR_TESTS_0));
	d_printf(D_INFO, "Alloc time taken:     %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_1), (d_read_timing_us(TMR_TESTS_1) / malloc_count) * 1000);
	d_printf(D_INFO, "Free time taken:      %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_2), (d_read_timing_us(TMR_TESTS_2) / malloc_count) * 1000);
	d_printf(D_INFO, "");
}
 1014730:	e28dd00c 	add	sp, sp, #12
 1014734:	ecbd8b04 	vpop	{d8-d9}
 1014738:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
				d_printf(D_ERROR, "tests: malloc_timing failed - unable to allocate block %d", i);
 101473c:	eaffedeb 	b	100fef0 <d_printf>
	d_stop_timing(TMR_TESTS_1);
 1014740:	e3a000e1 	mov	r0, #225	; 0xe1
 1014744:	ebffee98 	bl	10101ac <d_stop_timing>
	d_start_timing(TMR_TESTS_2);
 1014748:	e3a000e2 	mov	r0, #226	; 0xe2
 101474c:	ebffee7a 	bl	101013c <d_start_timing>
	d_stop_timing(TMR_TESTS_2);
 1014750:	e3a000e2 	mov	r0, #226	; 0xe2
	d_printf(D_INFO, "Alloc time taken:     %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_1), (d_read_timing_us(TMR_TESTS_1) / malloc_count) * 1000);
 1014754:	ed9f8a83 	vldr	s16, [pc, #524]	; 1014968 <test_timing_many_mallocs+0x2cc>
	d_stop_timing(TMR_TESTS_2);
 1014758:	ebffee93 	bl	10101ac <d_stop_timing>
	free(pointers_base);
 101475c:	e1a00009 	mov	r0, r9
 1014760:	fa002552 	blx	101dcb0 <free>
	d_stop_timing(TMR_TESTS_0);
 1014764:	e3a000e0 	mov	r0, #224	; 0xe0
 1014768:	ebffee8f 	bl	10101ac <d_stop_timing>
	d_printf(D_INFO, "");
 101476c:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014770:	e3a00002 	mov	r0, #2
 1014774:	e3401106 	movt	r1, #262	; 0x106
 1014778:	ebffeddc 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "** Memory allocation and free performance test (Align = %d) **", align);
 101477c:	e2982000 	adds	r2, r8, #0
 1014780:	e30c1c14 	movw	r1, #52244	; 0xcc14
 1014784:	13a02001 	movne	r2, #1
 1014788:	e3401106 	movt	r1, #262	; 0x106
 101478c:	e3a00002 	mov	r0, #2
 1014790:	ebffedd6 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 1014794:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014798:	e3a00002 	mov	r0, #2
 101479c:	e3401106 	movt	r1, #262	; 0x106
 10147a0:	ebffedd2 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Number of blocks:     %d", malloc_count);
 10147a4:	e30c1c54 	movw	r1, #52308	; 0xcc54
 10147a8:	e1a02004 	mov	r2, r4
 10147ac:	e3401106 	movt	r1, #262	; 0x106
 10147b0:	e3a00002 	mov	r0, #2
 10147b4:	ebffedcd 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Size of each block:   %d", malloc_size);
 10147b8:	e30c1c70 	movw	r1, #52336	; 0xcc70
 10147bc:	e1a02005 	mov	r2, r5
 10147c0:	e3401106 	movt	r1, #262	; 0x106
 10147c4:	e3a00002 	mov	r0, #2
 10147c8:	ebffedc8 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Total time taken:     %.3f us", d_read_timing_us(TMR_TESTS_0));
 10147cc:	e3a000e0 	mov	r0, #224	; 0xe0
 10147d0:	ebffeeb0 	bl	1010298 <d_read_timing_us>
 10147d4:	eef70ac0 	vcvt.f64.f32	d16, s0
 10147d8:	e30c1c8c 	movw	r1, #52364	; 0xcc8c
 10147dc:	e3401106 	movt	r1, #262	; 0x106
 10147e0:	e3a00002 	mov	r0, #2
 10147e4:	ec532b30 	vmov	r2, r3, d16
 10147e8:	ebffedc0 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Alloc time taken:     %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_1), (d_read_timing_us(TMR_TESTS_1) / malloc_count) * 1000);
 10147ec:	e3a000e1 	mov	r0, #225	; 0xe1
 10147f0:	ebffeea8 	bl	1010298 <d_read_timing_us>
 10147f4:	e3a000e1 	mov	r0, #225	; 0xe1
 10147f8:	eeb09a40 	vmov.f32	s18, s0
 10147fc:	ebffeea5 	bl	1010298 <d_read_timing_us>
 1014800:	ee074a90 	vmov	s15, r4
 1014804:	e30c1cac 	movw	r1, #52396	; 0xccac
 1014808:	eef88ae7 	vcvt.f32.s32	s17, s15
 101480c:	e3401106 	movt	r1, #262	; 0x106
 1014810:	eef70ac9 	vcvt.f64.f32	d16, s18
 1014814:	e3a00002 	mov	r0, #2
 1014818:	ee800a28 	vdiv.f32	s0, s0, s17
 101481c:	ec532b30 	vmov	r2, r3, d16
 1014820:	ee200a08 	vmul.f32	s0, s0, s16
 1014824:	eeb70ac0 	vcvt.f64.f32	d0, s0
 1014828:	ed8d0b00 	vstr	d0, [sp]
 101482c:	ebffedaf 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Free time taken:      %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_2), (d_read_timing_us(TMR_TESTS_2) / malloc_count) * 1000);
 1014830:	e3a000e2 	mov	r0, #226	; 0xe2
 1014834:	ebffee97 	bl	1010298 <d_read_timing_us>
 1014838:	e3a000e2 	mov	r0, #226	; 0xe2
 101483c:	eeb09a40 	vmov.f32	s18, s0
 1014840:	ebffee94 	bl	1010298 <d_read_timing_us>
 1014844:	ee800a28 	vdiv.f32	s0, s0, s17
 1014848:	e30c1cdc 	movw	r1, #52444	; 0xccdc
 101484c:	eef70ac9 	vcvt.f64.f32	d16, s18
 1014850:	e3401106 	movt	r1, #262	; 0x106
 1014854:	e3a00002 	mov	r0, #2
 1014858:	ec532b30 	vmov	r2, r3, d16
 101485c:	ee200a08 	vmul.f32	s0, s0, s16
 1014860:	eeb70ac0 	vcvt.f64.f32	d0, s0
 1014864:	ed8d0b00 	vstr	d0, [sp]
 1014868:	ebffeda0 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 101486c:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014870:	e3a00002 	mov	r0, #2
 1014874:	e3401106 	movt	r1, #262	; 0x106
}
 1014878:	e28dd00c 	add	sp, sp, #12
 101487c:	ecbd8b04 	vpop	{d8-d9}
 1014880:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "");
 1014884:	eaffed99 	b	100fef0 <d_printf>
		for(i = 0; i < malloc_count; i++) {
 1014888:	e3540000 	cmp	r4, #0
 101488c:	c1a07009 	movgt	r7, r9
 1014890:	c3a06000 	movgt	r6, #0
 1014894:	ca000004 	bgt	10148ac <test_timing_many_mallocs+0x210>
 1014898:	eaffffa8 	b	1014740 <test_timing_many_mallocs+0xa4>
 101489c:	e2866001 	add	r6, r6, #1
			*pointers++ = new_block;
 10148a0:	e4870004 	str	r0, [r7], #4
		for(i = 0; i < malloc_count; i++) {
 10148a4:	e1540006 	cmp	r4, r6
 10148a8:	0a000005 	beq	10148c4 <test_timing_many_mallocs+0x228>
			new_block = (uint32_t*)memalign(malloc_size, malloc_size);
 10148ac:	e1a01005 	mov	r1, r5
 10148b0:	e1a00005 	mov	r0, r5
 10148b4:	fa0024b7 	blx	101db98 <memalign>
			if(new_block == NULL) {
 10148b8:	e3500000 	cmp	r0, #0
 10148bc:	1afffff6 	bne	101489c <test_timing_many_mallocs+0x200>
 10148c0:	eaffff96 	b	1014720 <test_timing_many_mallocs+0x84>
	d_stop_timing(TMR_TESTS_1);
 10148c4:	e3a000e1 	mov	r0, #225	; 0xe1
 10148c8:	ebffee37 	bl	10101ac <d_stop_timing>
	d_start_timing(TMR_TESTS_2);
 10148cc:	e3a000e2 	mov	r0, #226	; 0xe2
 10148d0:	ebffee19 	bl	101013c <d_start_timing>
	for(i = 0; i < malloc_count; i++) {
 10148d4:	e3540008 	cmp	r4, #8
	d_start_timing(TMR_TESTS_2);
 10148d8:	d1a07009 	movle	r7, r9
 10148dc:	d3a06000 	movle	r6, #0
 10148e0:	da00001a 	ble	1014950 <test_timing_many_mallocs+0x2b4>
 10148e4:	e244b009 	sub	fp, r4, #9
 10148e8:	e289a020 	add	sl, r9, #32
 10148ec:	e3cbb007 	bic	fp, fp, #7
	for(i = 0; i < malloc_count; i++) {
 10148f0:	e3a06000 	mov	r6, #0
 10148f4:	e28bb008 	add	fp, fp, #8
		free(*pointers++);
 10148f8:	e51a0020 	ldr	r0, [sl, #-32]	; 0xffffffe0
 10148fc:	e2866008 	add	r6, r6, #8
 1014900:	f5daf014 	pld	[sl, #20]
 1014904:	e1a0700a 	mov	r7, sl
 1014908:	fa0024e8 	blx	101dcb0 <free>
 101490c:	e51a001c 	ldr	r0, [sl, #-28]	; 0xffffffe4
 1014910:	e28aa020 	add	sl, sl, #32
 1014914:	fa0024e5 	blx	101dcb0 <free>
 1014918:	e51a0038 	ldr	r0, [sl, #-56]	; 0xffffffc8
 101491c:	fa0024e3 	blx	101dcb0 <free>
 1014920:	e51a0034 	ldr	r0, [sl, #-52]	; 0xffffffcc
 1014924:	fa0024e1 	blx	101dcb0 <free>
 1014928:	e51a0030 	ldr	r0, [sl, #-48]	; 0xffffffd0
 101492c:	fa0024df 	blx	101dcb0 <free>
 1014930:	e51a002c 	ldr	r0, [sl, #-44]	; 0xffffffd4
 1014934:	fa0024dd 	blx	101dcb0 <free>
 1014938:	e51a0028 	ldr	r0, [sl, #-40]	; 0xffffffd8
 101493c:	fa0024db 	blx	101dcb0 <free>
 1014940:	e51a0024 	ldr	r0, [sl, #-36]	; 0xffffffdc
 1014944:	fa0024d9 	blx	101dcb0 <free>
 1014948:	e156000b 	cmp	r6, fp
 101494c:	1affffe9 	bne	10148f8 <test_timing_many_mallocs+0x25c>
	for(i = 0; i < malloc_count; i++) {
 1014950:	e2866001 	add	r6, r6, #1
		free(*pointers++);
 1014954:	e4970004 	ldr	r0, [r7], #4
 1014958:	fa0024d4 	blx	101dcb0 <free>
	for(i = 0; i < malloc_count; i++) {
 101495c:	e1560004 	cmp	r6, r4
 1014960:	bafffffa 	blt	1014950 <test_timing_many_mallocs+0x2b4>
 1014964:	eaffff79 	b	1014750 <test_timing_many_mallocs+0xb4>
 1014968:	447a0000 	.word	0x447a0000

0101496c <test_timing_dma_bd>:

/*
 * Test the performance of the DMA BD controller.
 */
void test_timing_dma_bd(int num_bds)
{
 101496c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1014970:	e1a07000 	mov	r7, r0
 1014974:	ed2d8b02 	vpush	{d8}
	int i = 0;

	/*
	 * Create a num_bds BD entry ring.
	 */
	d_start_timing(TMR_TESTS_0);
 1014978:	e3a000e0 	mov	r0, #224	; 0xe0
{
 101497c:	e24dd014 	sub	sp, sp, #20
	d_start_timing(TMR_TESTS_0);
 1014980:	ebffeded 	bl	101013c <d_start_timing>
	dma_bd_create_ring(&ring);
 1014984:	e28d000c 	add	r0, sp, #12
 1014988:	ebffe5f3 	bl	100e15c <dma_bd_create_ring>

	d_start_timing(TMR_TESTS_1);
 101498c:	e3a000e1 	mov	r0, #225	; 0xe1
 1014990:	ebffede9 	bl	101013c <d_start_timing>

	for(i = 0; i < num_bds; i++) {
 1014994:	e3570000 	cmp	r7, #0
 1014998:	da00000b 	ble	10149cc <test_timing_dma_bd+0x60>
 101499c:	e3a04000 	mov	r4, #0
 10149a0:	e1a06787 	lsl	r6, r7, #15
		dma_bd_add_raw_sg_entry(ring, i * 0x8000, 0x8000, 0, NULL);
 10149a4:	e1a05004 	mov	r5, r4
 10149a8:	e3a02902 	mov	r2, #32768	; 0x8000
 10149ac:	e1a01004 	mov	r1, r4
 10149b0:	e58d5000 	str	r5, [sp]
 10149b4:	e0844002 	add	r4, r4, r2
 10149b8:	e3a03000 	mov	r3, #0
 10149bc:	e59d000c 	ldr	r0, [sp, #12]
 10149c0:	ebffe74a 	bl	100e6f0 <dma_bd_add_raw_sg_entry>
	for(i = 0; i < num_bds; i++) {
 10149c4:	e1560004 	cmp	r6, r4
 10149c8:	1afffff6 	bne	10149a8 <test_timing_dma_bd+0x3c>
	}

	d_stop_timing(TMR_TESTS_1);
 10149cc:	e3a000e1 	mov	r0, #225	; 0xe1
 10149d0:	ebffedf5 	bl	10101ac <d_stop_timing>
	d_stop_timing(TMR_TESTS_0);
 10149d4:	e3a000e0 	mov	r0, #224	; 0xe0
 10149d8:	ebffedf3 	bl	10101ac <d_stop_timing>

	/*
	 * Print out a summary of the time taken and the time per malloc/free.
	 */
	d_printf(D_INFO, "");
 10149dc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 10149e0:	e3a00002 	mov	r0, #2
 10149e4:	e3401106 	movt	r1, #262	; 0x106
 10149e8:	ebffed40 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "** BD allocation performance test **");
 10149ec:	e30c1d0c 	movw	r1, #52492	; 0xcd0c
 10149f0:	e3a00002 	mov	r0, #2
 10149f4:	e3401106 	movt	r1, #262	; 0x106
 10149f8:	ebffed3c 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 10149fc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014a00:	e3a00002 	mov	r0, #2
 1014a04:	e3401106 	movt	r1, #262	; 0x106
 1014a08:	ebffed38 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Number of BDs:        %d", num_bds);
 1014a0c:	e30c1d34 	movw	r1, #52532	; 0xcd34
 1014a10:	e1a02007 	mov	r2, r7
 1014a14:	e3401106 	movt	r1, #262	; 0x106
 1014a18:	e3a00002 	mov	r0, #2
 1014a1c:	ebffed33 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Total time taken:     %.3f us", d_read_timing_us(TMR_TESTS_0));
 1014a20:	e3a000e0 	mov	r0, #224	; 0xe0
 1014a24:	ebffee1b 	bl	1010298 <d_read_timing_us>
 1014a28:	eef70ac0 	vcvt.f64.f32	d16, s0
 1014a2c:	e30c1c8c 	movw	r1, #52364	; 0xcc8c
 1014a30:	e3401106 	movt	r1, #262	; 0x106
 1014a34:	e3a00002 	mov	r0, #2
 1014a38:	ec532b30 	vmov	r2, r3, d16
 1014a3c:	ebffed2b 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "Alloc time taken:     %.3f us (%.3f ns/block)", d_read_timing_us(TMR_TESTS_1), (d_read_timing_us(TMR_TESTS_1) / num_bds) * 1000);
 1014a40:	e3a000e1 	mov	r0, #225	; 0xe1
 1014a44:	ebffee13 	bl	1010298 <d_read_timing_us>
 1014a48:	e3a000e1 	mov	r0, #225	; 0xe1
 1014a4c:	eeb08a40 	vmov.f32	s16, s0
 1014a50:	ebffee10 	bl	1010298 <d_read_timing_us>
 1014a54:	ee077a90 	vmov	s15, r7
 1014a58:	e30c1cac 	movw	r1, #52396	; 0xccac
 1014a5c:	ed9f7a10 	vldr	s14, [pc, #64]	; 1014aa4 <test_timing_dma_bd+0x138>
 1014a60:	e3401106 	movt	r1, #262	; 0x106
 1014a64:	eef87ae7 	vcvt.f32.s32	s15, s15
 1014a68:	e3a00002 	mov	r0, #2
 1014a6c:	eef70ac8 	vcvt.f64.f32	d16, s16
 1014a70:	ee800a27 	vdiv.f32	s0, s0, s15
 1014a74:	ec532b30 	vmov	r2, r3, d16
 1014a78:	ee200a07 	vmul.f32	s0, s0, s14
 1014a7c:	eeb70ac0 	vcvt.f64.f32	d0, s0
 1014a80:	ed8d0b00 	vstr	d0, [sp]
 1014a84:	ebffed19 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 1014a88:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014a8c:	e3a00002 	mov	r0, #2
 1014a90:	e3401106 	movt	r1, #262	; 0x106
 1014a94:	ebffed15 	bl	100fef0 <d_printf>
}
 1014a98:	e28dd014 	add	sp, sp, #20
 1014a9c:	ecbd8b02 	vpop	{d8}
 1014aa0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1014aa4:	447a0000 	.word	0x447a0000

01014aa8 <trig_zero_levels>:
	_FAB_CFG_ACCESS(reg) = data;
 1014aa8:	e3a03000 	mov	r3, #0
 1014aac:	e1a02003 	mov	r2, r3
 1014ab0:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014ab4:	e5832090 	str	r2, [r3, #144]	; 0x90
	fabcfg_write(FAB_CFG_TRIG_LEVEL5, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL6, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL7, 0x00000000);

	return TRIGRES_OK;
}
 1014ab8:	e1a00002 	mov	r0, r2
 1014abc:	e5832094 	str	r2, [r3, #148]	; 0x94
 1014ac0:	e5832098 	str	r2, [r3, #152]	; 0x98
 1014ac4:	e583209c 	str	r2, [r3, #156]	; 0x9c
 1014ac8:	e58320a0 	str	r2, [r3, #160]	; 0xa0
 1014acc:	e58320a4 	str	r2, [r3, #164]	; 0xa4
 1014ad0:	e58320a8 	str	r2, [r3, #168]	; 0xa8
 1014ad4:	e58320ac 	str	r2, [r3, #172]	; 0xac
 1014ad8:	e12fff1e 	bx	lr

01014adc <trig_write_levels>:
int trig_write_levels(int comp_group, unsigned int chan_idx, uint8_t demux_mode, int comp_pol, uint16_t trig_lvl_high, uint16_t trig_lvl_low)
{
	uint32_t reg_base;
	uint32_t reg_write;

	if(comp_group == TRIG_COMP_A) {
 1014adc:	e3500000 	cmp	r0, #0
{
 1014ae0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1014ae4:	e1ddc1b8 	ldrh	ip, [sp, #24]
 1014ae8:	e1dde1bc 	ldrh	lr, [sp, #28]
	if(comp_group == TRIG_COMP_A) {
 1014aec:	0a00000b 	beq	1014b20 <trig_write_levels+0x44>
		reg_base = FAB_CFG_TRIG_LEVEL_A_BASE;
	} else if(comp_group == TRIG_COMP_B) {
 1014af0:	e3500001 	cmp	r0, #1
 1014af4:	1a000048 	bne	1014c1c <trig_write_levels+0x140>
 1014af8:	e3a080a0 	mov	r8, #160	; 0xa0
 1014afc:	e3a070a4 	mov	r7, #164	; 0xa4
 1014b00:	e3a060a8 	mov	r6, #168	; 0xa8
 1014b04:	e3a050ac 	mov	r5, #172	; 0xac
 1014b08:	e34483c0 	movt	r8, #17344	; 0x43c0
 1014b0c:	e34473c0 	movt	r7, #17344	; 0x43c0
 1014b10:	e34463c0 	movt	r6, #17344	; 0x43c0
 1014b14:	e34453c0 	movt	r5, #17344	; 0x43c0
		reg_base = FAB_CFG_TRIG_LEVEL_B_BASE;
 1014b18:	e3a040a0 	mov	r4, #160	; 0xa0
 1014b1c:	ea000008 	b	1014b44 <trig_write_levels+0x68>
 1014b20:	e3a08090 	mov	r8, #144	; 0x90
 1014b24:	e3a07094 	mov	r7, #148	; 0x94
 1014b28:	e3a06098 	mov	r6, #152	; 0x98
 1014b2c:	e3a0509c 	mov	r5, #156	; 0x9c
 1014b30:	e34483c0 	movt	r8, #17344	; 0x43c0
 1014b34:	e34473c0 	movt	r7, #17344	; 0x43c0
 1014b38:	e34463c0 	movt	r6, #17344	; 0x43c0
 1014b3c:	e34453c0 	movt	r5, #17344	; 0x43c0
		reg_base = FAB_CFG_TRIG_LEVEL_A_BASE;
 1014b40:	e3a04090 	mov	r4, #144	; 0x90
	/*
	 * Compute the data that will be written to all of the registers that are relevant.
	 *
	 * The level high and low registers are packed along with the polarity and enable.
	 */
	if(trig_lvl_low > trig_lvl_high) {
 1014b44:	e15e000c 	cmp	lr, ip
 1014b48:	8a000033 	bhi	1014c1c <trig_write_levels+0x140>
		return TRIGRES_PARAM_FAIL;
	}

	if(demux_mode & (ADCDEMUX_12BIT | ADCDEMUX_14BIT)) {
 1014b4c:	e3120030 	tst	r2, #48	; 0x30
 1014b50:	1a000015 	bne	1014bac <trig_write_levels+0xd0>

		if(trig_lvl_low > TRIG_LVL_MAX_PREC) {
			trig_lvl_low = TRIG_LVL_MAX_PREC;
		}
	} else {
		if(trig_lvl_high > TRIG_LVL_MAX_8B) {
 1014b54:	e35c00ff 	cmp	ip, #255	; 0xff
 1014b58:	23a0c0ff 	movcs	ip, #255	; 0xff
			trig_lvl_high = TRIG_LVL_MAX_8B;
		}

		if(trig_lvl_low > TRIG_LVL_MAX_8B) {
 1014b5c:	e35e00ff 	cmp	lr, #255	; 0xff
 1014b60:	23a0e0ff 	movcs	lr, #255	; 0xff
			trig_lvl_low = TRIG_LVL_MAX_8B;
		}
	}

	reg_write = (trig_lvl_low << TRIG_LVL_REG_LO_SHIFT) | (trig_lvl_high << TRIG_LVL_REG_HI_SHIFT) | TRIG_LVL_CH_ENABLE;
 1014b64:	e1a0ca0c 	lsl	ip, ip, #20

	if(comp_pol == TRIG_COMP_POL_NORMAL) {
 1014b68:	e3530000 	cmp	r3, #0
	reg_write = (trig_lvl_low << TRIG_LVL_REG_LO_SHIFT) | (trig_lvl_high << TRIG_LVL_REG_HI_SHIFT) | TRIG_LVL_CH_ENABLE;
 1014b6c:	e18cc20e 	orr	ip, ip, lr, lsl #4
 1014b70:	e38ce001 	orr	lr, ip, #1
		reg_write |= TRIG_LVL_CH_POLARITY;
 1014b74:	038ce003 	orreq	lr, ip, #3
	if(comp_pol == TRIG_COMP_POL_NORMAL) {
 1014b78:	0a000001 	beq	1014b84 <trig_write_levels+0xa8>
	} else if(comp_pol != TRIG_COMP_POL_INVERT) {
 1014b7c:	e3530001 	cmp	r3, #1
 1014b80:	1a000025 	bne	1014c1c <trig_write_levels+0x140>
	 *               chan_idx of 1 writes to levels 1A and 3A or 1B and 3B.
	 * In 4 ch mode, chan_idx selects the sole level word that is written.
	 *
	 * Other registers are left unchanged.
	 */
	if(demux_mode & ADCDEMUX_1CH) {
 1014b84:	e2120001 	ands	r0, r2, #1
 1014b88:	0a00000d 	beq	1014bc4 <trig_write_levels+0xe8>
		if(chan_idx == 0) {
 1014b8c:	e3510000 	cmp	r1, #0
 1014b90:	1a000021 	bne	1014c1c <trig_write_levels+0x140>
 1014b94:	e588e000 	str	lr, [r8]
		fabcfg_write(reg_base, reg_write);
	} else {
		return TRIGRES_NOT_IMPLEMENTED;
	}

	return TRIGRES_OK;
 1014b98:	e1a00001 	mov	r0, r1
 1014b9c:	e587e000 	str	lr, [r7]
 1014ba0:	e586e000 	str	lr, [r6]
 1014ba4:	e585e000 	str	lr, [r5]
 1014ba8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		if(trig_lvl_high > TRIG_LVL_MAX_PREC) {
 1014bac:	e30007ff 	movw	r0, #2047	; 0x7ff
 1014bb0:	e15c0000 	cmp	ip, r0
 1014bb4:	21a0c000 	movcs	ip, r0
		if(trig_lvl_low > TRIG_LVL_MAX_PREC) {
 1014bb8:	e15e0000 	cmp	lr, r0
 1014bbc:	21a0e000 	movcs	lr, r0
 1014bc0:	eaffffe7 	b	1014b64 <trig_write_levels+0x88>
	} else if(demux_mode & ADCDEMUX_2CH) {
 1014bc4:	e212c002 	ands	ip, r2, #2
 1014bc8:	0a000009 	beq	1014bf4 <trig_write_levels+0x118>
		if(chan_idx == 0 || chan_idx == 1) {
 1014bcc:	e3510001 	cmp	r1, #1
 1014bd0:	8a000011 	bhi	1014c1c <trig_write_levels+0x140>
			reg_base += chan_idx * 4;
 1014bd4:	e0844101 	add	r4, r4, r1, lsl #2
 1014bd8:	e2843443 	add	r3, r4, #1124073472	; 0x43000000
 1014bdc:	e2841121 	add	r1, r4, #1073741832	; 0x40000008
 1014be0:	e2833503 	add	r3, r3, #12582912	; 0xc00000
 1014be4:	e281150f 	add	r1, r1, #62914560	; 0x3c00000
 1014be8:	e583e000 	str	lr, [r3]
 1014bec:	e581e000 	str	lr, [r1]
 1014bf0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	} else if(demux_mode & ADCDEMUX_4CH) {
 1014bf4:	e3120004 	tst	r2, #4
 1014bf8:	0a000009 	beq	1014c24 <trig_write_levels+0x148>
		if(chan_idx <= 3) {
 1014bfc:	e3510003 	cmp	r1, #3
 1014c00:	8a000005 	bhi	1014c1c <trig_write_levels+0x140>
			reg_base += chan_idx * 4;
 1014c04:	e1a03101 	lsl	r3, r1, #2
	return TRIGRES_OK;
 1014c08:	e1a0000c 	mov	r0, ip
 1014c0c:	e2831443 	add	r1, r3, #1124073472	; 0x43000000
 1014c10:	e2811503 	add	r1, r1, #12582912	; 0xc00000
 1014c14:	e781e004 	str	lr, [r1, r4]
 1014c18:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return TRIGRES_PARAM_FAIL;
 1014c1c:	e3e00002 	mvn	r0, #2
}
 1014c20:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return TRIGRES_NOT_IMPLEMENTED;
 1014c24:	e3e00006 	mvn	r0, #6
 1014c28:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01014c2c <trig_configure_always>:
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014c2c:	e3a03000 	mov	r3, #0
 1014c30:	e1a02003 	mov	r2, r3
 1014c34:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014c38:	e59310b0 	ldr	r1, [r3, #176]	; 0xb0
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET | TRIG_CTRL_TRIG_MODE_ALWAYS);
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET);
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_GLOBAL_ENABLE | TRIG_CTRL_TRIGGER_ARM);

	return TRIGRES_OK;
}
 1014c3c:	e1a00002 	mov	r0, r2
 1014c40:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1014c44:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014c48:	e38222c1 	orr	r2, r2, #268435468	; 0x1000000c
 1014c4c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014c50:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014c54:	e3c2200c 	bic	r2, r2, #12
 1014c58:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1014c5c:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014c60:	e3822081 	orr	r2, r2, #129	; 0x81
 1014c64:	e58320b0 	str	r2, [r3, #176]	; 0xb0
 1014c68:	e12fff1e 	bx	lr

01014c6c <trig_configure_edge>:
 * Configure the trigger as an edge-trigger.  The existing trigger configuration
 * is cleared; if a normal/auto mode or filter is required, this will need to be
 * set again after the configuration is loaded.
 */
int trig_configure_edge(unsigned int chan_idx, uint16_t trig_lvl, uint16_t trig_hyst, int edge_type)
{
 1014c6c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1014c70:	e1a05001 	mov	r5, r1
 1014c74:	e24dd008 	sub	sp, sp, #8
	uint16_t trig_lo, trig_hi;
	int res;

	d_printf(D_INFO, "trigger: edge (%02x, %04x, %04x, %02x)", chan_idx, trig_lvl, trig_hyst, edge_type);
 1014c78:	e30c1d50 	movw	r1, #52560	; 0xcd50
{
 1014c7c:	e1a06003 	mov	r6, r3
 1014c80:	e1a08000 	mov	r8, r0
	d_printf(D_INFO, "trigger: edge (%02x, %04x, %04x, %02x)", chan_idx, trig_lvl, trig_hyst, edge_type);
 1014c84:	e1cd20f0 	strd	r2, [sp]
{
 1014c88:	e1a07002 	mov	r7, r2
	d_printf(D_INFO, "trigger: edge (%02x, %04x, %04x, %02x)", chan_idx, trig_lvl, trig_hyst, edge_type);
 1014c8c:	e1a03005 	mov	r3, r5
 1014c90:	e1a02000 	mov	r2, r0
 1014c94:	e3401106 	movt	r1, #262	; 0x106
 1014c98:	e3a00002 	mov	r0, #2
 1014c9c:	ebffec93 	bl	100fef0 <d_printf>

	if(!(edge_type == TRIG_EDGE_FALLING || edge_type == TRIG_EDGE_RISING || edge_type == TRIG_EDGE_BOTH)) {
 1014ca0:	e2463001 	sub	r3, r6, #1
 1014ca4:	e3530002 	cmp	r3, #2
 1014ca8:	8a00004d 	bhi	1014de4 <trig_configure_edge+0x178>
		return TRIGRES_PARAM_FAIL;
	}

	if((trig_hyst * 2) > trig_lvl) {
 1014cac:	e1550087 	cmp	r5, r7, lsl #1
 1014cb0:	b3a02001 	movlt	r2, #1
 1014cb4:	a3a02000 	movge	r2, #0
		return TRIGRES_PARAM_FAIL;
	}

	if(chan_idx >= 4) {
 1014cb8:	e3580003 	cmp	r8, #3
 1014cbc:	83822001 	orrhi	r2, r2, #1
 1014cc0:	e3520000 	cmp	r2, #0
 1014cc4:	1a000046 	bne	1014de4 <trig_configure_edge+0x178>
		return TRIGRES_PARAM_FAIL;
	}

	trig_lo = trig_lvl - (trig_hyst / 2);
 1014cc8:	e1a040a7 	lsr	r4, r7, #1
 1014ccc:	e0459004 	sub	r9, r5, r4
	trig_hi = trig_lvl + (trig_hyst / 2);
 1014cd0:	e0844005 	add	r4, r4, r5
	trig_lo = trig_lvl - (trig_hyst / 2);
 1014cd4:	e6ff9079 	uxth	r9, r9
	trig_hi = trig_lvl + (trig_hyst / 2);
 1014cd8:	e6ff4074 	uxth	r4, r4

	// Disable interrupts while writing state
	asm("cpsid I");
 1014cdc:	f10c0080 	cpsid	i
	_FAB_CFG_ACCESS(reg) = data;
 1014ce0:	e3a03000 	mov	r3, #0
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET | TRIG_CTRL_TRIG_MODE_EDGE);

	// Set the appropriate edge mode.
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_EDGEA_BITFIELD | TRIG_CTRL_EDGEB_BITFIELD);

	if(edge_type == TRIG_EDGE_FALLING) {
 1014ce4:	e3560001 	cmp	r6, #1
 1014ce8:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014cec:	e5832090 	str	r2, [r3, #144]	; 0x90
 1014cf0:	e5832094 	str	r2, [r3, #148]	; 0x94
 1014cf4:	e5832098 	str	r2, [r3, #152]	; 0x98
 1014cf8:	e583209c 	str	r2, [r3, #156]	; 0x9c
 1014cfc:	e58320a0 	str	r2, [r3, #160]	; 0xa0
 1014d00:	e58320a4 	str	r2, [r3, #164]	; 0xa4
 1014d04:	e58320a8 	str	r2, [r3, #168]	; 0xa8
 1014d08:	e58320ac 	str	r2, [r3, #172]	; 0xac
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014d0c:	e59310b0 	ldr	r1, [r3, #176]	; 0xb0
 1014d10:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1014d14:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014d18:	e38222c2 	orr	r2, r2, #536870924	; 0x2000000c
 1014d1c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014d20:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014d24:	e3c2240f 	bic	r2, r2, #251658240	; 0xf000000
 1014d28:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1014d2c:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014d30:	03822402 	orreq	r2, r2, #33554432	; 0x2000000
 1014d34:	058320b0 	streq	r2, [r3, #176]	; 0xb0
 1014d38:	0a000003 	beq	1014d4c <trig_configure_edge+0xe0>
		fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_EDGEA_FALLING);
	} else if(edge_type == TRIG_EDGE_RISING) {
 1014d3c:	e3560002 	cmp	r6, #2
 1014d40:	03822401 	orreq	r2, r2, #16777216	; 0x1000000
 1014d44:	13822403 	orrne	r2, r2, #50331648	; 0x3000000
 1014d48:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	} else if(edge_type == TRIG_EDGE_BOTH) {
		fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_EDGEA_BOTH);
	}

	// Write the levels for COMP_A (COMP_B is unused) and enable the trigger channels.
	res = trig_write_levels(TRIG_COMP_A, chan_idx, g_acq_state.demux_reg, TRIG_COMP_POL_NORMAL, trig_hi, trig_lo);
 1014d4c:	e3052318 	movw	r2, #21272	; 0x5318
 1014d50:	e3a03000 	mov	r3, #0
 1014d54:	e3402107 	movt	r2, #263	; 0x107
 1014d58:	e88d0210 	stm	sp, {r4, r9}
 1014d5c:	e1a00003 	mov	r0, r3
 1014d60:	e5d22790 	ldrb	r2, [r2, #1936]	; 0x790
 1014d64:	e1a01008 	mov	r1, r8
 1014d68:	ebffff5b 	bl	1014adc <trig_write_levels>

	if(res != TRIGRES_OK) {
 1014d6c:	e250a000 	subs	sl, r0, #0
 1014d70:	1a000015 	bne	1014dcc <trig_configure_edge+0x160>
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014d74:	e3a02000 	mov	r2, #0
	// Remove the resets, enable the trigger engine.
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET);
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_GLOBAL_ENABLE | TRIG_CTRL_TRIGGER_ARM);

	// Update global state
	g_trig_cur_state.type = TRIG_TYPE_EDGE;
 1014d78:	e3013fb8 	movw	r3, #8120	; 0x1fb8
 1014d7c:	e34423c0 	movt	r2, #17344	; 0x43c0
 1014d80:	e340310c 	movt	r3, #268	; 0x10c
 1014d84:	e59210b0 	ldr	r1, [r2, #176]	; 0xb0
 1014d88:	e3a00002 	mov	r0, #2
 1014d8c:	e3c1100c 	bic	r1, r1, #12
 1014d90:	e58210b0 	str	r1, [r2, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1014d94:	e59210b0 	ldr	r1, [r2, #176]	; 0xb0
 1014d98:	e3811081 	orr	r1, r1, #129	; 0x81
 1014d9c:	e58210b0 	str	r1, [r2, #176]	; 0xb0
	g_trig_cur_state.chan_idx = chan_idx;
 1014da0:	e5838004 	str	r8, [r3, #4]
	g_trig_cur_state.lvl = trig_lvl;
 1014da4:	e1c350b8 	strh	r5, [r3, #8]
	g_trig_cur_state.hyst = trig_hyst;
 1014da8:	e1c370ba 	strh	r7, [r3, #10]
	g_trig_cur_state.edge = edge_type;
 1014dac:	e5836010 	str	r6, [r3, #16]
	g_trig_cur_state.lvl_hi = trig_hi;
 1014db0:	e1c340bc 	strh	r4, [r3, #12]
	g_trig_cur_state.lvl_lo = trig_lo;
 1014db4:	e1c390be 	strh	r9, [r3, #14]
	g_trig_cur_state.type = TRIG_TYPE_EDGE;
 1014db8:	e5830000 	str	r0, [r3]

	// Enable interrupts again
	asm("cpsie I");
 1014dbc:	f1080080 	cpsie	i
	if(res != TRIGRES_OK) {
		return res;
	}

	return TRIGRES_OK;
}
 1014dc0:	e1a0000a 	mov	r0, sl
 1014dc4:	e28dd008 	add	sp, sp, #8
 1014dc8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		d_printf(D_ERROR, "trigger: edge trigger, error writing trigger levels: %d", res);
 1014dcc:	e30c1d78 	movw	r1, #52600	; 0xcd78
 1014dd0:	e1a0200a 	mov	r2, sl
 1014dd4:	e3401106 	movt	r1, #262	; 0x106
 1014dd8:	e3a00004 	mov	r0, #4
 1014ddc:	ebffec43 	bl	100fef0 <d_printf>
 1014de0:	eaffffe3 	b	1014d74 <trig_configure_edge+0x108>
		return TRIGRES_PARAM_FAIL;
 1014de4:	e3e0a002 	mvn	sl, #2
 1014de8:	eafffff4 	b	1014dc0 <trig_configure_edge+0x154>

01014dec <trig_configure_holdoff>:
 */
int trig_configure_holdoff(uint64_t holdoff_time_ns)
{
	uint32_t holdoff_reg;

	if(holdoff_time_ns == 0) {
 1014dec:	e1903001 	orrs	r3, r0, r1
 1014df0:	0a000013 	beq	1014e44 <trig_configure_holdoff+0x58>
		fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_HOLDOFF_ENABLE);
		fabcfg_write(FAB_CFG_TRIG_HOLDOFF, 0x00000000);
		return TRIGRES_OK;
	}

	if(holdoff_time_ns < HOLDOFF_NS_MINIMUM) {
 1014df4:	e3a03000 	mov	r3, #0
 1014df8:	e3e0201f 	mvn	r2, #31
 1014dfc:	e1510003 	cmp	r1, r3
 1014e00:	01500002 	cmpeq	r0, r2
 1014e04:	81a01003 	movhi	r1, r3
 1014e08:	81a00002 	movhi	r0, r2

	if(holdoff_time_ns > HOLDOFF_NS_MAXIMUM) {
		holdoff_time_ns = HOLDOFF_NS_MAXIMUM;
	}

	holdoff_reg = holdoff_time_ns / HOLDOFF_NS_PER_COUNT;
 1014e0c:	e3510000 	cmp	r1, #0
	_FAB_CFG_ACCESS(reg) = data;
 1014e10:	e3a03000 	mov	r3, #0
 1014e14:	03500020 	cmpeq	r0, #32
 1014e18:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014e1c:	33a00020 	movcc	r0, #32
 1014e20:	33a01000 	movcc	r1, #0
 1014e24:	e1a021a0 	lsr	r2, r0, #3
	fabcfg_write(FAB_CFG_TRIG_HOLDOFF, holdoff_reg);
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_HOLDOFF_ENABLE);

	return TRIGRES_OK;
}
 1014e28:	e3a00000 	mov	r0, #0
	holdoff_reg = holdoff_time_ns / HOLDOFF_NS_PER_COUNT;
 1014e2c:	e1822e81 	orr	r2, r2, r1, lsl #29
 1014e30:	e58320c0 	str	r2, [r3, #192]	; 0xc0
	_FAB_CFG_ACCESS(reg) |= data;
 1014e34:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014e38:	e3822801 	orr	r2, r2, #65536	; 0x10000
 1014e3c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
}
 1014e40:	e12fff1e 	bx	lr
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014e44:	e3a03000 	mov	r3, #0
 1014e48:	e3a00000 	mov	r0, #0
	_FAB_CFG_ACCESS(reg) = data;
 1014e4c:	e1a01003 	mov	r1, r3
	_FAB_CFG_ACCESS(reg) &= ~data;
 1014e50:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014e54:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014e58:	e3c22801 	bic	r2, r2, #65536	; 0x10000
 1014e5c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 1014e60:	e58310c0 	str	r1, [r3, #192]	; 0xc0
 1014e64:	e12fff1e 	bx	lr

01014e68 <trig_dump_state>:
void trig_dump_state()
{
	uint32_t state_a;
	int i;

	d_printf(D_INFO, "");
 1014e68:	e30b15a4 	movw	r1, #46500	; 0xb5a4
{
 1014e6c:	e92d4070 	push	{r4, r5, r6, lr}
	d_printf(D_INFO, "");
 1014e70:	e3a00002 	mov	r0, #2
{
 1014e74:	e24dd028 	sub	sp, sp, #40	; 0x28
	d_printf(D_INFO, "");
 1014e78:	e3401106 	movt	r1, #262	; 0x106

	d_printf(D_INFO, "** Trigger State (Fabric) **");
	d_printf(D_INFO, "");
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1014e7c:	e3a05090 	mov	r5, #144	; 0x90
	d_printf(D_INFO, "");
 1014e80:	ebffec1a 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "** Trigger State (Fabric) **");
 1014e84:	e30c1db0 	movw	r1, #52656	; 0xcdb0
 1014e88:	e3a00002 	mov	r0, #2
 1014e8c:	e3401106 	movt	r1, #262	; 0x106

	for(i = 0; i < 8; i++) {
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1014e90:	e30c6dec 	movw	r6, #52716	; 0xcdec
	d_printf(D_INFO, "** Trigger State (Fabric) **");
 1014e94:	ebffec15 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "");
 1014e98:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1014e9c:	e3a00002 	mov	r0, #2
 1014ea0:	e3401106 	movt	r1, #262	; 0x106
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1014ea4:	e34453c0 	movt	r5, #17344	; 0x43c0
	d_printf(D_INFO, "");
 1014ea8:	ebffec10 	bl	100fef0 <d_printf>
	res = _FAB_CFG_ACCESS(reg);
 1014eac:	e3a03000 	mov	r3, #0
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1014eb0:	e30c1dd0 	movw	r1, #52688	; 0xcdd0
 1014eb4:	e34433c0 	movt	r3, #17344	; 0x43c0
 1014eb8:	e3401106 	movt	r1, #262	; 0x106
 1014ebc:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1014ec0:	e3a00002 	mov	r0, #2
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1014ec4:	e3406106 	movt	r6, #262	; 0x106
	for(i = 0; i < 8; i++) {
 1014ec8:	e3a04000 	mov	r4, #0
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1014ecc:	ebffec07 	bl	100fef0 <d_printf>
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1014ed0:	e1a02004 	mov	r2, r4
 1014ed4:	e4953004 	ldr	r3, [r5], #4
 1014ed8:	e1a01006 	mov	r1, r6
	for(i = 0; i < 8; i++) {
 1014edc:	e2844001 	add	r4, r4, #1
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1014ee0:	e3a00002 	mov	r0, #2
 1014ee4:	ebffec01 	bl	100fef0 <d_printf>
	for(i = 0; i < 8; i++) {
 1014ee8:	e3540008 	cmp	r4, #8
 1014eec:	1afffff7 	bne	1014ed0 <trig_dump_state+0x68>
 1014ef0:	e3a04000 	mov	r4, #0
	}

	d_printf(D_INFO, "trig_holdoff       = 0x%08x", fabcfg_read(FAB_CFG_TRIG_HOLDOFF));
 1014ef4:	e30c1e0c 	movw	r1, #52748	; 0xce0c
 1014ef8:	e34443c0 	movt	r4, #17344	; 0x43c0
 1014efc:	e3401106 	movt	r1, #262	; 0x106
 1014f00:	e59420c0 	ldr	r2, [r4, #192]	; 0xc0
 1014f04:	e3a00002 	mov	r0, #2
 1014f08:	ebffebf8 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trig_auto_timers   = 0x%08x", fabcfg_read(FAB_CFG_TRIG_AUTO_TIMERS));
 1014f0c:	e30c1e28 	movw	r1, #52776	; 0xce28
 1014f10:	e59420c4 	ldr	r2, [r4, #196]	; 0xc4
 1014f14:	e3401106 	movt	r1, #262	; 0x106
 1014f18:	e3a00002 	mov	r0, #2
 1014f1c:	ebffebf3 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trig_delay_reg0    = 0x%08x", fabcfg_read(FAB_CFG_TRIG_DELAY_REG0));
 1014f20:	e30c1e44 	movw	r1, #52804	; 0xce44
 1014f24:	e59420c8 	ldr	r2, [r4, #200]	; 0xc8
 1014f28:	e3401106 	movt	r1, #262	; 0x106
 1014f2c:	e3a00002 	mov	r0, #2
 1014f30:	ebffebee 	bl	100fef0 <d_printf>
	d_printf(D_INFO, "trig_delay_reg1    = 0x%08x", fabcfg_read(FAB_CFG_TRIG_DELAY_REG1));
 1014f34:	e30c1e60 	movw	r1, #52832	; 0xce60
 1014f38:	e59420cc 	ldr	r2, [r4, #204]	; 0xcc
 1014f3c:	e3401106 	movt	r1, #262	; 0x106
 1014f40:	e3a00002 	mov	r0, #2
 1014f44:	ebffebe9 	bl	100fef0 <d_printf>
 1014f48:	e59420b8 	ldr	r2, [r4, #184]	; 0xb8

	state_a = fabcfg_read(FAB_CFG_TRIG_STATE_A);

	d_printf(D_INFO, "trig_state_a       = 0x%08x [%c%c%c%c%c%c%c%c] [auto:%d] [trig:%d]",
 1014f4c:	e30c1e7c 	movw	r1, #52860	; 0xce7c
 1014f50:	e3401106 	movt	r1, #262	; 0x106
 1014f54:	e3a00002 	mov	r0, #2
 1014f58:	e3120001 	tst	r2, #1
 1014f5c:	13a03054 	movne	r3, #84	; 0x54
 1014f60:	03a03020 	moveq	r3, #32
 1014f64:	e3120002 	tst	r2, #2
 1014f68:	13a0c041 	movne	ip, #65	; 0x41
 1014f6c:	03a0c020 	moveq	ip, #32
 1014f70:	e3120004 	tst	r2, #4
 1014f74:	e58dc000 	str	ip, [sp]
 1014f78:	13a0e061 	movne	lr, #97	; 0x61
 1014f7c:	03a0e020 	moveq	lr, #32
 1014f80:	e3120008 	tst	r2, #8
 1014f84:	e58de004 	str	lr, [sp, #4]
 1014f88:	13a05073 	movne	r5, #115	; 0x73
 1014f8c:	03a05020 	moveq	r5, #32
 1014f90:	e3120010 	tst	r2, #16
 1014f94:	e58d5008 	str	r5, [sp, #8]
 1014f98:	13a0c072 	movne	ip, #114	; 0x72
 1014f9c:	03a0c020 	moveq	ip, #32
 1014fa0:	e3120020 	tst	r2, #32
 1014fa4:	e58dc00c 	str	ip, [sp, #12]
 1014fa8:	13a0e048 	movne	lr, #72	; 0x48
 1014fac:	03a0e020 	moveq	lr, #32
 1014fb0:	e3120040 	tst	r2, #64	; 0x40
 1014fb4:	e58de010 	str	lr, [sp, #16]
 1014fb8:	13a0c057 	movne	ip, #87	; 0x57
 1014fbc:	03a0c020 	moveq	ip, #32
 1014fc0:	e3120080 	tst	r2, #128	; 0x80
 1014fc4:	e58dc014 	str	ip, [sp, #20]
 1014fc8:	13a0c049 	movne	ip, #73	; 0x49
 1014fcc:	03a0c020 	moveq	ip, #32
 1014fd0:	e58dc018 	str	ip, [sp, #24]
 1014fd4:	e7e3c652 	ubfx	ip, r2, #12, #4
 1014fd8:	e58dc020 	str	ip, [sp, #32]
 1014fdc:	e7e2c4d2 	ubfx	ip, r2, #9, #3
 1014fe0:	e58dc01c 	str	ip, [sp, #28]
 1014fe4:	ebffebc1 	bl	100fef0 <d_printf>
														(state_a & TRIG_STATE_A_ACQ_WAIT_HOLDOFF) 	? 'W' : ' ', \
														(state_a & TRIG_STATE_A_INT_ARM) 			? 'I' : ' ', \
														(state_a & TRIG_STATE_A_DBG_AU_STATE_MASK) >> TRIG_STATE_A_DBG_AU_STATE_SHIFT, \
														(state_a & TRIG_STATE_A_DBG_TRIG_STATE_MASK) >> TRIG_STATE_A_DBG_TRIG_STATE_SHIFT);

	d_printf(D_INFO, "trig_holdoff_debug = 0x%08x", fabcfg_read(FAB_CFG_TRIG_HOLDOFF_DEBUG));
 1014fe8:	e30c1ec0 	movw	r1, #52928	; 0xcec0
 1014fec:	e59420d4 	ldr	r2, [r4, #212]	; 0xd4
 1014ff0:	e3401106 	movt	r1, #262	; 0x106
 1014ff4:	e3a00002 	mov	r0, #2
 1014ff8:	ebffebbc 	bl	100fef0 <d_printf>

	d_printf(D_INFO, "");
 1014ffc:	e30b15a4 	movw	r1, #46500	; 0xb5a4
 1015000:	e3a00002 	mov	r0, #2
 1015004:	e3401106 	movt	r1, #262	; 0x106

	//fabcfg_dump_state();
}
 1015008:	e28dd028 	add	sp, sp, #40	; 0x28
 101500c:	e8bd4070 	pop	{r4, r5, r6, lr}
	d_printf(D_INFO, "");
 1015010:	eaffebb6 	b	100fef0 <d_printf>

01015014 <trig_init>:
	_FAB_CFG_ACCESS(reg) = data;
 1015014:	e3a03000 	mov	r3, #0
 1015018:	e3a0200c 	mov	r2, #12
 101501c:	e34433c0 	movt	r3, #17344	; 0x43c0
 1015020:	e3402040 	movt	r2, #64	; 0x40
{
 1015024:	e92d4010 	push	{r4, lr}
 1015028:	e3a0c001 	mov	ip, #1
 101502c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
 1015030:	e3a02000 	mov	r2, #0
	d_printf(D_INFO, "trigger: defaults loaded");
 1015034:	e30c1edc 	movw	r1, #52956	; 0xcedc
 1015038:	e3a00002 	mov	r0, #2
	_FAB_CFG_ACCESS(reg) &= ~data;
 101503c:	e593e0b0 	ldr	lr, [r3, #176]	; 0xb0
 1015040:	e3401106 	movt	r1, #262	; 0x106
 1015044:	e3cee00c 	bic	lr, lr, #12
 1015048:	e583e0b0 	str	lr, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 101504c:	e5832090 	str	r2, [r3, #144]	; 0x90
 1015050:	e5832094 	str	r2, [r3, #148]	; 0x94
 1015054:	e5832098 	str	r2, [r3, #152]	; 0x98
 1015058:	e583209c 	str	r2, [r3, #156]	; 0x9c
 101505c:	e58320a0 	str	r2, [r3, #160]	; 0xa0
 1015060:	e58320a4 	str	r2, [r3, #164]	; 0xa4
 1015064:	e58320a8 	str	r2, [r3, #168]	; 0xa8
 1015068:	e58320ac 	str	r2, [r3, #172]	; 0xac
 101506c:	e583c0c0 	str	ip, [r3, #192]	; 0xc0
 1015070:	e58320c0 	str	r2, [r3, #192]	; 0xc0
 1015074:	e583c0c4 	str	ip, [r3, #196]	; 0xc4
 1015078:	e58320c4 	str	r2, [r3, #196]	; 0xc4
 101507c:	e583c0c8 	str	ip, [r3, #200]	; 0xc8
 1015080:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1015084:	e583c0cc 	str	ip, [r3, #204]	; 0xcc
 1015088:	e58320cc 	str	r2, [r3, #204]	; 0xcc
	_FAB_CFG_ACCESS(reg) &= ~data;
 101508c:	e593c0b0 	ldr	ip, [r3, #176]	; 0xb0
 1015090:	e3ccc801 	bic	ip, ip, #65536	; 0x10000
 1015094:	e583c0b0 	str	ip, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 1015098:	e58320c0 	str	r2, [r3, #192]	; 0xc0
 101509c:	ebffeb93 	bl	100fef0 <d_printf>
}
 10150a0:	e8bd4010 	pop	{r4, lr}
	trig_dump_state();
 10150a4:	eaffff6f 	b	1014e68 <trig_dump_state>

010150a8 <trig_has_trigd>:
	res = _FAB_CFG_ACCESS(reg);
 10150a8:	e3a03000 	mov	r3, #0
 10150ac:	e34433c0 	movt	r3, #17344	; 0x43c0
 10150b0:	e59330b8 	ldr	r3, [r3, #184]	; 0xb8
	uint32_t state;

	state = fabcfg_read(FAB_CFG_TRIG_STATE_A);

	// Possible complication: what to do if we get a TRIG'D & AUTO event in same window?
	if(state & TRIG_STATE_A_TRIGD) {
 10150b4:	e3130001 	tst	r3, #1
 10150b8:	1a000003 	bne	10150cc <trig_has_trigd+0x24>
		res = TRIG_STATUS_TRIGD;
	} else if(state & (TRIG_STATE_A_AUTO_TRIGD | TRIG_STATE_A_AUTO_TRIG_REPD)) {
 10150bc:	e3130006 	tst	r3, #6
		res = TRIG_STATUS_AUTO;
 10150c0:	03a00000 	moveq	r0, #0
 10150c4:	13a00002 	movne	r0, #2
 10150c8:	e12fff1e 	bx	lr
		res = TRIG_STATUS_TRIGD;
 10150cc:	e3a00001 	mov	r0, #1
	}

	return res;
}
 10150d0:	e12fff1e 	bx	lr

010150d4 <trig_arm>:
	_FAB_CFG_ACCESS(reg) |= data;
 10150d4:	e3a03000 	mov	r3, #0
 10150d8:	e34433c0 	movt	r3, #17344	; 0x43c0
 10150dc:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 10150e0:	e3822080 	orr	r2, r2, #128	; 0x80
 10150e4:	e58320b0 	str	r2, [r3, #176]	; 0xb0
 * Arm the trigger.TRIG_TYPE_EDGE
 */
void trig_arm()
{
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_ARM);
}
 10150e8:	e12fff1e 	bx	lr

010150ec <trig_disarm>:
	_FAB_CFG_ACCESS(reg) &= ~data;
 10150ec:	e3a03000 	mov	r3, #0
 10150f0:	e34433c0 	movt	r3, #17344	; 0x43c0
 10150f4:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 10150f8:	e3c22080 	bic	r2, r2, #128	; 0x80
 10150fc:	e58320b0 	str	r2, [r3, #176]	; 0xb0
 * Disarm the trigger.
 */
void trig_disarm()
{
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_ARM);
}
 1015100:	e12fff1e 	bx	lr

01015104 <trig_force>:
	_FAB_CFG_ACCESS(reg) |= data;
 1015104:	e3a03000 	mov	r3, #0
 1015108:	e34433c0 	movt	r3, #17344	; 0x43c0
 101510c:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1015110:	e3822010 	orr	r2, r2, #16
 1015114:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) &= ~data;
 1015118:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 101511c:	e3c22010 	bic	r2, r2, #16
 1015120:	e58320b0 	str	r2, [r3, #176]	; 0xb0
 */
void trig_force()
{
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_FORCE_TRIGGER);
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_FORCE_TRIGGER);
}
 1015124:	e12fff1e 	bx	lr

01015128 <trig_calculate_corrected_position>:
	uint8_t edge, sample;
	uint64_t word;
	uint64_t search_space[3];
	uint8_t *byte_space = (uint8_t*)search_space;

	search_space[0] = *wave_pt->pre;
 1015128:	e5903000 	ldr	r3, [r0]
{
 101512c:	e3a0c000 	mov	ip, #0
 1015130:	e92d4010 	push	{r4, lr}
 1015134:	e1a0e001 	mov	lr, r1
	search_space[1] = *wave_pt->event;
	search_space[2] = *wave_pt->post;
 1015138:	e9900012 	ldmib	r0, {r1, r4}
{
 101513c:	e24dd018 	sub	sp, sp, #24

	// Depending on the trigger type, compute the level that we are looking for.
	if(trig_state->type == TRIG_TYPE_EDGE) {
 1015140:	e59e0000 	ldr	r0, [lr]
	search_space[0] = *wave_pt->pre;
 1015144:	e1c320d0 	ldrd	r2, [r3]
	if(trig_state->type == TRIG_TYPE_EDGE) {
 1015148:	e3500002 	cmp	r0, #2
	search_space[1] = *wave_pt->event;
 101514c:	e1c100d0 	ldrd	r0, [r1]
	search_space[0] = *wave_pt->pre;
 1015150:	e1cd20f0 	strd	r2, [sp]
	search_space[2] = *wave_pt->post;
 1015154:	e1c420d0 	ldrd	r2, [r4]
	search_space[1] = *wave_pt->event;
 1015158:	e1cd00f8 	strd	r0, [sp, #8]
	search_space[2] = *wave_pt->post;
 101515c:	e1cd21f0 	strd	r2, [sp, #16]
	if(trig_state->type == TRIG_TYPE_EDGE) {
 1015160:	0a00000f 	beq	10151a4 <trig_calculate_corrected_position+0x7c>
		if(trig_state->edge == TRIG_EDGE_RISING) {
			edge = 1;
			search = trig_state->lvl_hi;
		} else if(trig_state->edge == TRIG_EDGE_FALLING) {
			edge = 0;
			search = trig_state->lvl_lo;
 1015164:	e3a01000 	mov	r1, #0
		}
	}

	// First task is to find the integer position in the provided wave pointer list.
	for(i = 24; i > 0; i--) {
 1015168:	e28d2019 	add	r2, sp, #25
 101516c:	e3a00018 	mov	r0, #24
 1015170:	ea000001 	b	101517c <trig_calculate_corrected_position+0x54>
 1015174:	e2500001 	subs	r0, r0, #1
 1015178:	0a000007 	beq	101519c <trig_calculate_corrected_position+0x74>
		sample = byte_space[i];

		if(edge == 1 && sample > search) {
 101517c:	e5723001 	ldrb	r3, [r2, #-1]!
 1015180:	e153000c 	cmp	r3, ip
 1015184:	93a03000 	movls	r3, #0
 1015188:	82013001 	andhi	r3, r1, #1
 101518c:	e3530000 	cmp	r3, #0
 1015190:	0afffff7 	beq	1015174 <trig_calculate_corrected_position+0x4c>
			_int = i - 12;
 1015194:	e240000c 	sub	r0, r0, #12
 1015198:	e1a00c00 	lsl	r0, r0, #24
			break;
		}
	}

	return (_int << 24) | (frac & 0x00ffffff);
}
 101519c:	e28dd018 	add	sp, sp, #24
 10151a0:	e8bd8010 	pop	{r4, pc}
		if(trig_state->edge == TRIG_EDGE_RISING) {
 10151a4:	e59e3010 	ldr	r3, [lr, #16]
 10151a8:	e3530002 	cmp	r3, #2
 10151ac:	0a000002 	beq	10151bc <trig_calculate_corrected_position+0x94>
		} else if(trig_state->edge == TRIG_EDGE_FALLING) {
 10151b0:	e3530001 	cmp	r3, #1
			search = trig_state->lvl_lo;
 10151b4:	05dec00e 	ldrbeq	ip, [lr, #14]
 10151b8:	eaffffe9 	b	1015164 <trig_calculate_corrected_position+0x3c>
			search = trig_state->lvl_hi;
 10151bc:	e5dec00c 	ldrb	ip, [lr, #12]
 10151c0:	e3a01001 	mov	r1, #1
 10151c4:	eaffffe7 	b	1015168 <trig_calculate_corrected_position+0x40>

010151c8 <XAxiDma_Reset>:
	UINTPTR RegBase;
	XAxiDma_BdRing *TxRingPtr;
	XAxiDma_BdRing *RxRingPtr;
	int RingIndex;

	if (InstancePtr->HasMm2S) {
 10151c8:	e5903004 	ldr	r3, [r0, #4]
{
 10151cc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	if (InstancePtr->HasMm2S) {
 10151d0:	e3530000 	cmp	r3, #0
 10151d4:	0a000019 	beq	1015240 <XAxiDma_Reset+0x78>
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* Save the locations of current BDs both rings are working on
		 * before the reset so later we can resume the rings smoothly.
		 */
		if(XAxiDma_HasSg(InstancePtr)){
 10151d8:	e5903010 	ldr	r3, [r0, #16]
 10151dc:	e3530000 	cmp	r3, #0
 10151e0:	1a00001a 	bne	1015250 <XAxiDma_Reset+0x88>
*
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10151e4:	e5902000 	ldr	r2, [r0]
	*LocalAddr = Value;
 10151e8:	e3a01004 	mov	r1, #4

	/* Set TX/RX Channel state */
	if (InstancePtr->HasMm2S) {
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10151ec:	e3a03002 	mov	r3, #2
 10151f0:	e5821000 	str	r1, [r2]
 10151f4:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 10151f8:	e5903008 	ldr	r3, [r0, #8]
 10151fc:	e3530000 	cmp	r3, #0
 1015200:	049df004 	popeq	{pc}		; (ldreq pc, [sp], #4)
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1015204:	e5901744 	ldr	r1, [r0, #1860]	; 0x744
 1015208:	e3510000 	cmp	r1, #0
 101520c:	d49df004 	pople	{pc}		; (ldrle pc, [sp], #4)
 1015210:	e3a03000 	mov	r3, #0
						RingIndex++) {
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);
			if (InstancePtr->HasS2Mm) {
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1015214:	e3a0e06c 	mov	lr, #108	; 0x6c
 1015218:	e3a0c002 	mov	ip, #2
 101521c:	e022039e 	mla	r2, lr, r3, r0
						RingIndex++) {
 1015220:	e2833001 	add	r3, r3, #1
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1015224:	e1530001 	cmp	r3, r1
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1015228:	e582c088 	str	ip, [r2, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 101522c:	1afffffa 	bne	101521c <XAxiDma_Reset+0x54>
 1015230:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	if (InstancePtr->HasMm2S) {
 1015234:	e5903004 	ldr	r3, [r0, #4]
 1015238:	e3530000 	cmp	r3, #0
 101523c:	1affffe8 	bne	10151e4 <XAxiDma_Reset+0x1c>
		RegBase = InstancePtr->RegBase + XAXIDMA_RX_OFFSET;
 1015240:	e5903000 	ldr	r3, [r0]
 1015244:	e3a02004 	mov	r2, #4
 1015248:	e5832030 	str	r2, [r3, #48]	; 0x30
	if (InstancePtr->HasMm2S) {
 101524c:	eaffffe9 	b	10151f8 <XAxiDma_Reset+0x30>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1015250:	e1c021d4 	ldrd	r2, [r0, #20]
 1015254:	e3530000 	cmp	r3, #0
 1015258:	1a000018 	bne	10152c0 <XAxiDma_Reset+0xf8>
	return *(volatile u32 *) Addr;
 101525c:	e5923008 	ldr	r3, [r2, #8]
 1015260:	e580305c 	str	r3, [r0, #92]	; 0x5c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1015264:	e590c744 	ldr	ip, [r0, #1860]	; 0x744
 1015268:	e35c0000 	cmp	ip, #0
 101526c:	daffffdc 	ble	10151e4 <XAxiDma_Reset+0x1c>
 1015270:	e3a0206c 	mov	r2, #108	; 0x6c
 1015274:	e1a03000 	mov	r3, r0
 1015278:	e02c0c92 	mla	ip, r2, ip, r0
 101527c:	ea000008 	b	10152a4 <XAxiDma_Reset+0xdc>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 1015280:	e59320e4 	ldr	r2, [r3, #228]	; 0xe4
 1015284:	e3520000 	cmp	r2, #0
 1015288:	e282e001 	add	lr, r2, #1
 101528c:	0a000008 	beq	10152b4 <XAxiDma_Reset+0xec>
 1015290:	e791228e 	ldr	r2, [r1, lr, lsl #5]
 1015294:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1015298:	e283306c 	add	r3, r3, #108	; 0x6c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 101529c:	e15c0003 	cmp	ip, r3
 10152a0:	0affffe3 	beq	1015234 <XAxiDma_Reset+0x6c>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10152a4:	e5932084 	ldr	r2, [r3, #132]	; 0x84
 10152a8:	e5931080 	ldr	r1, [r3, #128]	; 0x80
 10152ac:	e3520000 	cmp	r2, #0
 10152b0:	1afffff2 	bne	1015280 <XAxiDma_Reset+0xb8>
 10152b4:	e5912008 	ldr	r2, [r1, #8]
 10152b8:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 10152bc:	eafffff5 	b	1015298 <XAxiDma_Reset+0xd0>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 10152c0:	e5903078 	ldr	r3, [r0, #120]	; 0x78
 10152c4:	e3530000 	cmp	r3, #0
 10152c8:	0affffe3 	beq	101525c <XAxiDma_Reset+0x94>
 10152cc:	e2833001 	add	r3, r3, #1
 10152d0:	e7923283 	ldr	r3, [r2, r3, lsl #5]
 10152d4:	e580305c 	str	r3, [r0, #92]	; 0x5c
 10152d8:	eaffffe1 	b	1015264 <XAxiDma_Reset+0x9c>

010152dc <XAxiDma_ResetIsDone>:
	TxRingPtr = XAxiDma_GetTxRing(InstancePtr);
	RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

	/* Check transmit channel
	 */
	if (InstancePtr->HasMm2S) {
 10152dc:	e5903004 	ldr	r3, [r0, #4]
 10152e0:	e3530000 	cmp	r3, #0
 10152e4:	0a000003 	beq	10152f8 <XAxiDma_ResetIsDone+0x1c>
 10152e8:	e5903014 	ldr	r3, [r0, #20]
 10152ec:	e5933000 	ldr	r3, [r3]
		RegisterValue = XAxiDma_ReadReg(TxRingPtr->ChanBase,
			XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 10152f0:	e3130004 	tst	r3, #4
 10152f4:	1a000009 	bne	1015320 <XAxiDma_ResetIsDone+0x44>
		}
	}

	/* Check receive channel
	 */
	if (InstancePtr->HasS2Mm) {
 10152f8:	e5903008 	ldr	r3, [r0, #8]
 10152fc:	e3530000 	cmp	r3, #0
 1015300:	0a000004 	beq	1015318 <XAxiDma_ResetIsDone+0x3c>
 1015304:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1015308:	e5930000 	ldr	r0, [r3]
		RegisterValue = XAxiDma_ReadReg(RxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 101530c:	e2200004 	eor	r0, r0, #4
 1015310:	e7e00150 	ubfx	r0, r0, #2, #1
 1015314:	e12fff1e 	bx	lr

			return 0;
		}
	}

	return 1;
 1015318:	e3a00001 	mov	r0, #1
}
 101531c:	e12fff1e 	bx	lr
			return 0;
 1015320:	e3a00000 	mov	r0, #0
 1015324:	e12fff1e 	bx	lr

01015328 <XAxiDma_CfgInitialize>:
{
 1015328:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(!Config) {
 101532c:	e2515000 	subs	r5, r1, #0
	InstancePtr->Initialized = 0;
 1015330:	e3a01000 	mov	r1, #0
{
 1015334:	e24dd00c 	sub	sp, sp, #12
	InstancePtr->Initialized = 0;
 1015338:	e580100c 	str	r1, [r0, #12]
		return XST_INVALID_PARAM;
 101533c:	03a0000f 	moveq	r0, #15
	if(!Config) {
 1015340:	0a000078 	beq	1015528 <XAxiDma_CfgInitialize+0x200>
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1015344:	e3a02e75 	mov	r2, #1872	; 0x750
 1015348:	e1a04000 	mov	r4, r0
	BaseAddr = Config->BaseAddr;
 101534c:	e5956004 	ldr	r6, [r5, #4]
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1015350:	fa002696 	blx	101edb0 <memset>
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1015354:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1015358:	e595002c 	ldr	r0, [r5, #44]	; 0x2c
	InstancePtr->AddrWidth = Config->AddrWidth;
 101535c:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
	if (!InstancePtr->TxNumChannels)
 1015360:	e3530000 	cmp	r3, #0
	InstancePtr->HasMm2S = Config->HasMm2S;
 1015364:	e595b00c 	ldr	fp, [r5, #12]
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1015368:	e595a018 	ldr	sl, [r5, #24]
	InstancePtr->HasSg = Config->HasSg;
 101536c:	e5952024 	ldr	r2, [r5, #36]	; 0x24
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 1015370:	e5958038 	ldr	r8, [r5, #56]	; 0x38
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1015374:	e5843740 	str	r3, [r4, #1856]	; 0x740
		InstancePtr->TxNumChannels = 1;
 1015378:	03a03001 	moveq	r3, #1
 101537c:	05843740 	streq	r3, [r4, #1856]	; 0x740
	if (!InstancePtr->RxNumChannels)
 1015380:	e3500000 	cmp	r0, #0
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1015384:	e5840744 	str	r0, [r4, #1860]	; 0x744
		InstancePtr->RxNumChannels = 1;
 1015388:	03a00001 	moveq	r0, #1
	InstancePtr->AddrWidth = Config->AddrWidth;
 101538c:	e58d1004 	str	r1, [sp, #4]
	InstancePtr->HasMm2S = Config->HasMm2S;
 1015390:	e8840840 	stm	r4, {r6, fp}
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1015394:	e584a008 	str	sl, [r4, #8]
	InstancePtr->HasSg = Config->HasSg;
 1015398:	e5842010 	str	r2, [r4, #16]
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 101539c:	e5848748 	str	r8, [r4, #1864]	; 0x748
	InstancePtr->AddrWidth = Config->AddrWidth;
 10153a0:	e584174c 	str	r1, [r4, #1868]	; 0x74c
		InstancePtr->RxNumChannels = 1;
 10153a4:	05840744 	streq	r0, [r4, #1860]	; 0x744
	if (!InstancePtr->RxNumChannels)
 10153a8:	0a000060 	beq	1015530 <XAxiDma_CfgInitialize+0x208>
	if ((InstancePtr->RxNumChannels > 1) ||
 10153ac:	e3500001 	cmp	r0, #1
 10153b0:	da00005e 	ble	1015530 <XAxiDma_CfgInitialize+0x208>
		MaxTransferLen =
 10153b4:	e30f9fff 	movw	r9, #65535	; 0xffff
	if (!InstancePtr->MicroDmaMode) {
 10153b8:	e3580000 	cmp	r8, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 10153bc:	e3a02002 	mov	r2, #2
	InstancePtr->TxBdRing.IsRxChannel = 0;
 10153c0:	e3a03000 	mov	r3, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 10153c4:	e584201c 	str	r2, [r4, #28]
	InstancePtr->TxBdRing.IsRxChannel = 0;
 10153c8:	e5843018 	str	r3, [r4, #24]
		InstancePtr->TxBdRing.MaxTransferLen = MaxTransferLen;
 10153cc:	01a02009 	moveq	r2, r9
	if (!InstancePtr->MicroDmaMode) {
 10153d0:	0a000006 	beq	10153f0 <XAxiDma_CfgInitialize+0xc8>
				((Config->Mm2SDataWidth / 4) *
 10153d4:	e5953014 	ldr	r3, [r5, #20]
 10153d8:	e5952030 	ldr	r2, [r5, #48]	; 0x30
 10153dc:	e2831003 	add	r1, r3, #3
 10153e0:	e3530000 	cmp	r3, #0
 10153e4:	b1a03001 	movlt	r3, r1
 10153e8:	e1a03143 	asr	r3, r3, #2
 10153ec:	e0020392 	mul	r2, r2, r3
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 10153f0:	e3500000 	cmp	r0, #0
	InstancePtr->TxBdRing.RingIndex = 0;
 10153f4:	e3a03000 	mov	r3, #0
 10153f8:	e5842030 	str	r2, [r4, #48]	; 0x30
						 = AXIDMA_CHANNEL_HALTED;
 10153fc:	c3a0706c 	movgt	r7, #108	; 0x6c
	InstancePtr->TxBdRing.RingIndex = 0;
 1015400:	e5843078 	str	r3, [r4, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1015404:	c1a02004 	movgt	r2, r4
						 = AXIDMA_CHANNEL_HALTED;
 1015408:	c3a0e002 	movgt	lr, #2
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 101540c:	c3a0c001 	movgt	ip, #1
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1015410:	da000007 	ble	1015434 <XAxiDma_CfgInitialize+0x10c>
						 = AXIDMA_CHANNEL_HALTED;
 1015414:	e0214397 	mla	r1, r7, r3, r4
 1015418:	e282206c 	add	r2, r2, #108	; 0x6c
 101541c:	e581e088 	str	lr, [r1, #136]	; 0x88
		InstancePtr->RxBdRing[Index].RingIndex = Index;
 1015420:	e5823078 	str	r3, [r2, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1015424:	e2833001 	add	r3, r3, #1
 1015428:	e1500003 	cmp	r0, r3
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 101542c:	e582c018 	str	ip, [r2, #24]
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1015430:	1afffff7 	bne	1015414 <XAxiDma_CfgInitialize+0xec>
	if (InstancePtr->HasMm2S) {
 1015434:	e35b0000 	cmp	fp, #0
 1015438:	0a00000c 	beq	1015470 <XAxiDma_CfgInitialize+0x148>
			((unsigned int)Config->Mm2SDataWidth >> 3);
 101543c:	e5953014 	ldr	r3, [r5, #20]
		if (InstancePtr->AddrWidth > 32)
 1015440:	e59d2004 	ldr	r2, [sp, #4]
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1015444:	e595c008 	ldr	ip, [r5, #8]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1015448:	e5951010 	ldr	r1, [r5, #16]
		if (InstancePtr->AddrWidth > 32)
 101544c:	e3520020 	cmp	r2, #32
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1015450:	e1a031a3 	lsr	r3, r3, #3
		if (InstancePtr->AddrWidth > 32)
 1015454:	d3a02000 	movle	r2, #0
		InstancePtr->TxBdRing.ChanBase =
 1015458:	e5846014 	str	r6, [r4, #20]
		if (InstancePtr->AddrWidth > 32)
 101545c:	c3a02001 	movgt	r2, #1
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1015460:	e584c020 	str	ip, [r4, #32]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1015464:	e5841024 	str	r1, [r4, #36]	; 0x24
		InstancePtr->TxBdRing.DataWidth =
 1015468:	e5843028 	str	r3, [r4, #40]	; 0x28
 101546c:	e584202c 	str	r2, [r4, #44]	; 0x2c
	if (InstancePtr->HasS2Mm) {
 1015470:	e35a0000 	cmp	sl, #0
 1015474:	0a00001e 	beq	10154f4 <XAxiDma_CfgInitialize+0x1cc>
		for (Index = 0;
 1015478:	e3500000 	cmp	r0, #0
 101547c:	da00001c 	ble	10154f4 <XAxiDma_CfgInitialize+0x1cc>
			((unsigned int)Config->S2MmDataWidth >> 3);
 1015480:	e5951020 	ldr	r1, [r5, #32]
 1015484:	e3a0306c 	mov	r3, #108	; 0x6c
 1015488:	e0204093 	mla	r0, r3, r0, r4
 101548c:	e59d3004 	ldr	r3, [sp, #4]
					Config->HasStsCntrlStrm;
 1015490:	e595e008 	ldr	lr, [r5, #8]
						((Config->S2MmDataWidth / 4) *
 1015494:	e3510000 	cmp	r1, #0
					Config->HasS2MmDRE;
 1015498:	e595c01c 	ldr	ip, [r5, #28]
						((Config->S2MmDataWidth / 4) *
 101549c:	e2817003 	add	r7, r1, #3
 10154a0:	a1a07001 	movge	r7, r1
 10154a4:	e1a07147 	asr	r7, r7, #2
 10154a8:	e3530020 	cmp	r3, #32
			((unsigned int)Config->S2MmDataWidth >> 3);
 10154ac:	e1a011a1 	lsr	r1, r1, #3
 10154b0:	e2866030 	add	r6, r6, #48	; 0x30
 10154b4:	d3a0a000 	movle	sl, #0
 10154b8:	c3a0a001 	movgt	sl, #1
 10154bc:	e1a03004 	mov	r3, r4
			if (!InstancePtr->MicroDmaMode) {
 10154c0:	e3580000 	cmp	r8, #0
				InstancePtr->RxBdRing[Index].MaxTransferLen =
 10154c4:	e1a02009 	mov	r2, r9
			InstancePtr->RxBdRing[Index].ChanBase =
 10154c8:	e5836080 	str	r6, [r3, #128]	; 0x80
			InstancePtr->RxBdRing[Index].HasStsCntrlStrm =
 10154cc:	e283306c 	add	r3, r3, #108	; 0x6c
 10154d0:	e583e020 	str	lr, [r3, #32]
			InstancePtr->RxBdRing[Index].HasDRE =
 10154d4:	e583c024 	str	ip, [r3, #36]	; 0x24
			InstancePtr->RxBdRing[Index].DataWidth =
 10154d8:	e5831028 	str	r1, [r3, #40]	; 0x28
						((Config->S2MmDataWidth / 4) *
 10154dc:	15952034 	ldrne	r2, [r5, #52]	; 0x34
 10154e0:	e583a02c 	str	sl, [r3, #44]	; 0x2c
 10154e4:	10020792 	mulne	r2, r2, r7
 10154e8:	e5832030 	str	r2, [r3, #48]	; 0x30
		for (Index = 0;
 10154ec:	e1530000 	cmp	r3, r0
 10154f0:	1afffff2 	bne	10154c0 <XAxiDma_CfgInitialize+0x198>
	XAxiDma_Reset(InstancePtr);
 10154f4:	e1a00004 	mov	r0, r4
 10154f8:	e3a05f7d 	mov	r5, #500	; 0x1f4
 10154fc:	ebffff31 	bl	10151c8 <XAxiDma_Reset>
	while (TimeOut) {
 1015500:	ea000001 	b	101550c <XAxiDma_CfgInitialize+0x1e4>
 1015504:	e2555001 	subs	r5, r5, #1
 1015508:	0a00000f 	beq	101554c <XAxiDma_CfgInitialize+0x224>
		if(XAxiDma_ResetIsDone(InstancePtr)) {
 101550c:	e1a00004 	mov	r0, r4
 1015510:	ebffff71 	bl	10152dc <XAxiDma_ResetIsDone>
 1015514:	e3500000 	cmp	r0, #0
 1015518:	0afffff9 	beq	1015504 <XAxiDma_CfgInitialize+0x1dc>
	return XST_SUCCESS;
 101551c:	e3a00000 	mov	r0, #0
	InstancePtr->Initialized = 1;
 1015520:	e3a03001 	mov	r3, #1
 1015524:	e584300c 	str	r3, [r4, #12]
}
 1015528:	e28dd00c 	add	sp, sp, #12
 101552c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((InstancePtr->RxNumChannels > 1) ||
 1015530:	e5943740 	ldr	r3, [r4, #1856]	; 0x740
 1015534:	e3530001 	cmp	r3, #1
 1015538:	caffff9d 	bgt	10153b4 <XAxiDma_CfgInitialize+0x8c>
		MaxTransferLen = (1U << Config->SgLengthWidth) - 1;
 101553c:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1015540:	e3e09000 	mvn	r9, #0
 1015544:	e1e09319 	mvn	r9, r9, lsl r3
 1015548:	eaffff9a 	b	10153b8 <XAxiDma_CfgInitialize+0x90>
		xdbg_printf(XDBG_DEBUG_ERROR, "Failed reset in"
 101554c:	e30c0ef8 	movw	r0, #52984	; 0xcef8
 1015550:	e3400106 	movt	r0, #262	; 0x106
 1015554:	fa00268d 	blx	101ef90 <puts>
		InstancePtr->Initialized = 0;
 1015558:	e584500c 	str	r5, [r4, #12]
		return XST_DMA_ERROR;
 101555c:	e3a00009 	mov	r0, #9
 1015560:	eafffff0 	b	1015528 <XAxiDma_CfgInitialize+0x200>

01015564 <XAxiDma_Pause>:
*
*****************************************************************************/
int XAxiDma_Pause(XAxiDma * InstancePtr)
{

	if (!InstancePtr->Initialized) {
 1015564:	e590100c 	ldr	r1, [r0, #12]
{
 1015568:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (!InstancePtr->Initialized) {
 101556c:	e3510000 	cmp	r1, #0
 1015570:	0a000022 	beq	1015600 <XAxiDma_Pause+0x9c>
					" %d\r\n",InstancePtr->Initialized);

		return XST_NOT_SGDMA;
	}

	if (InstancePtr->HasMm2S) {
 1015574:	e5903004 	ldr	r3, [r0, #4]
 1015578:	e3530000 	cmp	r3, #0
 101557c:	0a000007 	beq	10155a0 <XAxiDma_Pause+0x3c>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* If channel is halted, then we do not need to do anything
		 */
		if(!XAxiDma_HasSg(InstancePtr)) {
 1015580:	e5903010 	ldr	r3, [r0, #16]
 1015584:	e3530000 	cmp	r3, #0
 1015588:	05902014 	ldreq	r2, [r0, #20]
 101558c:	05923000 	ldreq	r3, [r2]
			XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1015590:	03c33001 	biceq	r3, r3, #1
	*LocalAddr = Value;
 1015594:	05823000 	streq	r3, [r2]
				XAxiDma_ReadReg(TxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET)
				& ~XAXIDMA_CR_RUNSTOP_MASK);
		}

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1015598:	e3a03002 	mov	r3, #2
 101559c:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 10155a0:	e5903008 	ldr	r3, [r0, #8]
 10155a4:	e3530000 	cmp	r3, #0
 10155a8:	0a000012 	beq	10155f8 <XAxiDma_Pause+0x94>
		int RingIndex = 0;
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10155ac:	e5904744 	ldr	r4, [r0, #1860]	; 0x744
 10155b0:	e3540000 	cmp	r4, #0
 10155b4:	da00000f 	ble	10155f8 <XAxiDma_Pause+0x94>
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);

			/* If channel is halted, then we do not need to do anything
			 */

			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 10155b8:	e5907010 	ldr	r7, [r0, #16]
 10155bc:	e1a02000 	mov	r2, r0
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10155c0:	e3a03000 	mov	r3, #0
					XAxiDma_ReadReg(RxRingPtr->ChanBase,
					XAXIDMA_CR_OFFSET)
					& ~XAXIDMA_CR_RUNSTOP_MASK);
			}

			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10155c4:	e3a0606c 	mov	r6, #108	; 0x6c
 10155c8:	e3a05002 	mov	r5, #2
			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 10155cc:	e3570000 	cmp	r7, #0
 10155d0:	e282206c 	add	r2, r2, #108	; 0x6c
	return *(volatile u32 *) Addr;
 10155d4:	0592e014 	ldreq	lr, [r2, #20]
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10155d8:	e0210396 	mla	r1, r6, r3, r0
				RingIndex++) {
 10155dc:	e2833001 	add	r3, r3, #1
 10155e0:	059ec000 	ldreq	ip, [lr]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 10155e4:	03ccc001 	biceq	ip, ip, #1
	*LocalAddr = Value;
 10155e8:	058ec000 	streq	ip, [lr]
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10155ec:	e1530004 	cmp	r3, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10155f0:	e5815088 	str	r5, [r1, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10155f4:	1afffff4 	bne	10155cc <XAxiDma_Pause+0x68>
		}
	}

	return XST_SUCCESS;
 10155f8:	e3a00000 	mov	r0, #0

}
 10155fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Pause: Driver not initialized"
 1015600:	e30c0f14 	movw	r0, #53012	; 0xcf14
 1015604:	e3400106 	movt	r0, #262	; 0x106
 1015608:	fa00263b 	blx	101eefc <printf>
		return XST_NOT_SGDMA;
 101560c:	e3a00010 	mov	r0, #16
 1015610:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01015614 <XAxiDma_Resume>:
*****************************************************************************/
int XAxiDma_Resume(XAxiDma * InstancePtr)
{
	int Status;

	if (!InstancePtr->Initialized) {
 1015614:	e590100c 	ldr	r1, [r0, #12]
{
 1015618:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (!InstancePtr->Initialized) {
 101561c:	e3510000 	cmp	r1, #0
 1015620:	0a000032 	beq	10156f0 <XAxiDma_Resume+0xdc>
		" %d\r\n",InstancePtr->Initialized);

		return 0;
	}

	if (InstancePtr->HasMm2S) {
 1015624:	e5903004 	ldr	r3, [r0, #4]
 1015628:	e1a04000 	mov	r4, r0
 101562c:	e3530000 	cmp	r3, #0
 1015630:	0a000028 	beq	10156d8 <XAxiDma_Resume+0xc4>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(TxRingPtr)) {
 1015634:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1015638:	e5933004 	ldr	r3, [r3, #4]
 101563c:	e3130001 	tst	r3, #1
 1015640:	1a000085 	bne	101585c <XAxiDma_Resume+0x248>

			return 0;
		}
	}

	if (InstancePtr->HasS2Mm) {
 1015644:	e5903008 	ldr	r3, [r0, #8]
 1015648:	e3530000 	cmp	r3, #0
 101564c:	1a000044 	bne	1015764 <XAxiDma_Resume+0x150>
		if(XAxiDma_HasSg(InstancePtr)) {
 1015650:	e5943010 	ldr	r3, [r4, #16]
 1015654:	e3530000 	cmp	r3, #0
 1015658:	1a000048 	bne	1015780 <XAxiDma_Resume+0x16c>
		TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 101565c:	e3a03001 	mov	r3, #1
 1015660:	e584301c 	str	r3, [r4, #28]
	if (InstancePtr->HasS2Mm) {
 1015664:	e5943008 	ldr	r3, [r4, #8]
 1015668:	e3530000 	cmp	r3, #0
 101566c:	0a00001c 	beq	10156e4 <XAxiDma_Resume+0xd0>
 1015670:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 1015674:	e3530000 	cmp	r3, #0
 1015678:	da000019 	ble	10156e4 <XAxiDma_Resume+0xd0>
 101567c:	e3a05000 	mov	r5, #0
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1015680:	e2848080 	add	r8, r4, #128	; 0x80
 1015684:	e3a0606c 	mov	r6, #108	; 0x6c
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1015688:	e3a07001 	mov	r7, #1
 101568c:	ea000005 	b	10156a8 <XAxiDma_Resume+0x94>
 1015690:	e0234596 	mla	r3, r6, r5, r4
					RingIndex++) {
 1015694:	e2855001 	add	r5, r5, #1
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1015698:	e5837088 	str	r7, [r3, #136]	; 0x88
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 101569c:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10156a0:	e1530005 	cmp	r3, r5
 10156a4:	da00000e 	ble	10156e4 <XAxiDma_Resume+0xd0>
			if(XAxiDma_HasSg(InstancePtr)) {
 10156a8:	e5943010 	ldr	r3, [r4, #16]
 10156ac:	e3530000 	cmp	r3, #0
 10156b0:	0afffff6 	beq	1015690 <XAxiDma_Resume+0x7c>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10156b4:	e0208596 	mla	r0, r6, r5, r8
 10156b8:	eb0002bf 	bl	10161bc <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 10156bc:	e2501000 	subs	r1, r0, #0
 10156c0:	0afffff2 	beq	1015690 <XAxiDma_Resume+0x7c>
					xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 10156c4:	e30d002c 	movw	r0, #53292	; 0xd02c
					return XST_DMA_ERROR;
 10156c8:	e3a04009 	mov	r4, #9
					xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 10156cc:	e3400106 	movt	r0, #262	; 0x106
 10156d0:	fa002609 	blx	101eefc <printf>
					return XST_DMA_ERROR;
 10156d4:	ea000003 	b	10156e8 <XAxiDma_Resume+0xd4>
	if (InstancePtr->HasS2Mm) {
 10156d8:	e5903008 	ldr	r3, [r0, #8]
 10156dc:	e3530000 	cmp	r3, #0
 10156e0:	1a000008 	bne	1015708 <XAxiDma_Resume+0xf4>
	return XST_SUCCESS;
 10156e4:	e3a04000 	mov	r4, #0
}
 10156e8:	e1a00004 	mov	r0, r4
 10156ec:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Resume: Driver not initialized"
 10156f0:	e30c0f38 	movw	r0, #53048	; 0xcf38
		return XST_NOT_SGDMA;
 10156f4:	e3a04010 	mov	r4, #16
		xdbg_printf(XDBG_DEBUG_ERROR, "Resume: Driver not initialized"
 10156f8:	e3400106 	movt	r0, #262	; 0x106
 10156fc:	fa0025fe 	blx	101eefc <printf>
}
 1015700:	e1a00004 	mov	r0, r4
 1015704:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		XAxiDma_BdRing *RxRingPtr;
		RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1015708:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 101570c:	e5933004 	ldr	r3, [r3, #4]
 1015710:	e3130001 	tst	r3, #1
 1015714:	0affffd5 	beq	1015670 <XAxiDma_Resume+0x5c>
			xdbg_printf(XDBG_DEBUG_ERROR,
 1015718:	e30c0f7c 	movw	r0, #53116	; 0xcf7c
 101571c:	e3400106 	movt	r0, #262	; 0x106
 1015720:	fa00261a 	blx	101ef90 <puts>
	if (!InstancePtr->Initialized) {
 1015724:	e594100c 	ldr	r1, [r4, #12]
 1015728:	e3510000 	cmp	r1, #0
 101572c:	0a000058 	beq	1015894 <XAxiDma_Resume+0x280>
	if (InstancePtr->HasMm2S) {
 1015730:	e5943004 	ldr	r3, [r4, #4]
 1015734:	e3530000 	cmp	r3, #0
 1015738:	0a000002 	beq	1015748 <XAxiDma_Resume+0x134>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 101573c:	e594301c 	ldr	r3, [r4, #28]
 1015740:	e3530002 	cmp	r3, #2
 1015744:	0a000048 	beq	101586c <XAxiDma_Resume+0x258>
	if (InstancePtr->HasS2Mm) {
 1015748:	e5943008 	ldr	r3, [r4, #8]
 101574c:	e3530000 	cmp	r3, #0
 1015750:	1a000013 	bne	10157a4 <XAxiDma_Resume+0x190>
	if (InstancePtr->HasMm2S) {
 1015754:	e5943004 	ldr	r3, [r4, #4]
 1015758:	e3530000 	cmp	r3, #0
 101575c:	1affffbb 	bne	1015650 <XAxiDma_Resume+0x3c>
 1015760:	eaffffdf 	b	10156e4 <XAxiDma_Resume+0xd0>
		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1015764:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1015768:	e5933004 	ldr	r3, [r3, #4]
 101576c:	e3130001 	tst	r3, #1
 1015770:	1affffe8 	bne	1015718 <XAxiDma_Resume+0x104>
		if(XAxiDma_HasSg(InstancePtr)) {
 1015774:	e5943010 	ldr	r3, [r4, #16]
 1015778:	e3530000 	cmp	r3, #0
 101577c:	0affffb6 	beq	101565c <XAxiDma_Resume+0x48>
			Status = XAxiDma_BdRingStart(TxRingPtr);
 1015780:	e2840014 	add	r0, r4, #20
 1015784:	eb00028c 	bl	10161bc <XAxiDma_BdRingStart>
			if (Status != XST_SUCCESS) {
 1015788:	e2501000 	subs	r1, r0, #0
 101578c:	0affffb2 	beq	101565c <XAxiDma_Resume+0x48>
				xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1015790:	e30d0004 	movw	r0, #53252	; 0xd004
				return XST_DMA_ERROR;
 1015794:	e3a04009 	mov	r4, #9
				xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1015798:	e3400106 	movt	r0, #262	; 0x106
 101579c:	fa0025d6 	blx	101eefc <printf>
				return XST_DMA_ERROR;
 10157a0:	eaffffd0 	b	10156e8 <XAxiDma_Resume+0xd4>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10157a4:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10157a8:	e3530000 	cmp	r3, #0
 10157ac:	da000042 	ble	10158bc <XAxiDma_Resume+0x2a8>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10157b0:	e5942088 	ldr	r2, [r4, #136]	; 0x88
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr,
 10157b4:	e2846080 	add	r6, r4, #128	; 0x80
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10157b8:	e3520002 	cmp	r2, #2
 10157bc:	1a00003e 	bne	10158bc <XAxiDma_Resume+0x2a8>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10157c0:	e3a05000 	mov	r5, #0
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10157c4:	e3a0706c 	mov	r7, #108	; 0x6c
 10157c8:	e3a08001 	mov	r8, #1
 10157cc:	ea00000e 	b	101580c <XAxiDma_Resume+0x1f8>
 10157d0:	e5962000 	ldr	r2, [r6]
 10157d4:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 10157d8:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 10157dc:	e5823000 	str	r3, [r2]
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10157e0:	e0234597 	mla	r3, r7, r5, r4
						RingIndex++) {
 10157e4:	e2855001 	add	r5, r5, #1
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10157e8:	e0224597 	mla	r2, r7, r5, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10157ec:	e5838088 	str	r8, [r3, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10157f0:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10157f4:	e286606c 	add	r6, r6, #108	; 0x6c
 10157f8:	e1550003 	cmp	r5, r3
 10157fc:	aa000012 	bge	101584c <XAxiDma_Resume+0x238>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1015800:	e5923088 	ldr	r3, [r2, #136]	; 0x88
 1015804:	e3530002 	cmp	r3, #2
 1015808:	1a00000f 	bne	101584c <XAxiDma_Resume+0x238>
			if(XAxiDma_HasSg(InstancePtr)) {
 101580c:	e5943010 	ldr	r3, [r4, #16]
 1015810:	e3530000 	cmp	r3, #0
 1015814:	0affffed 	beq	10157d0 <XAxiDma_Resume+0x1bc>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1015818:	e1a00006 	mov	r0, r6
 101581c:	eb000266 	bl	10161bc <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1015820:	e2501000 	subs	r1, r0, #0
 1015824:	0affffed 	beq	10157e0 <XAxiDma_Resume+0x1cc>
					xdbg_printf(XDBG_DEBUG_ERROR,
 1015828:	e30c0fc0 	movw	r0, #53184	; 0xcfc0
					return XST_DMA_ERROR;
 101582c:	e3a04009 	mov	r4, #9
					xdbg_printf(XDBG_DEBUG_ERROR,
 1015830:	e3400106 	movt	r0, #262	; 0x106
 1015834:	fa0025b0 	blx	101eefc <printf>
			xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed to start"
 1015838:	e30c0fe0 	movw	r0, #53216	; 0xcfe0
 101583c:	e1a01004 	mov	r1, r4
 1015840:	e3400106 	movt	r0, #262	; 0x106
 1015844:	fa0025ac 	blx	101eefc <printf>
			return Status;
 1015848:	eaffffa6 	b	10156e8 <XAxiDma_Resume+0xd4>
	if (InstancePtr->HasMm2S) {
 101584c:	e5943004 	ldr	r3, [r4, #4]
 1015850:	e3530000 	cmp	r3, #0
 1015854:	0affff82 	beq	1015664 <XAxiDma_Resume+0x50>
 1015858:	eaffff7c 	b	1015650 <XAxiDma_Resume+0x3c>
			xdbg_printf(XDBG_DEBUG_ERROR,
 101585c:	e30c0f5c 	movw	r0, #53084	; 0xcf5c
 1015860:	e3400106 	movt	r0, #262	; 0x106
 1015864:	fa0025c9 	blx	101ef90 <puts>
			return 0;
 1015868:	eaffffad 	b	1015724 <XAxiDma_Resume+0x110>
			if(XAxiDma_HasSg(InstancePtr)) {
 101586c:	e5943010 	ldr	r3, [r4, #16]
 1015870:	e3530000 	cmp	r3, #0
 1015874:	1a00000b 	bne	10158a8 <XAxiDma_Resume+0x294>
	return *(volatile u32 *) Addr;
 1015878:	e5942014 	ldr	r2, [r4, #20]
 101587c:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1015880:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1015884:	e5823000 	str	r3, [r2]
			TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1015888:	e3a03001 	mov	r3, #1
 101588c:	e584301c 	str	r3, [r4, #28]
 1015890:	eaffffac 	b	1015748 <XAxiDma_Resume+0x134>
		xdbg_printf(XDBG_DEBUG_ERROR, "Start: Driver not initialized "
 1015894:	e30c0f9c 	movw	r0, #53148	; 0xcf9c
		return XST_NOT_SGDMA;
 1015898:	e3a04010 	mov	r4, #16
		xdbg_printf(XDBG_DEBUG_ERROR, "Start: Driver not initialized "
 101589c:	e3400106 	movt	r0, #262	; 0x106
 10158a0:	fa002595 	blx	101eefc <printf>
		if (Status != XST_SUCCESS) {
 10158a4:	eaffffe3 	b	1015838 <XAxiDma_Resume+0x224>
				Status = XAxiDma_BdRingStart(TxRingPtr);
 10158a8:	e2840014 	add	r0, r4, #20
 10158ac:	eb000242 	bl	10161bc <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 10158b0:	e2501000 	subs	r1, r0, #0
 10158b4:	0afffff3 	beq	1015888 <XAxiDma_Resume+0x274>
 10158b8:	eaffffda 	b	1015828 <XAxiDma_Resume+0x214>
	if (InstancePtr->HasMm2S) {
 10158bc:	e5942004 	ldr	r2, [r4, #4]
 10158c0:	e3520000 	cmp	r2, #0
 10158c4:	1affff61 	bne	1015650 <XAxiDma_Resume+0x3c>
 10158c8:	eaffff69 	b	1015674 <XAxiDma_Resume+0x60>

010158cc <XAxiDma_Busy>:
 *
 *****************************************************************************/
u32 XAxiDma_Busy(XAxiDma *InstancePtr, int Direction)
{

	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 10158cc:	e5903000 	ldr	r3, [r0]
 10158d0:	e0811081 	add	r1, r1, r1, lsl #1
 10158d4:	e0833201 	add	r3, r3, r1, lsl #4
	return *(volatile u32 *) Addr;
 10158d8:	e5930004 	ldr	r0, [r3, #4]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_SR_OFFSET) &
				XAXIDMA_IDLE_MASK) ? FALSE : TRUE);
 10158dc:	e2200002 	eor	r0, r0, #2
}
 10158e0:	e7e000d0 	ubfx	r0, r0, #1, #1
 10158e4:	e12fff1e 	bx	lr

010158e8 <XAxiDma_SelectKeyHole>:
 *****************************************************************************/
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 10158e8:	e0811081 	add	r1, r1, r1, lsl #1
 10158ec:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 10158f0:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 10158f4:	e1a01201 	lsl	r1, r1, #4
 10158f8:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_KEYHOLE_MASK;
 10158fc:	13833008 	orrne	r3, r3, #8
	else
		Value &= ~XAXIDMA_CR_KEYHOLE_MASK;
 1015900:	03c33008 	biceq	r3, r3, #8
	*LocalAddr = Value;
 1015904:	e7813000 	str	r3, [r1, r0]
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;

}
 1015908:	e3a00000 	mov	r0, #0
 101590c:	e12fff1e 	bx	lr

01015910 <XAxiDma_SelectCyclicMode>:
 *****************************************************************************/
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1015910:	e0811081 	add	r1, r1, r1, lsl #1
 1015914:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1015918:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 101591c:	e1a01201 	lsl	r1, r1, #4
	return *(volatile u32 *) Addr;
 1015920:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_CYCLIC_MASK;
 1015924:	13833010 	orrne	r3, r3, #16
	else
		Value &= ~XAXIDMA_CR_CYCLIC_MASK;
 1015928:	03c33010 	biceq	r3, r3, #16
	*LocalAddr = Value;
 101592c:	e7813000 	str	r3, [r1, r0]
	XAxiDma_WriteReg(InstancePtr->RegBase +
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;
}
 1015930:	e3a00000 	mov	r0, #0
 1015934:	e12fff1e 	bx	lr

01015938 <XAxiDma_SimpleTransfer>:
	u32 WordBits;
	int RingIndex = 0;

	/* If Scatter Gather is included then, cannot submit
	 */
	if (XAxiDma_HasSg(InstancePtr)) {
 1015938:	e590c010 	ldr	ip, [r0, #16]
{
 101593c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1015940:	e24dd00c 	sub	sp, sp, #12
	if (XAxiDma_HasSg(InstancePtr)) {
 1015944:	e35c0000 	cmp	ip, #0
 1015948:	1a00002f 	bne	1015a0c <XAxiDma_SimpleTransfer+0xd4>
							" supported\r\n");

		return XST_FAILURE;
	}

	if(Direction == XAXIDMA_DMA_TO_DEVICE){
 101594c:	e3530000 	cmp	r3, #0
 1015950:	1a000025 	bne	10159ec <XAxiDma_SimpleTransfer+0xb4>
		if ((Length < 1) ||
 1015954:	e3520000 	cmp	r2, #0
 1015958:	0a000028 	beq	1015a00 <XAxiDma_SimpleTransfer+0xc8>
 101595c:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 1015960:	e1530002 	cmp	r3, r2
 1015964:	3a000025 	bcc	1015a00 <XAxiDma_SimpleTransfer+0xc8>
			(Length > InstancePtr->TxBdRing.MaxTransferLen)) {
			return XST_INVALID_PARAM;
		}

		if (!InstancePtr->HasMm2S) {
 1015968:	e5903004 	ldr	r3, [r0, #4]
 101596c:	e3530000 	cmp	r3, #0
 1015970:	0a00004f 	beq	1015ab4 <XAxiDma_SimpleTransfer+0x17c>
		}

		/* If the engine is doing transfer, cannot submit
		 */

		if(!(XAxiDma_ReadReg(InstancePtr->TxBdRing.ChanBase,
 1015974:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1015978:	e593c004 	ldr	ip, [r3, #4]
 101597c:	e31c0001 	tst	ip, #1
 1015980:	1a000003 	bne	1015994 <XAxiDma_SimpleTransfer+0x5c>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1015984:	e590c000 	ldr	ip, [r0]
 1015988:	e59cc004 	ldr	ip, [ip, #4]
				XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK)) {
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 101598c:	e31c0002 	tst	ip, #2
 1015990:	0a000033 	beq	1015a64 <XAxiDma_SimpleTransfer+0x12c>
							"Engine is busy\r\n");
				return XST_FAILURE;
			}
		}

		if (!InstancePtr->MicroDmaMode) {
 1015994:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 1015998:	e35c0000 	cmp	ip, #0
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 101599c:	0590c028 	ldreq	ip, [r0, #40]	; 0x28
		}
		else {
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10159a0:	1300cfff 	movwne	ip, #4095	; 0xfff
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 10159a4:	024cc001 	subeq	ip, ip, #1
		}

		if ((BuffAddr & WordBits)) {
 10159a8:	e11c0001 	tst	ip, r1
 10159ac:	0a000002 	beq	10159bc <XAxiDma_SimpleTransfer+0x84>

			if (!InstancePtr->TxBdRing.HasDRE) {
 10159b0:	e590c024 	ldr	ip, [r0, #36]	; 0x24
 10159b4:	e35c0000 	cmp	ip, #0
 10159b8:	0a000038 	beq	1015aa0 <XAxiDma_SimpleTransfer+0x168>
		}


		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
				 XAXIDMA_DESTADDR_OFFSET, LOWER_32_BITS(BuffAddr));
		if (InstancePtr->AddrWidth > 32)
 10159bc:	e590074c 	ldr	r0, [r0, #1868]	; 0x74c
	*LocalAddr = Value;
 10159c0:	e5831018 	str	r1, [r3, #24]
 10159c4:	e3500020 	cmp	r0, #32
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
					XAXIDMA_BUFFLEN_OFFSET, Length);

	}

	return XST_SUCCESS;
 10159c8:	e3a00000 	mov	r0, #0
 10159cc:	c3a01000 	movgt	r1, #0
 10159d0:	c583101c 	strgt	r1, [r3, #28]
	return *(volatile u32 *) Addr;
 10159d4:	e5931000 	ldr	r1, [r3]
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10159d8:	e3811001 	orr	r1, r1, #1
	*LocalAddr = Value;
 10159dc:	e5831000 	str	r1, [r3]
 10159e0:	e5832028 	str	r2, [r3, #40]	; 0x28
}
 10159e4:	e28dd00c 	add	sp, sp, #12
 10159e8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 10159ec:	e3530001 	cmp	r3, #1
	return XST_SUCCESS;
 10159f0:	11a0000c 	movne	r0, ip
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 10159f4:	0a00000a 	beq	1015a24 <XAxiDma_SimpleTransfer+0xec>
}
 10159f8:	e28dd00c 	add	sp, sp, #12
 10159fc:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
			return XST_INVALID_PARAM;
 1015a00:	e3a0000f 	mov	r0, #15
}
 1015a04:	e28dd00c 	add	sp, sp, #12
 1015a08:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR, "Simple DMA mode is not"
 1015a0c:	e30d0050 	movw	r0, #53328	; 0xd050
 1015a10:	e3400106 	movt	r0, #262	; 0x106
 1015a14:	fa00255d 	blx	101ef90 <puts>
		return XST_FAILURE;
 1015a18:	e3a00001 	mov	r0, #1
}
 1015a1c:	e28dd00c 	add	sp, sp, #12
 1015a20:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		if ((Length < 1) ||
 1015a24:	e3520000 	cmp	r2, #0
 1015a28:	0afffff4 	beq	1015a00 <XAxiDma_SimpleTransfer+0xc8>
 1015a2c:	e590c09c 	ldr	ip, [r0, #156]	; 0x9c
 1015a30:	e15c0002 	cmp	ip, r2
 1015a34:	3afffff1 	bcc	1015a00 <XAxiDma_SimpleTransfer+0xc8>
		if (!InstancePtr->HasS2Mm) {
 1015a38:	e590c008 	ldr	ip, [r0, #8]
 1015a3c:	e35c0000 	cmp	ip, #0
 1015a40:	0a000020 	beq	1015ac8 <XAxiDma_SimpleTransfer+0x190>
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 1015a44:	e5903080 	ldr	r3, [r0, #128]	; 0x80
	return *(volatile u32 *) Addr;
 1015a48:	e593c004 	ldr	ip, [r3, #4]
 1015a4c:	e31c0001 	tst	ip, #1
 1015a50:	1a000008 	bne	1015a78 <XAxiDma_SimpleTransfer+0x140>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1015a54:	e590c000 	ldr	ip, [r0]
 1015a58:	e59cc034 	ldr	ip, [ip, #52]	; 0x34
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 1015a5c:	e31c0002 	tst	ip, #2
 1015a60:	1a000004 	bne	1015a78 <XAxiDma_SimpleTransfer+0x140>
				xdbg_printf(XDBG_DEBUG_ERROR,
 1015a64:	e30d0094 	movw	r0, #53396	; 0xd094
 1015a68:	e3400106 	movt	r0, #262	; 0x106
 1015a6c:	fa002547 	blx	101ef90 <puts>
				return XST_FAILURE;
 1015a70:	e3a00001 	mov	r0, #1
 1015a74:	eaffffdf 	b	10159f8 <XAxiDma_SimpleTransfer+0xc0>
		if (!InstancePtr->MicroDmaMode) {
 1015a78:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 1015a7c:	e35c0000 	cmp	ip, #0
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 1015a80:	0590c094 	ldreq	ip, [r0, #148]	; 0x94
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 1015a84:	1300cfff 	movwne	ip, #4095	; 0xfff
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 1015a88:	024cc001 	subeq	ip, ip, #1
		if ((BuffAddr & WordBits)) {
 1015a8c:	e11c0001 	tst	ip, r1
 1015a90:	0affffc9 	beq	10159bc <XAxiDma_SimpleTransfer+0x84>
			if (!InstancePtr->RxBdRing[RingIndex].HasDRE) {
 1015a94:	e590c090 	ldr	ip, [r0, #144]	; 0x90
 1015a98:	e35c0000 	cmp	ip, #0
 1015a9c:	1affffc6 	bne	10159bc <XAxiDma_SimpleTransfer+0x84>
				xdbg_printf(XDBG_DEBUG_ERROR,
 1015aa0:	e30d00a4 	movw	r0, #53412	; 0xd0a4
 1015aa4:	e3400106 	movt	r0, #262	; 0x106
 1015aa8:	fa002513 	blx	101eefc <printf>
				return XST_INVALID_PARAM;
 1015aac:	e3a0000f 	mov	r0, #15
 1015ab0:	eaffffd0 	b	10159f8 <XAxiDma_SimpleTransfer+0xc0>
			xdbg_printf(XDBG_DEBUG_ERROR, "MM2S channel is not"
 1015ab4:	e30d0074 	movw	r0, #53364	; 0xd074
 1015ab8:	e3400106 	movt	r0, #262	; 0x106
 1015abc:	fa002533 	blx	101ef90 <puts>
			return XST_FAILURE;
 1015ac0:	e3a00001 	mov	r0, #1
 1015ac4:	eaffffcb 	b	10159f8 <XAxiDma_SimpleTransfer+0xc0>
			xdbg_printf(XDBG_DEBUG_ERROR, "S2MM channel is not"
 1015ac8:	e30d00c8 	movw	r0, #53448	; 0xd0c8
 1015acc:	e58d3004 	str	r3, [sp, #4]
 1015ad0:	e3400106 	movt	r0, #262	; 0x106
 1015ad4:	fa00252d 	blx	101ef90 <puts>
			return XST_FAILURE;
 1015ad8:	e59d3004 	ldr	r3, [sp, #4]
 1015adc:	e1a00003 	mov	r0, r3
 1015ae0:	eaffffc4 	b	10159f8 <XAxiDma_SimpleTransfer+0xc0>

01015ae4 <XAxiDma_LookupConfig>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].DeviceId == DeviceId) {
 1015ae4:	e30d3bf8 	movw	r3, #56312	; 0xdbf8
 1015ae8:	e3403106 	movt	r3, #262	; 0x106
 1015aec:	e5932000 	ldr	r2, [r3]
 1015af0:	e1500002 	cmp	r0, r2
 1015af4:	0a000004 	beq	1015b0c <XAxiDma_LookupConfig+0x28>
 1015af8:	e5b32044 	ldr	r2, [r3, #68]!	; 0x44
 1015afc:	e1500002 	cmp	r0, r2
 1015b00:	01a00003 	moveq	r0, r3
 1015b04:	13a00000 	movne	r0, #0
 1015b08:	e12fff1e 	bx	lr
 1015b0c:	e1a00003 	mov	r0, r3
			break;
		}
	}

	return CfgPtr;
}
 1015b10:	e12fff1e 	bx	lr

01015b14 <XAxiDma_LookupConfigBaseAddr>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].BaseAddr == Baseaddr) {
 1015b14:	e30d3bf8 	movw	r3, #56312	; 0xdbf8
 1015b18:	e3403106 	movt	r3, #262	; 0x106
 1015b1c:	e5932004 	ldr	r2, [r3, #4]
 1015b20:	e1500002 	cmp	r0, r2
 1015b24:	0a000004 	beq	1015b3c <XAxiDma_LookupConfigBaseAddr+0x28>
 1015b28:	e5932048 	ldr	r2, [r3, #72]	; 0x48
 1015b2c:	e1500002 	cmp	r0, r2
 1015b30:	02830044 	addeq	r0, r3, #68	; 0x44
 1015b34:	13a00000 	movne	r0, #0
 1015b38:	e12fff1e 	bx	lr
 1015b3c:	e1a00003 	mov	r0, r3
			break;
		}
	}

	return CfgPtr;
}
 1015b40:	e12fff1e 	bx	lr

01015b44 <XAxiDma_Selftest>:
* @note
*     None.
*
******************************************************************************/
int XAxiDma_Selftest(XAxiDma * InstancePtr)
{
 1015b44:	e92d4070 	push	{r4, r5, r6, lr}
	int TimeOut;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1015b48:	e2505000 	subs	r5, r0, #0
 1015b4c:	0a00000e 	beq	1015b8c <XAxiDma_Selftest+0x48>
 1015b50:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1015b54:	e3a02000 	mov	r2, #0
 1015b58:	e340310c 	movt	r3, #268	; 0x10c

	XAxiDma_Reset(InstancePtr);
 1015b5c:	e3a04f7d 	mov	r4, #500	; 0x1f4
	Xil_AssertNonvoid(InstancePtr != NULL);
 1015b60:	e5832000 	str	r2, [r3]
	XAxiDma_Reset(InstancePtr);
 1015b64:	ebfffd97 	bl	10151c8 <XAxiDma_Reset>

	/* At the initialization time, hardware should finish reset quickly
	 */
	TimeOut = XAXIDMA_RESET_TIMEOUT;

	while (TimeOut) {
 1015b68:	ea000001 	b	1015b74 <XAxiDma_Selftest+0x30>
 1015b6c:	e2544001 	subs	r4, r4, #1
 1015b70:	0a00000f 	beq	1015bb4 <XAxiDma_Selftest+0x70>

		if(XAxiDma_ResetIsDone(InstancePtr)) {
 1015b74:	e1a00005 	mov	r0, r5
 1015b78:	ebfffdd7 	bl	10152dc <XAxiDma_ResetIsDone>
 1015b7c:	e3500000 	cmp	r0, #0
 1015b80:	0afffff9 	beq	1015b6c <XAxiDma_Selftest+0x28>
	}

	if (!TimeOut)
		return XST_FAILURE;

	return XST_SUCCESS;
 1015b84:	e3a00000 	mov	r0, #0
}
 1015b88:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1015b8c:	e30d00e8 	movw	r0, #53480	; 0xd0e8
 1015b90:	e3a01056 	mov	r1, #86	; 0x56
 1015b94:	e3400106 	movt	r0, #262	; 0x106
 1015b98:	eb001222 	bl	101a428 <Xil_Assert>
 1015b9c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1015ba0:	e3a02001 	mov	r2, #1
 1015ba4:	e340310c 	movt	r3, #268	; 0x10c
 1015ba8:	e1a00005 	mov	r0, r5
 1015bac:	e5832000 	str	r2, [r3]
 1015bb0:	e8bd8070 	pop	{r4, r5, r6, pc}
		return XST_FAILURE;
 1015bb4:	e3a00001 	mov	r0, #1
 1015bb8:	e8bd8070 	pop	{r4, r5, r6, pc}

01015bbc <XAxiDma_UpdateBdRingCDesc>:
	UINTPTR RegBase;
	UINTPTR BdPtr;
	int RingIndex = RingPtr->RingIndex;

	/* BD list has yet to be created for this channel */
	if (RingPtr->AllCnt == 0) {
 1015bbc:	e5902060 	ldr	r2, [r0, #96]	; 0x60
{
 1015bc0:	e92d4010 	push	{r4, lr}
	if (RingPtr->AllCnt == 0) {
 1015bc4:	e3520000 	cmp	r2, #0
 1015bc8:	0a000043 	beq	1015cdc <XAxiDma_UpdateBdRingCDesc+0x120>

		return XST_DMA_SG_NO_LIST;
	}

	/* Do nothing if already started */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1015bcc:	e5902008 	ldr	r2, [r0, #8]
 1015bd0:	e1a03000 	mov	r3, r0
 1015bd4:	e3520001 	cmp	r2, #1
 1015bd8:	0a000027 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
		 * transferring)
		 */
		return XST_SUCCESS;
	}

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1015bdc:	e590c000 	ldr	ip, [r0]
 1015be0:	e59c2004 	ldr	r2, [ip, #4]
 1015be4:	e3120001 	tst	r2, #1
 1015be8:	0a000023 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
		RegBase = RingPtr->ChanBase;

		/* Put a valid BD pointer in the current BD pointer register
		 * So, the hardware is ready to go when tail BD pointer is updated
		 */
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1015bec:	e5901048 	ldr	r1, [r0, #72]	; 0x48
	int RingIndex = RingPtr->RingIndex;
 1015bf0:	e5904064 	ldr	r4, [r0, #100]	; 0x64

		if (!XAxiDma_BdHwCompleted(BdPtr)) {
 1015bf4:	e591201c 	ldr	r2, [r1, #28]
 1015bf8:	e3520000 	cmp	r2, #0
 1015bfc:	ba000025 	blt	1015c98 <XAxiDma_UpdateBdRingCDesc+0xdc>
			if (RingPtr->IsRxChannel) {
 1015c00:	e590e024 	ldr	lr, [r0, #36]	; 0x24
 1015c04:	e5900004 	ldr	r0, [r0, #4]
 1015c08:	e5932020 	ldr	r2, [r3, #32]
 1015c0c:	e041100e 	sub	r1, r1, lr
 1015c10:	e5933018 	ldr	r3, [r3, #24]
 1015c14:	e3500000 	cmp	r0, #0
 1015c18:	e0811002 	add	r1, r1, r2
 1015c1c:	e3c1103f 	bic	r1, r1, #63	; 0x3f
 1015c20:	0a000017 	beq	1015c84 <XAxiDma_UpdateBdRingCDesc+0xc8>
				if (!RingIndex) {
 1015c24:	e3540000 	cmp	r4, #0
 1015c28:	1a000030 	bne	1015cf0 <XAxiDma_UpdateBdRingCDesc+0x134>
					XAxiDma_WriteReg(RegBase,
							 XAXIDMA_CDESC_OFFSET,
							 (XAXIDMA_VIRT_TO_PHYS(BdPtr) & XAXIDMA_DESC_LSB_MASK));
					if (RingPtr->Addr_ext)
 1015c2c:	e3530000 	cmp	r3, #0
	*LocalAddr = Value;
 1015c30:	e58c1008 	str	r1, [ip, #8]
 1015c34:	0a000010 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
 1015c38:	e58c400c 	str	r4, [ip, #12]
			}
		}

	}

	return XST_SUCCESS;
 1015c3c:	e1a00004 	mov	r0, r4
 1015c40:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->IsRxChannel) {
 1015c44:	e5931020 	ldr	r1, [r3, #32]
 1015c48:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1015c4c:	e5930004 	ldr	r0, [r3, #4]
 1015c50:	e5933018 	ldr	r3, [r3, #24]
 1015c54:	e041100e 	sub	r1, r1, lr
 1015c58:	e3500000 	cmp	r0, #0
 1015c5c:	e0812002 	add	r2, r1, r2
 1015c60:	e3c2203f 	bic	r2, r2, #63	; 0x3f
 1015c64:	0a00002b 	beq	1015d18 <XAxiDma_UpdateBdRingCDesc+0x15c>
						if (!RingIndex) {
 1015c68:	e3540000 	cmp	r4, #0
 1015c6c:	1a00002d 	bne	1015d28 <XAxiDma_UpdateBdRingCDesc+0x16c>
							if (RingPtr->Addr_ext)
 1015c70:	e3530000 	cmp	r3, #0
 1015c74:	e58c2008 	str	r2, [ip, #8]
 1015c78:	1affffee 	bne	1015c38 <XAxiDma_UpdateBdRingCDesc+0x7c>
		return XST_SUCCESS;
 1015c7c:	e3a00000 	mov	r0, #0
 1015c80:	e8bd8010 	pop	{r4, pc}
				if (RingPtr->Addr_ext)
 1015c84:	e3530000 	cmp	r3, #0
 1015c88:	e58c1008 	str	r1, [ip, #8]
 1015c8c:	0afffffa 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
 1015c90:	e58c000c 	str	r0, [ip, #12]
}
 1015c94:	e8bd8010 	pop	{r4, pc}
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1015c98:	e590e028 	ldr	lr, [r0, #40]	; 0x28
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1015c9c:	e1a02001 	mov	r2, r1
 1015ca0:	ea000002 	b	1015cb0 <XAxiDma_UpdateBdRingCDesc+0xf4>
				if (!XAxiDma_BdHwCompleted(BdPtr)) {
 1015ca4:	e592001c 	ldr	r0, [r2, #28]
 1015ca8:	e3500000 	cmp	r0, #0
 1015cac:	aaffffe4 	bge	1015c44 <XAxiDma_UpdateBdRingCDesc+0x88>
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1015cb0:	e15e0002 	cmp	lr, r2
 1015cb4:	85930030 	ldrhi	r0, [r3, #48]	; 0x30
 1015cb8:	95932024 	ldrls	r2, [r3, #36]	; 0x24
 1015cbc:	80822000 	addhi	r2, r2, r0
				if ((UINTPTR)BdPtr == (UINTPTR) RingPtr->BdaRestart) {
 1015cc0:	e1520001 	cmp	r2, r1
 1015cc4:	1afffff6 	bne	1015ca4 <XAxiDma_UpdateBdRingCDesc+0xe8>
					xdbg_printf(XDBG_DEBUG_ERROR,
 1015cc8:	e30d0114 	movw	r0, #53524	; 0xd114
 1015ccc:	e3400106 	movt	r0, #262	; 0x106
 1015cd0:	fa0024ae 	blx	101ef90 <puts>
					return XST_DMA_ERROR;
 1015cd4:	e3a00009 	mov	r0, #9
 1015cd8:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: no bds\r\n");
 1015cdc:	e30d00fc 	movw	r0, #53500	; 0xd0fc
 1015ce0:	e3400106 	movt	r0, #262	; 0x106
 1015ce4:	fa0024a9 	blx	101ef90 <puts>
		return XST_DMA_SG_NO_LIST;
 1015ce8:	e300020b 	movw	r0, #523	; 0x20b
 1015cec:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->Addr_ext)
 1015cf0:	e3530000 	cmp	r3, #0
					XAxiDma_WriteReg(RegBase,
 1015cf4:	e2844001 	add	r4, r4, #1
 1015cf8:	e78c1284 	str	r1, [ip, r4, lsl #5]
 1015cfc:	e1a04284 	lsl	r4, r4, #5
					if (RingPtr->Addr_ext)
 1015d00:	0affffdd 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
								XAxiDma_WriteReg(RegBase,
 1015d04:	e2444040 	sub	r4, r4, #64	; 0x40
 1015d08:	e28cc044 	add	ip, ip, #68	; 0x44
 1015d0c:	e3a00000 	mov	r0, #0
 1015d10:	e784000c 	str	r0, [r4, ip]
 1015d14:	e8bd8010 	pop	{r4, pc}
						if (RingPtr->Addr_ext)
 1015d18:	e3530000 	cmp	r3, #0
 1015d1c:	e58c2008 	str	r2, [ip, #8]
 1015d20:	0affffd5 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
 1015d24:	eaffffd9 	b	1015c90 <XAxiDma_UpdateBdRingCDesc+0xd4>
							if (RingPtr->Addr_ext)
 1015d28:	e3530000 	cmp	r3, #0
							XAxiDma_WriteReg(RegBase,
 1015d2c:	e2844001 	add	r4, r4, #1
 1015d30:	e78c2284 	str	r2, [ip, r4, lsl #5]
 1015d34:	e1a04284 	lsl	r4, r4, #5
							if (RingPtr->Addr_ext)
 1015d38:	0affffcf 	beq	1015c7c <XAxiDma_UpdateBdRingCDesc+0xc0>
 1015d3c:	eafffff0 	b	1015d04 <XAxiDma_UpdateBdRingCDesc+0x148>

01015d40 <XAxiDma_BdRingCreate>:
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing *RingPtr, UINTPTR PhysAddr,
			UINTPTR VirtAddr, u32 Alignment, int BdCount)
{
 1015d40:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1015d44:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
	int i;
	UINTPTR BdVirtAddr;
	UINTPTR BdPhysAddr;

	if (BdCount <= 0) {
 1015d48:	e3560000 	cmp	r6, #0
 1015d4c:	da000078 	ble	1015f34 <XAxiDma_BdRingCreate+0x1f4>
	RingPtr->PreCnt = 0;
	RingPtr->PostCnt = 0;
	RingPtr->Cyclic = 0;

	/* Make sure Alignment parameter meets minimum requirements */
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 1015d50:	e353003f 	cmp	r3, #63	; 0x3f
 1015d54:	e1a05003 	mov	r5, r3
	RingPtr->AllCnt = 0;
 1015d58:	e3a03000 	mov	r3, #0
 1015d5c:	e1a04000 	mov	r4, r0
 1015d60:	e5803060 	str	r3, [r0, #96]	; 0x60
	RingPtr->FreeCnt = 0;
 1015d64:	e5803050 	str	r3, [r0, #80]	; 0x50
	RingPtr->HwCnt = 0;
 1015d68:	e5803058 	str	r3, [r0, #88]	; 0x58
	RingPtr->PreCnt = 0;
 1015d6c:	e5803054 	str	r3, [r0, #84]	; 0x54
	RingPtr->PostCnt = 0;
 1015d70:	e580305c 	str	r3, [r0, #92]	; 0x5c
	RingPtr->Cyclic = 0;
 1015d74:	e5803068 	str	r3, [r0, #104]	; 0x68
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 1015d78:	9a000059 	bls	1015ee4 <XAxiDma_BdRingCreate+0x1a4>

		return XST_INVALID_PARAM;
	}

	/* Make sure Alignment is a power of 2 */
	if ((Alignment - 1) & Alignment) {
 1015d7c:	e2453001 	sub	r3, r5, #1
 1015d80:	e1130005 	tst	r3, r5
 1015d84:	1a000064 	bne	1015f1c <XAxiDma_BdRingCreate+0x1dc>

		return XST_INVALID_PARAM;
	}

	/* Make sure PhysAddr and VirtAddr are on same Alignment */
	if ((PhysAddr % Alignment) || (VirtAddr % Alignment)) {
 1015d88:	e1a09001 	mov	r9, r1
 1015d8c:	e1a01005 	mov	r1, r5
 1015d90:	e1a00009 	mov	r0, r9
 1015d94:	e1a07002 	mov	r7, r2
 1015d98:	fa001a2b 	blx	101c64c <__aeabi_uidivmod>
 1015d9c:	e3510000 	cmp	r1, #0
 1015da0:	1a000047 	bne	1015ec4 <XAxiDma_BdRingCreate+0x184>
 1015da4:	e1a01005 	mov	r1, r5
 1015da8:	e1a00007 	mov	r0, r7
 1015dac:	fa001a26 	blx	101c64c <__aeabi_uidivmod>
 1015db0:	e2518000 	subs	r8, r1, #0
 1015db4:	1a000042 	bne	1015ec4 <XAxiDma_BdRingCreate+0x184>
		return XST_INVALID_PARAM;
	}

	/* Compute how many bytes will be between the start of adjacent BDs */
	RingPtr->Separation =
		(sizeof(XAxiDma_Bd) + (Alignment - 1)) & ~(Alignment - 1);
 1015db8:	e285303f 	add	r3, r5, #63	; 0x3f
 1015dbc:	e2655000 	rsb	r5, r5, #0
 1015dc0:	e0055003 	and	r5, r5, r3

	/* Must make sure the ring doesn't span address 0x00000000. If it does,
	 * then the next/prev BD traversal macros will fail.
	 */
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1015dc4:	e2473001 	sub	r3, r7, #1
 1015dc8:	e0020695 	mul	r2, r5, r6
	RingPtr->Separation =
 1015dcc:	e5845030 	str	r5, [r4, #48]	; 0x30
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1015dd0:	e0833002 	add	r3, r3, r2
 1015dd4:	e1530007 	cmp	r3, r7
 1015dd8:	3a000049 	bcc	1015f04 <XAxiDma_BdRingCreate+0x1c4>
	 *  - Clear the entire space
	 *  - Setup each BD's next pointer with the physical address of the
	 *    next BD
	 *  - Put hardware information in each BD
	 */
	memset((void *) VirtAddr, 0, (RingPtr->Separation * BdCount));
 1015ddc:	e1a00007 	mov	r0, r7
 1015de0:	fa0023f2 	blx	101edb0 <memset>

	BdVirtAddr = VirtAddr;
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1015de4:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1015de8:	e3560001 	cmp	r6, #1
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1015dec:	e083a009 	add	sl, r3, r9
	for (i = 1; i < BdCount; i++) {
 1015df0:	0a000055 	beq	1015f4c <XAxiDma_BdRingCreate+0x20c>
 1015df4:	e1a05007 	mov	r5, r7
 1015df8:	e3a0b001 	mov	fp, #1
		/* Put hardware information in the BDs
		 */
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
				(u32)RingPtr->HasStsCntrlStrm);

		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015dfc:	e5940010 	ldr	r0, [r4, #16]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1015e00:	e3cac03f 	bic	ip, sl, #63	; 0x3f
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e04:	e5943014 	ldr	r3, [r4, #20]
		    (((u32)(RingPtr->HasDRE)) << XAXIDMA_BD_HAS_DRE_SHIFT) |
		    RingPtr->DataWidth);

		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1015e08:	e3a01034 	mov	r1, #52	; 0x34
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1015e0c:	e594200c 	ldr	r2, [r4, #12]
	for (i = 1; i < BdCount; i++) {
 1015e10:	e28bb001 	add	fp, fp, #1
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1015e14:	e5858004 	str	r8, [r5, #4]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1015e18:	e585c000 	str	ip, [r5]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e1c:	e1833400 	orr	r3, r3, r0, lsl #8
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1015e20:	e5852038 	str	r2, [r5, #56]	; 0x38
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1015e24:	e1a00005 	mov	r0, r5
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e28:	e585303c 	str	r3, [r5, #60]	; 0x3c
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1015e2c:	eb0011fe 	bl	101a62c <Xil_DCacheFlushRange>
		BdVirtAddr += RingPtr->Separation;
 1015e30:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1015e34:	e156000b 	cmp	r6, fp
		BdVirtAddr += RingPtr->Separation;
 1015e38:	e0855003 	add	r5, r5, r3
		BdPhysAddr += RingPtr->Separation;
 1015e3c:	e08aa003 	add	sl, sl, r3
	for (i = 1; i < BdCount; i++) {
 1015e40:	1affffed 	bne	1015dfc <XAxiDma_BdRingCreate+0xbc>
 1015e44:	e1a0e005 	mov	lr, r5

	/* Setup the last BD's hardware information */
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
		(u32)RingPtr->HasStsCntrlStrm);

	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e48:	e5941010 	ldr	r1, [r4, #16]
	/* Setup and initialize pointers and counters */
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
	RingPtr->FirstBdAddr = VirtAddr;
	RingPtr->FirstBdPhysAddr = PhysAddr;
	RingPtr->LastBdAddr = BdVirtAddr;
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1015e4c:	e0853003 	add	r3, r5, r3
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e50:	e5942014 	ldr	r2, [r4, #20]
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1015e54:	e0433007 	sub	r3, r3, r7
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1015e58:	e594000c 	ldr	r0, [r4, #12]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1015e5c:	e3c9c03f 	bic	ip, r9, #63	; 0x3f
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1015e60:	e3a08000 	mov	r8, #0
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1015e64:	e58ec000 	str	ip, [lr]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1015e68:	e5858004 	str	r8, [r5, #4]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e6c:	e1822401 	orr	r2, r2, r1, lsl #8
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1015e70:	e3a01002 	mov	r1, #2
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1015e74:	e5850038 	str	r0, [r5, #56]	; 0x38
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1015e78:	e3a00040 	mov	r0, #64	; 0x40
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1015e7c:	e585203c 	str	r2, [r5, #60]	; 0x3c
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1015e80:	e584302c 	str	r3, [r4, #44]	; 0x2c
	RingPtr->FirstBdAddr = VirtAddr;
 1015e84:	e5847024 	str	r7, [r4, #36]	; 0x24
	RingPtr->FirstBdPhysAddr = PhysAddr;
 1015e88:	e5849020 	str	r9, [r4, #32]
	RingPtr->LastBdAddr = BdVirtAddr;
 1015e8c:	e5845028 	str	r5, [r4, #40]	; 0x28
	RingPtr->AllCnt = BdCount;
 1015e90:	e5846060 	str	r6, [r4, #96]	; 0x60
	RingPtr->FreeCnt = BdCount;
 1015e94:	e5846050 	str	r6, [r4, #80]	; 0x50
	RingPtr->FreeHead = (XAxiDma_Bd *) VirtAddr;
 1015e98:	e5847034 	str	r7, [r4, #52]	; 0x34
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
 1015e9c:	e5847038 	str	r7, [r4, #56]	; 0x38
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
 1015ea0:	e584703c 	str	r7, [r4, #60]	; 0x3c
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
 1015ea4:	e5847040 	str	r7, [r4, #64]	; 0x40
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
 1015ea8:	e5847044 	str	r7, [r4, #68]	; 0x44
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
 1015eac:	e5847048 	str	r7, [r4, #72]	; 0x48
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1015eb0:	e5841008 	str	r1, [r4, #8]
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1015eb4:	fa001f79 	blx	101dca0 <malloc>
 1015eb8:	e584004c 	str	r0, [r4, #76]	; 0x4c

	return XST_SUCCESS;
}
 1015ebc:	e1a00008 	mov	r0, r8
 1015ec0:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: Physical address"
 1015ec4:	e30d01d0 	movw	r0, #53712	; 0xd1d0
 1015ec8:	e1a02007 	mov	r2, r7
 1015ecc:	e1a01009 	mov	r1, r9
		return XST_INVALID_PARAM;
 1015ed0:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: Physical address"
 1015ed4:	e3400106 	movt	r0, #262	; 0x106
 1015ed8:	fa002407 	blx	101eefc <printf>
}
 1015edc:	e1a00008 	mov	r0, r8
 1015ee0:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment too "
 1015ee4:	e30d0168 	movw	r0, #53608	; 0xd168
 1015ee8:	e1a01005 	mov	r1, r5
 1015eec:	e3a02040 	mov	r2, #64	; 0x40
		return XST_INVALID_PARAM;
 1015ef0:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment too "
 1015ef4:	e3400106 	movt	r0, #262	; 0x106
 1015ef8:	fa0023ff 	blx	101eefc <printf>
}
 1015efc:	e1a00008 	mov	r0, r8
 1015f00:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
 1015f04:	e30d0224 	movw	r0, #53796	; 0xd224
		return XST_DMA_SG_LIST_ERROR;
 1015f08:	e300820e 	movw	r8, #526	; 0x20e
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
 1015f0c:	e3400106 	movt	r0, #262	; 0x106
 1015f10:	fa00241e 	blx	101ef90 <puts>
}
 1015f14:	e1a00008 	mov	r0, r8
 1015f18:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment not"
 1015f1c:	e30d01a8 	movw	r0, #53672	; 0xd1a8
 1015f20:	e1a01005 	mov	r1, r5
 1015f24:	e3400106 	movt	r0, #262	; 0x106
		return XST_INVALID_PARAM;
 1015f28:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment not"
 1015f2c:	fa0023f2 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 1015f30:	eaffffe1 	b	1015ebc <XAxiDma_BdRingCreate+0x17c>
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: non-positive BD"
 1015f34:	e30d013c 	movw	r0, #53564	; 0xd13c
 1015f38:	e1a01006 	mov	r1, r6
 1015f3c:	e3400106 	movt	r0, #262	; 0x106
		return XST_INVALID_PARAM;
 1015f40:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: non-positive BD"
 1015f44:	fa0023ec 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 1015f48:	eaffffdb 	b	1015ebc <XAxiDma_BdRingCreate+0x17c>
	for (i = 1; i < BdCount; i++) {
 1015f4c:	e1a0e007 	mov	lr, r7
 1015f50:	e1a05007 	mov	r5, r7
 1015f54:	eaffffbb 	b	1015e48 <XAxiDma_BdRingCreate+0x108>

01015f58 <XAxiDma_BdRingClone>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr)
{
 1015f58:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1015f5c:	e24dd044 	sub	sp, sp, #68	; 0x44
	UINTPTR CurBd;
	u32 Save;
	XAxiDma_Bd TmpBd;

	/* Can't do this function if there isn't a ring */
	if (RingPtr->AllCnt == 0) {
 1015f60:	e5905060 	ldr	r5, [r0, #96]	; 0x60
 1015f64:	e3550000 	cmp	r5, #0
 1015f68:	0a00003d 	beq	1016064 <XAxiDma_BdRingClone+0x10c>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't do this function with the channel running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1015f6c:	e5903008 	ldr	r3, [r0, #8]
 1015f70:	e1a06000 	mov	r6, r0
 1015f74:	e3530001 	cmp	r3, #1
 1015f78:	0a00003f 	beq	101607c <XAxiDma_BdRingClone+0x124>

		return XST_DEVICE_IS_STARTED;
	}

	/* Can't do this function with some of the BDs in use */
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1015f7c:	e5903050 	ldr	r3, [r0, #80]	; 0x50
 1015f80:	e1550003 	cmp	r5, r3
	}

	/* Make a copy of the template then modify it by clearing
	 * the complete bit in status/control field
	 */
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1015f84:	01a0c001 	moveq	ip, r1
 1015f88:	01a0400d 	moveq	r4, sp
 1015f8c:	028c7040 	addeq	r7, ip, #64	; 0x40
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1015f90:	1a00002b 	bne	1016044 <XAxiDma_BdRingClone+0xec>
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1015f94:	e59c0000 	ldr	r0, [ip]
 1015f98:	e28cc010 	add	ip, ip, #16
 1015f9c:	e51c100c 	ldr	r1, [ip, #-12]
 1015fa0:	e1a0e004 	mov	lr, r4
 1015fa4:	e51c2008 	ldr	r2, [ip, #-8]
 1015fa8:	e2844010 	add	r4, r4, #16
 1015fac:	e51c3004 	ldr	r3, [ip, #-4]
 1015fb0:	e15c0007 	cmp	ip, r7
 1015fb4:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
 1015fb8:	1afffff5 	bne	1015f94 <XAxiDma_BdRingClone+0x3c>

	Save = XAxiDma_BdRead(&TmpBd, XAXIDMA_BD_STS_OFFSET);
 1015fbc:	e59d301c 	ldr	r3, [sp, #28]
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);

	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1015fc0:	e3550000 	cmp	r5, #0
 1015fc4:	c3a05000 	movgt	r5, #0
 1015fc8:	c28d7038 	addgt	r7, sp, #56	; 0x38
 1015fcc:	e5964024 	ldr	r4, [r6, #36]	; 0x24
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1015fd0:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);
 1015fd4:	e58d301c 	str	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1015fd8:	da000016 	ble	1016038 <XAxiDma_BdRingClone+0xe0>
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {

		memcpy((void *)((UINTPTR)CurBd + XAXIDMA_BD_START_CLEAR),
 1015fdc:	e28d3008 	add	r3, sp, #8
 1015fe0:	e2842008 	add	r2, r4, #8
 1015fe4:	e593e000 	ldr	lr, [r3]
 1015fe8:	e2833010 	add	r3, r3, #16
 1015fec:	e513c00c 	ldr	ip, [r3, #-12]
 1015ff0:	e2822010 	add	r2, r2, #16
 1015ff4:	e5130008 	ldr	r0, [r3, #-8]
 1015ff8:	e5131004 	ldr	r1, [r3, #-4]
 1015ffc:	e1530007 	cmp	r3, r7
 1016000:	e502e010 	str	lr, [r2, #-16]
 1016004:	e502c00c 	str	ip, [r2, #-12]
 1016008:	e5020008 	str	r0, [r2, #-8]
 101600c:	e5021004 	str	r1, [r2, #-4]
 1016010:	1afffff3 	bne	1015fe4 <XAxiDma_BdRingClone+0x8c>
		    (void *)((UINTPTR)(&TmpBd) + XAXIDMA_BD_START_CLEAR),
		    XAXIDMA_BD_BYTES_TO_CLEAR);

		XAXIDMA_CACHE_FLUSH(CurBd);
 1016014:	e1a00004 	mov	r0, r4
 1016018:	e3a01034 	mov	r1, #52	; 0x34
 101601c:	eb001182 	bl	101a62c <Xil_DCacheFlushRange>
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1016020:	e5962060 	ldr	r2, [r6, #96]	; 0x60
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1016024:	e2855001 	add	r5, r5, #1
 1016028:	e5963030 	ldr	r3, [r6, #48]	; 0x30
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 101602c:	e1520005 	cmp	r2, r5
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1016030:	e0844003 	add	r4, r4, r3
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1016034:	caffffe8 	bgt	1015fdc <XAxiDma_BdRingClone+0x84>
	}

	return XST_SUCCESS;
 1016038:	e3a00000 	mov	r0, #0
}
 101603c:	e28dd044 	add	sp, sp, #68	; 0x44
 1016040:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: some bds already "
 1016044:	e30d0294 	movw	r0, #53908	; 0xd294
 1016048:	e1a02005 	mov	r2, r5
 101604c:	e1a01003 	mov	r1, r3
 1016050:	e3400106 	movt	r0, #262	; 0x106
 1016054:	fa0023a8 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016058:	e300020e 	movw	r0, #526	; 0x20e
}
 101605c:	e28dd044 	add	sp, sp, #68	; 0x44
 1016060:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: no bds\r\n");
 1016064:	e30d0248 	movw	r0, #53832	; 0xd248
 1016068:	e3400106 	movt	r0, #262	; 0x106
 101606c:	fa0023c7 	blx	101ef90 <puts>
		return XST_DMA_SG_NO_LIST;
 1016070:	e300020b 	movw	r0, #523	; 0x20b
}
 1016074:	e28dd044 	add	sp, sp, #68	; 0x44
 1016078:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: bd ring started "
 101607c:	e30d0260 	movw	r0, #53856	; 0xd260
 1016080:	e3400106 	movt	r0, #262	; 0x106
 1016084:	fa0023c1 	blx	101ef90 <puts>
		return XST_DEVICE_IS_STARTED;
 1016088:	e3a00005 	mov	r0, #5
 101608c:	eaffffea 	b	101603c <XAxiDma_BdRingClone+0xe4>

01016090 <XAxiDma_StartBdRingHw>:
int XAxiDma_StartBdRingHw(XAxiDma_BdRing * RingPtr)
{
	UINTPTR RegBase;
	int RingIndex = RingPtr->RingIndex;

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1016090:	e5903000 	ldr	r3, [r0]
{
 1016094:	e92d4070 	push	{r4, r5, r6, lr}
	int RingIndex = RingPtr->RingIndex;
 1016098:	e5906064 	ldr	r6, [r0, #100]	; 0x64
	return *(volatile u32 *) Addr;
 101609c:	e5932004 	ldr	r2, [r3, #4]
	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 10160a0:	e3120001 	tst	r2, #1
 10160a4:	15932000 	ldrne	r2, [r3]
		/* Start the hardware
		*/
		RegBase = RingPtr->ChanBase;
		XAxiDma_WriteReg(RegBase, XAXIDMA_CR_OFFSET,
 10160a8:	13822001 	orrne	r2, r2, #1
	*LocalAddr = Value;
 10160ac:	15832000 	strne	r2, [r3]
	return *(volatile u32 *) Addr;
 10160b0:	e5933004 	ldr	r3, [r3, #4]
			XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET)
			| XAXIDMA_CR_RUNSTOP_MASK);
	}

	if (XAxiDma_BdRingHwIsStarted(RingPtr)) {
 10160b4:	e2135001 	ands	r5, r3, #1
 10160b8:	1a000026 	bne	1016158 <XAxiDma_StartBdRingHw+0xc8>
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;

		/* If there are unprocessed BDs then we want the channel to begin
		 * processing right away
		 */
		if (RingPtr->HwCnt > 0) {
 10160bc:	e5903058 	ldr	r3, [r0, #88]	; 0x58
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10160c0:	e3a02001 	mov	r2, #1
 10160c4:	e5802008 	str	r2, [r0, #8]
		if (RingPtr->HwCnt > 0) {
 10160c8:	e3530000 	cmp	r3, #0
 10160cc:	da00001f 	ble	1016150 <XAxiDma_StartBdRingHw+0xc0>

			XAXIDMA_CACHE_INVALIDATE(RingPtr->HwTail);
 10160d0:	e1a04000 	mov	r4, r0
 10160d4:	e3a01034 	mov	r1, #52	; 0x34
 10160d8:	e5900040 	ldr	r0, [r0, #64]	; 0x40
 10160dc:	eb001105 	bl	101a4f8 <Xil_DCacheInvalidateRange>
			if (RingPtr->Cyclic) {
 10160e0:	e5942068 	ldr	r2, [r4, #104]	; 0x68
 10160e4:	e3520000 	cmp	r2, #0
 10160e8:	1a00001c 	bne	1016160 <XAxiDma_StartBdRingHw+0xd0>
							 XAXIDMA_TDESC_MSB_OFFSET,
							 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->CyclicBd)));
				return XST_SUCCESS;
			}

			if ((XAxiDma_BdRead(RingPtr->HwTail,
 10160ec:	e5943040 	ldr	r3, [r4, #64]	; 0x40
 10160f0:	e593101c 	ldr	r1, [r3, #28]
 10160f4:	e3510000 	cmp	r1, #0
 10160f8:	ba000014 	blt	1016150 <XAxiDma_StartBdRingHw+0xc0>
				    XAXIDMA_BD_STS_OFFSET) &
				XAXIDMA_BD_STS_COMPLETE_MASK) == 0) {
				if (RingPtr->IsRxChannel) {
 10160fc:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 1016100:	e5940004 	ldr	r0, [r4, #4]
 1016104:	e594c020 	ldr	ip, [r4, #32]
 1016108:	e0433001 	sub	r3, r3, r1
 101610c:	e594e018 	ldr	lr, [r4, #24]
 1016110:	e3500000 	cmp	r0, #0
 1016114:	e5941000 	ldr	r1, [r4]
 1016118:	e083300c 	add	r3, r3, ip
 101611c:	e3c3303f 	bic	r3, r3, #63	; 0x3f
 1016120:	0a000007 	beq	1016144 <XAxiDma_StartBdRingHw+0xb4>
					if (!RingIndex) {
 1016124:	e3560000 	cmp	r6, #0
 1016128:	1a00001b 	bne	101619c <XAxiDma_StartBdRingHw+0x10c>
						XAxiDma_WriteReg(RingPtr->ChanBase,
							XAXIDMA_TDESC_OFFSET, (XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail) & XAXIDMA_DESC_LSB_MASK));
						if (RingPtr->Addr_ext)
 101612c:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1016130:	e5813010 	str	r3, [r1, #16]
 1016134:	0a000005 	beq	1016150 <XAxiDma_StartBdRingHw+0xc0>
 1016138:	e5816014 	str	r6, [r1, #20]
								 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
				}
			}
		}

		return XST_SUCCESS;
 101613c:	e1a00006 	mov	r0, r6
 1016140:	e8bd8070 	pop	{r4, r5, r6, pc}
					if (RingPtr->Addr_ext)
 1016144:	e35e0000 	cmp	lr, #0
 1016148:	e5813010 	str	r3, [r1, #16]
 101614c:	1a000010 	bne	1016194 <XAxiDma_StartBdRingHw+0x104>
		return XST_SUCCESS;
 1016150:	e3a00000 	mov	r0, #0
 1016154:	e8bd8070 	pop	{r4, r5, r6, pc}
	}

	return XST_DMA_ERROR;
 1016158:	e3a00009 	mov	r0, #9
}
 101615c:	e8bd8070 	pop	{r4, r5, r6, pc}
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1016160:	e594304c 	ldr	r3, [r4, #76]	; 0x4c
 1016164:	e594c024 	ldr	ip, [r4, #36]	; 0x24
				if (RingPtr->Addr_ext)
 1016168:	e5940018 	ldr	r0, [r4, #24]
				XAxiDma_WriteReg(RingPtr->ChanBase,
 101616c:	e5941020 	ldr	r1, [r4, #32]
 1016170:	e5942000 	ldr	r2, [r4]
 1016174:	e043300c 	sub	r3, r3, ip
				if (RingPtr->Addr_ext)
 1016178:	e3500000 	cmp	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 101617c:	e0833001 	add	r3, r3, r1
 1016180:	e5823010 	str	r3, [r2, #16]
				if (RingPtr->Addr_ext)
 1016184:	0afffff1 	beq	1016150 <XAxiDma_StartBdRingHw+0xc0>
 1016188:	e5825014 	str	r5, [r2, #20]
				return XST_SUCCESS;
 101618c:	e1a00005 	mov	r0, r5
 1016190:	e8bd8070 	pop	{r4, r5, r6, pc}
 1016194:	e5810014 	str	r0, [r1, #20]
 1016198:	e8bd8070 	pop	{r4, r5, r6, pc}
						XAxiDma_WriteReg(RingPtr->ChanBase,
 101619c:	e2466001 	sub	r6, r6, #1
						if (RingPtr->Addr_ext)
 10161a0:	e35e0000 	cmp	lr, #0
						XAxiDma_WriteReg(RingPtr->ChanBase,
 10161a4:	e0816286 	add	r6, r1, r6, lsl #5
 10161a8:	e5863048 	str	r3, [r6, #72]	; 0x48
						if (RingPtr->Addr_ext)
 10161ac:	0affffe7 	beq	1016150 <XAxiDma_StartBdRingHw+0xc0>
 10161b0:	e586204c 	str	r2, [r6, #76]	; 0x4c
		return XST_SUCCESS;
 10161b4:	e1a00002 	mov	r0, r2
 10161b8:	e8bd8070 	pop	{r4, r5, r6, pc}

010161bc <XAxiDma_BdRingStart>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr)
{
 10161bc:	e92d4070 	push	{r4, r5, r6, lr}
 10161c0:	e1a05000 	mov	r5, r0
	int Status;

	Status = XAxiDma_UpdateBdRingCDesc(RingPtr);
 10161c4:	ebfffe7c 	bl	1015bbc <XAxiDma_UpdateBdRingCDesc>
	if (Status != XST_SUCCESS) {
 10161c8:	e2504000 	subs	r4, r0, #0
 10161cc:	1a000005 	bne	10161e8 <XAxiDma_BdRingStart+0x2c>
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
			"Updating Current Descriptor Failed\n\r");
		return Status;
	}

	Status = XAxiDma_StartBdRingHw(RingPtr);
 10161d0:	e1a00005 	mov	r0, r5
 10161d4:	ebffffad 	bl	1016090 <XAxiDma_StartBdRingHw>
	if (Status != XST_SUCCESS) {
 10161d8:	e2504000 	subs	r4, r0, #0
 10161dc:	1a000006 	bne	10161fc <XAxiDma_BdRingStart+0x40>
			"Starting Hardware Failed\n\r");
		return Status;
	}

	return XST_SUCCESS;
}
 10161e0:	e1a00004 	mov	r0, r4
 10161e4:	e8bd8070 	pop	{r4, r5, r6, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
 10161e8:	e30d02c4 	movw	r0, #53956	; 0xd2c4
 10161ec:	e3400106 	movt	r0, #262	; 0x106
 10161f0:	fa002341 	blx	101eefc <printf>
}
 10161f4:	e1a00004 	mov	r0, r4
 10161f8:	e8bd8070 	pop	{r4, r5, r6, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
 10161fc:	e30d02f8 	movw	r0, #54008	; 0xd2f8
 1016200:	e3400106 	movt	r0, #262	; 0x106
 1016204:	fa00233c 	blx	101eefc <printf>
}
 1016208:	e1a00004 	mov	r0, r4
 101620c:	e8bd8070 	pop	{r4, r5, r6, pc}

01016210 <XAxiDma_BdRingSetCoalesce>:
	return *(volatile u32 *) Addr;
 1016210:	e590c000 	ldr	ip, [r0]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	if (Counter != XAXIDMA_NO_CHANGE) {
 1016214:	e3710001 	cmn	r1, #1
{
 1016218:	e92d4010 	push	{r4, lr}
 101621c:	e59c3000 	ldr	r3, [ip]
	if (Counter != XAXIDMA_NO_CHANGE) {
 1016220:	0a000004 	beq	1016238 <XAxiDma_BdRingSetCoalesce+0x28>
		if ((Counter == 0) || (Counter > 0xFF)) {
 1016224:	e241e001 	sub	lr, r1, #1
 1016228:	e35e00fe 	cmp	lr, #254	; 0xfe
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
			"invalid  coalescing threshold %d", (int)Counter);
			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_COALESCE_MASK) |
 101622c:	93c338ff 	bicls	r3, r3, #16711680	; 0xff0000
 1016230:	91833801 	orrls	r3, r3, r1, lsl #16
		if ((Counter == 0) || (Counter > 0xFF)) {
 1016234:	8a00000d 	bhi	1016270 <XAxiDma_BdRingSetCoalesce+0x60>
			(Counter << XAXIDMA_COALESCE_SHIFT);
	}

	if (Timer != XAXIDMA_NO_CHANGE) {
 1016238:	e3720001 	cmn	r2, #1
 101623c:	0a000002 	beq	101624c <XAxiDma_BdRingSetCoalesce+0x3c>
		if (Timer > 0xFF) {
 1016240:	e35200ff 	cmp	r2, #255	; 0xff
			"invalid  delay counter %d", (int)Timer);

			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_DELAY_MASK) |
 1016244:	97df3c12 	bfils	r3, r2, #24, #8
		if (Timer > 0xFF) {
 1016248:	8a000002 	bhi	1016258 <XAxiDma_BdRingSetCoalesce+0x48>
			(Timer << XAXIDMA_DELAY_SHIFT);
	}

	XAxiDma_WriteReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET, Cr);

	return XST_SUCCESS;
 101624c:	e3a00000 	mov	r0, #0
	*LocalAddr = Value;
 1016250:	e58c3000 	str	r3, [ip]
}
 1016254:	e8bd8010 	pop	{r4, pc}
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
 1016258:	e30d0354 	movw	r0, #54100	; 0xd354
 101625c:	e1a01002 	mov	r1, r2
 1016260:	e3400106 	movt	r0, #262	; 0x106
 1016264:	fa002324 	blx	101eefc <printf>
			return XST_FAILURE;
 1016268:	e3a00001 	mov	r0, #1
 101626c:	e8bd8010 	pop	{r4, pc}
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
 1016270:	e30d0320 	movw	r0, #54048	; 0xd320
 1016274:	e3400106 	movt	r0, #262	; 0x106
 1016278:	fa00231f 	blx	101eefc <printf>
			return XST_FAILURE;
 101627c:	e3a00001 	mov	r0, #1
 1016280:	e8bd8010 	pop	{r4, pc}

01016284 <XAxiDma_BdRingGetCoalesce>:
	return *(volatile u32 *) Addr;
 1016284:	e5903000 	ldr	r3, [r0]
 1016288:	e5933000 	ldr	r3, [r3]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 101628c:	e7e70853 	ubfx	r0, r3, #16, #8
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1016290:	e1a03c23 	lsr	r3, r3, #24
	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1016294:	e5810000 	str	r0, [r1]
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1016298:	e5823000 	str	r3, [r2]
}
 101629c:	e12fff1e 	bx	lr

010162a0 <XAxiDma_BdRingAlloc>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd ** BdSetPtr)
{
 10162a0:	e92d4010 	push	{r4, lr}
	if (NumBd <= 0) {
 10162a4:	e251e000 	subs	lr, r1, #0
 10162a8:	da00001f 	ble	101632c <XAxiDma_BdRingAlloc+0x8c>

		return XST_INVALID_PARAM;
	}

	/* Enough free BDs available for the request? */
	if (RingPtr->FreeCnt < NumBd) {
 10162ac:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 10162b0:	e15c000e 	cmp	ip, lr
 10162b4:	ba000015 	blt	1016310 <XAxiDma_BdRingAlloc+0x70>
		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead forward */
	*BdSetPtr = RingPtr->FreeHead;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10162b8:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->FreeCnt -= NumBd;
 10162bc:	e04cc00e 	sub	ip, ip, lr
	*BdSetPtr = RingPtr->FreeHead;
 10162c0:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10162c4:	e5904028 	ldr	r4, [r0, #40]	; 0x28
 10162c8:	e0030e93 	mul	r3, r3, lr
	*BdSetPtr = RingPtr->FreeHead;
 10162cc:	e5821000 	str	r1, [r2]
	RingPtr->FreeCnt -= NumBd;
 10162d0:	e580c050 	str	ip, [r0, #80]	; 0x50
 10162d4:	e0933001 	adds	r3, r3, r1
	RingPtr->PreCnt += NumBd;

	return XST_SUCCESS;
 10162d8:	e3a01000 	mov	r1, #0
 10162dc:	23a02001 	movcs	r2, #1
 10162e0:	33a02000 	movcc	r2, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10162e4:	e1540003 	cmp	r4, r3
 10162e8:	33822001 	orrcc	r2, r2, #1
 10162ec:	e3520000 	cmp	r2, #0
 10162f0:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 10162f4:	10433002 	subne	r3, r3, r2
	RingPtr->PreCnt += NumBd;
 10162f8:	e5902054 	ldr	r2, [r0, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10162fc:	e5803034 	str	r3, [r0, #52]	; 0x34
	RingPtr->PreCnt += NumBd;
 1016300:	e082e00e 	add	lr, r2, lr
 1016304:	e580e054 	str	lr, [r0, #84]	; 0x54
}
 1016308:	e1a00001 	mov	r0, r1
 101630c:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 1016310:	e30d03ac 	movw	r0, #54188	; 0xd3ac
 1016314:	e1a0200c 	mov	r2, ip
 1016318:	e3400106 	movt	r0, #262	; 0x106
 101631c:	fa0022f6 	blx	101eefc <printf>
		return XST_FAILURE;
 1016320:	e3a01001 	mov	r1, #1
}
 1016324:	e1a00001 	mov	r0, r1
 1016328:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingAlloc: negative BD "
 101632c:	e30d0384 	movw	r0, #54148	; 0xd384
 1016330:	e3400106 	movt	r0, #262	; 0x106
 1016334:	fa0022f0 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 1016338:	e3a0100f 	mov	r1, #15
 101633c:	eafffff1 	b	1016308 <XAxiDma_BdRingAlloc+0x68>

01016340 <XAxiDma_BdRingUnAlloc>:
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
	XAxiDma_Bd *TmpBd;

	if (NumBd <= 0) {
 1016340:	e251c000 	subs	ip, r1, #0
{
 1016344:	e92d4010 	push	{r4, lr}
	if (NumBd <= 0) {
 1016348:	da00002d 	ble	1016404 <XAxiDma_BdRingUnAlloc+0xc4>

		return XST_INVALID_PARAM;
	}

	/* Enough BDs in the preprocessing state for the request? */
	if (RingPtr->PreCnt < NumBd) {
 101634c:	e5901054 	ldr	r1, [r0, #84]	; 0x54
 1016350:	e1a03000 	mov	r3, r0
 1016354:	e151000c 	cmp	r1, ip
 1016358:	ba000023 	blt	10163ec <XAxiDma_BdRingUnAlloc+0xac>

	/* The last BD in the BD set must has the FreeHead as its next BD.
	 * Otherwise, this is not a valid operation.
	 */
	TmpBd = BdSetPtr;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 101635c:	e5900030 	ldr	r0, [r0, #48]	; 0x30
 1016360:	e5934028 	ldr	r4, [r3, #40]	; 0x28
 1016364:	e0000c90 	mul	r0, r0, ip
 1016368:	e0902002 	adds	r2, r0, r2
 101636c:	23a0e001 	movcs	lr, #1
 1016370:	33a0e000 	movcc	lr, #0
 1016374:	e1540002 	cmp	r4, r2
 1016378:	338ee001 	orrcc	lr, lr, #1
 101637c:	e35e0000 	cmp	lr, #0
 1016380:	1593e02c 	ldrne	lr, [r3, #44]	; 0x2c
 1016384:	1042200e 	subne	r2, r2, lr

	if (TmpBd != RingPtr->FreeHead) {
 1016388:	e593e034 	ldr	lr, [r3, #52]	; 0x34
 101638c:	e15e0002 	cmp	lr, r2
 1016390:	1a000010 	bne	10163d8 <XAxiDma_BdRingUnAlloc+0x98>

		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead backward */
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1016394:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1016398:	e0522000 	subs	r2, r2, r0
 101639c:	33a00001 	movcc	r0, #1
 10163a0:	23a00000 	movcs	r0, #0
	RingPtr->FreeCnt += NumBd;
	RingPtr->PreCnt -= NumBd;
 10163a4:	e041100c 	sub	r1, r1, ip
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 10163a8:	e15e0002 	cmp	lr, r2
 10163ac:	83800001 	orrhi	r0, r0, #1
	RingPtr->FreeCnt += NumBd;
 10163b0:	e593e050 	ldr	lr, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 10163b4:	e3500000 	cmp	r0, #0
	RingPtr->PreCnt -= NumBd;
 10163b8:	e5831054 	str	r1, [r3, #84]	; 0x54
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 10163bc:	1593002c 	ldrne	r0, [r3, #44]	; 0x2c
	RingPtr->FreeCnt += NumBd;
 10163c0:	e08ec00c 	add	ip, lr, ip
 10163c4:	e583c050 	str	ip, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 10163c8:	10822000 	addne	r2, r2, r0

	return XST_SUCCESS;
 10163cc:	e3a00000 	mov	r0, #0
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 10163d0:	e5832034 	str	r2, [r3, #52]	; 0x34
}
 10163d4:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 10163d8:	e30d0424 	movw	r0, #54308	; 0xd424
 10163dc:	e3400106 	movt	r0, #262	; 0x106
 10163e0:	fa0022ea 	blx	101ef90 <puts>
		return XST_FAILURE;
 10163e4:	e3a00001 	mov	r0, #1
 10163e8:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 10163ec:	e30d03f4 	movw	r0, #54260	; 0xd3f4
 10163f0:	e1a0200c 	mov	r2, ip
 10163f4:	e3400106 	movt	r0, #262	; 0x106
 10163f8:	fa0022bf 	blx	101eefc <printf>
		return XST_FAILURE;
 10163fc:	e3a00001 	mov	r0, #1
 1016400:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingUnAlloc: negative BD"
 1016404:	e30d03cc 	movw	r0, #54220	; 0xd3cc
 1016408:	e3400106 	movt	r0, #262	; 0x106
 101640c:	fa0022ba 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 1016410:	e3a0000f 	mov	r0, #15
 1016414:	e8bd8010 	pop	{r4, pc}

01016418 <XAxiDma_BdRingToHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
 1016418:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	int i;
	u32 BdCr;
	u32 BdSts;
	int RingIndex = RingPtr->RingIndex;

	if (NumBd < 0) {
 101641c:	e2516000 	subs	r6, r1, #0
{
 1016420:	e24dd00c 	sub	sp, sp, #12
	if (NumBd < 0) {
 1016424:	ba000069 	blt	10165d0 <XAxiDma_BdRingToHw+0x1b8>

		return XST_INVALID_PARAM;
	}

	/* If the commit set is empty, do nothing */
	if (NumBd == 0) {
 1016428:	0a000052 	beq	1016578 <XAxiDma_BdRingToHw+0x160>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingAlloc() */
	if ((RingPtr->PreCnt < NumBd) || (RingPtr->PreHead != BdSetPtr)) {
 101642c:	e5903054 	ldr	r3, [r0, #84]	; 0x54
 1016430:	e1a05000 	mov	r5, r0
 1016434:	e1530006 	cmp	r3, r6
 1016438:	ba000051 	blt	1016584 <XAxiDma_BdRingToHw+0x16c>
 101643c:	e5903038 	ldr	r3, [r0, #56]	; 0x38
 1016440:	e1530002 	cmp	r3, r2
 1016444:	1a00004e 	bne	1016584 <XAxiDma_BdRingToHw+0x16c>
	BdSts = XAxiDma_BdGetSts(CurBdPtr);

	/* In case of Tx channel, the first BD should have been marked
	 * as start-of-frame
	 */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1016448:	e5901004 	ldr	r1, [r0, #4]
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 101644c:	e1a04002 	mov	r4, r2
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1016450:	e592301c 	ldr	r3, [r2, #28]
	int RingIndex = RingPtr->RingIndex;
 1016454:	e5907064 	ldr	r7, [r0, #100]	; 0x64
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1016458:	e3510000 	cmp	r1, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 101645c:	e5921018 	ldr	r1, [r2, #24]
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1016460:	e203333f 	and	r3, r3, #-67108864	; 0xfc000000
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1016464:	0a00004c 	beq	101659c <XAxiDma_BdRingToHw+0x184>
		return XST_FAILURE;
	}

	/* Clear the completed status bit
	 */
	for (i = 0; i < NumBd - 1; i++) {
 1016468:	e2468001 	sub	r8, r6, #1
 101646c:	e3580000 	cmp	r8, #0
 1016470:	da00001e 	ble	10164f0 <XAxiDma_BdRingToHw+0xd8>

		/* Make sure the length value in the BD is non-zero. */
		if (XAxiDma_BdGetLength(CurBdPtr,
 1016474:	e595001c 	ldr	r0, [r5, #28]
 1016478:	e1110000 	tst	r1, r0
 101647c:	13a09000 	movne	r9, #0
 1016480:	1a000003 	bne	1016494 <XAxiDma_BdRingToHw+0x7c>
 1016484:	ea00004b 	b	10165b8 <XAxiDma_BdRingToHw+0x1a0>
 1016488:	e595001c 	ldr	r0, [r5, #28]
 101648c:	e1110000 	tst	r1, r0
 1016490:	0a000048 	beq	10165b8 <XAxiDma_BdRingToHw+0x1a0>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");

			return XST_FAILURE;
		}

		BdSts &=  ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1016494:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

		/* Flush the current BD so DMA core could see the updates */
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1016498:	e1a00002 	mov	r0, r2
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 101649c:	e584301c 	str	r3, [r4, #28]
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 10164a0:	e3a01034 	mov	r1, #52	; 0x34
 10164a4:	eb001060 	bl	101a62c <Xil_DCacheFlushRange>

		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 10164a8:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	for (i = 0; i < NumBd - 1; i++) {
 10164ac:	e2899001 	add	r9, r9, #1
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 10164b0:	e1530004 	cmp	r3, r4
 10164b4:	85953030 	ldrhi	r3, [r5, #48]	; 0x30
 10164b8:	95954024 	ldrls	r4, [r5, #36]	; 0x24
 10164bc:	80844003 	addhi	r4, r4, r3
	for (i = 0; i < NumBd - 1; i++) {
 10164c0:	e1590008 	cmp	r9, r8
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 10164c4:	e1a02004 	mov	r2, r4
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 10164c8:	e5941018 	ldr	r1, [r4, #24]
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 10164cc:	e594301c 	ldr	r3, [r4, #28]
	for (i = 0; i < NumBd - 1; i++) {
 10164d0:	baffffec 	blt	1016488 <XAxiDma_BdRingToHw+0x70>
	}

	/* In case of Tx channel, the last BD should have EOF bit set */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) {
 10164d4:	e5950004 	ldr	r0, [r5, #4]
 10164d8:	e3500000 	cmp	r0, #0
 10164dc:	1a000003 	bne	10164f0 <XAxiDma_BdRingToHw+0xd8>
 10164e0:	e3110301 	tst	r1, #67108864	; 0x4000000
 10164e4:	0a000058 	beq	101664c <XAxiDma_BdRingToHw+0x234>
 10164e8:	e5921018 	ldr	r1, [r2, #24]
 10164ec:	e1a04002 	mov	r4, r2

		return XST_FAILURE;
	}

	/* Make sure the length value in the last BD is non-zero. */
	if (XAxiDma_BdGetLength(CurBdPtr,
 10164f0:	e595001c 	ldr	r0, [r5, #28]
 10164f4:	e1110000 	tst	r1, r0
 10164f8:	0a00002e 	beq	10165b8 <XAxiDma_BdRingToHw+0x1a0>
		return XST_FAILURE;
	}

	/* The last BD should also have the completed status bit cleared
	 */
	BdSts &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 10164fc:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

	/* Flush the last BD so DMA core could see the updates */
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1016500:	e3a01034 	mov	r1, #52	; 0x34
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1016504:	e584301c 	str	r3, [r4, #28]
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1016508:	e1a00002 	mov	r0, r2
 101650c:	e58d2004 	str	r2, [sp, #4]
 1016510:	eb001045 	bl	101a62c <Xil_DCacheFlushRange>
	DATA_SYNC;
 1016514:	f57ff04f 	dsb	sy

	/* This set has completed pre-processing, adjust ring pointers and
	 * counters
	 */
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1016518:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 101651c:	e5950038 	ldr	r0, [r5, #56]	; 0x38
 1016520:	e595c028 	ldr	ip, [r5, #40]	; 0x28
 1016524:	e59d2004 	ldr	r2, [sp, #4]
 1016528:	e0030693 	mul	r3, r3, r6
	RingPtr->PreCnt -= NumBd;
	RingPtr->HwTail = CurBdPtr;
 101652c:	e5852040 	str	r2, [r5, #64]	; 0x40
 1016530:	e0933000 	adds	r3, r3, r0
	RingPtr->HwCnt += NumBd;

	/* If it is running, signal the engine to begin processing */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1016534:	e5950008 	ldr	r0, [r5, #8]
 1016538:	23a01001 	movcs	r1, #1
 101653c:	33a01000 	movcc	r1, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1016540:	e15c0003 	cmp	ip, r3
 1016544:	33811001 	orrcc	r1, r1, #1
 1016548:	e3510000 	cmp	r1, #0
 101654c:	1595102c 	ldrne	r1, [r5, #44]	; 0x2c
 1016550:	10433001 	subne	r3, r3, r1
	RingPtr->PreCnt -= NumBd;
 1016554:	e5951054 	ldr	r1, [r5, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1016558:	e5853038 	str	r3, [r5, #56]	; 0x38
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 101655c:	e3500001 	cmp	r0, #1
	RingPtr->HwCnt += NumBd;
 1016560:	e5953058 	ldr	r3, [r5, #88]	; 0x58
	RingPtr->PreCnt -= NumBd;
 1016564:	e0411006 	sub	r1, r1, r6
 1016568:	e5851054 	str	r1, [r5, #84]	; 0x54
	RingPtr->HwCnt += NumBd;
 101656c:	e0836006 	add	r6, r3, r6
 1016570:	e5856058 	str	r6, [r5, #88]	; 0x58
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1016574:	0a00001a 	beq	10165e4 <XAxiDma_BdRingToHw+0x1cc>
		return XST_SUCCESS;
 1016578:	e3a00000 	mov	r0, #0
								UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
			}
	}

	return XST_SUCCESS;
}
 101657c:	e28dd00c 	add	sp, sp, #12
 1016580:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Bd ring has problems\r\n");
 1016584:	e30d0470 	movw	r0, #54384	; 0xd470
 1016588:	e3400106 	movt	r0, #262	; 0x106
 101658c:	fa00227f 	blx	101ef90 <puts>
		return XST_DMA_SG_LIST_ERROR;
 1016590:	e300020e 	movw	r0, #526	; 0x20e
}
 1016594:	e28dd00c 	add	sp, sp, #12
 1016598:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 101659c:	e3110302 	tst	r1, #134217728	; 0x8000000
 10165a0:	0a000024 	beq	1016638 <XAxiDma_BdRingToHw+0x220>
	for (i = 0; i < NumBd - 1; i++) {
 10165a4:	e2468001 	sub	r8, r6, #1
 10165a8:	e3580000 	cmp	r8, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 10165ac:	d2011303 	andle	r1, r1, #201326592	; 0xc000000
	for (i = 0; i < NumBd - 1; i++) {
 10165b0:	caffffaf 	bgt	1016474 <XAxiDma_BdRingToHw+0x5c>
 10165b4:	eaffffc9 	b	10164e0 <XAxiDma_BdRingToHw+0xc8>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");
 10165b8:	e30d04a8 	movw	r0, #54440	; 0xd4a8
 10165bc:	e3400106 	movt	r0, #262	; 0x106
 10165c0:	fa002272 	blx	101ef90 <puts>
			return XST_FAILURE;
 10165c4:	e3a00001 	mov	r0, #1
}
 10165c8:	e28dd00c 	add	sp, sp, #12
 10165cc:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingToHw: negative BD number "
 10165d0:	e30d044c 	movw	r0, #54348	; 0xd44c
 10165d4:	e3400106 	movt	r0, #262	; 0x106
 10165d8:	fa002247 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 10165dc:	e3a0000f 	mov	r0, #15
 10165e0:	eaffffeb 	b	1016594 <XAxiDma_BdRingToHw+0x17c>
			if (RingPtr->Cyclic) {
 10165e4:	e5952068 	ldr	r2, [r5, #104]	; 0x68
 10165e8:	e5951000 	ldr	r1, [r5]
 10165ec:	e5953020 	ldr	r3, [r5, #32]
 10165f0:	e3520000 	cmp	r2, #0
 10165f4:	e595c024 	ldr	ip, [r5, #36]	; 0x24
 10165f8:	e595e018 	ldr	lr, [r5, #24]
 10165fc:	1a000017 	bne	1016660 <XAxiDma_BdRingToHw+0x248>
			if (RingPtr->IsRxChannel) {
 1016600:	e5950004 	ldr	r0, [r5, #4]
 1016604:	e043300c 	sub	r3, r3, ip
 1016608:	e0834004 	add	r4, r3, r4
 101660c:	e3c4403f 	bic	r4, r4, #63	; 0x3f
 1016610:	e3500000 	cmp	r0, #0
 1016614:	0a00001a 	beq	1016684 <XAxiDma_BdRingToHw+0x26c>
				if (!RingIndex) {
 1016618:	e3570000 	cmp	r7, #0
 101661c:	1a00001d 	bne	1016698 <XAxiDma_BdRingToHw+0x280>
					if (RingPtr->Addr_ext)
 1016620:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1016624:	e5814010 	str	r4, [r1, #16]
	return XST_SUCCESS;
 1016628:	11a00007 	movne	r0, r7
 101662c:	15817014 	strne	r7, [r1, #20]
					if (RingPtr->Addr_ext)
 1016630:	1affffd7 	bne	1016594 <XAxiDma_BdRingToHw+0x17c>
 1016634:	eaffffcf 	b	1016578 <XAxiDma_BdRingToHw+0x160>
		xdbg_printf(XDBG_DEBUG_ERROR, "Tx first BD does not have "
 1016638:	e30d0488 	movw	r0, #54408	; 0xd488
 101663c:	e3400106 	movt	r0, #262	; 0x106
 1016640:	fa002252 	blx	101ef90 <puts>
		return XST_FAILURE;
 1016644:	e3a00001 	mov	r0, #1
 1016648:	eaffffd1 	b	1016594 <XAxiDma_BdRingToHw+0x17c>
		xdbg_printf(XDBG_DEBUG_ERROR, "Tx last BD does not have "
 101664c:	e30d04b8 	movw	r0, #54456	; 0xd4b8
 1016650:	e3400106 	movt	r0, #262	; 0x106
 1016654:	fa00224d 	blx	101ef90 <puts>
		return XST_FAILURE;
 1016658:	e3a00001 	mov	r0, #1
 101665c:	eaffffcc 	b	1016594 <XAxiDma_BdRingToHw+0x17c>
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1016660:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
				if (RingPtr->Addr_ext)
 1016664:	e35e0000 	cmp	lr, #0
 1016668:	13a00000 	movne	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 101666c:	e042c00c 	sub	ip, r2, ip
 1016670:	e08c3003 	add	r3, ip, r3
 1016674:	e5813010 	str	r3, [r1, #16]
 1016678:	15810014 	strne	r0, [r1, #20]
				if (RingPtr->Addr_ext)
 101667c:	1affffc4 	bne	1016594 <XAxiDma_BdRingToHw+0x17c>
 1016680:	eaffffbc 	b	1016578 <XAxiDma_BdRingToHw+0x160>
				if (RingPtr->Addr_ext)
 1016684:	e35e0000 	cmp	lr, #0
 1016688:	e5814010 	str	r4, [r1, #16]
 101668c:	15810014 	strne	r0, [r1, #20]
 1016690:	1affffbf 	bne	1016594 <XAxiDma_BdRingToHw+0x17c>
 1016694:	eaffffb7 	b	1016578 <XAxiDma_BdRingToHw+0x160>
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1016698:	e2477001 	sub	r7, r7, #1
					if (RingPtr->Addr_ext)
 101669c:	e35e0000 	cmp	lr, #0
					XAxiDma_WriteReg(RingPtr->ChanBase,
 10166a0:	e0811287 	add	r1, r1, r7, lsl #5
	return XST_SUCCESS;
 10166a4:	11a00002 	movne	r0, r2
 10166a8:	e5814048 	str	r4, [r1, #72]	; 0x48
 10166ac:	1581204c 	strne	r2, [r1, #76]	; 0x4c
					if (RingPtr->Addr_ext)
 10166b0:	1affffb7 	bne	1016594 <XAxiDma_BdRingToHw+0x17c>
 10166b4:	eaffffaf 	b	1016578 <XAxiDma_BdRingToHw+0x160>

010166b8 <XAxiDma_BdRingFromHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
			     XAxiDma_Bd ** BdSetPtr)
{
 10166b8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 10166bc:	e1a09002 	mov	r9, r2
	BdPartialCount = 0;
	BdSts = 0;
	BdCr = 0;

	/* If no BDs in work group, then there's nothing to search */
	if (RingPtr->HwCnt == 0) {
 10166c0:	e5908058 	ldr	r8, [r0, #88]	; 0x58
 10166c4:	e3580000 	cmp	r8, #0
 10166c8:	0a00004c 	beq	1016800 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}

	if (BdLimit > RingPtr->HwCnt) {
 10166cc:	e1580001 	cmp	r8, r1
 10166d0:	a1a08001 	movge	r8, r1
	 *    BD.
	 *  - RingPtr->HwTail is reached
	 *  - The number of requested BDs has been processed
	 */

	while (BdCount < BdLimit) {
 10166d4:	e3580000 	cmp	r8, #0
 10166d8:	da000048 	ble	1016800 <XAxiDma_BdRingFromHw+0x148>
	CurBdPtr = RingPtr->HwHead;
 10166dc:	e3a07000 	mov	r7, #0
 10166e0:	e1a05000 	mov	r5, r0
 10166e4:	e590403c 	ldr	r4, [r0, #60]	; 0x3c
 10166e8:	e1a06007 	mov	r6, r7
 10166ec:	ea00000f 	b	1016730 <XAxiDma_BdRingFromHw+0x78>
		 * For tx BDs, EOF bit is in the control word
		 * For rx BDs, EOF bit is in the status word
		 */
		if (((!(RingPtr->IsRxChannel) &&
		(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) ||
		((RingPtr->IsRxChannel) && (BdSts &
 10166f0:	e3130301 	tst	r3, #67108864	; 0x4000000
 10166f4:	0a00001b 	beq	1016768 <XAxiDma_BdRingFromHw+0xb0>
		}
		else {
			BdPartialCount++;
		}

		if (RingPtr->Cyclic) {
 10166f8:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount = 0;
 10166fc:	e3a07000 	mov	r7, #0
		if (RingPtr->Cyclic) {
 1016700:	e3520000 	cmp	r2, #0
 1016704:	1a00001b 	bne	1016778 <XAxiDma_BdRingFromHw+0xc0>
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
		}

		/* Reached the end of the work group */
		if (CurBdPtr == RingPtr->HwTail) {
 1016708:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 101670c:	e1530004 	cmp	r3, r4
 1016710:	0a000020 	beq	1016798 <XAxiDma_BdRingFromHw+0xe0>
			break;
		}

		/* Move on to the next BD in work group */
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1016714:	e5953028 	ldr	r3, [r5, #40]	; 0x28
 1016718:	e1540003 	cmp	r4, r3
 101671c:	35953030 	ldrcc	r3, [r5, #48]	; 0x30
 1016720:	25954024 	ldrcs	r4, [r5, #36]	; 0x24
 1016724:	30844003 	addcc	r4, r4, r3
	while (BdCount < BdLimit) {
 1016728:	e1580006 	cmp	r8, r6
 101672c:	0a000019 	beq	1016798 <XAxiDma_BdRingFromHw+0xe0>
		XAXIDMA_CACHE_INVALIDATE(CurBdPtr);
 1016730:	e3a01034 	mov	r1, #52	; 0x34
 1016734:	e1a00004 	mov	r0, r4
 1016738:	eb000f6e 	bl	101a4f8 <Xil_DCacheInvalidateRange>
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 101673c:	e594301c 	ldr	r3, [r4, #28]
 1016740:	e284001c 	add	r0, r4, #28
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1016744:	e5941018 	ldr	r1, [r4, #24]
		if (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK)) {
 1016748:	e3530000 	cmp	r3, #0
 101674c:	aa000011 	bge	1016798 <XAxiDma_BdRingFromHw+0xe0>
		if (((!(RingPtr->IsRxChannel) &&
 1016750:	e5952004 	ldr	r2, [r5, #4]
		BdCount++;
 1016754:	e2866001 	add	r6, r6, #1
		if (((!(RingPtr->IsRxChannel) &&
 1016758:	e3520000 	cmp	r2, #0
 101675c:	1affffe3 	bne	10166f0 <XAxiDma_BdRingFromHw+0x38>
 1016760:	e3110301 	tst	r1, #67108864	; 0x4000000
 1016764:	1affffe3 	bne	10166f8 <XAxiDma_BdRingFromHw+0x40>
		if (RingPtr->Cyclic) {
 1016768:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount++;
 101676c:	e2877001 	add	r7, r7, #1
		if (RingPtr->Cyclic) {
 1016770:	e3520000 	cmp	r2, #0
 1016774:	0affffe3 	beq	1016708 <XAxiDma_BdRingFromHw+0x50>
			BdSts = BdSts & ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1016778:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 101677c:	e3a01034 	mov	r1, #52	; 0x34
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1016780:	e5803000 	str	r3, [r0]
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1016784:	e1a00004 	mov	r0, r4
 1016788:	eb000fa7 	bl	101a62c <Xil_DCacheFlushRange>
		if (CurBdPtr == RingPtr->HwTail) {
 101678c:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1016790:	e1530004 	cmp	r3, r4
 1016794:	1affffde 	bne	1016714 <XAxiDma_BdRingFromHw+0x5c>
	BdCount -= BdPartialCount;

	/* If BdCount is non-zero then BDs were found to return. Set return
	 * parameters, update pointers and counters, return success
	 */
	if (BdCount) {
 1016798:	e0560007 	subs	r0, r6, r7
 101679c:	0a000017 	beq	1016800 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = RingPtr->HwHead;
		if (!RingPtr->Cyclic) {
 10167a0:	e5953068 	ldr	r3, [r5, #104]	; 0x68
		*BdSetPtr = RingPtr->HwHead;
 10167a4:	e595203c 	ldr	r2, [r5, #60]	; 0x3c
		if (!RingPtr->Cyclic) {
 10167a8:	e3530000 	cmp	r3, #0
		*BdSetPtr = RingPtr->HwHead;
 10167ac:	e5892000 	str	r2, [r9]
		if (!RingPtr->Cyclic) {
 10167b0:	1a000005 	bne	10167cc <XAxiDma_BdRingFromHw+0x114>
			RingPtr->HwCnt -= BdCount;
 10167b4:	e5951058 	ldr	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 10167b8:	e595305c 	ldr	r3, [r5, #92]	; 0x5c
			RingPtr->HwCnt -= BdCount;
 10167bc:	e0411000 	sub	r1, r1, r0
			RingPtr->PostCnt += BdCount;
 10167c0:	e0833000 	add	r3, r3, r0
			RingPtr->HwCnt -= BdCount;
 10167c4:	e5851058 	str	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 10167c8:	e585305c 	str	r3, [r5, #92]	; 0x5c
		}
		XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->HwHead, BdCount);
 10167cc:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 10167d0:	e5951028 	ldr	r1, [r5, #40]	; 0x28
 10167d4:	e0030093 	mul	r3, r3, r0
 10167d8:	e0933002 	adds	r3, r3, r2
 10167dc:	23a02001 	movcs	r2, #1
 10167e0:	33a02000 	movcc	r2, #0
 10167e4:	e1510003 	cmp	r1, r3
 10167e8:	33822001 	orrcc	r2, r2, #1
 10167ec:	e3520000 	cmp	r2, #0
 10167f0:	1595202c 	ldrne	r2, [r5, #44]	; 0x2c
 10167f4:	10433002 	subne	r3, r3, r2
 10167f8:	e585303c 	str	r3, [r5, #60]	; 0x3c
	else {
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}
}
 10167fc:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*BdSetPtr = (XAxiDma_Bd *)NULL;
 1016800:	e3a00000 	mov	r0, #0
 1016804:	e5890000 	str	r0, [r9]
		return 0;
 1016808:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0101680c <XAxiDma_BdRingFree>:
 *
 *****************************************************************************/
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
		      XAxiDma_Bd * BdSetPtr)
{
	if (NumBd < 0) {
 101680c:	e251c000 	subs	ip, r1, #0
{
 1016810:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1016814:	e24dd00c 	sub	sp, sp, #12
	if (NumBd < 0) {
 1016818:	ba000023 	blt	10168ac <XAxiDma_BdRingFree+0xa0>
	}

	/* If the BD Set to free is empty, do nothing
	 */
	if (NumBd == 0) {
		return XST_SUCCESS;
 101681c:	01a0000c 	moveq	r0, ip
	if (NumBd == 0) {
 1016820:	0a000017 	beq	1016884 <XAxiDma_BdRingFree+0x78>
	}

	/* Make sure we are in sync with XAxiDma_BdRingFromHw() */
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1016824:	e590105c 	ldr	r1, [r0, #92]	; 0x5c
 1016828:	e5903044 	ldr	r3, [r0, #68]	; 0x44
 101682c:	e151000c 	cmp	r1, ip
 1016830:	ba000015 	blt	101688c <XAxiDma_BdRingFree+0x80>
 1016834:	e1520003 	cmp	r2, r3
 1016838:	1a000013 	bne	101688c <XAxiDma_BdRingFree+0x80>
	}

	/* Update pointers and counters */
	RingPtr->FreeCnt += NumBd;
	RingPtr->PostCnt -= NumBd;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 101683c:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->PostCnt -= NumBd;
 1016840:	e041100c 	sub	r1, r1, ip
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1016844:	e590e028 	ldr	lr, [r0, #40]	; 0x28
	RingPtr->PostCnt -= NumBd;
 1016848:	e580105c 	str	r1, [r0, #92]	; 0x5c
	RingPtr->FreeCnt += NumBd;
 101684c:	e5901050 	ldr	r1, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1016850:	e0030c93 	mul	r3, r3, ip
	RingPtr->FreeCnt += NumBd;
 1016854:	e081c00c 	add	ip, r1, ip
 1016858:	e580c050 	str	ip, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 101685c:	e0932002 	adds	r2, r3, r2
 1016860:	23a03001 	movcs	r3, #1
 1016864:	33a03000 	movcc	r3, #0
 1016868:	e15e0002 	cmp	lr, r2
 101686c:	33833001 	orrcc	r3, r3, #1
 1016870:	e3530000 	cmp	r3, #0
 1016874:	1590302c 	ldrne	r3, [r0, #44]	; 0x2c
 1016878:	10422003 	subne	r2, r2, r3
 101687c:	e5802044 	str	r2, [r0, #68]	; 0x44

	return XST_SUCCESS;
 1016880:	e3a00000 	mov	r0, #0
}
 1016884:	e28dd00c 	add	sp, sp, #12
 1016888:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingFree: Error free BDs: "
 101688c:	e30d04f8 	movw	r0, #54520	; 0xd4f8
 1016890:	e58d2000 	str	r2, [sp]
 1016894:	e3400106 	movt	r0, #262	; 0x106
 1016898:	e1a0200c 	mov	r2, ip
 101689c:	fa002196 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 10168a0:	e300020e 	movw	r0, #526	; 0x20e
}
 10168a4:	e28dd00c 	add	sp, sp, #12
 10168a8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR,
 10168ac:	e30d04d8 	movw	r0, #54488	; 0xd4d8
 10168b0:	e3400106 	movt	r0, #262	; 0x106
 10168b4:	fa002190 	blx	101eefc <printf>
		return XST_INVALID_PARAM;
 10168b8:	e3a0000f 	mov	r0, #15
 10168bc:	eafffff0 	b	1016884 <XAxiDma_BdRingFree+0x78>

010168c0 <XAxiDma_BdRingCheck>:
	u32 AddrV;
	u32 AddrP;
	int i;

	/* Is the list created */
	if (RingPtr->AllCnt == 0) {
 10168c0:	e5902060 	ldr	r2, [r0, #96]	; 0x60
{
 10168c4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (RingPtr->AllCnt == 0) {
 10168c8:	e3520000 	cmp	r2, #0
 10168cc:	0a000058 	beq	1016a34 <XAxiDma_BdRingCheck+0x174>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't check if channel is running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10168d0:	e5903008 	ldr	r3, [r0, #8]
 10168d4:	e1a04000 	mov	r4, r0
 10168d8:	e3530001 	cmp	r3, #1
 10168dc:	0a00005f 	beq	1016a60 <XAxiDma_BdRingCheck+0x1a0>

		return XST_IS_STARTED;
	}

	/* RunState doesn't make sense */
	else if (RingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 10168e0:	e5903008 	ldr	r3, [r0, #8]
 10168e4:	e3530002 	cmp	r3, #2
 10168e8:	1a000045 	bne	1016a04 <XAxiDma_BdRingCheck+0x144>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal pointers point to correct memory space */
	AddrV = (UINTPTR) RingPtr->FreeHead;
 10168ec:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 10168f0:	e5905024 	ldr	r5, [r0, #36]	; 0x24
 10168f4:	e5903028 	ldr	r3, [r0, #40]	; 0x28
 10168f8:	e1550001 	cmp	r5, r1
 10168fc:	8a000034 	bhi	10169d4 <XAxiDma_BdRingCheck+0x114>
 1016900:	e1510003 	cmp	r1, r3
 1016904:	8a000032 	bhi	10169d4 <XAxiDma_BdRingCheck+0x114>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PreHead;
 1016908:	e5901038 	ldr	r1, [r0, #56]	; 0x38
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 101690c:	e1550001 	cmp	r5, r1
 1016910:	91510003 	cmpls	r1, r3
 1016914:	8a000040 	bhi	1016a1c <XAxiDma_BdRingCheck+0x15c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwHead;
 1016918:	e590103c 	ldr	r1, [r0, #60]	; 0x3c
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 101691c:	e1510003 	cmp	r1, r3
 1016920:	91550001 	cmpls	r5, r1
 1016924:	8a000047 	bhi	1016a48 <XAxiDma_BdRingCheck+0x188>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwTail;
 1016928:	e5901040 	ldr	r1, [r0, #64]	; 0x40
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 101692c:	e1510003 	cmp	r1, r3
 1016930:	91550001 	cmpls	r5, r1
 1016934:	8a00002c 	bhi	10169ec <XAxiDma_BdRingCheck+0x12c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PostHead;
 1016938:	e5901044 	ldr	r1, [r0, #68]	; 0x44
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 101693c:	e1510003 	cmp	r1, r3
 1016940:	91550001 	cmpls	r5, r1
 1016944:	8a00004a 	bhi	1016a74 <XAxiDma_BdRingCheck+0x1b4>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal counters add up */
	if ((RingPtr->HwCnt + RingPtr->PreCnt + RingPtr->FreeCnt +
 1016948:	e5903058 	ldr	r3, [r0, #88]	; 0x58
 101694c:	e590c054 	ldr	ip, [r0, #84]	; 0x54
 1016950:	e5900050 	ldr	r0, [r0, #80]	; 0x50
 1016954:	e594105c 	ldr	r1, [r4, #92]	; 0x5c
 1016958:	e083300c 	add	r3, r3, ip
 101695c:	e0833000 	add	r3, r3, r0
 1016960:	e0833001 	add	r3, r3, r1
 1016964:	e1520003 	cmp	r2, r3
 1016968:	1a000050 	bne	1016ab0 <XAxiDma_BdRingCheck+0x1f0>
		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify BDs are linked correctly */
	AddrV = RingPtr->FirstBdAddr;
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 101696c:	e5946020 	ldr	r6, [r4, #32]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1016970:	e3520001 	cmp	r2, #1
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1016974:	e5942030 	ldr	r2, [r4, #48]	; 0x30
 1016978:	e0866002 	add	r6, r6, r2
	for (i = 1; i < RingPtr->AllCnt; i++) {
 101697c:	da000042 	ble	1016a8c <XAxiDma_BdRingCheck+0x1cc>
 1016980:	e3a07001 	mov	r7, #1
 1016984:	ea000005 	b	10169a0 <XAxiDma_BdRingCheck+0xe0>
 1016988:	e5942060 	ldr	r2, [r4, #96]	; 0x60

			return XST_DMA_SG_LIST_ERROR;
		}

		/* Move on to next BD */
		AddrV += RingPtr->Separation;
 101698c:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1016990:	e1520007 	cmp	r2, r7
		AddrV += RingPtr->Separation;
 1016994:	e0855003 	add	r5, r5, r3
		AddrP += RingPtr->Separation;
 1016998:	e0866003 	add	r6, r6, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 101699c:	da00003a 	ble	1016a8c <XAxiDma_BdRingCheck+0x1cc>
		XAXIDMA_CACHE_INVALIDATE(AddrV);
 10169a0:	e3a01034 	mov	r1, #52	; 0x34
 10169a4:	e1a00005 	mov	r0, r5
 10169a8:	eb000ed2 	bl	101a4f8 <Xil_DCacheInvalidateRange>
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10169ac:	e5951000 	ldr	r1, [r5]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10169b0:	e2877001 	add	r7, r7, #1
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10169b4:	e1510006 	cmp	r1, r6
 10169b8:	0afffff2 	beq	1016988 <XAxiDma_BdRingCheck+0xc8>
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: Next Bd "
 10169bc:	e30d0720 	movw	r0, #55072	; 0xd720
 10169c0:	e1a02006 	mov	r2, r6
 10169c4:	e3400106 	movt	r0, #262	; 0x106
 10169c8:	fa00214b 	blx	101eefc <printf>
			return XST_DMA_SG_LIST_ERROR;
 10169cc:	e300020e 	movw	r0, #526	; 0x20e
 10169d0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: FreeHead wrong "
 10169d4:	e30d05c0 	movw	r0, #54720	; 0xd5c0
 10169d8:	e1a02005 	mov	r2, r5
 10169dc:	e3400106 	movt	r0, #262	; 0x106
 10169e0:	fa002145 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 10169e4:	e300020e 	movw	r0, #526	; 0x20e
 10169e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: HwTail wrong %x, "
 10169ec:	e30d067c 	movw	r0, #54908	; 0xd67c
 10169f0:	e1a02005 	mov	r2, r5
 10169f4:	e3400106 	movt	r0, #262	; 0x106
 10169f8:	fa00213f 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 10169fc:	e300020e 	movw	r0, #526	; 0x20e
 1016a00:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: unknown BD ring "
 1016a04:	e5901008 	ldr	r1, [r0, #8]
 1016a08:	e30d0598 	movw	r0, #54680	; 0xd598
 1016a0c:	e3400106 	movt	r0, #262	; 0x106
 1016a10:	fa002139 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016a14:	e300020e 	movw	r0, #526	; 0x20e
 1016a18:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: PreHead wrong %x, "
 1016a1c:	e30d0600 	movw	r0, #54784	; 0xd600
 1016a20:	e1a02005 	mov	r2, r5
 1016a24:	e3400106 	movt	r0, #262	; 0x106
 1016a28:	fa002133 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016a2c:	e300020e 	movw	r0, #526	; 0x20e
 1016a30:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: no BDs\r\n");
 1016a34:	e30d054c 	movw	r0, #54604	; 0xd54c
 1016a38:	e3400106 	movt	r0, #262	; 0x106
 1016a3c:	fa002153 	blx	101ef90 <puts>
		return XST_DMA_SG_NO_LIST;
 1016a40:	e300020b 	movw	r0, #523	; 0x20b
 1016a44:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: HwHead wrong %x, "
 1016a48:	e30d0640 	movw	r0, #54848	; 0xd640
 1016a4c:	e1a02005 	mov	r2, r5
 1016a50:	e3400106 	movt	r0, #262	; 0x106
 1016a54:	fa002128 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016a58:	e300020e 	movw	r0, #526	; 0x20e
 1016a5c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: Bd ring is "
 1016a60:	e30d0564 	movw	r0, #54628	; 0xd564
 1016a64:	e3400106 	movt	r0, #262	; 0x106
 1016a68:	fa002148 	blx	101ef90 <puts>
		return XST_IS_STARTED;
 1016a6c:	e3a00017 	mov	r0, #23
 1016a70:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: PostHead wrong "
 1016a74:	e30d06b8 	movw	r0, #54968	; 0xd6b8
 1016a78:	e1a02005 	mov	r2, r5
 1016a7c:	e3400106 	movt	r0, #262	; 0x106
 1016a80:	fa00211d 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016a84:	e300020e 	movw	r0, #526	; 0x20e
 1016a88:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	}

	XAXIDMA_CACHE_INVALIDATE(AddrV);
 1016a8c:	e3a01034 	mov	r1, #52	; 0x34
 1016a90:	e1a00005 	mov	r0, r5
 1016a94:	eb000e97 	bl	101a4f8 <Xil_DCacheInvalidateRange>
	/* Last BD should point back to the beginning of ring */
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 1016a98:	e5951000 	ldr	r1, [r5]
	    RingPtr->FirstBdPhysAddr) {
 1016a9c:	e5942020 	ldr	r2, [r4, #32]
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 1016aa0:	e1510002 	cmp	r1, r2
 1016aa4:	1a000006 	bne	1016ac4 <XAxiDma_BdRingCheck+0x204>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* No problems found */
	return XST_SUCCESS;
 1016aa8:	e3a00000 	mov	r0, #0
}
 1016aac:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: internal counter "
 1016ab0:	e30d06f8 	movw	r0, #55032	; 0xd6f8
 1016ab4:	e3400106 	movt	r0, #262	; 0x106
 1016ab8:	fa002134 	blx	101ef90 <puts>
		return XST_DMA_SG_LIST_ERROR;
 1016abc:	e300020e 	movw	r0, #526	; 0x20e
 1016ac0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: last Bd Next BD "
 1016ac4:	e30d0750 	movw	r0, #55120	; 0xd750
 1016ac8:	e3400106 	movt	r0, #262	; 0x106
 1016acc:	fa00210a 	blx	101eefc <printf>
		return XST_DMA_SG_LIST_ERROR;
 1016ad0:	e300020e 	movw	r0, #526	; 0x20e
 1016ad4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01016ad8 <XAxiDma_BdRingDumpRegs>:
 * @return	None
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr) {
 1016ad8:	e1a03000 	mov	r3, r0
 1016adc:	e92d4070 	push	{r4, r5, r6, lr}
	UINTPTR RegBase = RingPtr->ChanBase;
 1016ae0:	e5934000 	ldr	r4, [r3]
	int RingIndex = RingPtr->RingIndex;

	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1016ae4:	e30d0788 	movw	r0, #55176	; 0xd788
 1016ae8:	e3400106 	movt	r0, #262	; 0x106
	int RingIndex = RingPtr->RingIndex;
 1016aec:	e5935064 	ldr	r5, [r3, #100]	; 0x64
	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1016af0:	e1a01004 	mov	r1, r4
 1016af4:	eb00115f 	bl	101b078 <xil_printf>
	xil_printf("Control REG: %08x\r\n",
 1016af8:	e30d07a0 	movw	r0, #55200	; 0xd7a0
	return *(volatile u32 *) Addr;
 1016afc:	e5941000 	ldr	r1, [r4]
 1016b00:	e3400106 	movt	r0, #262	; 0x106
 1016b04:	eb00115b 	bl	101b078 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET));
	xil_printf("Status REG: %08x\r\n",
 1016b08:	e30d07b4 	movw	r0, #55220	; 0xd7b4
 1016b0c:	e5941004 	ldr	r1, [r4, #4]
 1016b10:	e3400106 	movt	r0, #262	; 0x106
 1016b14:	eb001157 	bl	101b078 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_SR_OFFSET));

	if (RingIndex) {
 1016b18:	e3550000 	cmp	r5, #0
 1016b1c:	0a00000f 	beq	1016b60 <XAxiDma_BdRingDumpRegs+0x88>
	xil_printf("Cur BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1016b20:	e2855001 	add	r5, r5, #1
	xil_printf("Cur BD REG: %08x\r\n",
 1016b24:	e30d07c8 	movw	r0, #55240	; 0xd7c8
 1016b28:	e7941285 	ldr	r1, [r4, r5, lsl #5]
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1016b2c:	e1a05285 	lsl	r5, r5, #5
	xil_printf("Cur BD REG: %08x\r\n",
 1016b30:	e3400106 	movt	r0, #262	; 0x106
 1016b34:	eb00114f 	bl	101b078 <xil_printf>
		XAXIDMA_RX_CDESC0_OFFSET + ((RingIndex - 1) *
		XAXIDMA_RX_NDESC_OFFSET)));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1016b38:	e2455040 	sub	r5, r5, #64	; 0x40
 1016b3c:	e2844048 	add	r4, r4, #72	; 0x48
	xil_printf("Tail BD REG: %08x\r\n",
 1016b40:	e30d07dc 	movw	r0, #55260	; 0xd7dc
 1016b44:	e7951004 	ldr	r1, [r5, r4]
 1016b48:	e3400106 	movt	r0, #262	; 0x106
 1016b4c:	eb001149 	bl	101b078 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CDESC_OFFSET));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_TDESC_OFFSET));
	}

	xil_printf("\r\n");
 1016b50:	e30b05d0 	movw	r0, #46544	; 0xb5d0
}
 1016b54:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 1016b58:	e3400106 	movt	r0, #262	; 0x106
 1016b5c:	ea001145 	b	101b078 <xil_printf>
	xil_printf("Cur BD REG: %08x\r\n",
 1016b60:	e30d07c8 	movw	r0, #55240	; 0xd7c8
 1016b64:	e5941008 	ldr	r1, [r4, #8]
 1016b68:	e3400106 	movt	r0, #262	; 0x106
 1016b6c:	eb001141 	bl	101b078 <xil_printf>
	xil_printf("Tail BD REG: %08x\r\n",
 1016b70:	e30d07dc 	movw	r0, #55260	; 0xd7dc
 1016b74:	e5941010 	ldr	r1, [r4, #16]
 1016b78:	e3400106 	movt	r0, #262	; 0x106
 1016b7c:	eb00113d 	bl	101b078 <xil_printf>
	xil_printf("\r\n");
 1016b80:	e30b05d0 	movw	r0, #46544	; 0xb5d0
}
 1016b84:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 1016b88:	e3400106 	movt	r0, #262	; 0x106
 1016b8c:	ea001139 	b	101b078 <xil_printf>

01016b90 <StubErrCallBack>:
******************************************************************************/
static void StubErrCallBack(void *CallBackRef, u32 ErrorMask)
{
	(void) ((void *)CallBackRef);
	(void) ErrorMask;
	Xil_AssertVoidAlways();
 1016b90:	e30d07f0 	movw	r0, #55280	; 0xd7f0
{
 1016b94:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1016b98:	e3a010a7 	mov	r1, #167	; 0xa7
 1016b9c:	e3400106 	movt	r0, #262	; 0x106
 1016ba0:	eb000e20 	bl	101a428 <Xil_Assert>
 1016ba4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016ba8:	e3a02001 	mov	r2, #1
 1016bac:	e340310c 	movt	r3, #268	; 0x10c
 1016bb0:	e5832000 	str	r2, [r3]
}
 1016bb4:	e8bd8010 	pop	{r4, pc}

01016bb8 <XClk_Wiz_CfgInitialize>:
{
 1016bb8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016bbc:	e2504000 	subs	r4, r0, #0
 1016bc0:	0a00001e 	beq	1016c40 <XClk_Wiz_CfgInitialize+0x88>
 1016bc4:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(CfgPtr != NULL);
 1016bc8:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016bcc:	e340510c 	movt	r5, #268	; 0x10c
 1016bd0:	e3a03000 	mov	r3, #0
 1016bd4:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(CfgPtr != NULL);
 1016bd8:	0a000021 	beq	1016c64 <XClk_Wiz_CfgInitialize+0xac>
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 1016bdc:	e3520000 	cmp	r2, #0
 1016be0:	e1a06002 	mov	r6, r2
 1016be4:	0a00000d 	beq	1016c20 <XClk_Wiz_CfgInitialize+0x68>
	InstancePtr->Config = *CfgPtr;
 1016be8:	e3a02058 	mov	r2, #88	; 0x58
 1016bec:	eb001ec3 	bl	101e700 <memcpy>
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 1016bf0:	e3063b90 	movw	r3, #27536	; 0x6b90
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1016bf4:	e3012111 	movw	r2, #4369	; 0x1111
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 1016bf8:	e3403101 	movt	r3, #257	; 0x101
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1016bfc:	e3412111 	movt	r2, #4369	; 0x1111
	InstancePtr->Config.BaseAddr = EffectiveAddr;
 1016c00:	e5846004 	str	r6, [r4, #4]
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 1016c04:	e5843060 	str	r3, [r4, #96]	; 0x60
	InstancePtr->ClkGlitchCallBack      = StubErrCallBack;
 1016c08:	e5843068 	str	r3, [r4, #104]	; 0x68
	InstancePtr->ClkStopCallBack        = StubErrCallBack;
 1016c0c:	e5843070 	str	r3, [r4, #112]	; 0x70
	InstancePtr->ErrorCallBack = StubErrCallBack;
 1016c10:	e5843078 	str	r3, [r4, #120]	; 0x78
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1016c14:	e5842080 	str	r2, [r4, #128]	; 0x80
}
 1016c18:	e3a00000 	mov	r0, #0
 1016c1c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 1016c20:	e30d07f0 	movw	r0, #55280	; 0xd7f0
 1016c24:	e3a01065 	mov	r1, #101	; 0x65
 1016c28:	e3400106 	movt	r0, #262	; 0x106
 1016c2c:	eb000dfd 	bl	101a428 <Xil_Assert>
 1016c30:	e3a03001 	mov	r3, #1
}
 1016c34:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 1016c38:	e5853000 	str	r3, [r5]
}
 1016c3c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016c40:	e30d07f0 	movw	r0, #55280	; 0xd7f0
 1016c44:	e3a01063 	mov	r1, #99	; 0x63
 1016c48:	e3400106 	movt	r0, #262	; 0x106
 1016c4c:	eb000df5 	bl	101a428 <Xil_Assert>
 1016c50:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016c54:	e3a02001 	mov	r2, #1
 1016c58:	e340310c 	movt	r3, #268	; 0x10c
 1016c5c:	e5832000 	str	r2, [r3]
 1016c60:	eaffffec 	b	1016c18 <XClk_Wiz_CfgInitialize+0x60>
	Xil_AssertNonvoid(CfgPtr != NULL);
 1016c64:	e30d07f0 	movw	r0, #55280	; 0xd7f0
 1016c68:	e3a01064 	mov	r1, #100	; 0x64
 1016c6c:	e3400106 	movt	r0, #262	; 0x106
 1016c70:	eb000dec 	bl	101a428 <Xil_Assert>
 1016c74:	e3a03001 	mov	r3, #1
 1016c78:	e5853000 	str	r3, [r5]
 1016c7c:	eaffffe5 	b	1016c18 <XClk_Wiz_CfgInitialize+0x60>

01016c80 <XClk_Wiz_GetInterruptSettings>:
	Xil_AssertVoid(InstancePtr != NULL);
 1016c80:	e3500000 	cmp	r0, #0
 1016c84:	0a00000b 	beq	1016cb8 <XClk_Wiz_GetInterruptSettings+0x38>
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 1016c88:	e5902004 	ldr	r2, [r0, #4]
	Xil_AssertVoid(InstancePtr != NULL);
 1016c8c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016c90:	e340310c 	movt	r3, #268	; 0x10c
 1016c94:	e3a01000 	mov	r1, #0
 1016c98:	e5831000 	str	r1, [r3]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1016c9c:	e592300c 	ldr	r3, [r2, #12]
*
****************************************************************************/
static inline u32 XCLK_WIZ_GET_BITFIELD_VALUE(UINTPTR BaseAddress,
		u32 RegisterOffset, u32 BitMask, u32 BitShift) {
	return ((XClk_Wiz_ReadReg((BaseAddress), (RegisterOffset)) \
		  & (BitMask)) >> (BitShift));
 1016ca0:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 1016ca4:	e5803058 	str	r3, [r0, #88]	; 0x58
 1016ca8:	e5923010 	ldr	r3, [r2, #16]
 1016cac:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkIntrEnable = XCLK_WIZ_GET_BITFIELD_VALUE
 1016cb0:	e580305c 	str	r3, [r0, #92]	; 0x5c
 1016cb4:	e12fff1e 	bx	lr
	Xil_AssertVoid(InstancePtr != NULL);
 1016cb8:	e30d07f0 	movw	r0, #55280	; 0xd7f0
{
 1016cbc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1016cc0:	e3a01086 	mov	r1, #134	; 0x86
 1016cc4:	e3400106 	movt	r0, #262	; 0x106
 1016cc8:	eb000dd6 	bl	101a428 <Xil_Assert>
 1016ccc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016cd0:	e3a02001 	mov	r2, #1
 1016cd4:	e340310c 	movt	r3, #268	; 0x10c
 1016cd8:	e5832000 	str	r2, [r3]
}
 1016cdc:	e8bd8010 	pop	{r4, pc}

01016ce0 <XClk_Wiz_LookupConfig>:
	extern XClk_Wiz_Config XClk_Wiz_ConfigTable[];
	XClk_Wiz_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0; Index < XPAR_XCLK_WIZ_NUM_INSTANCES; Index++) {
		if (XClk_Wiz_ConfigTable[Index].DeviceId == DeviceId) {
 1016ce0:	e30d3d20 	movw	r3, #56608	; 0xdd20
 1016ce4:	e3403106 	movt	r3, #262	; 0x106
 1016ce8:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 1016cec:	e1520000 	cmp	r2, r0
 1016cf0:	01a00003 	moveq	r0, r3
 1016cf4:	13a00000 	movne	r0, #0
 1016cf8:	e12fff1e 	bx	lr

01016cfc <XGpioPs_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, const XGpioPs_Config *ConfigPtr,
				u32 EffectiveAddr)
{
 1016cfc:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status = XST_SUCCESS;
	u8 i;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016d00:	e2504000 	subs	r4, r0, #0
 1016d04:	0a00004b 	beq	1016e38 <XGpioPs_CfgInitialize+0x13c>
 1016d08:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1016d0c:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016d10:	e340510c 	movt	r5, #268	; 0x10c
 1016d14:	e3a03000 	mov	r3, #0
 1016d18:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1016d1c:	0a00004e 	beq	1016e5c <XGpioPs_CfgInitialize+0x160>
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1016d20:	e3520000 	cmp	r2, #0
 1016d24:	0a00002d 	beq	1016de0 <XGpioPs_CfgInitialize+0xe4>
	 * Set some default values for instance data, don't indicate the device
	 * is ready to use until everything has been initialized successfully.
	 */
	InstancePtr->IsReady = 0U;
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 1016d28:	e1d100b0 	ldrh	r0, [r1]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 1016d2c:	e308179c 	movw	r1, #34716	; 0x879c
 1016d30:	e3401101 	movt	r1, #257	; 0x101
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
 1016d34:	e1c420f4 	strd	r2, [r4, #4]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 1016d38:	e584100c 	str	r1, [r4, #12]
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 1016d3c:	e1c400b0 	strh	r0, [r4]
	InstancePtr->Platform = XGetPlatform_Info();
 1016d40:	eb00103d 	bl	101ae3c <XGetPlatform_Info>

	/* Initialize the Bank data based on platform */
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1016d44:	e3500001 	cmp	r0, #1
	InstancePtr->Platform = XGetPlatform_Info();
 1016d48:	e5840014 	str	r0, [r4, #20]
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1016d4c:	0a00002b 	beq	1016e00 <XGpioPs_CfgInitialize+0x104>
		 *	142 - 173, Bank 5
		 */
		InstancePtr->MaxPinNum = (u32)174;
		InstancePtr->MaxBanks = (u8)6;
	}
        else if (InstancePtr->Platform == (u32)XPLAT_VERSAL)
 1016d50:	e3500006 	cmp	r0, #6
 1016d54:	0a00002e 	beq	1016e14 <XGpioPs_CfgInitialize+0x118>
		 *	0 - 31,  Bank 0
		 *	32 - 53, Bank 1
		 *	54 - 85, Bank 2
		 *	86 - 117, Bank 3
		 */
		InstancePtr->MaxPinNum = (u32)118;
 1016d58:	e3a02076 	mov	r2, #118	; 0x76
		InstancePtr->MaxBanks = (u8)4;
 1016d5c:	e3a03004 	mov	r3, #4
		InstancePtr->MaxPinNum = (u32)118;
 1016d60:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)4;
 1016d64:	e5c4301c 	strb	r3, [r4, #28]
{
 1016d68:	e3a02000 	mov	r2, #0
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1016d6c:	e3e0c000 	mvn	ip, #0
 1016d70:	e1a03002 	mov	r3, r2
 1016d74:	ea000008 	b	1016d9c <XGpioPs_CfgInitialize+0xa0>

                       }
                }
                else
                {
		XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1016d78:	e5941004 	ldr	r1, [r4, #4]
 1016d7c:	e2811f85 	add	r1, r1, #532	; 0x214
 1016d80:	e781c303 	str	ip, [r1, r3, lsl #6]
 1016d84:	e2822001 	add	r2, r2, #1
	for (i=(u8)0U;i<InstancePtr->MaxBanks;i++) {
 1016d88:	e5d4101c 	ldrb	r1, [r4, #28]
 1016d8c:	e6ef3072 	uxtb	r3, r2
 1016d90:	e1510003 	cmp	r1, r3
 1016d94:	9a00000c 	bls	1016dcc <XGpioPs_CfgInitialize+0xd0>
 1016d98:	e5940014 	ldr	r0, [r4, #20]
                if (InstancePtr->Platform == XPLAT_VERSAL){
 1016d9c:	e3500006 	cmp	r0, #6
 1016da0:	1afffff4 	bne	1016d78 <XGpioPs_CfgInitialize+0x7c>
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1016da4:	e5941020 	ldr	r1, [r4, #32]
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1016da8:	e2430001 	sub	r0, r3, #1
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1016dac:	e3510000 	cmp	r1, #0
 1016db0:	1a000002 	bne	1016dc0 <XGpioPs_CfgInitialize+0xc4>
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1016db4:	e3500001 	cmp	r0, #1
 1016db8:	8affffee 	bhi	1016d78 <XGpioPs_CfgInitialize+0x7c>
 1016dbc:	eafffff0 	b	1016d84 <XGpioPs_CfgInitialize+0x88>
                                if(i==(u32)XGPIOPS_TWO)
 1016dc0:	e3530002 	cmp	r3, #2
 1016dc4:	1affffeb 	bne	1016d78 <XGpioPs_CfgInitialize+0x7c>
 1016dc8:	eaffffed 	b	1016d84 <XGpioPs_CfgInitialize+0x88>
					  XGPIOPS_INTDIS_OFFSET, 0xFFFFFFFFU);
                }
	}

	/* Indicate the component is now ready to use. */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1016dcc:	e3013111 	movw	r3, #4369	; 0x1111
 1016dd0:	e3413111 	movt	r3, #4369	; 0x1111
 1016dd4:	e5843008 	str	r3, [r4, #8]

	return Status;
}
 1016dd8:	e3a00000 	mov	r0, #0
 1016ddc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1016de0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016de4:	e3a01068 	mov	r1, #104	; 0x68
 1016de8:	e3400106 	movt	r0, #262	; 0x106
 1016dec:	eb000d8d 	bl	101a428 <Xil_Assert>
 1016df0:	e3a03001 	mov	r3, #1
}
 1016df4:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1016df8:	e5853000 	str	r3, [r5]
}
 1016dfc:	e8bd8070 	pop	{r4, r5, r6, pc}
		InstancePtr->MaxPinNum = (u32)174;
 1016e00:	e3a020ae 	mov	r2, #174	; 0xae
		InstancePtr->MaxBanks = (u8)6;
 1016e04:	e3a03006 	mov	r3, #6
		InstancePtr->MaxPinNum = (u32)174;
 1016e08:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)6;
 1016e0c:	e5c4301c 	strb	r3, [r4, #28]
 1016e10:	eaffffd4 	b	1016d68 <XGpioPs_CfgInitialize+0x6c>
                if(InstancePtr->PmcGpio == (u32)FALSE)
 1016e14:	e5943020 	ldr	r3, [r4, #32]
 1016e18:	e3530000 	cmp	r3, #0
                        InstancePtr->MaxPinNum = (u32)58;
 1016e1c:	03a0203a 	moveq	r2, #58	; 0x3a
                        InstancePtr->MaxBanks = (u8)4;
 1016e20:	03a03004 	moveq	r3, #4
                        InstancePtr->MaxPinNum = (u32)116;
 1016e24:	13a02074 	movne	r2, #116	; 0x74
                        InstancePtr->MaxBanks = (u8)5;
 1016e28:	13a03005 	movne	r3, #5
                        InstancePtr->MaxPinNum = (u32)116;
 1016e2c:	e5842018 	str	r2, [r4, #24]
                        InstancePtr->MaxBanks = (u8)5;
 1016e30:	e5c4301c 	strb	r3, [r4, #28]
 1016e34:	eaffffcb 	b	1016d68 <XGpioPs_CfgInitialize+0x6c>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016e38:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016e3c:	e3a01066 	mov	r1, #102	; 0x66
 1016e40:	e3400106 	movt	r0, #262	; 0x106
 1016e44:	eb000d77 	bl	101a428 <Xil_Assert>
 1016e48:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016e4c:	e3a02001 	mov	r2, #1
 1016e50:	e340310c 	movt	r3, #268	; 0x10c
 1016e54:	e5832000 	str	r2, [r3]
 1016e58:	eaffffde 	b	1016dd8 <XGpioPs_CfgInitialize+0xdc>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1016e5c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016e60:	e3a01067 	mov	r1, #103	; 0x67
 1016e64:	e3400106 	movt	r0, #262	; 0x106
 1016e68:	eb000d6e 	bl	101a428 <Xil_Assert>
 1016e6c:	e3a03001 	mov	r3, #1
 1016e70:	e5853000 	str	r3, [r5]
 1016e74:	eaffffd7 	b	1016dd8 <XGpioPs_CfgInitialize+0xdc>

01016e78 <XGpioPs_Read>:
* @note		This function is used for reading the state of all the GPIO pins
*		of specified bank.
*
*****************************************************************************/
u32 XGpioPs_Read(const XGpioPs *InstancePtr, u8 Bank)
{
 1016e78:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016e7c:	e2506000 	subs	r6, r0, #0
 1016e80:	0a00001f 	beq	1016f04 <XGpioPs_Read+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016e84:	e5962008 	ldr	r2, [r6, #8]
 1016e88:	e3013111 	movw	r3, #4369	; 0x1111
 1016e8c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016e90:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1016e94:	e340510c 	movt	r5, #268	; 0x10c
 1016e98:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016e9c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016ea0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016ea4:	1a000006 	bne	1016ec4 <XGpioPs_Read+0x4c>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1016ea8:	e5d6301c 	ldrb	r3, [r6, #28]
 1016eac:	e1530001 	cmp	r3, r1
 1016eb0:	9a00000b 	bls	1016ee4 <XGpioPs_Read+0x6c>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1016eb4:	e5963004 	ldr	r3, [r6, #4]
 1016eb8:	e2811018 	add	r1, r1, #24
	return *(volatile u32 *) Addr;
 1016ebc:	e7930101 	ldr	r0, [r3, r1, lsl #2]
 1016ec0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016ec4:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016ec8:	e3a010e0 	mov	r1, #224	; 0xe0
 1016ecc:	e3400106 	movt	r0, #262	; 0x106
 1016ed0:	eb000d54 	bl	101a428 <Xil_Assert>
 1016ed4:	e3a03001 	mov	r3, #1
 1016ed8:	e1a00004 	mov	r0, r4
 1016edc:	e5853000 	str	r3, [r5]
 1016ee0:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1016ee4:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016ee8:	e3a010e1 	mov	r1, #225	; 0xe1
 1016eec:	e3400106 	movt	r0, #262	; 0x106
 1016ef0:	eb000d4c 	bl	101a428 <Xil_Assert>
 1016ef4:	e3a03001 	mov	r3, #1
 1016ef8:	e1a00004 	mov	r0, r4
 1016efc:	e5853000 	str	r3, [r5]
				 ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
				 XGPIOPS_DATA_RO_OFFSET);
}
 1016f00:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1016f04:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016f08:	e3a010df 	mov	r1, #223	; 0xdf
 1016f0c:	e3400106 	movt	r0, #262	; 0x106
 1016f10:	eb000d44 	bl	101a428 <Xil_Assert>
 1016f14:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016f18:	e3a02001 	mov	r2, #1
 1016f1c:	e340310c 	movt	r3, #268	; 0x10c
 1016f20:	e1a00006 	mov	r0, r6
 1016f24:	e5832000 	str	r2, [r3]
 1016f28:	e8bd8070 	pop	{r4, r5, r6, pc}

01016f2c <XGpioPs_Write>:
*		the bank. The previous state of the pins is not maintained.
*
*****************************************************************************/
void XGpioPs_Write(const XGpioPs *InstancePtr, u8 Bank, u32 Data)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1016f2c:	e3500000 	cmp	r0, #0
{
 1016f30:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1016f34:	0a00001d 	beq	1016fb0 <XGpioPs_Write+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016f38:	e590c008 	ldr	ip, [r0, #8]
 1016f3c:	e3013111 	movw	r3, #4369	; 0x1111
 1016f40:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1016f44:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1016f48:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016f4c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1016f50:	e3a03000 	mov	r3, #0
 1016f54:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016f58:	1a000006 	bne	1016f78 <XGpioPs_Write+0x4c>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1016f5c:	e5d0301c 	ldrb	r3, [r0, #28]
 1016f60:	e1530001 	cmp	r3, r1
 1016f64:	9a00000a 	bls	1016f94 <XGpioPs_Write+0x68>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1016f68:	e5903004 	ldr	r3, [r0, #4]
 1016f6c:	e2811010 	add	r1, r1, #16
	*LocalAddr = Value;
 1016f70:	e7832101 	str	r2, [r3, r1, lsl #2]
 1016f74:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016f78:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016f7c:	e3001127 	movw	r1, #295	; 0x127
 1016f80:	e3400106 	movt	r0, #262	; 0x106
 1016f84:	eb000d27 	bl	101a428 <Xil_Assert>
 1016f88:	e3a03001 	mov	r3, #1
 1016f8c:	e5843000 	str	r3, [r4]
 1016f90:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1016f94:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016f98:	e3a01f4a 	mov	r1, #296	; 0x128
 1016f9c:	e3400106 	movt	r0, #262	; 0x106
 1016fa0:	eb000d20 	bl	101a428 <Xil_Assert>
 1016fa4:	e3a03001 	mov	r3, #1
 1016fa8:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
			  XGPIOPS_DATA_OFFSET, Data);
}
 1016fac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1016fb0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1016fb4:	e3001126 	movw	r1, #294	; 0x126
 1016fb8:	e3400106 	movt	r0, #262	; 0x106
 1016fbc:	eb000d19 	bl	101a428 <Xil_Assert>
 1016fc0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1016fc4:	e3a02001 	mov	r2, #1
 1016fc8:	e340310c 	movt	r3, #268	; 0x10c
 1016fcc:	e5832000 	str	r2, [r3]
 1016fd0:	e8bd8010 	pop	{r4, pc}

01016fd4 <XGpioPs_SetDirection>:
*		not maintained.
*
*****************************************************************************/
void XGpioPs_SetDirection(const XGpioPs *InstancePtr, u8 Bank, u32 Direction)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1016fd4:	e3500000 	cmp	r0, #0
{
 1016fd8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1016fdc:	0a00001e 	beq	101705c <XGpioPs_SetDirection+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016fe0:	e590c008 	ldr	ip, [r0, #8]
 1016fe4:	e3013111 	movw	r3, #4369	; 0x1111
 1016fe8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1016fec:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1016ff0:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1016ff4:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1016ff8:	e3a03000 	mov	r3, #0
 1016ffc:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017000:	1a000007 	bne	1017024 <XGpioPs_SetDirection+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017004:	e5d0301c 	ldrb	r3, [r0, #28]
 1017008:	e1530001 	cmp	r3, r1
 101700c:	9a00000b 	bls	1017040 <XGpioPs_SetDirection+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017010:	e5900004 	ldr	r0, [r0, #4]
 1017014:	e3a03f81 	mov	r3, #516	; 0x204
 1017018:	e0831301 	add	r1, r3, r1, lsl #6
 101701c:	e7812000 	str	r2, [r1, r0]
 1017020:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017024:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017028:	e3001186 	movw	r1, #390	; 0x186
 101702c:	e3400106 	movt	r0, #262	; 0x106
 1017030:	eb000cfc 	bl	101a428 <Xil_Assert>
 1017034:	e3a03001 	mov	r3, #1
 1017038:	e5843000 	str	r3, [r4]
 101703c:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017040:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017044:	e3001187 	movw	r1, #391	; 0x187
 1017048:	e3400106 	movt	r0, #262	; 0x106
 101704c:	eb000cf5 	bl	101a428 <Xil_Assert>
 1017050:	e3a03001 	mov	r3, #1
 1017054:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_DIRM_OFFSET, Direction);
}
 1017058:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101705c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017060:	e3001185 	movw	r1, #389	; 0x185
 1017064:	e3400106 	movt	r0, #262	; 0x106
 1017068:	eb000cee 	bl	101a428 <Xil_Assert>
 101706c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017070:	e3a02001 	mov	r2, #1
 1017074:	e340310c 	movt	r3, #268	; 0x10c
 1017078:	e5832000 	str	r2, [r3]
 101707c:	e8bd8010 	pop	{r4, pc}

01017080 <XGpioPs_GetDirection>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetDirection(const XGpioPs *InstancePtr, u8 Bank)
{
 1017080:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017084:	e2506000 	subs	r6, r0, #0
 1017088:	0a000020 	beq	1017110 <XGpioPs_GetDirection+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101708c:	e5962008 	ldr	r2, [r6, #8]
 1017090:	e3013111 	movw	r3, #4369	; 0x1111
 1017094:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017098:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101709c:	e340510c 	movt	r5, #268	; 0x10c
 10170a0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10170a4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10170a8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10170ac:	1a000007 	bne	10170d0 <XGpioPs_GetDirection+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10170b0:	e5d6301c 	ldrb	r3, [r6, #28]
 10170b4:	e1530001 	cmp	r3, r1
 10170b8:	9a00000c 	bls	10170f0 <XGpioPs_GetDirection+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10170bc:	e5962004 	ldr	r2, [r6, #4]
 10170c0:	e3a03f81 	mov	r3, #516	; 0x204
 10170c4:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10170c8:	e7910002 	ldr	r0, [r1, r2]
 10170cc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10170d0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10170d4:	e30011d5 	movw	r1, #469	; 0x1d5
 10170d8:	e3400106 	movt	r0, #262	; 0x106
 10170dc:	eb000cd1 	bl	101a428 <Xil_Assert>
 10170e0:	e3a03001 	mov	r3, #1
 10170e4:	e1a00004 	mov	r0, r4
 10170e8:	e5853000 	str	r3, [r5]
 10170ec:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10170f0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10170f4:	e30011d6 	movw	r1, #470	; 0x1d6
 10170f8:	e3400106 	movt	r0, #262	; 0x106
 10170fc:	eb000cc9 	bl	101a428 <Xil_Assert>
 1017100:	e3a03001 	mov	r3, #1
 1017104:	e1a00004 	mov	r0, r4
 1017108:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_DIRM_OFFSET);
}
 101710c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017110:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017114:	e3a01f75 	mov	r1, #468	; 0x1d4
 1017118:	e3400106 	movt	r0, #262	; 0x106
 101711c:	eb000cc1 	bl	101a428 <Xil_Assert>
 1017120:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017124:	e3a02001 	mov	r2, #1
 1017128:	e340310c 	movt	r3, #268	; 0x10c
 101712c:	e1a00006 	mov	r0, r6
 1017130:	e5832000 	str	r2, [r3]
 1017134:	e8bd8070 	pop	{r4, r5, r6, pc}

01017138 <XGpioPs_SetOutputEnable>:
*		Enables is not maintained.
*
*****************************************************************************/
void XGpioPs_SetOutputEnable(const XGpioPs *InstancePtr, u8 Bank, u32 OpEnable)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1017138:	e3500000 	cmp	r0, #0
{
 101713c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1017140:	0a00001e 	beq	10171c0 <XGpioPs_SetOutputEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017144:	e590c008 	ldr	ip, [r0, #8]
 1017148:	e3013111 	movw	r3, #4369	; 0x1111
 101714c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1017150:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1017154:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017158:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 101715c:	e3a03000 	mov	r3, #0
 1017160:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017164:	1a000007 	bne	1017188 <XGpioPs_SetOutputEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017168:	e5d0301c 	ldrb	r3, [r0, #28]
 101716c:	e1530001 	cmp	r3, r1
 1017170:	9a00000b 	bls	10171a4 <XGpioPs_SetOutputEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017174:	e5900004 	ldr	r0, [r0, #4]
 1017178:	e3a03f82 	mov	r3, #520	; 0x208
 101717c:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1017180:	e7812000 	str	r2, [r1, r0]
 1017184:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017188:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101718c:	e3a01e22 	mov	r1, #544	; 0x220
 1017190:	e3400106 	movt	r0, #262	; 0x106
 1017194:	eb000ca3 	bl	101a428 <Xil_Assert>
 1017198:	e3a03001 	mov	r3, #1
 101719c:	e5843000 	str	r3, [r4]
 10171a0:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10171a4:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10171a8:	e3001221 	movw	r1, #545	; 0x221
 10171ac:	e3400106 	movt	r0, #262	; 0x106
 10171b0:	eb000c9c 	bl	101a428 <Xil_Assert>
 10171b4:	e3a03001 	mov	r3, #1
 10171b8:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_OUTEN_OFFSET, OpEnable);
}
 10171bc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10171c0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10171c4:	e300121f 	movw	r1, #543	; 0x21f
 10171c8:	e3400106 	movt	r0, #262	; 0x106
 10171cc:	eb000c95 	bl	101a428 <Xil_Assert>
 10171d0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10171d4:	e3a02001 	mov	r2, #1
 10171d8:	e340310c 	movt	r3, #268	; 0x10c
 10171dc:	e5832000 	str	r2, [r3]
 10171e0:	e8bd8010 	pop	{r4, pc}

010171e4 <XGpioPs_GetOutputEnable>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetOutputEnable(const XGpioPs *InstancePtr, u8 Bank)
{
 10171e4:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10171e8:	e2506000 	subs	r6, r0, #0
 10171ec:	0a000020 	beq	1017274 <XGpioPs_GetOutputEnable+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10171f0:	e5962008 	ldr	r2, [r6, #8]
 10171f4:	e3013111 	movw	r3, #4369	; 0x1111
 10171f8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10171fc:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017200:	e340510c 	movt	r5, #268	; 0x10c
 1017204:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017208:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101720c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017210:	1a000007 	bne	1017234 <XGpioPs_GetOutputEnable+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017214:	e5d6301c 	ldrb	r3, [r6, #28]
 1017218:	e1530001 	cmp	r3, r1
 101721c:	9a00000c 	bls	1017254 <XGpioPs_GetOutputEnable+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017220:	e5962004 	ldr	r2, [r6, #4]
 1017224:	e3a03f82 	mov	r3, #520	; 0x208
 1017228:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 101722c:	e7910002 	ldr	r0, [r1, r2]
 1017230:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017234:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017238:	e3a01f9d 	mov	r1, #628	; 0x274
 101723c:	e3400106 	movt	r0, #262	; 0x106
 1017240:	eb000c78 	bl	101a428 <Xil_Assert>
 1017244:	e3a03001 	mov	r3, #1
 1017248:	e1a00004 	mov	r0, r4
 101724c:	e5853000 	str	r3, [r5]
 1017250:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017254:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017258:	e3001275 	movw	r1, #629	; 0x275
 101725c:	e3400106 	movt	r0, #262	; 0x106
 1017260:	eb000c70 	bl	101a428 <Xil_Assert>
 1017264:	e3a03001 	mov	r3, #1
 1017268:	e1a00004 	mov	r0, r4
 101726c:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_OUTEN_OFFSET);
}
 1017270:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017274:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017278:	e3001273 	movw	r1, #627	; 0x273
 101727c:	e3400106 	movt	r0, #262	; 0x106
 1017280:	eb000c68 	bl	101a428 <Xil_Assert>
 1017284:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017288:	e3a02001 	mov	r2, #1
 101728c:	e340310c 	movt	r3, #268	; 0x10c
 1017290:	e1a00006 	mov	r0, r6
 1017294:	e5832000 	str	r2, [r3]
 1017298:	e8bd8070 	pop	{r4, r5, r6, pc}

0101729c <XGpioPs_GetBankPin>:
#ifdef versal
void XGpioPs_GetBankPin(const XGpioPs *InstancePtr,u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#else
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#endif
{
 101729c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	u32 XGpioPsPinTable[6] = {0};
 10172a0:	e3a05000 	mov	r5, #0
{
 10172a4:	e24dd01c 	sub	sp, sp, #28
 10172a8:	e1a04000 	mov	r4, r0
 10172ac:	e1a06001 	mov	r6, r1
 10172b0:	e1a07002 	mov	r7, r2
	u32 XGpioPsPinTable[6] = {0};
 10172b4:	e58d5004 	str	r5, [sp, #4]
 10172b8:	e58d5000 	str	r5, [sp]
 10172bc:	e58d5008 	str	r5, [sp, #8]
 10172c0:	e58d500c 	str	r5, [sp, #12]
 10172c4:	e58d5010 	str	r5, [sp, #16]
 10172c8:	e58d5014 	str	r5, [sp, #20]
#ifdef versal
        u8 i=(u8)0;
#endif
	u32 Platform = XGetPlatform_Info();
 10172cc:	eb000eda 	bl	101ae3c <XGetPlatform_Info>

	if (Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 10172d0:	e3500001 	cmp	r0, #1
 10172d4:	0a000022 	beq	1017364 <XGpioPs_GetBankPin+0xc8>
                }

        }
#endif
        else {
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 10172d8:	e3a0201f 	mov	r2, #31
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10172dc:	e3a03035 	mov	r3, #53	; 0x35
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */

		*BankNumber = 0U;
		while (*BankNumber < XGPIOPS_FOUR) {
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10172e0:	e354001f 	cmp	r4, #31
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 10172e4:	e58d2000 	str	r2, [sp]
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10172e8:	e58d3004 	str	r3, [sp, #4]
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
 10172ec:	e3a02055 	mov	r2, #85	; 0x55
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */
 10172f0:	e3a03075 	mov	r3, #117	; 0x75
 10172f4:	e1cd20f8 	strd	r2, [sp, #8]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10172f8:	9a000034 	bls	10173d0 <XGpioPs_GetBankPin+0x134>
 10172fc:	e3540035 	cmp	r4, #53	; 0x35
				break;
			}
			(*BankNumber)++;
 1017300:	e3a03001 	mov	r3, #1
 1017304:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1017308:	9a000013 	bls	101735c <XGpioPs_GetBankPin+0xc0>
 101730c:	e3540055 	cmp	r4, #85	; 0x55
			(*BankNumber)++;
 1017310:	e3a03002 	mov	r3, #2
 1017314:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1017318:	9a00000f 	bls	101735c <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 101731c:	e3a03003 	mov	r3, #3
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1017320:	e3540075 	cmp	r4, #117	; 0x75
			(*BankNumber)++;
 1017324:	e5c63000 	strb	r3, [r6]
 1017328:	83a03004 	movhi	r3, #4
 101732c:	85c63000 	strbhi	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1017330:	9a000009 	bls	101735c <XGpioPs_GetBankPin+0xc0>
        }
#endif

        else {
		*PinNumberInBank = (u8)((u32)PinNumber %
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1017334:	e28d2018 	add	r2, sp, #24
		*PinNumberInBank = (u8)((u32)PinNumber %
 1017338:	e1a00004 	mov	r0, r4
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 101733c:	e0823103 	add	r3, r2, r3, lsl #2
 1017340:	e513101c 	ldr	r1, [r3, #-28]	; 0xffffffe4
		*PinNumberInBank = (u8)((u32)PinNumber %
 1017344:	e2811001 	add	r1, r1, #1
 1017348:	fa0014bf 	blx	101c64c <__aeabi_uidivmod>
 101734c:	e6ef4071 	uxtb	r4, r1
 1017350:	e5c74000 	strb	r4, [r7]
        }
}
 1017354:	e28dd01c 	add	sp, sp, #28
 1017358:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 101735c:	e5d63000 	ldrb	r3, [r6]
 1017360:	eafffff3 	b	1017334 <XGpioPs_GetBankPin+0x98>
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1017364:	e3540019 	cmp	r4, #25
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1017368:	e3a01019 	mov	r1, #25
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 101736c:	e3a0304d 	mov	r3, #77	; 0x4d
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1017370:	e3a02033 	mov	r2, #51	; 0x33
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1017374:	e58d1000 	str	r1, [sp]
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1017378:	e3a0c06d 	mov	ip, #109	; 0x6d
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 101737c:	e3a0108d 	mov	r1, #141	; 0x8d
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1017380:	e58d3008 	str	r3, [sp, #8]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1017384:	e3a030ad 	mov	r3, #173	; 0xad
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1017388:	e58d1010 	str	r1, [sp, #16]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 101738c:	e58d3014 	str	r3, [sp, #20]
 1017390:	828d1008 	addhi	r1, sp, #8
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1017394:	e58d2004 	str	r2, [sp, #4]
			(*BankNumber)++;
 1017398:	83a03002 	movhi	r3, #2
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 101739c:	e58dc00c 	str	ip, [sp, #12]
			(*BankNumber)++;
 10173a0:	85c60000 	strbhi	r0, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10173a4:	8a000001 	bhi	10173b0 <XGpioPs_GetBankPin+0x114>
 10173a8:	ea000008 	b	10173d0 <XGpioPs_GetBankPin+0x134>
 10173ac:	e4912004 	ldr	r2, [r1], #4
 10173b0:	e1540002 	cmp	r4, r2
 10173b4:	9affffe8 	bls	101735c <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 10173b8:	e5c63000 	strb	r3, [r6]
 10173bc:	e2833001 	add	r3, r3, #1
		while (*BankNumber < XGPIOPS_SIX) {
 10173c0:	e3530007 	cmp	r3, #7
 10173c4:	1afffff8 	bne	10173ac <XGpioPs_GetBankPin+0x110>
 10173c8:	e3a03006 	mov	r3, #6
 10173cc:	eaffffd8 	b	1017334 <XGpioPs_GetBankPin+0x98>
		*BankNumber = 0U;
 10173d0:	e5c65000 	strb	r5, [r6]
	if (*BankNumber == (u8)0) {
 10173d4:	eaffffdd 	b	1017350 <XGpioPs_GetBankPin+0xb4>

010173d8 <XGpioPs_ReadPin>:
{
 10173d8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10173dc:	e2506000 	subs	r6, r0, #0
{
 10173e0:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10173e4:	0a00002a 	beq	1017494 <XGpioPs_ReadPin+0xbc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10173e8:	e5962008 	ldr	r2, [r6, #8]
 10173ec:	e3013111 	movw	r3, #4369	; 0x1111
 10173f0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10173f4:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 10173f8:	e340510c 	movt	r5, #268	; 0x10c
 10173fc:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017400:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017404:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017408:	1a000018 	bne	1017470 <XGpioPs_ReadPin+0x98>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 101740c:	e5963018 	ldr	r3, [r6, #24]
 1017410:	e1530001 	cmp	r3, r1
 1017414:	9a00000c 	bls	101744c <XGpioPs_ReadPin+0x74>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017418:	e6ef0071 	uxtb	r0, r1
 101741c:	e28d2007 	add	r2, sp, #7
 1017420:	e28d1006 	add	r1, sp, #6
 1017424:	ebffff9c 	bl	101729c <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017428:	e5dd3006 	ldrb	r3, [sp, #6]
 101742c:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 1017430:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017434:	e2833018 	add	r3, r3, #24
 1017438:	e7920103 	ldr	r0, [r2, r3, lsl #2]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 101743c:	e1a04430 	lsr	r4, r0, r4
 1017440:	e2040001 	and	r0, r4, #1
}
 1017444:	e28dd008 	add	sp, sp, #8
 1017448:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 101744c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017450:	e3001106 	movw	r1, #262	; 0x106
 1017454:	e3400106 	movt	r0, #262	; 0x106
 1017458:	eb000bf2 	bl	101a428 <Xil_Assert>
 101745c:	e3a03001 	mov	r3, #1
 1017460:	e1a00004 	mov	r0, r4
 1017464:	e5853000 	str	r3, [r5]
}
 1017468:	e28dd008 	add	sp, sp, #8
 101746c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017470:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017474:	e3001105 	movw	r1, #261	; 0x105
 1017478:	e3400106 	movt	r0, #262	; 0x106
 101747c:	eb000be9 	bl	101a428 <Xil_Assert>
 1017480:	e3a03001 	mov	r3, #1
 1017484:	e1a00004 	mov	r0, r4
 1017488:	e5853000 	str	r3, [r5]
}
 101748c:	e28dd008 	add	sp, sp, #8
 1017490:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017494:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017498:	e3a01f41 	mov	r1, #260	; 0x104
 101749c:	e3400106 	movt	r0, #262	; 0x106
 10174a0:	eb000be0 	bl	101a428 <Xil_Assert>
 10174a4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10174a8:	e3a02001 	mov	r2, #1
 10174ac:	e340310c 	movt	r3, #268	; 0x10c
 10174b0:	e1a00006 	mov	r0, r6
 10174b4:	e5832000 	str	r2, [r3]
 10174b8:	eaffffe1 	b	1017444 <XGpioPs_ReadPin+0x6c>

010174bc <XGpioPs_WritePin>:
{
 10174bc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10174c0:	e2505000 	subs	r5, r0, #0
{
 10174c4:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10174c8:	0a000032 	beq	1017598 <XGpioPs_WritePin+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10174cc:	e5953008 	ldr	r3, [r5, #8]
 10174d0:	e1a07002 	mov	r7, r2
 10174d4:	e3012111 	movw	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10174d8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10174dc:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10174e0:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10174e4:	e1530002 	cmp	r3, r2
	Xil_AssertVoid(InstancePtr != NULL);
 10174e8:	e3a06000 	mov	r6, #0
 10174ec:	e5846000 	str	r6, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10174f0:	1a000020 	bne	1017578 <XGpioPs_WritePin+0xbc>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10174f4:	e5953018 	ldr	r3, [r5, #24]
 10174f8:	e1530001 	cmp	r3, r1
 10174fc:	9a000015 	bls	1017558 <XGpioPs_WritePin+0x9c>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017500:	e6ef0071 	uxtb	r0, r1
 1017504:	e28d2007 	add	r2, sp, #7
 1017508:	e28d1006 	add	r1, sp, #6
 101750c:	ebffff62 	bl	101729c <XGpioPs_GetBankPin>
	if (PinNumber > 15U) {
 1017510:	e5dd3007 	ldrb	r3, [sp, #7]
 1017514:	e353000f 	cmp	r3, #15
		PinNumber -= (u8)16;
 1017518:	82433010 	subhi	r3, r3, #16
		RegOffset = XGPIOPS_DATA_MSW_OFFSET;
 101751c:	83a06004 	movhi	r6, #4
		PinNumber -= (u8)16;
 1017520:	86ef3073 	uxtbhi	r3, r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017524:	e5952004 	ldr	r2, [r5, #4]
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1017528:	e3a01000 	mov	r1, #0
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 101752c:	e5dd0006 	ldrb	r0, [sp, #6]
	DataVar &= (u32)0x01;
 1017530:	e2077001 	and	r7, r7, #1
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1017534:	e34f1fff 	movt	r1, #65535	; 0xffff
 1017538:	e3a0c001 	mov	ip, #1
 101753c:	e1811317 	orr	r1, r1, r7, lsl r3
 1017540:	e2833010 	add	r3, r3, #16
 1017544:	e1c1331c 	bic	r3, r1, ip, lsl r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017548:	e0822180 	add	r2, r2, r0, lsl #3
	*LocalAddr = Value;
 101754c:	e7823006 	str	r3, [r2, r6]
}
 1017550:	e28dd00c 	add	sp, sp, #12
 1017554:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017558:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101755c:	e3001151 	movw	r1, #337	; 0x151
 1017560:	e3400106 	movt	r0, #262	; 0x106
 1017564:	eb000baf 	bl	101a428 <Xil_Assert>
 1017568:	e3a03001 	mov	r3, #1
 101756c:	e5843000 	str	r3, [r4]
}
 1017570:	e28dd00c 	add	sp, sp, #12
 1017574:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017578:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101757c:	e3a01e15 	mov	r1, #336	; 0x150
 1017580:	e3400106 	movt	r0, #262	; 0x106
 1017584:	eb000ba7 	bl	101a428 <Xil_Assert>
 1017588:	e3a03001 	mov	r3, #1
 101758c:	e5843000 	str	r3, [r4]
}
 1017590:	e28dd00c 	add	sp, sp, #12
 1017594:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1017598:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101759c:	e300114f 	movw	r1, #335	; 0x14f
 10175a0:	e3400106 	movt	r0, #262	; 0x106
 10175a4:	eb000b9f 	bl	101a428 <Xil_Assert>
 10175a8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10175ac:	e3a02001 	mov	r2, #1
 10175b0:	e340310c 	movt	r3, #268	; 0x10c
 10175b4:	e5832000 	str	r2, [r3]
 10175b8:	eaffffec 	b	1017570 <XGpioPs_WritePin+0xb4>

010175bc <XGpioPs_SetDirectionPin>:
{
 10175bc:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10175c0:	e2505000 	subs	r5, r0, #0
{
 10175c4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 10175c8:	0a00003b 	beq	10176bc <XGpioPs_SetDirectionPin+0x100>
 10175cc:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10175d0:	e5952008 	ldr	r2, [r5, #8]
 10175d4:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10175d8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10175dc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10175e0:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10175e4:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10175e8:	e3a03000 	mov	r3, #0
 10175ec:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10175f0:	1a000015 	bne	101764c <XGpioPs_SetDirectionPin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10175f4:	e5953018 	ldr	r3, [r5, #24]
 10175f8:	e1530001 	cmp	r3, r1
 10175fc:	9a000026 	bls	101769c <XGpioPs_SetDirectionPin+0xe0>
	Xil_AssertVoid(Direction <= (u32)1);
 1017600:	e3560001 	cmp	r6, #1
 1017604:	8a000018 	bhi	101766c <XGpioPs_SetDirectionPin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017608:	e6ef0071 	uxtb	r0, r1
 101760c:	e28d2007 	add	r2, sp, #7
 1017610:	e28d1006 	add	r1, sp, #6
 1017614:	ebffff20 	bl	101729c <XGpioPs_GetBankPin>
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017618:	e5dd2006 	ldrb	r2, [sp, #6]
 101761c:	e3a03f81 	mov	r3, #516	; 0x204
 1017620:	e5951004 	ldr	r1, [r5, #4]
	if (Direction!=(u32)0) { /*  Output Direction */
 1017624:	e3560000 	cmp	r6, #0
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017628:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 101762c:	e7932001 	ldr	r2, [r3, r1]
	if (Direction!=(u32)0) { /*  Output Direction */
 1017630:	1a000015 	bne	101768c <XGpioPs_SetDirectionPin+0xd0>
		DirModeReg &= ~ ((u32)1 << (u32)PinNumber);
 1017634:	e5dd0007 	ldrb	r0, [sp, #7]
 1017638:	e3a0c001 	mov	ip, #1
 101763c:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1017640:	e7832001 	str	r2, [r3, r1]
}
 1017644:	e28dd008 	add	sp, sp, #8
 1017648:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101764c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017650:	e30011aa 	movw	r1, #426	; 0x1aa
 1017654:	e3400106 	movt	r0, #262	; 0x106
 1017658:	eb000b72 	bl	101a428 <Xil_Assert>
 101765c:	e3a03001 	mov	r3, #1
 1017660:	e5843000 	str	r3, [r4]
}
 1017664:	e28dd008 	add	sp, sp, #8
 1017668:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Direction <= (u32)1);
 101766c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017670:	e3a01f6b 	mov	r1, #428	; 0x1ac
 1017674:	e3400106 	movt	r0, #262	; 0x106
 1017678:	eb000b6a 	bl	101a428 <Xil_Assert>
 101767c:	e3a03001 	mov	r3, #1
 1017680:	e5843000 	str	r3, [r4]
}
 1017684:	e28dd008 	add	sp, sp, #8
 1017688:	e8bd8070 	pop	{r4, r5, r6, pc}
		DirModeReg |= ((u32)1 << (u32)PinNumber);
 101768c:	e5dd0007 	ldrb	r0, [sp, #7]
 1017690:	e3a0c001 	mov	ip, #1
 1017694:	e182201c 	orr	r2, r2, ip, lsl r0
 1017698:	eaffffe8 	b	1017640 <XGpioPs_SetDirectionPin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 101769c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10176a0:	e30011ab 	movw	r1, #427	; 0x1ab
 10176a4:	e3400106 	movt	r0, #262	; 0x106
 10176a8:	eb000b5e 	bl	101a428 <Xil_Assert>
 10176ac:	e3a03001 	mov	r3, #1
 10176b0:	e5843000 	str	r3, [r4]
}
 10176b4:	e28dd008 	add	sp, sp, #8
 10176b8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10176bc:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10176c0:	e30011a9 	movw	r1, #425	; 0x1a9
 10176c4:	e3400106 	movt	r0, #262	; 0x106
 10176c8:	eb000b56 	bl	101a428 <Xil_Assert>
 10176cc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10176d0:	e3a02001 	mov	r2, #1
 10176d4:	e340310c 	movt	r3, #268	; 0x10c
 10176d8:	e5832000 	str	r2, [r3]
 10176dc:	eaffffe0 	b	1017664 <XGpioPs_SetDirectionPin+0xa8>

010176e0 <XGpioPs_GetDirectionPin>:
{
 10176e0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10176e4:	e2506000 	subs	r6, r0, #0
{
 10176e8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10176ec:	0a00002b 	beq	10177a0 <XGpioPs_GetDirectionPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10176f0:	e5962008 	ldr	r2, [r6, #8]
 10176f4:	e3013111 	movw	r3, #4369	; 0x1111
 10176f8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10176fc:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017700:	e340510c 	movt	r5, #268	; 0x10c
 1017704:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017708:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101770c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017710:	1a000019 	bne	101777c <XGpioPs_GetDirectionPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017714:	e5963018 	ldr	r3, [r6, #24]
 1017718:	e1530001 	cmp	r3, r1
 101771c:	9a00000d 	bls	1017758 <XGpioPs_GetDirectionPin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017720:	e6ef0071 	uxtb	r0, r1
 1017724:	e28d2007 	add	r2, sp, #7
 1017728:	e28d1006 	add	r1, sp, #6
 101772c:	ebfffeda 	bl	101729c <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017730:	e5dd1006 	ldrb	r1, [sp, #6]
 1017734:	e3a03f81 	mov	r3, #516	; 0x204
 1017738:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 101773c:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017740:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1017744:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1017748:	e1a04430 	lsr	r4, r0, r4
 101774c:	e2040001 	and	r0, r4, #1
}
 1017750:	e28dd008 	add	sp, sp, #8
 1017754:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017758:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101775c:	e3a01f7f 	mov	r1, #508	; 0x1fc
 1017760:	e3400106 	movt	r0, #262	; 0x106
 1017764:	eb000b2f 	bl	101a428 <Xil_Assert>
 1017768:	e3a03001 	mov	r3, #1
 101776c:	e1a00004 	mov	r0, r4
 1017770:	e5853000 	str	r3, [r5]
}
 1017774:	e28dd008 	add	sp, sp, #8
 1017778:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101777c:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017780:	e30011fb 	movw	r1, #507	; 0x1fb
 1017784:	e3400106 	movt	r0, #262	; 0x106
 1017788:	eb000b26 	bl	101a428 <Xil_Assert>
 101778c:	e3a03001 	mov	r3, #1
 1017790:	e1a00004 	mov	r0, r4
 1017794:	e5853000 	str	r3, [r5]
}
 1017798:	e28dd008 	add	sp, sp, #8
 101779c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10177a0:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10177a4:	e30011fa 	movw	r1, #506	; 0x1fa
 10177a8:	e3400106 	movt	r0, #262	; 0x106
 10177ac:	eb000b1d 	bl	101a428 <Xil_Assert>
 10177b0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10177b4:	e3a02001 	mov	r2, #1
 10177b8:	e340310c 	movt	r3, #268	; 0x10c
 10177bc:	e1a00006 	mov	r0, r6
 10177c0:	e5832000 	str	r2, [r3]
 10177c4:	eaffffe1 	b	1017750 <XGpioPs_GetDirectionPin+0x70>

010177c8 <XGpioPs_SetOutputEnablePin>:
{
 10177c8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10177cc:	e2505000 	subs	r5, r0, #0
{
 10177d0:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 10177d4:	0a00003b 	beq	10178c8 <XGpioPs_SetOutputEnablePin+0x100>
 10177d8:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10177dc:	e5952008 	ldr	r2, [r5, #8]
 10177e0:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10177e4:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10177e8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10177ec:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10177f0:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10177f4:	e3a03000 	mov	r3, #0
 10177f8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10177fc:	1a000015 	bne	1017858 <XGpioPs_SetOutputEnablePin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017800:	e5953018 	ldr	r3, [r5, #24]
 1017804:	e1530001 	cmp	r3, r1
 1017808:	9a000026 	bls	10178a8 <XGpioPs_SetOutputEnablePin+0xe0>
	Xil_AssertVoid(OpEnable <= (u32)1);
 101780c:	e3560001 	cmp	r6, #1
 1017810:	8a000018 	bhi	1017878 <XGpioPs_SetOutputEnablePin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017814:	e6ef0071 	uxtb	r0, r1
 1017818:	e28d2007 	add	r2, sp, #7
 101781c:	e28d1006 	add	r1, sp, #6
 1017820:	ebfffe9d 	bl	101729c <XGpioPs_GetBankPin>
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017824:	e5dd2006 	ldrb	r2, [sp, #6]
 1017828:	e3a03f82 	mov	r3, #520	; 0x208
 101782c:	e5951004 	ldr	r1, [r5, #4]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1017830:	e3560000 	cmp	r6, #0
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017834:	e0833302 	add	r3, r3, r2, lsl #6
 1017838:	e7932001 	ldr	r2, [r3, r1]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 101783c:	1a000015 	bne	1017898 <XGpioPs_SetOutputEnablePin+0xd0>
		OpEnableReg &= ~ ((u32)1 << (u32)PinNumber);
 1017840:	e5dd0007 	ldrb	r0, [sp, #7]
 1017844:	e3a0c001 	mov	ip, #1
 1017848:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 101784c:	e7832001 	str	r2, [r3, r1]
}
 1017850:	e28dd008 	add	sp, sp, #8
 1017854:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017858:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101785c:	e3a01f92 	mov	r1, #584	; 0x248
 1017860:	e3400106 	movt	r0, #262	; 0x106
 1017864:	eb000aef 	bl	101a428 <Xil_Assert>
 1017868:	e3a03001 	mov	r3, #1
 101786c:	e5843000 	str	r3, [r4]
}
 1017870:	e28dd008 	add	sp, sp, #8
 1017874:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(OpEnable <= (u32)1);
 1017878:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101787c:	e300124a 	movw	r1, #586	; 0x24a
 1017880:	e3400106 	movt	r0, #262	; 0x106
 1017884:	eb000ae7 	bl	101a428 <Xil_Assert>
 1017888:	e3a03001 	mov	r3, #1
 101788c:	e5843000 	str	r3, [r4]
}
 1017890:	e28dd008 	add	sp, sp, #8
 1017894:	e8bd8070 	pop	{r4, r5, r6, pc}
		OpEnableReg |= ((u32)1 << (u32)PinNumber);
 1017898:	e5dd0007 	ldrb	r0, [sp, #7]
 101789c:	e3a0c001 	mov	ip, #1
 10178a0:	e182201c 	orr	r2, r2, ip, lsl r0
 10178a4:	eaffffe8 	b	101784c <XGpioPs_SetOutputEnablePin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10178a8:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10178ac:	e3001249 	movw	r1, #585	; 0x249
 10178b0:	e3400106 	movt	r0, #262	; 0x106
 10178b4:	eb000adb 	bl	101a428 <Xil_Assert>
 10178b8:	e3a03001 	mov	r3, #1
 10178bc:	e5843000 	str	r3, [r4]
}
 10178c0:	e28dd008 	add	sp, sp, #8
 10178c4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10178c8:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10178cc:	e3001247 	movw	r1, #583	; 0x247
 10178d0:	e3400106 	movt	r0, #262	; 0x106
 10178d4:	eb000ad3 	bl	101a428 <Xil_Assert>
 10178d8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10178dc:	e3a02001 	mov	r2, #1
 10178e0:	e340310c 	movt	r3, #268	; 0x10c
 10178e4:	e5832000 	str	r2, [r3]
 10178e8:	eaffffe0 	b	1017870 <XGpioPs_SetOutputEnablePin+0xa8>

010178ec <XGpioPs_GetOutputEnablePin>:
{
 10178ec:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10178f0:	e2506000 	subs	r6, r0, #0
{
 10178f4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10178f8:	0a00002b 	beq	10179ac <XGpioPs_GetOutputEnablePin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10178fc:	e5962008 	ldr	r2, [r6, #8]
 1017900:	e3013111 	movw	r3, #4369	; 0x1111
 1017904:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017908:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101790c:	e340510c 	movt	r5, #268	; 0x10c
 1017910:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017914:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017918:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101791c:	1a000019 	bne	1017988 <XGpioPs_GetOutputEnablePin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017920:	e5963018 	ldr	r3, [r6, #24]
 1017924:	e1530001 	cmp	r3, r1
 1017928:	9a00000d 	bls	1017964 <XGpioPs_GetOutputEnablePin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 101792c:	e6ef0071 	uxtb	r0, r1
 1017930:	e28d2007 	add	r2, sp, #7
 1017934:	e28d1006 	add	r1, sp, #6
 1017938:	ebfffe57 	bl	101729c <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 101793c:	e5dd1006 	ldrb	r1, [sp, #6]
 1017940:	e3a03f82 	mov	r3, #520	; 0x208
 1017944:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1017948:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 101794c:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1017950:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1017954:	e1a04430 	lsr	r4, r0, r4
 1017958:	e2040001 	and	r0, r4, #1
}
 101795c:	e28dd008 	add	sp, sp, #8
 1017960:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017964:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 1017968:	e300129b 	movw	r1, #667	; 0x29b
 101796c:	e3400106 	movt	r0, #262	; 0x106
 1017970:	eb000aac 	bl	101a428 <Xil_Assert>
 1017974:	e3a03001 	mov	r3, #1
 1017978:	e1a00004 	mov	r0, r4
 101797c:	e5853000 	str	r3, [r5]
}
 1017980:	e28dd008 	add	sp, sp, #8
 1017984:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017988:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 101798c:	e300129a 	movw	r1, #666	; 0x29a
 1017990:	e3400106 	movt	r0, #262	; 0x106
 1017994:	eb000aa3 	bl	101a428 <Xil_Assert>
 1017998:	e3a03001 	mov	r3, #1
 101799c:	e1a00004 	mov	r0, r4
 10179a0:	e5853000 	str	r3, [r5]
}
 10179a4:	e28dd008 	add	sp, sp, #8
 10179a8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10179ac:	e30d07fc 	movw	r0, #55292	; 0xd7fc
 10179b0:	e3001299 	movw	r1, #665	; 0x299
 10179b4:	e3400106 	movt	r0, #262	; 0x106
 10179b8:	eb000a9a 	bl	101a428 <Xil_Assert>
 10179bc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10179c0:	e3a02001 	mov	r2, #1
 10179c4:	e340310c 	movt	r3, #268	; 0x10c
 10179c8:	e1a00006 	mov	r0, r6
 10179cc:	e5832000 	str	r2, [r3]
 10179d0:	eaffffe1 	b	101795c <XGpioPs_GetOutputEnablePin+0x70>

010179d4 <XGpioPs_LookupConfig>:
{
	XGpioPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XGPIOPS_NUM_INSTANCES; Index++) {
		if (XGpioPs_ConfigTable[Index].DeviceId == DeviceId) {
 10179d4:	e30d3c80 	movw	r3, #56448	; 0xdc80
 10179d8:	e3403106 	movt	r3, #262	; 0x106
 10179dc:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XGpioPs_Config *)CfgPtr;
}
 10179e0:	e1520000 	cmp	r2, r0
 10179e4:	01a00003 	moveq	r0, r3
 10179e8:	13a00000 	movne	r0, #0
 10179ec:	e12fff1e 	bx	lr

010179f0 <XGpioPs_IntrEnable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10179f0:	e3500000 	cmp	r0, #0
{
 10179f4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10179f8:	0a00001e 	beq	1017a78 <XGpioPs_IntrEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10179fc:	e590c008 	ldr	ip, [r0, #8]
 1017a00:	e3013111 	movw	r3, #4369	; 0x1111
 1017a04:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1017a08:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1017a0c:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017a10:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1017a14:	e3a03000 	mov	r3, #0
 1017a18:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017a1c:	1a000007 	bne	1017a40 <XGpioPs_IntrEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017a20:	e5d0301c 	ldrb	r3, [r0, #28]
 1017a24:	e1530001 	cmp	r3, r1
 1017a28:	9a00000b 	bls	1017a5c <XGpioPs_IntrEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017a2c:	e5900004 	ldr	r0, [r0, #4]
 1017a30:	e3a03e21 	mov	r3, #528	; 0x210
 1017a34:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1017a38:	e7812000 	str	r2, [r1, r0]
 1017a3c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017a40:	e30d0808 	movw	r0, #55304	; 0xd808
 1017a44:	e3a01063 	mov	r1, #99	; 0x63
 1017a48:	e3400106 	movt	r0, #262	; 0x106
 1017a4c:	eb000a75 	bl	101a428 <Xil_Assert>
 1017a50:	e3a03001 	mov	r3, #1
 1017a54:	e5843000 	str	r3, [r4]
 1017a58:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017a5c:	e30d0808 	movw	r0, #55304	; 0xd808
 1017a60:	e3a01064 	mov	r1, #100	; 0x64
 1017a64:	e3400106 	movt	r0, #262	; 0x106
 1017a68:	eb000a6e 	bl	101a428 <Xil_Assert>
 1017a6c:	e3a03001 	mov	r3, #1
 1017a70:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, Mask);
}
 1017a74:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1017a78:	e30d0808 	movw	r0, #55304	; 0xd808
 1017a7c:	e3a01062 	mov	r1, #98	; 0x62
 1017a80:	e3400106 	movt	r0, #262	; 0x106
 1017a84:	eb000a67 	bl	101a428 <Xil_Assert>
 1017a88:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017a8c:	e3a02001 	mov	r2, #1
 1017a90:	e340310c 	movt	r3, #268	; 0x10c
 1017a94:	e5832000 	str	r2, [r3]
 1017a98:	e8bd8010 	pop	{r4, pc}

01017a9c <XGpioPs_IntrEnablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1017a9c:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1017aa0:	e2505000 	subs	r5, r0, #0
{
 1017aa4:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1017aa8:	0a000029 	beq	1017b54 <XGpioPs_IntrEnablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017aac:	e5950008 	ldr	r0, [r5, #8]
 1017ab0:	e3013111 	movw	r3, #4369	; 0x1111
 1017ab4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1017ab8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1017abc:	e340410c 	movt	r4, #268	; 0x10c
 1017ac0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ac4:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1017ac8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017acc:	1a000018 	bne	1017b34 <XGpioPs_IntrEnablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017ad0:	e5953018 	ldr	r3, [r5, #24]
 1017ad4:	e1530001 	cmp	r3, r1
 1017ad8:	9a00000d 	bls	1017b14 <XGpioPs_IntrEnablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017adc:	e6ef0071 	uxtb	r0, r1
 1017ae0:	e28d2007 	add	r2, sp, #7
 1017ae4:	e28d1006 	add	r1, sp, #6
 1017ae8:	ebfffdeb 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1017aec:	e5ddc007 	ldrb	ip, [sp, #7]
 1017af0:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017af4:	e5dd0006 	ldrb	r0, [sp, #6]
 1017af8:	e3a03e21 	mov	r3, #528	; 0x210
 1017afc:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 1017b00:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017b04:	e0833300 	add	r3, r3, r0, lsl #6
 1017b08:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, IntrReg);
}
 1017b0c:	e28dd00c 	add	sp, sp, #12
 1017b10:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017b14:	e30d0808 	movw	r0, #55304	; 0xd808
 1017b18:	e3a01088 	mov	r1, #136	; 0x88
 1017b1c:	e3400106 	movt	r0, #262	; 0x106
 1017b20:	eb000a40 	bl	101a428 <Xil_Assert>
 1017b24:	e3a03001 	mov	r3, #1
 1017b28:	e5843000 	str	r3, [r4]
}
 1017b2c:	e28dd00c 	add	sp, sp, #12
 1017b30:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017b34:	e30d0808 	movw	r0, #55304	; 0xd808
 1017b38:	e3a01087 	mov	r1, #135	; 0x87
 1017b3c:	e3400106 	movt	r0, #262	; 0x106
 1017b40:	eb000a38 	bl	101a428 <Xil_Assert>
 1017b44:	e3a03001 	mov	r3, #1
 1017b48:	e5843000 	str	r3, [r4]
}
 1017b4c:	e28dd00c 	add	sp, sp, #12
 1017b50:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1017b54:	e30d0808 	movw	r0, #55304	; 0xd808
 1017b58:	e3a01086 	mov	r1, #134	; 0x86
 1017b5c:	e3400106 	movt	r0, #262	; 0x106
 1017b60:	eb000a30 	bl	101a428 <Xil_Assert>
 1017b64:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017b68:	e3a02001 	mov	r2, #1
 1017b6c:	e340310c 	movt	r3, #268	; 0x10c
 1017b70:	e5832000 	str	r2, [r3]
 1017b74:	eaffffe4 	b	1017b0c <XGpioPs_IntrEnablePin+0x70>

01017b78 <XGpioPs_IntrDisable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1017b78:	e3500000 	cmp	r0, #0
{
 1017b7c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1017b80:	0a00001e 	beq	1017c00 <XGpioPs_IntrDisable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017b84:	e590c008 	ldr	ip, [r0, #8]
 1017b88:	e3013111 	movw	r3, #4369	; 0x1111
 1017b8c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1017b90:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1017b94:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017b98:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1017b9c:	e3a03000 	mov	r3, #0
 1017ba0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ba4:	1a000007 	bne	1017bc8 <XGpioPs_IntrDisable+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017ba8:	e5d0301c 	ldrb	r3, [r0, #28]
 1017bac:	e1530001 	cmp	r3, r1
 1017bb0:	9a00000b 	bls	1017be4 <XGpioPs_IntrDisable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017bb4:	e5900004 	ldr	r0, [r0, #4]
 1017bb8:	e3a03f85 	mov	r3, #532	; 0x214
 1017bbc:	e0831301 	add	r1, r3, r1, lsl #6
 1017bc0:	e7812000 	str	r2, [r1, r0]
 1017bc4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017bc8:	e30d0808 	movw	r0, #55304	; 0xd808
 1017bcc:	e3a010ac 	mov	r1, #172	; 0xac
 1017bd0:	e3400106 	movt	r0, #262	; 0x106
 1017bd4:	eb000a13 	bl	101a428 <Xil_Assert>
 1017bd8:	e3a03001 	mov	r3, #1
 1017bdc:	e5843000 	str	r3, [r4]
 1017be0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1017be4:	e30d0808 	movw	r0, #55304	; 0xd808
 1017be8:	e3a010ad 	mov	r1, #173	; 0xad
 1017bec:	e3400106 	movt	r0, #262	; 0x106
 1017bf0:	eb000a0c 	bl	101a428 <Xil_Assert>
 1017bf4:	e3a03001 	mov	r3, #1
 1017bf8:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, Mask);
}
 1017bfc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1017c00:	e30d0808 	movw	r0, #55304	; 0xd808
 1017c04:	e3a010ab 	mov	r1, #171	; 0xab
 1017c08:	e3400106 	movt	r0, #262	; 0x106
 1017c0c:	eb000a05 	bl	101a428 <Xil_Assert>
 1017c10:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017c14:	e3a02001 	mov	r2, #1
 1017c18:	e340310c 	movt	r3, #268	; 0x10c
 1017c1c:	e5832000 	str	r2, [r3]
 1017c20:	e8bd8010 	pop	{r4, pc}

01017c24 <XGpioPs_IntrDisablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1017c24:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1017c28:	e2505000 	subs	r5, r0, #0
{
 1017c2c:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1017c30:	0a000029 	beq	1017cdc <XGpioPs_IntrDisablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017c34:	e5950008 	ldr	r0, [r5, #8]
 1017c38:	e3013111 	movw	r3, #4369	; 0x1111
 1017c3c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1017c40:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1017c44:	e340410c 	movt	r4, #268	; 0x10c
 1017c48:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017c4c:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1017c50:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017c54:	1a000018 	bne	1017cbc <XGpioPs_IntrDisablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017c58:	e5953018 	ldr	r3, [r5, #24]
 1017c5c:	e1530001 	cmp	r3, r1
 1017c60:	9a00000d 	bls	1017c9c <XGpioPs_IntrDisablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017c64:	e6ef0071 	uxtb	r0, r1
 1017c68:	e28d2007 	add	r2, sp, #7
 1017c6c:	e28d1006 	add	r1, sp, #6
 1017c70:	ebfffd89 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1017c74:	e5ddc007 	ldrb	ip, [sp, #7]
 1017c78:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017c7c:	e5dd0006 	ldrb	r0, [sp, #6]
 1017c80:	e3a03f85 	mov	r3, #532	; 0x214
 1017c84:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 1017c88:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1017c8c:	e0833300 	add	r3, r3, r0, lsl #6
 1017c90:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, IntrReg);
}
 1017c94:	e28dd00c 	add	sp, sp, #12
 1017c98:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1017c9c:	e30d0808 	movw	r0, #55304	; 0xd808
 1017ca0:	e3a010d1 	mov	r1, #209	; 0xd1
 1017ca4:	e3400106 	movt	r0, #262	; 0x106
 1017ca8:	eb0009de 	bl	101a428 <Xil_Assert>
 1017cac:	e3a03001 	mov	r3, #1
 1017cb0:	e5843000 	str	r3, [r4]
}
 1017cb4:	e28dd00c 	add	sp, sp, #12
 1017cb8:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017cbc:	e30d0808 	movw	r0, #55304	; 0xd808
 1017cc0:	e3a010d0 	mov	r1, #208	; 0xd0
 1017cc4:	e3400106 	movt	r0, #262	; 0x106
 1017cc8:	eb0009d6 	bl	101a428 <Xil_Assert>
 1017ccc:	e3a03001 	mov	r3, #1
 1017cd0:	e5843000 	str	r3, [r4]
}
 1017cd4:	e28dd00c 	add	sp, sp, #12
 1017cd8:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1017cdc:	e30d0808 	movw	r0, #55304	; 0xd808
 1017ce0:	e3a010cf 	mov	r1, #207	; 0xcf
 1017ce4:	e3400106 	movt	r0, #262	; 0x106
 1017ce8:	eb0009ce 	bl	101a428 <Xil_Assert>
 1017cec:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017cf0:	e3a02001 	mov	r2, #1
 1017cf4:	e340310c 	movt	r3, #268	; 0x10c
 1017cf8:	e5832000 	str	r2, [r3]
 1017cfc:	eaffffe4 	b	1017c94 <XGpioPs_IntrDisablePin+0x70>

01017d00 <XGpioPs_IntrGetEnabled>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabled(const XGpioPs *InstancePtr, u8 Bank)
{
 1017d00:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrMask;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1017d04:	e2506000 	subs	r6, r0, #0
 1017d08:	0a000021 	beq	1017d94 <XGpioPs_IntrGetEnabled+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017d0c:	e5962008 	ldr	r2, [r6, #8]
 1017d10:	e3013111 	movw	r3, #4369	; 0x1111
 1017d14:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017d18:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017d1c:	e340510c 	movt	r5, #268	; 0x10c
 1017d20:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017d24:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017d28:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017d2c:	1a000008 	bne	1017d54 <XGpioPs_IntrGetEnabled+0x54>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017d30:	e5d6301c 	ldrb	r3, [r6, #28]
 1017d34:	e1530001 	cmp	r3, r1
 1017d38:	9a00000d 	bls	1017d74 <XGpioPs_IntrGetEnabled+0x74>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	IntrMask = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017d3c:	e5962004 	ldr	r2, [r6, #4]
 1017d40:	e3a03f83 	mov	r3, #524	; 0x20c
 1017d44:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1017d48:	e7914002 	ldr	r4, [r1, r2]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);
	return (~IntrMask);
 1017d4c:	e1e00004 	mvn	r0, r4
 1017d50:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017d54:	e30d0808 	movw	r0, #55304	; 0xd808
 1017d58:	e3a010f6 	mov	r1, #246	; 0xf6
 1017d5c:	e3400106 	movt	r0, #262	; 0x106
 1017d60:	eb0009b0 	bl	101a428 <Xil_Assert>
 1017d64:	e3a03001 	mov	r3, #1
 1017d68:	e1a00004 	mov	r0, r4
 1017d6c:	e5853000 	str	r3, [r5]
 1017d70:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017d74:	e30d0808 	movw	r0, #55304	; 0xd808
 1017d78:	e3a010f7 	mov	r1, #247	; 0xf7
 1017d7c:	e3400106 	movt	r0, #262	; 0x106
 1017d80:	eb0009a8 	bl	101a428 <Xil_Assert>
 1017d84:	e3a03001 	mov	r3, #1
 1017d88:	e1a00004 	mov	r0, r4
 1017d8c:	e5853000 	str	r3, [r5]
}
 1017d90:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017d94:	e30d0808 	movw	r0, #55304	; 0xd808
 1017d98:	e3a010f5 	mov	r1, #245	; 0xf5
 1017d9c:	e3400106 	movt	r0, #262	; 0x106
 1017da0:	eb0009a0 	bl	101a428 <Xil_Assert>
 1017da4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017da8:	e3a02001 	mov	r2, #1
 1017dac:	e340310c 	movt	r3, #268	; 0x10c
 1017db0:	e1a00006 	mov	r0, r6
 1017db4:	e5832000 	str	r2, [r3]
 1017db8:	e8bd8070 	pop	{r4, r5, r6, pc}

01017dbc <XGpioPs_IntrGetEnabledPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabledPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1017dbc:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1017dc0:	e2506000 	subs	r6, r0, #0
{
 1017dc4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017dc8:	0a00002b 	beq	1017e7c <XGpioPs_IntrGetEnabledPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017dcc:	e5962008 	ldr	r2, [r6, #8]
 1017dd0:	e3013111 	movw	r3, #4369	; 0x1111
 1017dd4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017dd8:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017ddc:	e340510c 	movt	r5, #268	; 0x10c
 1017de0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017de4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017de8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017dec:	1a000019 	bne	1017e58 <XGpioPs_IntrGetEnabledPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017df0:	e5963018 	ldr	r3, [r6, #24]
 1017df4:	e1530001 	cmp	r3, r1
 1017df8:	9a00000d 	bls	1017e34 <XGpioPs_IntrGetEnabledPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017dfc:	e6ef0071 	uxtb	r0, r1
 1017e00:	e28d2007 	add	r2, sp, #7
 1017e04:	e28d1006 	add	r1, sp, #6
 1017e08:	ebfffd23 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017e0c:	e5dd1006 	ldrb	r1, [sp, #6]
 1017e10:	e3a03f83 	mov	r3, #524	; 0x20c
 1017e14:	e5962004 	ldr	r2, [r6, #4]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 1017e18:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017e1c:	e0833301 	add	r3, r3, r1, lsl #6
 1017e20:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 1017e24:	e1e04430 	mvn	r4, r0, lsr r4
 1017e28:	e2040001 	and	r0, r4, #1
}
 1017e2c:	e28dd008 	add	sp, sp, #8
 1017e30:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017e34:	e30d0808 	movw	r0, #55304	; 0xd808
 1017e38:	e300111f 	movw	r1, #287	; 0x11f
 1017e3c:	e3400106 	movt	r0, #262	; 0x106
 1017e40:	eb000978 	bl	101a428 <Xil_Assert>
 1017e44:	e3a03001 	mov	r3, #1
 1017e48:	e1a00004 	mov	r0, r4
 1017e4c:	e5853000 	str	r3, [r5]
}
 1017e50:	e28dd008 	add	sp, sp, #8
 1017e54:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017e58:	e30d0808 	movw	r0, #55304	; 0xd808
 1017e5c:	e300111e 	movw	r1, #286	; 0x11e
 1017e60:	e3400106 	movt	r0, #262	; 0x106
 1017e64:	eb00096f 	bl	101a428 <Xil_Assert>
 1017e68:	e3a03001 	mov	r3, #1
 1017e6c:	e1a00004 	mov	r0, r4
 1017e70:	e5853000 	str	r3, [r5]
}
 1017e74:	e28dd008 	add	sp, sp, #8
 1017e78:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017e7c:	e30d0808 	movw	r0, #55304	; 0xd808
 1017e80:	e300111d 	movw	r1, #285	; 0x11d
 1017e84:	e3400106 	movt	r0, #262	; 0x106
 1017e88:	eb000966 	bl	101a428 <Xil_Assert>
 1017e8c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017e90:	e3a02001 	mov	r2, #1
 1017e94:	e340310c 	movt	r3, #268	; 0x10c
 1017e98:	e1a00006 	mov	r0, r6
 1017e9c:	e5832000 	str	r2, [r3]
 1017ea0:	eaffffe1 	b	1017e2c <XGpioPs_IntrGetEnabledPin+0x70>

01017ea4 <XGpioPs_IntrGetStatus>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatus(const XGpioPs *InstancePtr, u8 Bank)
{
 1017ea4:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017ea8:	e2506000 	subs	r6, r0, #0
 1017eac:	0a000020 	beq	1017f34 <XGpioPs_IntrGetStatus+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017eb0:	e5962008 	ldr	r2, [r6, #8]
 1017eb4:	e3013111 	movw	r3, #4369	; 0x1111
 1017eb8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017ebc:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017ec0:	e340510c 	movt	r5, #268	; 0x10c
 1017ec4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ec8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017ecc:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ed0:	1a000007 	bne	1017ef4 <XGpioPs_IntrGetStatus+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017ed4:	e5d6301c 	ldrb	r3, [r6, #28]
 1017ed8:	e1530001 	cmp	r3, r1
 1017edc:	9a00000c 	bls	1017f14 <XGpioPs_IntrGetStatus+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017ee0:	e5962004 	ldr	r2, [r6, #4]
 1017ee4:	e3a03f86 	mov	r3, #536	; 0x218
 1017ee8:	e0831301 	add	r1, r3, r1, lsl #6
 1017eec:	e7910002 	ldr	r0, [r1, r2]
 1017ef0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ef4:	e30d0808 	movw	r0, #55304	; 0xd808
 1017ef8:	e3a01d05 	mov	r1, #320	; 0x140
 1017efc:	e3400106 	movt	r0, #262	; 0x106
 1017f00:	eb000948 	bl	101a428 <Xil_Assert>
 1017f04:	e3a03001 	mov	r3, #1
 1017f08:	e1a00004 	mov	r0, r4
 1017f0c:	e5853000 	str	r3, [r5]
 1017f10:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1017f14:	e30d0808 	movw	r0, #55304	; 0xd808
 1017f18:	e3001141 	movw	r1, #321	; 0x141
 1017f1c:	e3400106 	movt	r0, #262	; 0x106
 1017f20:	eb000940 	bl	101a428 <Xil_Assert>
 1017f24:	e3a03001 	mov	r3, #1
 1017f28:	e1a00004 	mov	r0, r4
 1017f2c:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_INTSTS_OFFSET);
}
 1017f30:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017f34:	e30d0808 	movw	r0, #55304	; 0xd808
 1017f38:	e300113f 	movw	r1, #319	; 0x13f
 1017f3c:	e3400106 	movt	r0, #262	; 0x106
 1017f40:	eb000938 	bl	101a428 <Xil_Assert>
 1017f44:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1017f48:	e3a02001 	mov	r2, #1
 1017f4c:	e340310c 	movt	r3, #268	; 0x10c
 1017f50:	e1a00006 	mov	r0, r6
 1017f54:	e5832000 	str	r2, [r3]
 1017f58:	e8bd8070 	pop	{r4, r5, r6, pc}

01017f5c <XGpioPs_IntrGetStatusPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatusPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1017f5c:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1017f60:	e2506000 	subs	r6, r0, #0
{
 1017f64:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017f68:	0a00002b 	beq	101801c <XGpioPs_IntrGetStatusPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017f6c:	e5962008 	ldr	r2, [r6, #8]
 1017f70:	e3013111 	movw	r3, #4369	; 0x1111
 1017f74:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017f78:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1017f7c:	e340510c 	movt	r5, #268	; 0x10c
 1017f80:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017f84:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1017f88:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017f8c:	1a000019 	bne	1017ff8 <XGpioPs_IntrGetStatusPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017f90:	e5963018 	ldr	r3, [r6, #24]
 1017f94:	e1530001 	cmp	r3, r1
 1017f98:	9a00000d 	bls	1017fd4 <XGpioPs_IntrGetStatusPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1017f9c:	e6ef0071 	uxtb	r0, r1
 1017fa0:	e28d2007 	add	r2, sp, #7
 1017fa4:	e28d1006 	add	r1, sp, #6
 1017fa8:	ebfffcbb 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017fac:	e5dd1006 	ldrb	r1, [sp, #6]
 1017fb0:	e3a03f86 	mov	r3, #536	; 0x218
 1017fb4:	e5962004 	ldr	r2, [r6, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1017fb8:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1017fbc:	e0833301 	add	r3, r3, r1, lsl #6
 1017fc0:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1017fc4:	e1a04430 	lsr	r4, r0, r4
 1017fc8:	e2040001 	and	r0, r4, #1
}
 1017fcc:	e28dd008 	add	sp, sp, #8
 1017fd0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1017fd4:	e30d0808 	movw	r0, #55304	; 0xd808
 1017fd8:	e3a01f5a 	mov	r1, #360	; 0x168
 1017fdc:	e3400106 	movt	r0, #262	; 0x106
 1017fe0:	eb000910 	bl	101a428 <Xil_Assert>
 1017fe4:	e3a03001 	mov	r3, #1
 1017fe8:	e1a00004 	mov	r0, r4
 1017fec:	e5853000 	str	r3, [r5]
}
 1017ff0:	e28dd008 	add	sp, sp, #8
 1017ff4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1017ff8:	e30d0808 	movw	r0, #55304	; 0xd808
 1017ffc:	e3001167 	movw	r1, #359	; 0x167
 1018000:	e3400106 	movt	r0, #262	; 0x106
 1018004:	eb000907 	bl	101a428 <Xil_Assert>
 1018008:	e3a03001 	mov	r3, #1
 101800c:	e1a00004 	mov	r0, r4
 1018010:	e5853000 	str	r3, [r5]
}
 1018014:	e28dd008 	add	sp, sp, #8
 1018018:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101801c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018020:	e3001166 	movw	r1, #358	; 0x166
 1018024:	e3400106 	movt	r0, #262	; 0x106
 1018028:	eb0008fe 	bl	101a428 <Xil_Assert>
 101802c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018030:	e3a02001 	mov	r2, #1
 1018034:	e340310c 	movt	r3, #268	; 0x10c
 1018038:	e1a00006 	mov	r0, r6
 101803c:	e5832000 	str	r2, [r3]
 1018040:	eaffffe1 	b	1017fcc <XGpioPs_IntrGetStatusPin+0x70>

01018044 <XGpioPs_IntrClear>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClear(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1018044:	e3500000 	cmp	r0, #0
{
 1018048:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101804c:	0a00001e 	beq	10180cc <XGpioPs_IntrClear+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018050:	e590c008 	ldr	ip, [r0, #8]
 1018054:	e3013111 	movw	r3, #4369	; 0x1111
 1018058:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101805c:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1018060:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018064:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1018068:	e3a03000 	mov	r3, #0
 101806c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018070:	1a000007 	bne	1018094 <XGpioPs_IntrClear+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1018074:	e5d0301c 	ldrb	r3, [r0, #28]
 1018078:	e1530001 	cmp	r3, r1
 101807c:	9a00000b 	bls	10180b0 <XGpioPs_IntrClear+0x6c>
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	/* Clear the currently pending interrupts. */
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018080:	e5900004 	ldr	r0, [r0, #4]
 1018084:	e3a03f86 	mov	r3, #536	; 0x218
 1018088:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 101808c:	e7812000 	str	r2, [r1, r0]
 1018090:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018094:	e30d0808 	movw	r0, #55304	; 0xd808
 1018098:	e3a01f63 	mov	r1, #396	; 0x18c
 101809c:	e3400106 	movt	r0, #262	; 0x106
 10180a0:	eb0008e0 	bl	101a428 <Xil_Assert>
 10180a4:	e3a03001 	mov	r3, #1
 10180a8:	e5843000 	str	r3, [r4]
 10180ac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10180b0:	e30d0808 	movw	r0, #55304	; 0xd808
 10180b4:	e300118d 	movw	r1, #397	; 0x18d
 10180b8:	e3400106 	movt	r0, #262	; 0x106
 10180bc:	eb0008d9 	bl	101a428 <Xil_Assert>
 10180c0:	e3a03001 	mov	r3, #1
 10180c4:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, Mask);
}
 10180c8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10180cc:	e30d0808 	movw	r0, #55304	; 0xd808
 10180d0:	e300118b 	movw	r1, #395	; 0x18b
 10180d4:	e3400106 	movt	r0, #262	; 0x106
 10180d8:	eb0008d2 	bl	101a428 <Xil_Assert>
 10180dc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10180e0:	e3a02001 	mov	r2, #1
 10180e4:	e340310c 	movt	r3, #268	; 0x10c
 10180e8:	e5832000 	str	r2, [r3]
 10180ec:	e8bd8010 	pop	{r4, pc}

010180f0 <XGpioPs_IntrClearPin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClearPin(const XGpioPs *InstancePtr, u32 Pin)
{
 10180f0:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10180f4:	e2505000 	subs	r5, r0, #0
{
 10180f8:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10180fc:	0a00002a 	beq	10181ac <XGpioPs_IntrClearPin+0xbc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018100:	e5950008 	ldr	r0, [r5, #8]
 1018104:	e3013111 	movw	r3, #4369	; 0x1111
 1018108:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101810c:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1018110:	e340410c 	movt	r4, #268	; 0x10c
 1018114:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018118:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 101811c:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018120:	1a000019 	bne	101818c <XGpioPs_IntrClearPin+0x9c>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1018124:	e5953018 	ldr	r3, [r5, #24]
 1018128:	e1530001 	cmp	r3, r1
 101812c:	9a00000e 	bls	101816c <XGpioPs_IntrClearPin+0x7c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1018130:	e6ef0071 	uxtb	r0, r1
 1018134:	e28d2007 	add	r2, sp, #7
 1018138:	e28d1006 	add	r1, sp, #6
 101813c:	ebfffc56 	bl	101729c <XGpioPs_GetBankPin>
#endif

	/* Clear the specified pending interrupts. */
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1018140:	e5dd2006 	ldrb	r2, [sp, #6]
 1018144:	e3a03f86 	mov	r3, #536	; 0x218
 1018148:	e5951004 	ldr	r1, [r5, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	IntrReg &= ((u32)1 << PinNumber);
 101814c:	e3a0c001 	mov	ip, #1
 1018150:	e5dd0007 	ldrb	r0, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1018154:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1018158:	e7932001 	ldr	r2, [r3, r1]
	IntrReg &= ((u32)1 << PinNumber);
 101815c:	e002201c 	and	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1018160:	e7832001 	str	r2, [r3, r1]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, IntrReg);
}
 1018164:	e28dd00c 	add	sp, sp, #12
 1018168:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 101816c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018170:	e30011b1 	movw	r1, #433	; 0x1b1
 1018174:	e3400106 	movt	r0, #262	; 0x106
 1018178:	eb0008aa 	bl	101a428 <Xil_Assert>
 101817c:	e3a03001 	mov	r3, #1
 1018180:	e5843000 	str	r3, [r4]
}
 1018184:	e28dd00c 	add	sp, sp, #12
 1018188:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101818c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018190:	e3a01e1b 	mov	r1, #432	; 0x1b0
 1018194:	e3400106 	movt	r0, #262	; 0x106
 1018198:	eb0008a2 	bl	101a428 <Xil_Assert>
 101819c:	e3a03001 	mov	r3, #1
 10181a0:	e5843000 	str	r3, [r4]
}
 10181a4:	e28dd00c 	add	sp, sp, #12
 10181a8:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10181ac:	e30d0808 	movw	r0, #55304	; 0xd808
 10181b0:	e30011af 	movw	r1, #431	; 0x1af
 10181b4:	e3400106 	movt	r0, #262	; 0x106
 10181b8:	eb00089a 	bl	101a428 <Xil_Assert>
 10181bc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10181c0:	e3a02001 	mov	r2, #1
 10181c4:	e340310c 	movt	r3, #268	; 0x10c
 10181c8:	e5832000 	str	r2, [r3]
 10181cc:	eaffffe4 	b	1018164 <XGpioPs_IntrClearPin+0x74>

010181d0 <XGpioPs_SetIntrType>:
*
*****************************************************************************/
void XGpioPs_SetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
			  u32 IntrPolarity, u32 IntrOnAny)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10181d0:	e3500000 	cmp	r0, #0
{
 10181d4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10181d8:	0a000025 	beq	1018274 <XGpioPs_SetIntrType+0xa4>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10181dc:	e590e008 	ldr	lr, [r0, #8]
 10181e0:	e301c111 	movw	ip, #4369	; 0x1111
 10181e4:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10181e8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 10181ec:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10181f0:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10181f4:	e3a0c000 	mov	ip, #0
 10181f8:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10181fc:	1a00000e 	bne	101823c <XGpioPs_SetIntrType+0x6c>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1018200:	e5d0c01c 	ldrb	ip, [r0, #28]
 1018204:	e15c0001 	cmp	ip, r1
 1018208:	9a000012 	bls	1018258 <XGpioPs_SetIntrType+0x88>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 101820c:	e1a01301 	lsl	r1, r1, #6
 1018210:	e590e004 	ldr	lr, [r0, #4]
 1018214:	e2814f87 	add	r4, r1, #540	; 0x21c
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTTYPE_OFFSET, IntrType);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018218:	e281ce22 	add	ip, r1, #544	; 0x220
 101821c:	e784200e 	str	r2, [r4, lr]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTPOL_OFFSET, IntrPolarity);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018220:	e2811f89 	add	r1, r1, #548	; 0x224
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018224:	e5902004 	ldr	r2, [r0, #4]
 1018228:	e78c3002 	str	r3, [ip, r2]
 101822c:	e59d2008 	ldr	r2, [sp, #8]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018230:	e5903004 	ldr	r3, [r0, #4]
 1018234:	e7812003 	str	r2, [r1, r3]
 1018238:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101823c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018240:	e30011e5 	movw	r1, #485	; 0x1e5
 1018244:	e3400106 	movt	r0, #262	; 0x106
 1018248:	eb000876 	bl	101a428 <Xil_Assert>
 101824c:	e3a03001 	mov	r3, #1
 1018250:	e5843000 	str	r3, [r4]
 1018254:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1018258:	e30d0808 	movw	r0, #55304	; 0xd808
 101825c:	e30011e6 	movw	r1, #486	; 0x1e6
 1018260:	e3400106 	movt	r0, #262	; 0x106
 1018264:	eb00086f 	bl	101a428 <Xil_Assert>
 1018268:	e3a03001 	mov	r3, #1
 101826c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAny);
}
 1018270:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018274:	e30d0808 	movw	r0, #55304	; 0xd808
 1018278:	e3a01f79 	mov	r1, #484	; 0x1e4
 101827c:	e3400106 	movt	r0, #262	; 0x106
 1018280:	eb000868 	bl	101a428 <Xil_Assert>
 1018284:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018288:	e3a02001 	mov	r2, #1
 101828c:	e340310c 	movt	r3, #268	; 0x10c
 1018290:	e5832000 	str	r2, [r3]
 1018294:	e8bd8010 	pop	{r4, pc}

01018298 <XGpioPs_GetIntrType>:
*****************************************************************************/
void XGpioPs_GetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
			  u32 *IntrPolarity, u32 *IntrOnAny)

{
	Xil_AssertVoid(InstancePtr != NULL);
 1018298:	e3500000 	cmp	r0, #0
{
 101829c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10182a0:	0a000028 	beq	1018348 <XGpioPs_GetIntrType+0xb0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10182a4:	e590e008 	ldr	lr, [r0, #8]
 10182a8:	e301c111 	movw	ip, #4369	; 0x1111
 10182ac:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10182b0:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 10182b4:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10182b8:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10182bc:	e3a0c000 	mov	ip, #0
 10182c0:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10182c4:	1a000011 	bne	1018310 <XGpioPs_GetIntrType+0x78>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10182c8:	e5d0c01c 	ldrb	ip, [r0, #28]
 10182cc:	e15c0001 	cmp	ip, r1
 10182d0:	9a000015 	bls	101832c <XGpioPs_GetIntrType+0x94>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182d4:	e590e004 	ldr	lr, [r0, #4]
 10182d8:	e1a01301 	lsl	r1, r1, #6
 10182dc:	e2814f87 	add	r4, r1, #540	; 0x21c
				     ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				     XGPIOPS_INTTYPE_OFFSET);

	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182e0:	e281ce22 	add	ip, r1, #544	; 0x220
	return *(volatile u32 *) Addr;
 10182e4:	e794e00e 	ldr	lr, [r4, lr]
					 ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					 XGPIOPS_INTPOL_OFFSET);

	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182e8:	e2811f89 	add	r1, r1, #548	; 0x224
	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182ec:	e582e000 	str	lr, [r2]
	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182f0:	e5902004 	ldr	r2, [r0, #4]
 10182f4:	e79c2002 	ldr	r2, [ip, r2]
 10182f8:	e5832000 	str	r2, [r3]
	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10182fc:	e5903004 	ldr	r3, [r0, #4]
 1018300:	e59d2008 	ldr	r2, [sp, #8]
 1018304:	e7913003 	ldr	r3, [r1, r3]
 1018308:	e5823000 	str	r3, [r2]
 101830c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018310:	e30d0808 	movw	r0, #55304	; 0xd808
 1018314:	e3001219 	movw	r1, #537	; 0x219
 1018318:	e3400106 	movt	r0, #262	; 0x106
 101831c:	eb000841 	bl	101a428 <Xil_Assert>
 1018320:	e3a03001 	mov	r3, #1
 1018324:	e5843000 	str	r3, [r4]
 1018328:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 101832c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018330:	e300121a 	movw	r1, #538	; 0x21a
 1018334:	e3400106 	movt	r0, #262	; 0x106
 1018338:	eb00083a 	bl	101a428 <Xil_Assert>
 101833c:	e3a03001 	mov	r3, #1
 1018340:	e5843000 	str	r3, [r4]
				      ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				      XGPIOPS_INTANY_OFFSET);
}
 1018344:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018348:	e30d0808 	movw	r0, #55304	; 0xd808
 101834c:	e3a01f86 	mov	r1, #536	; 0x218
 1018350:	e3400106 	movt	r0, #262	; 0x106
 1018354:	eb000833 	bl	101a428 <Xil_Assert>
 1018358:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101835c:	e3a02001 	mov	r2, #1
 1018360:	e340310c 	movt	r3, #268	; 0x10c
 1018364:	e5832000 	str	r2, [r3]
 1018368:	e8bd8010 	pop	{r4, pc}

0101836c <XGpioPs_SetIntrTypePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_SetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin, u8 IrqType)
{
 101836c:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrPolReg;
	u32 IntrOnAnyReg;
	u8 Bank;
	u8 PinNumber;

	Xil_AssertVoid(InstancePtr != NULL);
 1018370:	e2505000 	subs	r5, r0, #0
{
 1018374:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1018378:	0a000055 	beq	10184d4 <XGpioPs_SetIntrTypePin+0x168>
 101837c:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018380:	e5952008 	ldr	r2, [r5, #8]
 1018384:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1018388:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101838c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1018390:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018394:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1018398:	e3a03000 	mov	r3, #0
 101839c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10183a0:	1a000019 	bne	101840c <XGpioPs_SetIntrTypePin+0xa0>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10183a4:	e5953018 	ldr	r3, [r5, #24]
 10183a8:	e1530001 	cmp	r3, r1
 10183ac:	9a00001e 	bls	101842c <XGpioPs_SetIntrTypePin+0xc0>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 10183b0:	e3560004 	cmp	r6, #4
 10183b4:	8a00003e 	bhi	10184b4 <XGpioPs_SetIntrTypePin+0x148>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10183b8:	e6ef0071 	uxtb	r0, r1
 10183bc:	e28d2007 	add	r2, sp, #7
 10183c0:	e28d1006 	add	r1, sp, #6
 10183c4:	ebfffbb4 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10183c8:	e5dd3006 	ldrb	r3, [sp, #6]

	IntrOnAnyReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
					((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					XGPIOPS_INTANY_OFFSET);

	switch (IrqType) {
 10183cc:	e2466001 	sub	r6, r6, #1
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10183d0:	e5952004 	ldr	r2, [r5, #4]
		case XGPIOPS_IRQ_TYPE_LEVEL_HIGH:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
			break;
		case XGPIOPS_IRQ_TYPE_LEVEL_LOW:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 10183d4:	e3a0e001 	mov	lr, #1
 10183d8:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10183dc:	e1a03303 	lsl	r3, r3, #6
 10183e0:	e0832002 	add	r2, r3, r2
 10183e4:	e592121c 	ldr	r1, [r2, #540]	; 0x21c
 10183e8:	e5920220 	ldr	r0, [r2, #544]	; 0x220
 10183ec:	e592c224 	ldr	ip, [r2, #548]	; 0x224
	switch (IrqType) {
 10183f0:	e3560003 	cmp	r6, #3
 10183f4:	979ff106 	ldrls	pc, [pc, r6, lsl #2]
 10183f8:	ea00003e 	b	10184f8 <XGpioPs_SetIntrTypePin+0x18c>
 10183fc:	0101848c 	.word	0x0101848c
 1018400:	0101847c 	.word	0x0101847c
 1018404:	0101844c 	.word	0x0101844c
 1018408:	010184a4 	.word	0x010184a4
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101840c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018410:	e3001249 	movw	r1, #585	; 0x249
 1018414:	e3400106 	movt	r0, #262	; 0x106
 1018418:	eb000802 	bl	101a428 <Xil_Assert>
 101841c:	e3a03001 	mov	r3, #1
 1018420:	e5843000 	str	r3, [r4]
			  XGPIOPS_INTPOL_OFFSET, IntrPolReg);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAnyReg);
}
 1018424:	e28dd008 	add	sp, sp, #8
 1018428:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 101842c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018430:	e300124a 	movw	r1, #586	; 0x24a
 1018434:	e3400106 	movt	r0, #262	; 0x106
 1018438:	eb0007fa 	bl	101a428 <Xil_Assert>
 101843c:	e3a03001 	mov	r3, #1
 1018440:	e5843000 	str	r3, [r4]
}
 1018444:	e28dd008 	add	sp, sp, #8
 1018448:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 101844c:	e1a0e41e 	lsl	lr, lr, r4
 1018450:	e1c1100e 	bic	r1, r1, lr
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1018454:	e180000e 	orr	r0, r0, lr
	*LocalAddr = Value;
 1018458:	e582121c 	str	r1, [r2, #540]	; 0x21c
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 101845c:	e2831e22 	add	r1, r3, #544	; 0x220
 1018460:	e5952004 	ldr	r2, [r5, #4]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1018464:	e2833f89 	add	r3, r3, #548	; 0x224
 1018468:	e7810002 	str	r0, [r1, r2]
 101846c:	e5952004 	ldr	r2, [r5, #4]
 1018470:	e783c002 	str	ip, [r3, r2]
}
 1018474:	e28dd008 	add	sp, sp, #8
 1018478:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 101847c:	e1a0e41e 	lsl	lr, lr, r4
 1018480:	e18e1001 	orr	r1, lr, r1
			IntrOnAnyReg |= ((u32)1 << (u32)PinNumber);
 1018484:	e18cc00e 	orr	ip, ip, lr
			break;
 1018488:	eafffff2 	b	1018458 <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 101848c:	e1a0e41e 	lsl	lr, lr, r4
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1018490:	e1e0400e 	mvn	r4, lr
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1018494:	e18e1001 	orr	r1, lr, r1
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1018498:	e0000004 	and	r0, r0, r4
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 101849c:	e00cc004 	and	ip, ip, r4
			break;
 10184a0:	eaffffec 	b	1018458 <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 10184a4:	e1e0e41e 	mvn	lr, lr, lsl r4
 10184a8:	e001100e 	and	r1, r1, lr
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 10184ac:	e000000e 	and	r0, r0, lr
			break;
 10184b0:	eaffffe8 	b	1018458 <XGpioPs_SetIntrTypePin+0xec>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 10184b4:	e30d0808 	movw	r0, #55304	; 0xd808
 10184b8:	e300124b 	movw	r1, #587	; 0x24b
 10184bc:	e3400106 	movt	r0, #262	; 0x106
 10184c0:	eb0007d8 	bl	101a428 <Xil_Assert>
 10184c4:	e3a03001 	mov	r3, #1
 10184c8:	e5843000 	str	r3, [r4]
}
 10184cc:	e28dd008 	add	sp, sp, #8
 10184d0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10184d4:	e30d0808 	movw	r0, #55304	; 0xd808
 10184d8:	e3a01f92 	mov	r1, #584	; 0x248
 10184dc:	e3400106 	movt	r0, #262	; 0x106
 10184e0:	eb0007d0 	bl	101a428 <Xil_Assert>
 10184e4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10184e8:	e3a02001 	mov	r2, #1
 10184ec:	e340310c 	movt	r3, #268	; 0x10c
 10184f0:	e5832000 	str	r2, [r3]
 10184f4:	eaffffca 	b	1018424 <XGpioPs_SetIntrTypePin+0xb8>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 10184f8:	e1a0e41e 	lsl	lr, lr, r4
 10184fc:	e18e1001 	orr	r1, lr, r1
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1018500:	e180000e 	orr	r0, r0, lr
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1018504:	e1ccc00e 	bic	ip, ip, lr
			break;
 1018508:	eaffffd2 	b	1018458 <XGpioPs_SetIntrTypePin+0xec>

0101850c <XGpioPs_GetIntrTypePin>:
* @note		Use XGPIOPS_IRQ_TYPE_* defined in xgpiops.h for the IRQ type
*		returned by this function.
*
*****************************************************************************/
u8 XGpioPs_GetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin)
{
 101850c:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrOnAny;
	u8 Bank;
	u8 PinNumber;
	u8 IrqType;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1018510:	e2506000 	subs	r6, r0, #0
{
 1018514:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018518:	0a000034 	beq	10185f0 <XGpioPs_GetIntrTypePin+0xe4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101851c:	e5962008 	ldr	r2, [r6, #8]
 1018520:	e3013111 	movw	r3, #4369	; 0x1111
 1018524:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018528:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101852c:	e340510c 	movt	r5, #268	; 0x10c
 1018530:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018534:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018538:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101853c:	1a00001e 	bne	10185bc <XGpioPs_GetIntrTypePin+0xb0>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1018540:	e5963018 	ldr	r3, [r6, #24]
 1018544:	e1530001 	cmp	r3, r1
 1018548:	9a000012 	bls	1018598 <XGpioPs_GetIntrTypePin+0x8c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 101854c:	e6ef0071 	uxtb	r0, r1
 1018550:	e28d2007 	add	r2, sp, #7
 1018554:	e28d1006 	add	r1, sp, #6
 1018558:	ebfffb4f 	bl	101729c <XGpioPs_GetBankPin>
#endif

	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 101855c:	e5dd2006 	ldrb	r2, [sp, #6]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1018560:	e3a00001 	mov	r0, #1
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1018564:	e5963004 	ldr	r3, [r6, #4]
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1018568:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 101856c:	e0833302 	add	r3, r3, r2, lsl #6
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1018570:	e1a04410 	lsl	r4, r0, r4
	return *(volatile u32 *) Addr;
 1018574:	e593221c 	ldr	r2, [r3, #540]	; 0x21c

	if (IntrType == ((u32)1 << PinNumber)) {
 1018578:	e1d42002 	bics	r2, r4, r2
 101857c:	0a000011 	beq	10185c8 <XGpioPs_GetIntrTypePin+0xbc>
 1018580:	e5933220 	ldr	r3, [r3, #544]	; 0x220

		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTPOL_OFFSET) & ((u32)1 << PinNumber);

		if (IntrPol == ((u32)1 << PinNumber)) {
 1018584:	e1d43003 	bics	r3, r4, r3
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_HIGH;
		} else {
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_LOW;
 1018588:	03a00003 	moveq	r0, #3
 101858c:	13a00004 	movne	r0, #4
		}
	}

	return IrqType;
}
 1018590:	e28dd008 	add	sp, sp, #8
 1018594:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1018598:	e30d0808 	movw	r0, #55304	; 0xd808
 101859c:	e30012a3 	movw	r1, #675	; 0x2a3
 10185a0:	e3400106 	movt	r0, #262	; 0x106
 10185a4:	eb00079f 	bl	101a428 <Xil_Assert>
 10185a8:	e3a03001 	mov	r3, #1
 10185ac:	e1a00004 	mov	r0, r4
 10185b0:	e5853000 	str	r3, [r5]
}
 10185b4:	e28dd008 	add	sp, sp, #8
 10185b8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10185bc:	e30d0808 	movw	r0, #55304	; 0xd808
 10185c0:	e30012a2 	movw	r1, #674	; 0x2a2
 10185c4:	eafffff5 	b	10185a0 <XGpioPs_GetIntrTypePin+0x94>
 10185c8:	e5932224 	ldr	r2, [r3, #548]	; 0x224
 10185cc:	e5930220 	ldr	r0, [r3, #544]	; 0x220
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 10185d0:	e1d43002 	bics	r3, r4, r2
		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10185d4:	e0000004 	and	r0, r0, r4
			IrqType = XGPIOPS_IRQ_TYPE_EDGE_BOTH;
 10185d8:	03a00002 	moveq	r0, #2
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 10185dc:	0affffeb 	beq	1018590 <XGpioPs_GetIntrTypePin+0x84>
	Xil_AssertNonvoid(InstancePtr != NULL);
 10185e0:	e0540000 	subs	r0, r4, r0
 10185e4:	13a00001 	movne	r0, #1
}
 10185e8:	e28dd008 	add	sp, sp, #8
 10185ec:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10185f0:	e30d0808 	movw	r0, #55304	; 0xd808
 10185f4:	e30012a1 	movw	r1, #673	; 0x2a1
 10185f8:	e3400106 	movt	r0, #262	; 0x106
 10185fc:	eb000789 	bl	101a428 <Xil_Assert>
 1018600:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018604:	e3a02001 	mov	r2, #1
 1018608:	e340310c 	movt	r3, #268	; 0x10c
 101860c:	e1a00006 	mov	r0, r6
 1018610:	e5832000 	str	r2, [r3]
 1018614:	eaffffdd 	b	1018590 <XGpioPs_GetIntrTypePin+0x84>

01018618 <XGpioPs_SetCallbackHandler>:
*
******************************************************************************/
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
				 XGpioPs_Handler FuncPointer)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1018618:	e3500000 	cmp	r0, #0
{
 101861c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018620:	0a000014 	beq	1018678 <XGpioPs_SetCallbackHandler+0x60>
 1018624:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(FuncPointer != NULL);
 1018628:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 101862c:	e340410c 	movt	r4, #268	; 0x10c
 1018630:	e3a03000 	mov	r3, #0
 1018634:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 1018638:	0a000017 	beq	101869c <XGpioPs_SetCallbackHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101863c:	e590c008 	ldr	ip, [r0, #8]
 1018640:	e3013111 	movw	r3, #4369	; 0x1111
 1018644:	e3413111 	movt	r3, #4369	; 0x1111
 1018648:	e15c0003 	cmp	ip, r3
 101864c:	1a000002 	bne	101865c <XGpioPs_SetCallbackHandler+0x44>

	InstancePtr->Handler = FuncPointer;
 1018650:	e580200c 	str	r2, [r0, #12]
	InstancePtr->CallBackRef = CallBackRef;
 1018654:	e5801010 	str	r1, [r0, #16]
 1018658:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101865c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018660:	e30012ea 	movw	r1, #746	; 0x2ea
 1018664:	e3400106 	movt	r0, #262	; 0x106
 1018668:	eb00076e 	bl	101a428 <Xil_Assert>
 101866c:	e3a03001 	mov	r3, #1
 1018670:	e5843000 	str	r3, [r4]
}
 1018674:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018678:	e30d0808 	movw	r0, #55304	; 0xd808
 101867c:	e3a01fba 	mov	r1, #744	; 0x2e8
 1018680:	e3400106 	movt	r0, #262	; 0x106
 1018684:	eb000767 	bl	101a428 <Xil_Assert>
 1018688:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101868c:	e3a02001 	mov	r2, #1
 1018690:	e340310c 	movt	r3, #268	; 0x10c
 1018694:	e5832000 	str	r2, [r3]
 1018698:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 101869c:	e30d0808 	movw	r0, #55304	; 0xd808
 10186a0:	e30012e9 	movw	r1, #745	; 0x2e9
 10186a4:	e3400106 	movt	r0, #262	; 0x106
 10186a8:	eb00075e 	bl	101a428 <Xil_Assert>
 10186ac:	e3a03001 	mov	r3, #1
 10186b0:	e5843000 	str	r3, [r4]
 10186b4:	e8bd8010 	pop	{r4, pc}

010186b8 <XGpioPs_IntrHandler>:
* @note		This function does not save and restore the processor context
*		such that the user must provide this processing.
*
******************************************************************************/
void XGpioPs_IntrHandler(const XGpioPs *InstancePtr)
{
 10186b8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	u8 Bank;
	u32 IntrStatus;
	u32 IntrEnabled;

	Xil_AssertVoid(InstancePtr != NULL);
 10186bc:	e2506000 	subs	r6, r0, #0
 10186c0:	0a00002c 	beq	1018778 <XGpioPs_IntrHandler+0xc0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10186c4:	e5962008 	ldr	r2, [r6, #8]
 10186c8:	e3013111 	movw	r3, #4369	; 0x1111
 10186cc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10186d0:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 10186d4:	e340410c 	movt	r4, #268	; 0x10c
 10186d8:	e3a07000 	mov	r7, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10186dc:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10186e0:	e5847000 	str	r7, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10186e4:	1a00001c 	bne	101875c <XGpioPs_IntrHandler+0xa4>

	for (Bank = 0U; Bank < InstancePtr->MaxBanks; Bank++) {
 10186e8:	e5d6301c 	ldrb	r3, [r6, #28]
 10186ec:	e1530007 	cmp	r3, r7
 10186f0:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 10186f4:	e1a04007 	mov	r4, r7
 10186f8:	ea000003 	b	101870c <XGpioPs_IntrHandler+0x54>
 10186fc:	e5d6301c 	ldrb	r3, [r6, #28]
 1018700:	e6ef4077 	uxtb	r4, r7
 1018704:	e1530004 	cmp	r3, r4
 1018708:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
			if((Bank == XGPIOPS_ONE) || (Bank == XGPIOPS_TWO)) {
				continue;
			}
		}
#endif
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 101870c:	e1a01004 	mov	r1, r4
 1018710:	e1a00006 	mov	r0, r6
 1018714:	ebfffde2 	bl	1017ea4 <XGpioPs_IntrGetStatus>
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1018718:	e1a01004 	mov	r1, r4
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 101871c:	e1a05000 	mov	r5, r0
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1018720:	e1a00006 	mov	r0, r6
 1018724:	e2877001 	add	r7, r7, #1
 1018728:	ebfffd74 	bl	1017d00 <XGpioPs_IntrGetEnabled>
		if ((IntrStatus & IntrEnabled) != (u32)0) {
 101872c:	e0155000 	ands	r5, r5, r0
 1018730:	0afffff1 	beq	10186fc <XGpioPs_IntrHandler+0x44>
			XGpioPs_IntrClear(InstancePtr, Bank,
 1018734:	e1a02005 	mov	r2, r5
 1018738:	e1a01004 	mov	r1, r4
 101873c:	e1a00006 	mov	r0, r6
 1018740:	ebfffe3f 	bl	1018044 <XGpioPs_IntrClear>
					(IntrStatus & IntrEnabled));
			InstancePtr->Handler(InstancePtr->
 1018744:	e1a02005 	mov	r2, r5
 1018748:	e1a01004 	mov	r1, r4
 101874c:	e596300c 	ldr	r3, [r6, #12]
 1018750:	e5960010 	ldr	r0, [r6, #16]
 1018754:	e12fff33 	blx	r3
 1018758:	eaffffe7 	b	10186fc <XGpioPs_IntrHandler+0x44>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101875c:	e30d0808 	movw	r0, #55304	; 0xd808
 1018760:	e3a01fc2 	mov	r1, #776	; 0x308
 1018764:	e3400106 	movt	r0, #262	; 0x106
 1018768:	eb00072e 	bl	101a428 <Xil_Assert>
 101876c:	e3a03001 	mov	r3, #1
 1018770:	e5843000 	str	r3, [r4]
 1018774:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018778:	e30d0808 	movw	r0, #55304	; 0xd808
 101877c:	e3001307 	movw	r1, #775	; 0x307
 1018780:	e3400106 	movt	r0, #262	; 0x106
 1018784:	eb000727 	bl	101a428 <Xil_Assert>
 1018788:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101878c:	e3a02001 	mov	r2, #1
 1018790:	e340310c 	movt	r3, #268	; 0x10c
 1018794:	e5832000 	str	r2, [r3]
 1018798:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0101879c <StubHandler>:
{
	(void) CallBackRef;
	(void) Bank;
	(void) Status;

	Xil_AssertVoidAlways();
 101879c:	e30d0808 	movw	r0, #55304	; 0xd808
{
 10187a0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 10187a4:	e3001337 	movw	r1, #823	; 0x337
 10187a8:	e3400106 	movt	r0, #262	; 0x106
 10187ac:	eb00071d 	bl	101a428 <Xil_Assert>
 10187b0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10187b4:	e3a02001 	mov	r2, #1
 10187b8:	e340310c 	movt	r3, #268	; 0x10c
 10187bc:	e5832000 	str	r2, [r3]
}
 10187c0:	e8bd8010 	pop	{r4, pc}

010187c4 <XScuGic_InterruptHandler>:
*
* @note		None.
*
******************************************************************************/
void XScuGic_InterruptHandler(XScuGic *InstancePtr)
{
 10187c4:	e92d4070 	push	{r4, r5, r6, lr}
#endif
	    XScuGic_VectorTableEntry *TablePtr;

	    /* Assert that the pointer to the instance is valid
	     */
	    Xil_AssertVoid(InstancePtr != NULL);
 10187c8:	e2505000 	subs	r5, r0, #0
 10187cc:	0a000011 	beq	1018818 <XScuGic_InterruptHandler+0x54>
	     * clear the interrupt in the GIC.
	     */
#if defined (GICv3)
	    InterruptID = XScuGic_get_IntID();
#else
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 10187d0:	e5953000 	ldr	r3, [r5]
	    Xil_AssertVoid(InstancePtr != NULL);
 10187d4:	e3012fcc 	movw	r2, #8140	; 0x1fcc
 10187d8:	e340210c 	movt	r2, #268	; 0x10c
 10187dc:	e3a01000 	mov	r1, #0
 10187e0:	e5821000 	str	r1, [r2]
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 10187e4:	e5932004 	ldr	r2, [r3, #4]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 10187e8:	e592400c 	ldr	r4, [r2, #12]
	    InterruptID = IntIDFull & XSCUGIC_ACK_INTID_MASK;
 10187ec:	e7e91054 	ubfx	r1, r4, #0, #10
#endif
	    if (XSCUGIC_MAX_NUM_INTR_INPUTS <= InterruptID) {
 10187f0:	e351005e 	cmp	r1, #94	; 0x5e
 10187f4:	8a000005 	bhi	1018810 <XScuGic_InterruptHandler+0x4c>
	     * based on the IRQSource. A software trigger is cleared by
	     *.the ACK.
	     */
	    TablePtr = &(InstancePtr->Config->HandlerTable[InterruptID]);
		if (TablePtr != NULL) {
			TablePtr->Handler(TablePtr->CallBackRef);
 10187f8:	e0833181 	add	r3, r3, r1, lsl #3
 10187fc:	e593200c 	ldr	r2, [r3, #12]
 1018800:	e5930010 	ldr	r0, [r3, #16]
 1018804:	e12fff32 	blx	r2
 1018808:	e5953000 	ldr	r3, [r5]
 101880c:	e5932004 	ldr	r2, [r3, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1018810:	e5824010 	str	r4, [r2, #16]
#endif
	    /*
	     * Return from the interrupt. Change security domains
	     * could happen here.
	     */
}
 1018814:	e8bd8070 	pop	{r4, r5, r6, pc}
	    Xil_AssertVoid(InstancePtr != NULL);
 1018818:	e30d0818 	movw	r0, #55320	; 0xd818
 101881c:	e3a0107d 	mov	r1, #125	; 0x7d
 1018820:	e3400106 	movt	r0, #262	; 0x106
 1018824:	eb0006ff 	bl	101a428 <Xil_Assert>
 1018828:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101882c:	e3a02001 	mov	r2, #1
 1018830:	e340310c 	movt	r3, #268	; 0x10c
 1018834:	e5832000 	str	r2, [r3]
 1018838:	e8bd8070 	pop	{r4, r5, r6, pc}

0101883c <StubHandler>:
static void StubHandler(void *CallBackRef)
{
	/*
	 * verify that the inputs are valid
	 */
	Xil_AssertVoid(CallBackRef != NULL);
 101883c:	e3500000 	cmp	r0, #0
 1018840:	0a000007 	beq	1018864 <StubHandler+0x28>

	/*
	 * Indicate another unhandled interrupt for stats
	 */
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1018844:	e5903008 	ldr	r3, [r0, #8]
	Xil_AssertVoid(CallBackRef != NULL);
 1018848:	e3012fcc 	movw	r2, #8140	; 0x1fcc
 101884c:	e340210c 	movt	r2, #268	; 0x10c
 1018850:	e3a01000 	mov	r1, #0
 1018854:	e5821000 	str	r1, [r2]
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1018858:	e2833001 	add	r3, r3, #1
 101885c:	e5803008 	str	r3, [r0, #8]
 1018860:	e12fff1e 	bx	lr
	Xil_AssertVoid(CallBackRef != NULL);
 1018864:	e30d0828 	movw	r0, #55336	; 0xd828
{
 1018868:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CallBackRef != NULL);
 101886c:	e30012e5 	movw	r1, #741	; 0x2e5
 1018870:	e3400106 	movt	r0, #262	; 0x106
 1018874:	eb0006eb 	bl	101a428 <Xil_Assert>
 1018878:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101887c:	e3a02001 	mov	r2, #1
 1018880:	e340310c 	movt	r3, #268	; 0x10c
 1018884:	e5832000 	str	r2, [r3]
}
 1018888:	e8bd8010 	pop	{r4, pc}

0101888c <XScuGic_Connect>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 101888c:	e3500000 	cmp	r0, #0
{
 1018890:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018894:	0a000021 	beq	1018920 <XScuGic_Connect+0x94>
 1018898:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 101889c:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertNonvoid(InstancePtr != NULL);
 10188a0:	e340410c 	movt	r4, #268	; 0x10c
 10188a4:	e3a0c000 	mov	ip, #0
 10188a8:	e584c000 	str	ip, [r4]
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10188ac:	8a000013 	bhi	1018900 <XScuGic_Connect+0x74>
	Xil_AssertNonvoid(Handler != NULL);
 10188b0:	e3520000 	cmp	r2, #0
 10188b4:	0a000022 	beq	1018944 <XScuGic_Connect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10188b8:	e590e004 	ldr	lr, [r0, #4]
 10188bc:	e301c111 	movw	ip, #4369	; 0x1111
 10188c0:	e341c111 	movt	ip, #4369	; 0x1111
 10188c4:	e15e000c 	cmp	lr, ip
 10188c8:	1a000004 	bne	10188e0 <XScuGic_Connect+0x54>
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)Handler;
 10188cc:	e5900000 	ldr	r0, [r0]
 10188d0:	e0801181 	add	r1, r0, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = CallBackRef;
 10188d4:	e1c120fc 	strd	r2, [r1, #12]
}
 10188d8:	e3a00000 	mov	r0, #0
 10188dc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10188e0:	e30d0828 	movw	r0, #55336	; 0xd828
 10188e4:	e30011e1 	movw	r1, #481	; 0x1e1
 10188e8:	e3400106 	movt	r0, #262	; 0x106
 10188ec:	eb0006cd 	bl	101a428 <Xil_Assert>
 10188f0:	e3a03001 	mov	r3, #1
}
 10188f4:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10188f8:	e5843000 	str	r3, [r4]
}
 10188fc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018900:	e30d0828 	movw	r0, #55336	; 0xd828
 1018904:	e30011df 	movw	r1, #479	; 0x1df
 1018908:	e3400106 	movt	r0, #262	; 0x106
 101890c:	eb0006c5 	bl	101a428 <Xil_Assert>
 1018910:	e3a03001 	mov	r3, #1
}
 1018914:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018918:	e5843000 	str	r3, [r4]
}
 101891c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018920:	e30d0828 	movw	r0, #55336	; 0xd828
 1018924:	e30011de 	movw	r1, #478	; 0x1de
 1018928:	e3400106 	movt	r0, #262	; 0x106
 101892c:	eb0006bd 	bl	101a428 <Xil_Assert>
 1018930:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018934:	e3a02001 	mov	r2, #1
 1018938:	e340310c 	movt	r3, #268	; 0x10c
 101893c:	e5832000 	str	r2, [r3]
 1018940:	eaffffe4 	b	10188d8 <XScuGic_Connect+0x4c>
	Xil_AssertNonvoid(Handler != NULL);
 1018944:	e30d0828 	movw	r0, #55336	; 0xd828
 1018948:	e3a01e1e 	mov	r1, #480	; 0x1e0
 101894c:	e3400106 	movt	r0, #262	; 0x106
 1018950:	eb0006b4 	bl	101a428 <Xil_Assert>
 1018954:	e3a03001 	mov	r3, #1
 1018958:	e5843000 	str	r3, [r4]
 101895c:	eaffffdd 	b	10188d8 <XScuGic_Connect+0x4c>

01018960 <XScuGic_Disconnect>:
	Xil_AssertVoid(InstancePtr != NULL);
 1018960:	e3500000 	cmp	r0, #0
{
 1018964:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018968:	0a000026 	beq	1018a08 <XScuGic_Disconnect+0xa8>
 101896c:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018970:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1018974:	e340410c 	movt	r4, #268	; 0x10c
 1018978:	e3a03000 	mov	r3, #0
 101897c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018980:	8a000019 	bhi	10189ec <XScuGic_Disconnect+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018984:	e5902004 	ldr	r2, [r0, #4]
 1018988:	e3013111 	movw	r3, #4369	; 0x1111
 101898c:	e3413111 	movt	r3, #4369	; 0x1111
 1018990:	e1520003 	cmp	r2, r3
 1018994:	1a00000d 	bne	10189d0 <XScuGic_Disconnect+0x70>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1018998:	e5903000 	ldr	r3, [r0]
	Mask = 0x00000001U << (Int_Id % 32U);
 101899c:	e201201f 	and	r2, r1, #31
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 10189a0:	e1a0c2a1 	lsr	ip, r1, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 10189a4:	e3a0e001 	mov	lr, #1
 10189a8:	e1a0e21e 	lsl	lr, lr, r2
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10189ac:	e308283c 	movw	r2, #34876	; 0x883c
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 10189b0:	e5934008 	ldr	r4, [r3, #8]
 10189b4:	e28cc060 	add	ip, ip, #96	; 0x60
 10189b8:	e0831181 	add	r1, r3, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10189bc:	e3402101 	movt	r2, #257	; 0x101
 10189c0:	e784e10c 	str	lr, [r4, ip, lsl #2]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 10189c4:	e5810010 	str	r0, [r1, #16]
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 10189c8:	e581200c 	str	r2, [r1, #12]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 10189cc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10189d0:	e30d0828 	movw	r0, #55336	; 0xd828
 10189d4:	e3001206 	movw	r1, #518	; 0x206
 10189d8:	e3400106 	movt	r0, #262	; 0x106
 10189dc:	eb000691 	bl	101a428 <Xil_Assert>
 10189e0:	e3a03001 	mov	r3, #1
 10189e4:	e5843000 	str	r3, [r4]
}
 10189e8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10189ec:	e30d0828 	movw	r0, #55336	; 0xd828
 10189f0:	e3001205 	movw	r1, #517	; 0x205
 10189f4:	e3400106 	movt	r0, #262	; 0x106
 10189f8:	eb00068a 	bl	101a428 <Xil_Assert>
 10189fc:	e3a03001 	mov	r3, #1
 1018a00:	e5843000 	str	r3, [r4]
 1018a04:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018a08:	e30d0828 	movw	r0, #55336	; 0xd828
 1018a0c:	e3a01f81 	mov	r1, #516	; 0x204
 1018a10:	e3400106 	movt	r0, #262	; 0x106
 1018a14:	eb000683 	bl	101a428 <Xil_Assert>
 1018a18:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018a1c:	e3a02001 	mov	r2, #1
 1018a20:	e340310c 	movt	r3, #268	; 0x10c
 1018a24:	e5832000 	str	r2, [r3]
 1018a28:	e8bd8010 	pop	{r4, pc}

01018a2c <XScuGic_SoftwareIntr>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018a2c:	e3500000 	cmp	r0, #0
{
 1018a30:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018a34:	0a000025 	beq	1018ad0 <XScuGic_SoftwareIntr+0xa4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018a38:	e590c004 	ldr	ip, [r0, #4]
 1018a3c:	e3013111 	movw	r3, #4369	; 0x1111
 1018a40:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018a44:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1018a48:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018a4c:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018a50:	e3a03000 	mov	r3, #0
 1018a54:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018a58:	1a00000c 	bne	1018a90 <XScuGic_SoftwareIntr+0x64>
	Xil_AssertNonvoid(Int_Id <= 15U);
 1018a5c:	e351000f 	cmp	r1, #15
 1018a60:	8a000012 	bhi	1018ab0 <XScuGic_SoftwareIntr+0x84>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1018a64:	e35200ff 	cmp	r2, #255	; 0xff
 1018a68:	8a000021 	bhi	1018af4 <XScuGic_SoftwareIntr+0xc8>
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1018a6c:	e5900000 	ldr	r0, [r0]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1018a70:	e1811802 	orr	r1, r1, r2, lsl #16
 1018a74:	e3a0300f 	mov	r3, #15
 1018a78:	e34030ff 	movt	r3, #255	; 0xff
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1018a7c:	e5902008 	ldr	r2, [r0, #8]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1018a80:	e0033001 	and	r3, r3, r1
 1018a84:	e5823f00 	str	r3, [r2, #3840]	; 0xf00
}
 1018a88:	e3a00000 	mov	r0, #0
 1018a8c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018a90:	e30d0828 	movw	r0, #55336	; 0xd828
 1018a94:	e30012b3 	movw	r1, #691	; 0x2b3
 1018a98:	e3400106 	movt	r0, #262	; 0x106
 1018a9c:	eb000661 	bl	101a428 <Xil_Assert>
 1018aa0:	e3a03001 	mov	r3, #1
}
 1018aa4:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018aa8:	e5843000 	str	r3, [r4]
}
 1018aac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id <= 15U);
 1018ab0:	e30d0828 	movw	r0, #55336	; 0xd828
 1018ab4:	e3a01fad 	mov	r1, #692	; 0x2b4
 1018ab8:	e3400106 	movt	r0, #262	; 0x106
 1018abc:	eb000659 	bl	101a428 <Xil_Assert>
 1018ac0:	e3a03001 	mov	r3, #1
}
 1018ac4:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id <= 15U);
 1018ac8:	e5843000 	str	r3, [r4]
}
 1018acc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1018ad0:	e30d0828 	movw	r0, #55336	; 0xd828
 1018ad4:	e30012b2 	movw	r1, #690	; 0x2b2
 1018ad8:	e3400106 	movt	r0, #262	; 0x106
 1018adc:	eb000651 	bl	101a428 <Xil_Assert>
 1018ae0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018ae4:	e3a02001 	mov	r2, #1
 1018ae8:	e340310c 	movt	r3, #268	; 0x10c
 1018aec:	e5832000 	str	r2, [r3]
 1018af0:	eaffffe4 	b	1018a88 <XScuGic_SoftwareIntr+0x5c>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1018af4:	e30d0828 	movw	r0, #55336	; 0xd828
 1018af8:	e30012b5 	movw	r1, #693	; 0x2b5
 1018afc:	e3400106 	movt	r0, #262	; 0x106
 1018b00:	eb000648 	bl	101a428 <Xil_Assert>
 1018b04:	e3a03001 	mov	r3, #1
 1018b08:	e5843000 	str	r3, [r4]
 1018b0c:	eaffffdd 	b	1018a88 <XScuGic_SoftwareIntr+0x5c>

01018b10 <XScuGic_SetPriorityTriggerType>:
	u32 Index;
#endif
	u8 LocalPriority;
	LocalPriority = Priority;

	Xil_AssertVoid(InstancePtr != NULL);
 1018b10:	e3500000 	cmp	r0, #0
{
 1018b14:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018b18:	0a000033 	beq	1018bec <XScuGic_SetPriorityTriggerType+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018b1c:	e590e004 	ldr	lr, [r0, #4]
 1018b20:	e301c111 	movw	ip, #4369	; 0x1111
 1018b24:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1018b28:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1018b2c:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018b30:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1018b34:	e3a0c000 	mov	ip, #0
 1018b38:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018b3c:	1a00001c 	bne	1018bb4 <XScuGic_SetPriorityTriggerType+0xa4>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018b40:	e351005e 	cmp	r1, #94	; 0x5e
 1018b44:	8a000021 	bhi	1018bd0 <XScuGic_SetPriorityTriggerType+0xc0>
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 1018b48:	e3530003 	cmp	r3, #3
 1018b4c:	8a00002f 	bhi	1018c10 <XScuGic_SetPriorityTriggerType+0x100>
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 1018b50:	e35200f8 	cmp	r2, #248	; 0xf8
 1018b54:	8a000034 	bhi	1018c2c <XScuGic_SetPriorityTriggerType+0x11c>
#endif

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b58:	e5905000 	ldr	r5, [r0]
 1018b5c:	e3c1e003 	bic	lr, r1, #3
	LocalPriority = LocalPriority & (u8)XSCUGIC_INTR_PRIO_MASK;
	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1018b60:	e2010003 	and	r0, r1, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b64:	e28eeb01 	add	lr, lr, #1024	; 0x400
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1018b68:	e1a04180 	lsl	r4, r0, #3
 1018b6c:	e3a080ff 	mov	r8, #255	; 0xff
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b70:	e5956008 	ldr	r6, [r5, #8]
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1018b74:	e20220f8 	and	r2, r2, #248	; 0xf8
				RegValue);

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b78:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1018b7c:	e201100f 	and	r1, r1, #15
 1018b80:	e1a01081 	lsl	r1, r1, #1
 1018b84:	e3a07003 	mov	r7, #3
	return *(volatile u32 *) Addr;
 1018b88:	e79e0006 	ldr	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b8c:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1018b90:	e1c00418 	bic	r0, r0, r8, lsl r4
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1018b94:	e1800412 	orr	r0, r0, r2, lsl r4
	*LocalAddr = Value;
 1018b98:	e78e0006 	str	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018b9c:	e5950008 	ldr	r0, [r5, #8]
	return *(volatile u32 *) Addr;
 1018ba0:	e790210c 	ldr	r2, [r0, ip, lsl #2]
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1018ba4:	e1c22117 	bic	r2, r2, r7, lsl r1
	RegValue |= (u32)Trigger << ((Int_Id%16U)*2U);
 1018ba8:	e1821113 	orr	r1, r2, r3, lsl r1
	*LocalAddr = Value;
 1018bac:	e780110c 	str	r1, [r0, ip, lsl #2]
 1018bb0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018bb4:	e30d0828 	movw	r0, #55336	; 0xd828
 1018bb8:	e3001312 	movw	r1, #786	; 0x312
 1018bbc:	e3400106 	movt	r0, #262	; 0x106
 1018bc0:	eb000618 	bl	101a428 <Xil_Assert>
 1018bc4:	e3a03001 	mov	r3, #1
 1018bc8:	e5843000 	str	r3, [r4]
 1018bcc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018bd0:	e30d0828 	movw	r0, #55336	; 0xd828
 1018bd4:	e3001313 	movw	r1, #787	; 0x313
 1018bd8:	e3400106 	movt	r0, #262	; 0x106
 1018bdc:	eb000611 	bl	101a428 <Xil_Assert>
 1018be0:	e3a03001 	mov	r3, #1
 1018be4:	e5843000 	str	r3, [r4]
 1018be8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018bec:	e30d0828 	movw	r0, #55336	; 0xd828
 1018bf0:	e3001311 	movw	r1, #785	; 0x311
 1018bf4:	e3400106 	movt	r0, #262	; 0x106
 1018bf8:	eb00060a 	bl	101a428 <Xil_Assert>
 1018bfc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018c00:	e3a02001 	mov	r2, #1
 1018c04:	e340310c 	movt	r3, #268	; 0x10c
 1018c08:	e5832000 	str	r2, [r3]
 1018c0c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 1018c10:	e30d0828 	movw	r0, #55336	; 0xd828
 1018c14:	e3a01fc5 	mov	r1, #788	; 0x314
 1018c18:	e3400106 	movt	r0, #262	; 0x106
 1018c1c:	eb000601 	bl	101a428 <Xil_Assert>
 1018c20:	e3a03001 	mov	r3, #1
 1018c24:	e5843000 	str	r3, [r4]
 1018c28:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 1018c2c:	e30d0828 	movw	r0, #55336	; 0xd828
 1018c30:	e3001315 	movw	r1, #789	; 0x315
 1018c34:	e3400106 	movt	r0, #262	; 0x106
 1018c38:	eb0005fa 	bl	101a428 <Xil_Assert>
 1018c3c:	e3a03001 	mov	r3, #1
 1018c40:	e5843000 	str	r3, [r4]
	 * Write the value back to the register.
	 */
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_INT_CFG_OFFSET_CALC(Int_Id),
				RegValue);

}
 1018c44:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01018c48 <XScuGic_GetPriorityTriggerType>:
void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
					u8 *Priority, u8 *Trigger)
{
	u32 RegValue;

	Xil_AssertVoid(InstancePtr != NULL);
 1018c48:	e3500000 	cmp	r0, #0
{
 1018c4c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018c50:	0a000030 	beq	1018d18 <XScuGic_GetPriorityTriggerType+0xd0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018c54:	e590e004 	ldr	lr, [r0, #4]
 1018c58:	e301c111 	movw	ip, #4369	; 0x1111
 1018c5c:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1018c60:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1018c64:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018c68:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1018c6c:	e3a0c000 	mov	ip, #0
 1018c70:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018c74:	1a000019 	bne	1018ce0 <XScuGic_GetPriorityTriggerType+0x98>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018c78:	e351005e 	cmp	r1, #94	; 0x5e
 1018c7c:	8a00001e 	bhi	1018cfc <XScuGic_GetPriorityTriggerType+0xb4>
	Xil_AssertVoid(Priority != NULL);
 1018c80:	e3520000 	cmp	r2, #0
 1018c84:	0a00002c 	beq	1018d3c <XScuGic_GetPriorityTriggerType+0xf4>
	Xil_AssertVoid(Trigger != NULL);
 1018c88:	e3530000 	cmp	r3, #0
 1018c8c:	0a000031 	beq	1018d58 <XScuGic_GetPriorityTriggerType+0x110>

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018c90:	e590c000 	ldr	ip, [r0]

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1018c94:	e201e003 	and	lr, r1, #3
 1018c98:	e1a0418e 	lsl	r4, lr, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018c9c:	e3c15003 	bic	r5, r1, #3
 1018ca0:	e2855b01 	add	r5, r5, #1024	; 0x400
 1018ca4:	e59ce008 	ldr	lr, [ip, #8]
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018ca8:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1018cac:	e201100f 	and	r1, r1, #15
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018cb0:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1018cb4:	e1a01081 	lsl	r1, r1, #1
	return *(volatile u32 *) Addr;
 1018cb8:	e795e00e 	ldr	lr, [r5, lr]
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1018cbc:	e1a0e43e 	lsr	lr, lr, r4
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);
 1018cc0:	e5c2e000 	strb	lr, [r2]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018cc4:	e5902000 	ldr	r2, [r0]
 1018cc8:	e5922008 	ldr	r2, [r2, #8]
 1018ccc:	e792210c 	ldr	r2, [r2, ip, lsl #2]
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1018cd0:	e1a01132 	lsr	r1, r2, r1

	*Trigger = (u8)(RegValue & XSCUGIC_INT_CFG_MASK);
 1018cd4:	e2011003 	and	r1, r1, #3
 1018cd8:	e5c31000 	strb	r1, [r3]
 1018cdc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018ce0:	e30d0828 	movw	r0, #55336	; 0xd828
 1018ce4:	e3001367 	movw	r1, #871	; 0x367
 1018ce8:	e3400106 	movt	r0, #262	; 0x106
 1018cec:	eb0005cd 	bl	101a428 <Xil_Assert>
 1018cf0:	e3a03001 	mov	r3, #1
 1018cf4:	e5843000 	str	r3, [r4]
 1018cf8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018cfc:	e30d0828 	movw	r0, #55336	; 0xd828
 1018d00:	e3a01fda 	mov	r1, #872	; 0x368
 1018d04:	e3400106 	movt	r0, #262	; 0x106
 1018d08:	eb0005c6 	bl	101a428 <Xil_Assert>
 1018d0c:	e3a03001 	mov	r3, #1
 1018d10:	e5843000 	str	r3, [r4]
 1018d14:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018d18:	e30d0828 	movw	r0, #55336	; 0xd828
 1018d1c:	e3001366 	movw	r1, #870	; 0x366
 1018d20:	e3400106 	movt	r0, #262	; 0x106
 1018d24:	eb0005bf 	bl	101a428 <Xil_Assert>
 1018d28:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018d2c:	e3a02001 	mov	r2, #1
 1018d30:	e340310c 	movt	r3, #268	; 0x10c
 1018d34:	e5832000 	str	r2, [r3]
 1018d38:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Priority != NULL);
 1018d3c:	e30d0828 	movw	r0, #55336	; 0xd828
 1018d40:	e3001369 	movw	r1, #873	; 0x369
 1018d44:	e3400106 	movt	r0, #262	; 0x106
 1018d48:	eb0005b6 	bl	101a428 <Xil_Assert>
 1018d4c:	e3a03001 	mov	r3, #1
 1018d50:	e5843000 	str	r3, [r4]
 1018d54:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Trigger != NULL);
 1018d58:	e30d0828 	movw	r0, #55336	; 0xd828
 1018d5c:	e300136a 	movw	r1, #874	; 0x36a
 1018d60:	e3400106 	movt	r0, #262	; 0x106
 1018d64:	eb0005af 	bl	101a428 <Xil_Assert>
 1018d68:	e3a03001 	mov	r3, #1
 1018d6c:	e5843000 	str	r3, [r4]
}
 1018d70:	e8bd8070 	pop	{r4, r5, r6, pc}

01018d74 <XScuGic_InterruptMaptoCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1018d74:	e3500000 	cmp	r0, #0
{
 1018d78:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018d7c:	0a000010 	beq	1018dc4 <XScuGic_InterruptMaptoCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018d80:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1018d84:	e301cfcc 	movw	ip, #8140	; 0x1fcc
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018d88:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1018d8c:	e340c10c 	movt	ip, #268	; 0x10c
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018d90:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1018d94:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018d98:	e593e008 	ldr	lr, [r3, #8]
			XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1018d9c:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1018da0:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1018da4:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 1018da8:	e2022003 	and	r2, r2, #3
 1018dac:	e790100e 	ldr	r1, [r0, lr]

	RegValue |= (Cpu_Id) << (Offset*8U);
 1018db0:	e1a02182 	lsl	r2, r2, #3
 1018db4:	e6ef3073 	uxtb	r3, r3
 1018db8:	e1813213 	orr	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1018dbc:	e780300e 	str	r3, [r0, lr]
 1018dc0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018dc4:	e30d0828 	movw	r0, #55336	; 0xd828
 1018dc8:	e30013a5 	movw	r1, #933	; 0x3a5
 1018dcc:	e3400106 	movt	r0, #262	; 0x106
 1018dd0:	eb000594 	bl	101a428 <Xil_Assert>
 1018dd4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018dd8:	e3a02001 	mov	r2, #1
 1018ddc:	e340310c 	movt	r3, #268	; 0x10c
 1018de0:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
					XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
					RegValue);
#endif
}
 1018de4:	e8bd8010 	pop	{r4, pc}

01018de8 <XScuGic_Enable>:
{
 1018de8:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1018dec:	e304304c 	movw	r3, #16460	; 0x404c
	Xil_AssertVoid(InstancePtr != NULL);
 1018df0:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1018df4:	e3403107 	movt	r3, #263	; 0x107
{
 1018df8:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1018dfc:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1018e00:	0a000024 	beq	1018e98 <XScuGic_Enable+0xb0>
 1018e04:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018e08:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1018e0c:	e340510c 	movt	r5, #268	; 0x10c
 1018e10:	e3a03000 	mov	r3, #0
 1018e14:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018e18:	8a000017 	bhi	1018e7c <XScuGic_Enable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018e1c:	e5962004 	ldr	r2, [r6, #4]
 1018e20:	e3013111 	movw	r3, #4369	; 0x1111
 1018e24:	e3413111 	movt	r3, #4369	; 0x1111
 1018e28:	e1520003 	cmp	r2, r3
 1018e2c:	1a00000b 	bne	1018e60 <XScuGic_Enable+0x78>
	XScuGic_InterruptMaptoCpu(InstancePtr, Cpu_Id, Int_Id);
 1018e30:	e1a02004 	mov	r2, r4
 1018e34:	e6ef1071 	uxtb	r1, r1
 1018e38:	ebffffcd 	bl	1018d74 <XScuGic_InterruptMaptoCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1018e3c:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1018e40:	e204101f 	and	r1, r4, #31
 1018e44:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1018e48:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1018e4c:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1018e50:	e5922008 	ldr	r2, [r2, #8]
 1018e54:	e2844040 	add	r4, r4, #64	; 0x40
 1018e58:	e7823104 	str	r3, [r2, r4, lsl #2]
 1018e5c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018e60:	e30d0828 	movw	r0, #55336	; 0xd828
 1018e64:	e300123d 	movw	r1, #573	; 0x23d
 1018e68:	e3400106 	movt	r0, #262	; 0x106
 1018e6c:	eb00056d 	bl	101a428 <Xil_Assert>
 1018e70:	e3a03001 	mov	r3, #1
 1018e74:	e5853000 	str	r3, [r5]
}
 1018e78:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018e7c:	e30d0828 	movw	r0, #55336	; 0xd828
 1018e80:	e3a01f8f 	mov	r1, #572	; 0x23c
 1018e84:	e3400106 	movt	r0, #262	; 0x106
 1018e88:	eb000566 	bl	101a428 <Xil_Assert>
 1018e8c:	e3a03001 	mov	r3, #1
 1018e90:	e5853000 	str	r3, [r5]
 1018e94:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018e98:	e30d0828 	movw	r0, #55336	; 0xd828
 1018e9c:	e300123b 	movw	r1, #571	; 0x23b
 1018ea0:	e3400106 	movt	r0, #262	; 0x106
 1018ea4:	eb00055f 	bl	101a428 <Xil_Assert>
 1018ea8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018eac:	e3a02001 	mov	r2, #1
 1018eb0:	e340310c 	movt	r3, #268	; 0x10c
 1018eb4:	e5832000 	str	r2, [r3]
 1018eb8:	e8bd8070 	pop	{r4, r5, r6, pc}

01018ebc <XScuGic_InterruptUnmapFromCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1018ebc:	e3500000 	cmp	r0, #0
{
 1018ec0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1018ec4:	0a000010 	beq	1018f0c <XScuGic_InterruptUnmapFromCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018ec8:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1018ecc:	e301cfcc 	movw	ip, #8140	; 0x1fcc
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018ed0:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1018ed4:	e340c10c 	movt	ip, #268	; 0x10c
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018ed8:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1018edc:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1018ee0:	e593e008 	ldr	lr, [r3, #8]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1018ee4:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1018ee8:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1018eec:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 1018ef0:	e2022003 	and	r2, r2, #3
	return *(volatile u32 *) Addr;
 1018ef4:	e790100e 	ldr	r1, [r0, lr]

	RegValue &= ~(Cpu_Id << (Offset*8U));
 1018ef8:	e1a02182 	lsl	r2, r2, #3
 1018efc:	e6ef3073 	uxtb	r3, r3
 1018f00:	e1c13213 	bic	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1018f04:	e780300e 	str	r3, [r0, lr]
 1018f08:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018f0c:	e30d0828 	movw	r0, #55336	; 0xd828
 1018f10:	e30013d1 	movw	r1, #977	; 0x3d1
 1018f14:	e3400106 	movt	r0, #262	; 0x106
 1018f18:	eb000542 	bl	101a428 <Xil_Assert>
 1018f1c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018f20:	e3a02001 	mov	r2, #1
 1018f24:	e340310c 	movt	r3, #268	; 0x10c
 1018f28:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
			RegValue);
#endif
}
 1018f2c:	e8bd8010 	pop	{r4, pc}

01018f30 <XScuGic_Disable>:
{
 1018f30:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1018f34:	e304304c 	movw	r3, #16460	; 0x404c
	Xil_AssertVoid(InstancePtr != NULL);
 1018f38:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1018f3c:	e3403107 	movt	r3, #263	; 0x107
{
 1018f40:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1018f44:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1018f48:	0a000024 	beq	1018fe0 <XScuGic_Disable+0xb0>
 1018f4c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018f50:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1018f54:	e340510c 	movt	r5, #268	; 0x10c
 1018f58:	e3a03000 	mov	r3, #0
 1018f5c:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018f60:	8a000017 	bhi	1018fc4 <XScuGic_Disable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018f64:	e5962004 	ldr	r2, [r6, #4]
 1018f68:	e3013111 	movw	r3, #4369	; 0x1111
 1018f6c:	e3413111 	movt	r3, #4369	; 0x1111
 1018f70:	e1520003 	cmp	r2, r3
 1018f74:	1a00000b 	bne	1018fa8 <XScuGic_Disable+0x78>
	XScuGic_InterruptUnmapFromCpu(InstancePtr, Cpu_Id, Int_Id);
 1018f78:	e1a02004 	mov	r2, r4
 1018f7c:	e6ef1071 	uxtb	r1, r1
 1018f80:	ebffffcd 	bl	1018ebc <XScuGic_InterruptUnmapFromCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1018f84:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1018f88:	e204101f 	and	r1, r4, #31
 1018f8c:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1018f90:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1018f94:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1018f98:	e5922008 	ldr	r2, [r2, #8]
 1018f9c:	e2844060 	add	r4, r4, #96	; 0x60
 1018fa0:	e7823104 	str	r3, [r2, r4, lsl #2]
 1018fa4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1018fa8:	e30d0828 	movw	r0, #55336	; 0xd828
 1018fac:	e3a01f9e 	mov	r1, #632	; 0x278
 1018fb0:	e3400106 	movt	r0, #262	; 0x106
 1018fb4:	eb00051b 	bl	101a428 <Xil_Assert>
 1018fb8:	e3a03001 	mov	r3, #1
 1018fbc:	e5853000 	str	r3, [r5]
}
 1018fc0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1018fc4:	e30d0828 	movw	r0, #55336	; 0xd828
 1018fc8:	e3001277 	movw	r1, #631	; 0x277
 1018fcc:	e3400106 	movt	r0, #262	; 0x106
 1018fd0:	eb000514 	bl	101a428 <Xil_Assert>
 1018fd4:	e3a03001 	mov	r3, #1
 1018fd8:	e5853000 	str	r3, [r5]
 1018fdc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1018fe0:	e30d0828 	movw	r0, #55336	; 0xd828
 1018fe4:	e3001276 	movw	r1, #630	; 0x276
 1018fe8:	e3400106 	movt	r0, #262	; 0x106
 1018fec:	eb00050d 	bl	101a428 <Xil_Assert>
 1018ff0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1018ff4:	e3a02001 	mov	r2, #1
 1018ff8:	e340310c 	movt	r3, #268	; 0x10c
 1018ffc:	e5832000 	str	r2, [r3]
 1019000:	e8bd8070 	pop	{r4, r5, r6, pc}

01019004 <XScuGic_UnmapAllInterruptsFromCpu>:
{
	u32 Int_Id;
	u32 Target_Cpu;
	u32 LocalCpuID = (1U << Cpu_Id);

	Xil_AssertVoid(InstancePtr != NULL);
 1019004:	e3500000 	cmp	r0, #0
{
 1019008:	e92d4010 	push	{r4, lr}
	u32 LocalCpuID = (1U << Cpu_Id);
 101900c:	e3a04001 	mov	r4, #1
 1019010:	e1a01114 	lsl	r1, r4, r1
	Xil_AssertVoid(InstancePtr != NULL);
 1019014:	0a000011 	beq	1019060 <XScuGic_UnmapAllInterruptsFromCpu+0x5c>

	LocalCpuID |= LocalCpuID << 8U;
 1019018:	e1811401 	orr	r1, r1, r1, lsl #8
	Xil_AssertVoid(InstancePtr != NULL);
 101901c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019020:	e340310c 	movt	r3, #268	; 0x10c
	LocalCpuID |= LocalCpuID << 16U;

	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1019024:	e590c000 	ldr	ip, [r0]
	LocalCpuID |= LocalCpuID << 16U;
 1019028:	e1811801 	orr	r1, r1, r1, lsl #16
	Xil_AssertVoid(InstancePtr != NULL);
 101902c:	e3a02000 	mov	r2, #0
 1019030:	e5832000 	str	r2, [r3]
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1019034:	e3a03020 	mov	r3, #32
 1019038:	e1e00001 	mvn	r0, r1
		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 101903c:	e59c2008 	ldr	r2, [ip, #8]
 1019040:	e2822b02 	add	r2, r2, #2048	; 0x800
	return *(volatile u32 *) Addr;
 1019044:	e7921003 	ldr	r1, [r2, r3]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));
		/* Remove LocalCpuID from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1019048:	e0011000 	and	r1, r1, r0
	*LocalAddr = Value;
 101904c:	e7821003 	str	r1, [r2, r3]
			Int_Id = Int_Id+4U) {
 1019050:	e2833004 	add	r3, r3, #4
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1019054:	e3530060 	cmp	r3, #96	; 0x60
 1019058:	1afffff7 	bne	101903c <XScuGic_UnmapAllInterruptsFromCpu+0x38>
 101905c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1019060:	e30d0828 	movw	r0, #55336	; 0xd828
 1019064:	e30013f1 	movw	r1, #1009	; 0x3f1
 1019068:	e3400106 	movt	r0, #262	; 0x106
 101906c:	eb0004ed 	bl	101a428 <Xil_Assert>
 1019070:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019074:	e340310c 	movt	r3, #268	; 0x10c
 1019078:	e5834000 	str	r4, [r3]
 101907c:	e8bd8010 	pop	{r4, pc}

01019080 <XScuGic_Stop>:
{
	u32 Int_Id;
	u32 RegValue;
	u32 Target_Cpu;
	u32 DistDisable = 1; /* Track distributor status*/
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1019080:	e304304c 	movw	r3, #16460	; 0x404c

	Xil_AssertVoid(InstancePtr != NULL);
 1019084:	e3500000 	cmp	r0, #0
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1019088:	e3403107 	movt	r3, #263	; 0x107
{
 101908c:	e92d4070 	push	{r4, r5, r6, lr}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1019090:	e593e000 	ldr	lr, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1019094:	0a000027 	beq	1019138 <XScuGic_Stop+0xb8>
 1019098:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101909c:	e3a02000 	mov	r2, #0

	/* If distributor is already disabled, no need to do anything */
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 10190a0:	e5904000 	ldr	r4, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 10190a4:	e340310c 	movt	r3, #268	; 0x10c
 10190a8:	e5832000 	str	r2, [r3]
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 10190ac:	e5941008 	ldr	r1, [r4, #8]
	return *(volatile u32 *) Addr;
 10190b0:	e5913000 	ldr	r3, [r1]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 10190b4:	e3130001 	tst	r3, #1
 10190b8:	08bd8070 	popeq	{r4, r5, r6, pc}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 10190bc:	e3a0c001 	mov	ip, #1
	/*
	 * Check if the interrupt are targeted to current cpu only or not.
	 * Also remove current cpu from interrupt target register for all
	 * interrupts.
	 */
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10190c0:	e3a02020 	mov	r2, #32
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 10190c4:	e1a0ee1c 	lsl	lr, ip, lr
	LocalCpuID |= LocalCpuID << 8U;
 10190c8:	e18ee40e 	orr	lr, lr, lr, lsl #8
	LocalCpuID |= LocalCpuID << 16U;
 10190cc:	e18ee80e 	orr	lr, lr, lr, lsl #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10190d0:	e1e0500e 	mvn	r5, lr
 10190d4:	ea000000 	b	10190dc <XScuGic_Stop+0x5c>
 10190d8:	e5941008 	ldr	r1, [r4, #8]
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 10190dc:	e2820b02 	add	r0, r2, #2048	; 0x800
			Int_Id = Int_Id+4U) {
 10190e0:	e2822004 	add	r2, r2, #4
 10190e4:	e7903001 	ldr	r3, [r0, r1]
		if ((Target_Cpu != LocalCpuID) && (Target_Cpu != 0)) {
			/*
			 * If any other CPU is also programmed to target
			 * register, GIC distributor can not be disabled.
			 */
			DistDisable = 0;
 10190e8:	e15e0003 	cmp	lr, r3
 10190ec:	13530000 	cmpne	r3, #0
		}

		/* Remove current CPU from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 10190f0:	e0033005 	and	r3, r3, r5
			DistDisable = 0;
 10190f4:	13a0c000 	movne	ip, #0
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10190f8:	e3520060 	cmp	r2, #96	; 0x60
	*LocalAddr = Value;
 10190fc:	e7803001 	str	r3, [r0, r1]
 1019100:	1afffff4 	bne	10190d8 <XScuGic_Stop+0x58>

	/*
	 * If GIC distributor is safe to be disabled, disable all the interrupt
	 * and then disable distributor.
	 */
	if (DistDisable == 1) {
 1019104:	e35c0001 	cmp	ip, #1
 1019108:	18bd8070 	popne	{r4, r5, r6, pc}
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
				Int_Id = Int_Id+32U) {
			/*
			 * Disable all the interrupts
			 */
			XScuGic_DistWriteReg(InstancePtr,
 101910c:	e5941008 	ldr	r1, [r4, #8]
 1019110:	e3e03000 	mvn	r3, #0
 1019114:	e3a02000 	mov	r2, #0
 1019118:	e5813180 	str	r3, [r1, #384]	; 0x180
 101911c:	e5941008 	ldr	r1, [r4, #8]
 1019120:	e5813184 	str	r3, [r1, #388]	; 0x184
 1019124:	e5941008 	ldr	r1, [r4, #8]
 1019128:	e5813188 	str	r3, [r1, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 101912c:	e5943008 	ldr	r3, [r4, #8]
	*LocalAddr = Value;
 1019130:	e5832000 	str	r2, [r3]
							Int_Id),
			0xFFFFFFFFU);
		}
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET, 0U);
	}
}
 1019134:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1019138:	e30d0828 	movw	r0, #55336	; 0xd828
 101913c:	e3001419 	movw	r1, #1049	; 0x419
 1019140:	e3400106 	movt	r0, #262	; 0x106
 1019144:	eb0004b7 	bl	101a428 <Xil_Assert>
 1019148:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101914c:	e3a02001 	mov	r2, #1
 1019150:	e340310c 	movt	r3, #268	; 0x10c
 1019154:	e5832000 	str	r2, [r3]
 1019158:	e8bd8070 	pop	{r4, r5, r6, pc}

0101915c <XScuGic_CfgInitialize>:
{
 101915c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019160:	e2504000 	subs	r4, r0, #0
 1019164:	0a000049 	beq	1019290 <XScuGic_CfgInitialize+0x134>
 1019168:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(ConfigPtr != NULL);
 101916c:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019170:	e340510c 	movt	r5, #268	; 0x10c
 1019174:	e3a02000 	mov	r2, #0
 1019178:	e5852000 	str	r2, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 101917c:	0a00004c 	beq	10192b4 <XScuGic_CfgInitialize+0x158>
	if(InstancePtr->IsReady != XIL_COMPONENT_IS_READY) {
 1019180:	e5940004 	ldr	r0, [r4, #4]
 1019184:	e3013111 	movw	r3, #4369	; 0x1111
 1019188:	e3413111 	movt	r3, #4369	; 0x1111
 101918c:	e1500003 	cmp	r0, r3
 1019190:	0a00001e 	beq	1019210 <XScuGic_CfgInitialize+0xb4>
						= (Xil_InterruptHandler)StubHandler;
 1019194:	e308c83c 	movw	ip, #34876	; 0x883c
 1019198:	e1a03001 	mov	r3, r1
 101919c:	e340c101 	movt	ip, #257	; 0x101
 10191a0:	e2810fbe 	add	r0, r1, #760	; 0x2f8
		InstancePtr->IsReady = 0U;
 10191a4:	e5842004 	str	r2, [r4, #4]
		InstancePtr->Config = ConfigPtr;
 10191a8:	e5841000 	str	r1, [r4]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 10191ac:	e593200c 	ldr	r2, [r3, #12]
 10191b0:	e2833008 	add	r3, r3, #8
			InstancePtr->Config->HandlerTable[Int_Id].CallBackRef =
 10191b4:	e5834008 	str	r4, [r3, #8]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 10191b8:	e3520000 	cmp	r2, #0
						= (Xil_InterruptHandler)StubHandler;
 10191bc:	0583c004 	streq	ip, [r3, #4]
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10191c0:	e1500003 	cmp	r0, r3
 10191c4:	1afffff8 	bne	10191ac <XScuGic_CfgInitialize+0x50>
		XScuGic_Stop(InstancePtr);
 10191c8:	e1a00004 	mov	r0, r4
 10191cc:	ebffffab 	bl	1019080 <XScuGic_Stop>
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 10191d0:	e5941000 	ldr	r1, [r4]
	Xil_AssertVoid(InstancePtr != NULL);
 10191d4:	e3a03000 	mov	r3, #0
 10191d8:	e5853000 	str	r3, [r5]
	return *(volatile u32 *) Addr;
 10191dc:	e5910008 	ldr	r0, [r1, #8]
 10191e0:	e5903000 	ldr	r3, [r0]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 10191e4:	e2133001 	ands	r3, r3, #1
 10191e8:	0a00000a 	beq	1019218 <XScuGic_CfgInitialize+0xbc>
	XScuGic_CPUWriteReg(InstancePtr, XSCUGIC_CPU_PRIOR_OFFSET, 0xF0U);
 10191ec:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 10191f0:	e3a0c0f0 	mov	ip, #240	; 0xf0
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 10191f4:	e3013111 	movw	r3, #4369	; 0x1111
 10191f8:	e3a00007 	mov	r0, #7
 10191fc:	e3413111 	movt	r3, #4369	; 0x1111
 1019200:	e582c004 	str	ip, [r2, #4]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1019204:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 1019208:	e5820000 	str	r0, [r2]
 101920c:	e5843004 	str	r3, [r4, #4]
}
 1019210:	e3a00000 	mov	r0, #0
 1019214:	e8bd8070 	pop	{r4, r5, r6, pc}
 1019218:	e1a0c003 	mov	ip, r3
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 101921c:	e3a02020 	mov	r2, #32
 1019220:	e5803000 	str	r3, [r0]
		XScuGic_DistWriteReg(InstancePtr,
 1019224:	e1a03222 	lsr	r3, r2, #4
 1019228:	e5910008 	ldr	r0, [r1, #8]
			Int_Id = Int_Id+16U) {
 101922c:	e2822010 	add	r2, r2, #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1019230:	e3520060 	cmp	r2, #96	; 0x60
		XScuGic_DistWriteReg(InstancePtr,
 1019234:	e2833c03 	add	r3, r3, #768	; 0x300
 1019238:	e780c103 	str	ip, [r0, r3, lsl #2]
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 101923c:	1afffff8 	bne	1019224 <XScuGic_CfgInitialize+0xc8>
 1019240:	e30a00a0 	movw	r0, #41120	; 0xa0a0
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1019244:	e3a03000 	mov	r3, #0
 1019248:	e34a00a0 	movt	r0, #41120	; 0xa0a0
		XScuGic_DistWriteReg(InstancePtr,
 101924c:	e5912008 	ldr	r2, [r1, #8]
 1019250:	e2822b01 	add	r2, r2, #1024	; 0x400
 1019254:	e7820003 	str	r0, [r2, r3]
			Int_Id = Int_Id+4U) {
 1019258:	e2833004 	add	r3, r3, #4
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 101925c:	e3530060 	cmp	r3, #96	; 0x60
 1019260:	1afffff9 	bne	101924c <XScuGic_CfgInitialize+0xf0>
		XScuGic_DistWriteReg(InstancePtr,
 1019264:	e5910008 	ldr	r0, [r1, #8]
 1019268:	e3e03000 	mvn	r3, #0
 101926c:	e3a02001 	mov	r2, #1
 1019270:	e5803180 	str	r3, [r0, #384]	; 0x180
 1019274:	e5910008 	ldr	r0, [r1, #8]
 1019278:	e5803184 	str	r3, [r0, #388]	; 0x184
 101927c:	e5910008 	ldr	r0, [r1, #8]
 1019280:	e5803188 	str	r3, [r0, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1019284:	e5913008 	ldr	r3, [r1, #8]
	*LocalAddr = Value;
 1019288:	e5832000 	str	r2, [r3]
 101928c:	eaffffd6 	b	10191ec <XScuGic_CfgInitialize+0x90>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019290:	e30d0828 	movw	r0, #55336	; 0xd828
 1019294:	e3001181 	movw	r1, #385	; 0x181
 1019298:	e3400106 	movt	r0, #262	; 0x106
 101929c:	eb000461 	bl	101a428 <Xil_Assert>
 10192a0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10192a4:	e3a02001 	mov	r2, #1
 10192a8:	e340310c 	movt	r3, #268	; 0x10c
 10192ac:	e5832000 	str	r2, [r3]
 10192b0:	eaffffd6 	b	1019210 <XScuGic_CfgInitialize+0xb4>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10192b4:	e30d0828 	movw	r0, #55336	; 0xd828
 10192b8:	e3001182 	movw	r1, #386	; 0x182
 10192bc:	e3400106 	movt	r0, #262	; 0x106
 10192c0:	eb000458 	bl	101a428 <Xil_Assert>
 10192c4:	e3a03001 	mov	r3, #1
 10192c8:	e5853000 	str	r3, [r5]
 10192cc:	eaffffcf 	b	1019210 <XScuGic_CfgInitialize+0xb4>

010192d0 <XScuGic_SetCpuID>:
* @note		None
*
*****************************************************************************/
void XScuGic_SetCpuID(u32 CpuCoreId)
{
	Xil_AssertVoid(CpuCoreId <= 1U);
 10192d0:	e3500001 	cmp	r0, #1
 10192d4:	8a000007 	bhi	10192f8 <XScuGic_SetCpuID+0x28>
 10192d8:	e3012fcc 	movw	r2, #8140	; 0x1fcc

	CpuId = CpuCoreId;
 10192dc:	e304304c 	movw	r3, #16460	; 0x404c
	Xil_AssertVoid(CpuCoreId <= 1U);
 10192e0:	e340210c 	movt	r2, #268	; 0x10c
 10192e4:	e3a01000 	mov	r1, #0
	CpuId = CpuCoreId;
 10192e8:	e3403107 	movt	r3, #263	; 0x107
	Xil_AssertVoid(CpuCoreId <= 1U);
 10192ec:	e5821000 	str	r1, [r2]
	CpuId = CpuCoreId;
 10192f0:	e5830000 	str	r0, [r3]
 10192f4:	e12fff1e 	bx	lr
	Xil_AssertVoid(CpuCoreId <= 1U);
 10192f8:	e30d0828 	movw	r0, #55336	; 0xd828
{
 10192fc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CpuCoreId <= 1U);
 1019300:	e300145d 	movw	r1, #1117	; 0x45d
 1019304:	e3400106 	movt	r0, #262	; 0x106
 1019308:	eb000446 	bl	101a428 <Xil_Assert>
 101930c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019310:	e3a02001 	mov	r2, #1
 1019314:	e340310c 	movt	r3, #268	; 0x10c
 1019318:	e5832000 	str	r2, [r3]
}
 101931c:	e8bd8010 	pop	{r4, pc}

01019320 <XScuGic_GetCpuID>:
* @note        None.
*
*****************************************************************************/
u32 XScuGic_GetCpuID(void)
{
	return CpuId;
 1019320:	e304304c 	movw	r3, #16460	; 0x404c
 1019324:	e3403107 	movt	r3, #263	; 0x107
}
 1019328:	e5930000 	ldr	r0, [r3]
 101932c:	e12fff1e 	bx	lr

01019330 <XScuGic_LookupConfig>:
{
	XScuGic_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_SCUGIC_NUM_INSTANCES; Index++) {
		if (XScuGic_ConfigTable[Index].DeviceId == DeviceId) {
 1019330:	e30d3d78 	movw	r3, #56696	; 0xdd78
 1019334:	e3403106 	movt	r3, #262	; 0x106
 1019338:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuGic_Config *)CfgPtr;
}
 101933c:	e1520000 	cmp	r2, r0
 1019340:	01a00003 	moveq	r0, r3
 1019344:	13a00000 	movne	r0, #0
 1019348:	e12fff1e 	bx	lr

0101934c <XScuGic_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32  XScuGic_SelfTest(XScuGic *InstancePtr)
{
 101934c:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;

	/*
	 * Assert the arguments
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019350:	e2506000 	subs	r6, r0, #0
 1019354:	0a00001f 	beq	10193d8 <XScuGic_SelfTest+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019358:	e5962004 	ldr	r2, [r6, #4]
 101935c:	e3013111 	movw	r3, #4369	; 0x1111
 1019360:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019364:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1019368:	e340510c 	movt	r5, #268	; 0x10c
 101936c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019370:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019374:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019378:	1a00000e 	bne	10193b8 <XScuGic_SelfTest+0x6c>

	/*
	 * Read the ID registers.
	 */
	for (Index = 0U; Index <= 3U; Index++) {
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 101937c:	e5963000 	ldr	r3, [r6]
			((u32)XSCUGIC_PCELLID_OFFSET + (Index * 4U))) <<
			(Index * 8U);
	}

	if (XSCUGIC_PCELL_ID != RegValue1) {
 1019380:	e30f400d 	movw	r4, #61453	; 0xf00d
 1019384:	e34b4105 	movt	r4, #45317	; 0xb105
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 1019388:	e5933008 	ldr	r3, [r3, #8]
	return *(volatile u32 *) Addr;
 101938c:	e5932ff0 	ldr	r2, [r3, #4080]	; 0xff0
 1019390:	e5931ff4 	ldr	r1, [r3, #4084]	; 0xff4
 1019394:	e5930ff8 	ldr	r0, [r3, #4088]	; 0xff8
 1019398:	e5933ffc 	ldr	r3, [r3, #4092]	; 0xffc
			((u32)XSCUGIC_PCELLID_OFFSET + (Index * 4U))) <<
 101939c:	e1a00800 	lsl	r0, r0, #16
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 10193a0:	e1800401 	orr	r0, r0, r1, lsl #8
 10193a4:	e1800c03 	orr	r0, r0, r3, lsl #24
 10193a8:	e1800002 	orr	r0, r0, r2
	if (XSCUGIC_PCELL_ID != RegValue1) {
 10193ac:	e0500004 	subs	r0, r0, r4
 10193b0:	13a00001 	movne	r0, #1
		Status = XST_FAILURE;
	} else {
		Status = XST_SUCCESS;
	}
	return Status;
}
 10193b4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10193b8:	e30d0834 	movw	r0, #55348	; 0xd834
 10193bc:	e3a0105e 	mov	r1, #94	; 0x5e
 10193c0:	e3400106 	movt	r0, #262	; 0x106
 10193c4:	eb000417 	bl	101a428 <Xil_Assert>
 10193c8:	e3a03001 	mov	r3, #1
 10193cc:	e1a00004 	mov	r0, r4
 10193d0:	e5853000 	str	r3, [r5]
 10193d4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10193d8:	e30d0834 	movw	r0, #55348	; 0xd834
 10193dc:	e3a0105d 	mov	r1, #93	; 0x5d
 10193e0:	e3400106 	movt	r0, #262	; 0x106
 10193e4:	eb00040f 	bl	101a428 <Xil_Assert>
 10193e8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10193ec:	e3a02001 	mov	r2, #1
 10193f0:	e340310c 	movt	r3, #268	; 0x10c
 10193f4:	e1a00006 	mov	r0, r6
 10193f8:	e5832000 	str	r2, [r3]
 10193fc:	e8bd8070 	pop	{r4, r5, r6, pc}

01019400 <XScuTimer_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
			 XScuTimer_Config *ConfigPtr, u32 EffectiveAddress)
{
 1019400:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019404:	e2505000 	subs	r5, r0, #0
 1019408:	0a000016 	beq	1019468 <XScuTimer_CfgInitialize+0x68>
 101940c:	e3016fcc 	movw	r6, #8140	; 0x1fcc
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019410:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019414:	e340610c 	movt	r6, #268	; 0x10c
 1019418:	e3a03000 	mov	r3, #0
 101941c:	e1a04001 	mov	r4, r1
 1019420:	e5863000 	str	r3, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019424:	0a000019 	beq	1019490 <XScuTimer_CfgInitialize+0x90>
	 * If the device is started, disallow the initialize and return a
	 * status indicating it is started. This allows the user to stop the
	 * device and reinitialize, but prevents a user from inadvertently
	 * initializing.
	 */
	if (InstancePtr->IsStarted != XIL_COMPONENT_IS_STARTED) {
 1019428:	e595000c 	ldr	r0, [r5, #12]
 101942c:	e3021222 	movw	r1, #8738	; 0x2222
 1019430:	e3421222 	movt	r1, #8738	; 0x2222
 1019434:	e1500001 	cmp	r0, r1
 1019438:	0a000008 	beq	1019460 <XScuTimer_CfgInitialize+0x60>
		/*
		 * Copy configuration into the instance structure.
		 */
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 101943c:	e1d4c0b0 	ldrh	ip, [r4]
		InstancePtr->IsStarted = (u32)0;

		/*
		 * Indicate the instance is ready to use, successfully initialized.
		 */
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1019440:	e3011111 	movw	r1, #4369	; 0x1111
 1019444:	e3411111 	movt	r1, #4369	; 0x1111

		Status =(s32)XST_SUCCESS;
 1019448:	e1a00003 	mov	r0, r3
		InstancePtr->Config.BaseAddr = EffectiveAddress;
 101944c:	e5852004 	str	r2, [r5, #4]
		InstancePtr->IsStarted = (u32)0;
 1019450:	e585300c 	str	r3, [r5, #12]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1019454:	e1c5c0b0 	strh	ip, [r5]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1019458:	e5851008 	str	r1, [r5, #8]
	}
	else {
		Status = (s32)XST_DEVICE_IS_STARTED;
	}
	return Status;
}
 101945c:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 1019460:	e3a00005 	mov	r0, #5
 1019464:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019468:	e30d0848 	movw	r0, #55368	; 0xd848
 101946c:	e3a01054 	mov	r1, #84	; 0x54
 1019470:	e3400106 	movt	r0, #262	; 0x106
 1019474:	eb0003eb 	bl	101a428 <Xil_Assert>
 1019478:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101947c:	e3a02001 	mov	r2, #1
 1019480:	e340310c 	movt	r3, #268	; 0x10c
 1019484:	e1a00005 	mov	r0, r5
 1019488:	e5832000 	str	r2, [r3]
 101948c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019490:	e30d0848 	movw	r0, #55368	; 0xd848
 1019494:	e3a01055 	mov	r1, #85	; 0x55
 1019498:	e3400106 	movt	r0, #262	; 0x106
 101949c:	eb0003e1 	bl	101a428 <Xil_Assert>
 10194a0:	e3a03001 	mov	r3, #1
 10194a4:	e1a00004 	mov	r0, r4
 10194a8:	e5863000 	str	r3, [r6]
 10194ac:	e8bd8070 	pop	{r4, r5, r6, pc}

010194b0 <XScuTimer_Start>:
******************************************************************************/
void XScuTimer_Start(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 10194b0:	e3500000 	cmp	r0, #0
{
 10194b4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10194b8:	0a000017 	beq	101951c <XScuTimer_Start+0x6c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10194bc:	e5901008 	ldr	r1, [r0, #8]
 10194c0:	e3013111 	movw	r3, #4369	; 0x1111
 10194c4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10194c8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 10194cc:	e340410c 	movt	r4, #268	; 0x10c
 10194d0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10194d4:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10194d8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10194dc:	1a000007 	bne	1019500 <XScuTimer_Start+0x50>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 10194e0:	e5901004 	ldr	r1, [r0, #4]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is started.
	 */
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 10194e4:	e3022222 	movw	r2, #8738	; 0x2222
 10194e8:	e3422222 	movt	r2, #8738	; 0x2222
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 10194ec:	e5913008 	ldr	r3, [r1, #8]
	Register |= XSCUTIMER_CONTROL_ENABLE_MASK;
 10194f0:	e3833001 	orr	r3, r3, #1
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 10194f4:	e5813008 	str	r3, [r1, #8]
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 10194f8:	e580200c 	str	r2, [r0, #12]
 10194fc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019500:	e30d0848 	movw	r0, #55368	; 0xd848
 1019504:	e3a01089 	mov	r1, #137	; 0x89
 1019508:	e3400106 	movt	r0, #262	; 0x106
 101950c:	eb0003c5 	bl	101a428 <Xil_Assert>
 1019510:	e3a03001 	mov	r3, #1
 1019514:	e5843000 	str	r3, [r4]
}
 1019518:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101951c:	e30d0848 	movw	r0, #55368	; 0xd848
 1019520:	e3a01088 	mov	r1, #136	; 0x88
 1019524:	e3400106 	movt	r0, #262	; 0x106
 1019528:	eb0003be 	bl	101a428 <Xil_Assert>
 101952c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019530:	e3a02001 	mov	r2, #1
 1019534:	e340310c 	movt	r3, #268	; 0x10c
 1019538:	e5832000 	str	r2, [r3]
 101953c:	e8bd8010 	pop	{r4, pc}

01019540 <XScuTimer_Stop>:
******************************************************************************/
void XScuTimer_Stop(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1019540:	e3500000 	cmp	r0, #0
{
 1019544:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1019548:	0a000015 	beq	10195a4 <XScuTimer_Stop+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101954c:	e5901008 	ldr	r1, [r0, #8]
 1019550:	e3013111 	movw	r3, #4369	; 0x1111
 1019554:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1019558:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101955c:	e340410c 	movt	r4, #268	; 0x10c
 1019560:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019564:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1019568:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101956c:	1a000005 	bne	1019588 <XScuTimer_Stop+0x48>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1019570:	e5901004 	ldr	r1, [r0, #4]
	return *(volatile u32 *) Addr;
 1019574:	e5913008 	ldr	r3, [r1, #8]
				  XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear the 'timer enable' bit in the register.
	 */
	Register &= (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1019578:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 101957c:	e5813008 	str	r3, [r1, #8]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is stopped.
	 */
	InstancePtr->IsStarted = (u32)0;
 1019580:	e580200c 	str	r2, [r0, #12]
 1019584:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019588:	e30d0848 	movw	r0, #55368	; 0xd848
 101958c:	e3a010b3 	mov	r1, #179	; 0xb3
 1019590:	e3400106 	movt	r0, #262	; 0x106
 1019594:	eb0003a3 	bl	101a428 <Xil_Assert>
 1019598:	e3a03001 	mov	r3, #1
 101959c:	e5843000 	str	r3, [r4]
}
 10195a0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10195a4:	e30d0848 	movw	r0, #55368	; 0xd848
 10195a8:	e3a010b2 	mov	r1, #178	; 0xb2
 10195ac:	e3400106 	movt	r0, #262	; 0x106
 10195b0:	eb00039c 	bl	101a428 <Xil_Assert>
 10195b4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10195b8:	e3a02001 	mov	r2, #1
 10195bc:	e340310c 	movt	r3, #268	; 0x10c
 10195c0:	e5832000 	str	r2, [r3]
 10195c4:	e8bd8010 	pop	{r4, pc}

010195c8 <XScuTimer_SetPrescaler>:
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertVoid(InstancePtr != NULL);
 10195c8:	e3500000 	cmp	r0, #0
{
 10195cc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10195d0:	0a000015 	beq	101962c <XScuTimer_SetPrescaler+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10195d4:	e590e008 	ldr	lr, [r0, #8]
 10195d8:	e3012111 	movw	r2, #4369	; 0x1111
 10195dc:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10195e0:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 10195e4:	e340410c 	movt	r4, #268	; 0x10c
 10195e8:	e3a0c000 	mov	ip, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10195ec:	e15e0002 	cmp	lr, r2
	Xil_AssertVoid(InstancePtr != NULL);
 10195f0:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10195f4:	1a000005 	bne	1019610 <XScuTimer_SetPrescaler+0x48>
	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 10195f8:	e5902004 	ldr	r2, [r0, #4]
	return *(volatile u32 *) Addr;
 10195fc:	e5923008 	ldr	r3, [r2, #8]
					XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear all of the prescaler control bits in the register.
	 */
	ControlReg &= (u32)(~XSCUTIMER_CONTROL_PRESCALER_MASK);
 1019600:	e3c33cff 	bic	r3, r3, #65280	; 0xff00

	/*
	 * Set the prescaler value.
	 */
	ControlReg |= (((u32)PrescalerValue) << XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1019604:	e1833401 	orr	r3, r3, r1, lsl #8
	*LocalAddr = Value;
 1019608:	e5823008 	str	r3, [r2, #8]
 101960c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019610:	e30d0848 	movw	r0, #55368	; 0xd848
 1019614:	e3a010e1 	mov	r1, #225	; 0xe1
 1019618:	e3400106 	movt	r0, #262	; 0x106
 101961c:	eb000381 	bl	101a428 <Xil_Assert>
 1019620:	e3a03001 	mov	r3, #1
 1019624:	e5843000 	str	r3, [r4]
	/*
	 * Write the register with the new values.
	 */
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
			  XSCUTIMER_CONTROL_OFFSET, ControlReg);
}
 1019628:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101962c:	e30d0848 	movw	r0, #55368	; 0xd848
 1019630:	e3a010e0 	mov	r1, #224	; 0xe0
 1019634:	e3400106 	movt	r0, #262	; 0x106
 1019638:	eb00037a 	bl	101a428 <Xil_Assert>
 101963c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019640:	e3a02001 	mov	r2, #1
 1019644:	e340310c 	movt	r3, #268	; 0x10c
 1019648:	e5832000 	str	r2, [r3]
 101964c:	e8bd8010 	pop	{r4, pc}

01019650 <XScuTimer_GetPrescaler>:
*
* @note		None.
*
****************************************************************************/
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr)
{
 1019650:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019654:	e2506000 	subs	r6, r0, #0
 1019658:	0a000014 	beq	10196b0 <XScuTimer_GetPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101965c:	e5962008 	ldr	r2, [r6, #8]
 1019660:	e3013111 	movw	r3, #4369	; 0x1111
 1019664:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019668:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101966c:	e340510c 	movt	r5, #268	; 0x10c
 1019670:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019674:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019678:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101967c:	1a000003 	bne	1019690 <XScuTimer_GetPrescaler+0x40>

	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1019680:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 1019684:	e5930008 	ldr	r0, [r3, #8]
				    XSCUTIMER_CONTROL_OFFSET);
	ControlReg &= XSCUTIMER_CONTROL_PRESCALER_MASK;

	return (u8)(ControlReg >> XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1019688:	e7e70450 	ubfx	r0, r0, #8, #8
 101968c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019690:	e30d0848 	movw	r0, #55368	; 0xd848
 1019694:	e300110d 	movw	r1, #269	; 0x10d
 1019698:	e3400106 	movt	r0, #262	; 0x106
 101969c:	eb000361 	bl	101a428 <Xil_Assert>
 10196a0:	e3a03001 	mov	r3, #1
 10196a4:	e1a00004 	mov	r0, r4
 10196a8:	e5853000 	str	r3, [r5]
}
 10196ac:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10196b0:	e30d0848 	movw	r0, #55368	; 0xd848
 10196b4:	e3a01f43 	mov	r1, #268	; 0x10c
 10196b8:	e3400106 	movt	r0, #262	; 0x106
 10196bc:	eb000359 	bl	101a428 <Xil_Assert>
 10196c0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10196c4:	e3a02001 	mov	r2, #1
 10196c8:	e340310c 	movt	r3, #268	; 0x10c
 10196cc:	e1a00006 	mov	r0, r6
 10196d0:	e5832000 	str	r2, [r3]
 10196d4:	e8bd8070 	pop	{r4, r5, r6, pc}

010196d8 <XScuTimer_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XScuTimer_SelfTest(XScuTimer *InstancePtr)
{
 10196d8:	e92d4070 	push	{r4, r5, r6, lr}

	/*
	 * Assert to ensure the inputs are valid and the instance has been
	 * initialized.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 10196dc:	e2505000 	subs	r5, r0, #0
 10196e0:	0a000021 	beq	101976c <XScuTimer_SelfTest+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10196e4:	e5952008 	ldr	r2, [r5, #8]
 10196e8:	e3013111 	movw	r3, #4369	; 0x1111
 10196ec:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10196f0:	e3016fcc 	movw	r6, #8140	; 0x1fcc
 10196f4:	e340610c 	movt	r6, #268	; 0x10c
 10196f8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10196fc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019700:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019704:	1a000010 	bne	101974c <XScuTimer_SelfTest+0x74>

	/*
	 * Save the contents of the Control Register and stop the timer.
	 */
	CtrlOrig = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1019708:	e5952004 	ldr	r2, [r5, #4]
	*LocalAddr = Value;
 101970c:	e30f400f 	movw	r4, #61455	; 0xf00f
 1019710:	e34a455a 	movt	r4, #42330	; 0xa55a
	return *(volatile u32 *) Addr;
 1019714:	e5923008 	ldr	r3, [r2, #8]
				  XSCUTIMER_CONTROL_OFFSET);
	Register = CtrlOrig & (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1019718:	e3c31001 	bic	r1, r3, #1
	*LocalAddr = Value;
 101971c:	e5821008 	str	r1, [r2, #8]
	return *(volatile u32 *) Addr;
 1019720:	e5952004 	ldr	r2, [r5, #4]
 1019724:	e5921000 	ldr	r1, [r2]
	*LocalAddr = Value;
 1019728:	e5824000 	str	r4, [r2]
	return *(volatile u32 *) Addr;
 101972c:	e5952004 	ldr	r2, [r5, #4]
 1019730:	e5920000 	ldr	r0, [r2]
	*LocalAddr = Value;
 1019734:	e5821000 	str	r1, [r2]

	/*
	 * Restore the contents of the Load Register and Control Register.
	 */
	XScuTimer_LoadTimer(InstancePtr, LoadOrig);
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
 1019738:	e5952004 	ldr	r2, [r5, #4]

	/*
	 * Return a Failure if the contents of the Load Register do not
	 * match with the value written to it.
	 */
	if (Register != XSCUTIMER_SELFTEST_VALUE) {
 101973c:	e0500004 	subs	r0, r0, r4
 1019740:	13a00001 	movne	r0, #1
 1019744:	e5823008 	str	r3, [r2, #8]
 1019748:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101974c:	e30d0854 	movw	r0, #55380	; 0xd854
 1019750:	e3a0105b 	mov	r1, #91	; 0x5b
 1019754:	e3400106 	movt	r0, #262	; 0x106
 1019758:	eb000332 	bl	101a428 <Xil_Assert>
 101975c:	e3a03001 	mov	r3, #1
 1019760:	e1a00004 	mov	r0, r4
 1019764:	e5863000 	str	r3, [r6]
	else {
		Status = (s32)XST_SUCCESS;
	}

	return Status;
}
 1019768:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101976c:	e30d0854 	movw	r0, #55380	; 0xd854
 1019770:	e3a0105a 	mov	r1, #90	; 0x5a
 1019774:	e3400106 	movt	r0, #262	; 0x106
 1019778:	eb00032a 	bl	101a428 <Xil_Assert>
 101977c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019780:	e3a02001 	mov	r2, #1
 1019784:	e340310c 	movt	r3, #268	; 0x10c
 1019788:	e1a00005 	mov	r0, r5
 101978c:	e5832000 	str	r2, [r3]
 1019790:	e8bd8070 	pop	{r4, r5, r6, pc}

01019794 <XScuTimer_LookupConfig>:
{
	XScuTimer_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < XPAR_XSCUTIMER_NUM_INSTANCES; Index++) {
		if (XScuTimer_ConfigTable[Index].DeviceId == DeviceId) {
 1019794:	e30d3c88 	movw	r3, #56456	; 0xdc88
 1019798:	e3403106 	movt	r3, #262	; 0x106
 101979c:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuTimer_Config *)CfgPtr;
}
 10197a0:	e1520000 	cmp	r2, r0
 10197a4:	01a00003 	moveq	r0, r3
 10197a8:	13a00000 	movne	r0, #0
 10197ac:	e12fff1e 	bx	lr

010197b0 <StubStatusHandler>:
{
	(const void) CallBackRef;
	(void) StatusEvent;
	(void) ByteCount;

	Xil_AssertVoidAlways();
 10197b0:	e30d086c 	movw	r0, #55404	; 0xd86c
{
 10197b4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 10197b8:	e300134b 	movw	r1, #843	; 0x34b
 10197bc:	e3400106 	movt	r0, #262	; 0x106
 10197c0:	eb000318 	bl	101a428 <Xil_Assert>
 10197c4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 10197c8:	e3a02001 	mov	r2, #1
 10197cc:	e340310c 	movt	r3, #268	; 0x10c
 10197d0:	e5832000 	str	r2, [r3]
}
 10197d4:	e8bd8010 	pop	{r4, pc}

010197d8 <XSpiPs_Transfer>:
{
 10197d8:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10197dc:	e2504000 	subs	r4, r0, #0
{
 10197e0:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertNonvoid(InstancePtr != NULL);
 10197e4:	0a000061 	beq	1019970 <XSpiPs_Transfer+0x198>
 10197e8:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(SendBufPtr != NULL);
 10197ec:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10197f0:	e340510c 	movt	r5, #268	; 0x10c
 10197f4:	e3a06000 	mov	r6, #0
 10197f8:	e1a07001 	mov	r7, r1
 10197fc:	e5856000 	str	r6, [r5]
	Xil_AssertNonvoid(SendBufPtr != NULL);
 1019800:	0a000064 	beq	1019998 <XSpiPs_Transfer+0x1c0>
	Xil_AssertNonvoid(ByteCount > 0U);
 1019804:	e3530000 	cmp	r3, #0
 1019808:	0a00004a 	beq	1019938 <XSpiPs_Transfer+0x160>
	Xil_AssertNonvoid(InstancePtr->IsReady == (u32)XIL_COMPONENT_IS_READY);
 101980c:	e594c00c 	ldr	ip, [r4, #12]
 1019810:	e3011111 	movw	r1, #4369	; 0x1111
 1019814:	e3411111 	movt	r1, #4369	; 0x1111
 1019818:	e15c0001 	cmp	ip, r1
 101981c:	1a00002b 	bne	10198d0 <XSpiPs_Transfer+0xf8>
	if (InstancePtr->IsBusy == TRUE) {
 1019820:	e5941020 	ldr	r1, [r4, #32]
 1019824:	e3510001 	cmp	r1, #1
 1019828:	0a00004d 	beq	1019964 <XSpiPs_Transfer+0x18c>
		InstancePtr->IsBusy = TRUE;
 101982c:	e3a01001 	mov	r1, #1
		InstancePtr->SendBufferPtr = SendBufPtr;
 1019830:	e5847010 	str	r7, [r4, #16]
		InstancePtr->RequestedBytes = ByteCount;
 1019834:	e1c421f4 	strd	r2, [r4, #20]
		InstancePtr->RemainingBytes = ByteCount;
 1019838:	e584301c 	str	r3, [r4, #28]
		InstancePtr->IsBusy = TRUE;
 101983c:	e5841020 	str	r1, [r4, #32]
	if (XSpiPs_IsManualChipSelect(InstancePtr) != FALSE) {
 1019840:	eb0009bb 	bl	101bf34 <XSpiPs_GetOptions>
 1019844:	e3100010 	tst	r0, #16
 1019848:	1a000029 	bne	10198f4 <XSpiPs_Transfer+0x11c>
		XSpiPs_Enable(InstancePtr);
 101984c:	e5943004 	ldr	r3, [r4, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1019850:	e3a01001 	mov	r1, #1
 1019854:	e3a02043 	mov	r2, #67	; 0x43
 1019858:	e5831014 	str	r1, [r3, #20]
		XSpiPs_WriteReg(InstancePtr->Config.BaseAddress, XSPIPS_SR_OFFSET,
 101985c:	e5943004 	ldr	r3, [r4, #4]
 1019860:	e5832004 	str	r2, [r3, #4]
		while ((InstancePtr->RemainingBytes > 0U) &&
 1019864:	e594301c 	ldr	r3, [r4, #28]
 1019868:	e3530000 	cmp	r3, #0
 101986c:	15942010 	ldrne	r2, [r4, #16]
 1019870:	12820080 	addne	r0, r2, #128	; 0x80
 1019874:	1a000002 	bne	1019884 <XSpiPs_Transfer+0xac>
 1019878:	ea00000a 	b	10198a8 <XSpiPs_Transfer+0xd0>
 101987c:	e1520000 	cmp	r2, r0
 1019880:	0a000008 	beq	10198a8 <XSpiPs_Transfer+0xd0>
			XSpiPs_SendByte(InstancePtr->Config.BaseAddress,
 1019884:	e4d21001 	ldrb	r1, [r2], #1
 1019888:	e5943004 	ldr	r3, [r4, #4]
 101988c:	e583101c 	str	r1, [r3, #28]
			InstancePtr->RemainingBytes--;
 1019890:	e594301c 	ldr	r3, [r4, #28]
                  InstancePtr->SendBufferPtr += 1;
 1019894:	e5842010 	str	r2, [r4, #16]
			InstancePtr->RemainingBytes--;
 1019898:	e2433001 	sub	r3, r3, #1
		while ((InstancePtr->RemainingBytes > 0U) &&
 101989c:	e3530000 	cmp	r3, #0
			InstancePtr->RemainingBytes--;
 10198a0:	e584301c 	str	r3, [r4, #28]
		while ((InstancePtr->RemainingBytes > 0U) &&
 10198a4:	1afffff4 	bne	101987c <XSpiPs_Transfer+0xa4>
		XSpiPs_WriteReg(InstancePtr->Config.BaseAddress,
 10198a8:	e5943004 	ldr	r3, [r4, #4]
 10198ac:	e3a02027 	mov	r2, #39	; 0x27
	     if ((XSpiPs_IsManualStart(InstancePtr) == TRUE)
 10198b0:	e1a00004 	mov	r0, r4
 10198b4:	e5832008 	str	r2, [r3, #8]
 10198b8:	eb00099d 	bl	101bf34 <XSpiPs_GetOptions>
 10198bc:	e3100020 	tst	r0, #32
 10198c0:	1a000012 	bne	1019910 <XSpiPs_Transfer+0x138>
		StatusTransfer = (s32)XST_SUCCESS;
 10198c4:	e3a00000 	mov	r0, #0
}
 10198c8:	e28dd00c 	add	sp, sp, #12
 10198cc:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == (u32)XIL_COMPONENT_IS_READY);
 10198d0:	e30d086c 	movw	r0, #55404	; 0xd86c
 10198d4:	e300114a 	movw	r1, #330	; 0x14a
 10198d8:	e3400106 	movt	r0, #262	; 0x106
 10198dc:	eb0002d1 	bl	101a428 <Xil_Assert>
 10198e0:	e1a00006 	mov	r0, r6
 10198e4:	e3a03001 	mov	r3, #1
 10198e8:	e5853000 	str	r3, [r5]
}
 10198ec:	e28dd00c 	add	sp, sp, #12
 10198f0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	return *(volatile u32 *) Addr;
 10198f4:	e5942004 	ldr	r2, [r4, #4]
		ConfigReg |= InstancePtr->SlaveSelect;
 10198f8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 10198fc:	e5923000 	ldr	r3, [r2]
		ConfigReg &= (u32)(~XSPIPS_CR_SSCTRL_MASK);
 1019900:	e3c33b0f 	bic	r3, r3, #15360	; 0x3c00
		ConfigReg |= InstancePtr->SlaveSelect;
 1019904:	e1833001 	orr	r3, r3, r1
	*LocalAddr = Value;
 1019908:	e5823000 	str	r3, [r2]
 101990c:	eaffffce 	b	101984c <XSpiPs_Transfer+0x74>
		&& (XSpiPs_IsMaster(InstancePtr) == TRUE)) {
 1019910:	e1a00004 	mov	r0, r4
 1019914:	eb000986 	bl	101bf34 <XSpiPs_GetOptions>
 1019918:	e3100001 	tst	r0, #1
 101991c:	0affffe8 	beq	10198c4 <XSpiPs_Transfer+0xec>
	return *(volatile u32 *) Addr;
 1019920:	e5942004 	ldr	r2, [r4, #4]
		StatusTransfer = (s32)XST_SUCCESS;
 1019924:	e3a00000 	mov	r0, #0
 1019928:	e5923000 	ldr	r3, [r2]
				ConfigReg |= XSPIPS_CR_MANSTRT_MASK;
 101992c:	e3833801 	orr	r3, r3, #65536	; 0x10000
	*LocalAddr = Value;
 1019930:	e5823000 	str	r3, [r2]
 1019934:	eaffffec 	b	10198ec <XSpiPs_Transfer+0x114>
	Xil_AssertNonvoid(ByteCount > 0U);
 1019938:	e30d086c 	movw	r0, #55404	; 0xd86c
 101993c:	e3001149 	movw	r1, #329	; 0x149
 1019940:	e3400106 	movt	r0, #262	; 0x106
 1019944:	e58d3004 	str	r3, [sp, #4]
 1019948:	eb0002b6 	bl	101a428 <Xil_Assert>
 101994c:	e59d3004 	ldr	r3, [sp, #4]
 1019950:	e3a02001 	mov	r2, #1
 1019954:	e5852000 	str	r2, [r5]
 1019958:	e1a00003 	mov	r0, r3
}
 101995c:	e28dd00c 	add	sp, sp, #12
 1019960:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		StatusTransfer = (s32)XST_DEVICE_BUSY;
 1019964:	e3a00015 	mov	r0, #21
}
 1019968:	e28dd00c 	add	sp, sp, #12
 101996c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019970:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019974:	e3001147 	movw	r1, #327	; 0x147
 1019978:	e3400106 	movt	r0, #262	; 0x106
 101997c:	eb0002a9 	bl	101a428 <Xil_Assert>
 1019980:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019984:	e3a02001 	mov	r2, #1
 1019988:	e340310c 	movt	r3, #268	; 0x10c
 101998c:	e1a00004 	mov	r0, r4
 1019990:	e5832000 	str	r2, [r3]
 1019994:	eaffffd4 	b	10198ec <XSpiPs_Transfer+0x114>
	Xil_AssertNonvoid(SendBufPtr != NULL);
 1019998:	e30d086c 	movw	r0, #55404	; 0xd86c
 101999c:	e3a01f52 	mov	r1, #328	; 0x148
 10199a0:	e3400106 	movt	r0, #262	; 0x106
 10199a4:	eb00029f 	bl	101a428 <Xil_Assert>
 10199a8:	e3a03001 	mov	r3, #1
 10199ac:	e1a00007 	mov	r0, r7
 10199b0:	e5853000 	str	r3, [r5]
 10199b4:	eaffffcc 	b	10198ec <XSpiPs_Transfer+0x114>

010199b8 <XSpiPs_PolledTransfer>:
{
 10199b8:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10199bc:	e2504000 	subs	r4, r0, #0
{
 10199c0:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertNonvoid(InstancePtr != NULL);
 10199c4:	0a00007d 	beq	1019bc0 <XSpiPs_PolledTransfer+0x208>
 10199c8:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(SendBufPtr != NULL);
 10199cc:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10199d0:	e340510c 	movt	r5, #268	; 0x10c
 10199d4:	e3a06000 	mov	r6, #0
 10199d8:	e1a07001 	mov	r7, r1
 10199dc:	e5856000 	str	r6, [r5]
	Xil_AssertNonvoid(SendBufPtr != NULL);
 10199e0:	0a000080 	beq	1019be8 <XSpiPs_PolledTransfer+0x230>
	Xil_AssertNonvoid(ByteCount > 0U);
 10199e4:	e3530000 	cmp	r3, #0
 10199e8:	0a000066 	beq	1019b88 <XSpiPs_PolledTransfer+0x1d0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10199ec:	e594c00c 	ldr	ip, [r4, #12]
 10199f0:	e3011111 	movw	r1, #4369	; 0x1111
 10199f4:	e3411111 	movt	r1, #4369	; 0x1111
 10199f8:	e15c0001 	cmp	ip, r1
 10199fc:	1a00004c 	bne	1019b34 <XSpiPs_PolledTransfer+0x17c>
	if (InstancePtr->IsBusy == TRUE) {
 1019a00:	e5941020 	ldr	r1, [r4, #32]
 1019a04:	e3510001 	cmp	r1, #1
 1019a08:	0a000069 	beq	1019bb4 <XSpiPs_PolledTransfer+0x1fc>
		InstancePtr->IsBusy = TRUE;
 1019a0c:	e3a01001 	mov	r1, #1
		InstancePtr->SendBufferPtr = SendBufPtr;
 1019a10:	e5847010 	str	r7, [r4, #16]
		InstancePtr->RequestedBytes = ByteCount;
 1019a14:	e1c421f4 	strd	r2, [r4, #20]
		InstancePtr->RemainingBytes = ByteCount;
 1019a18:	e584301c 	str	r3, [r4, #28]
		InstancePtr->IsBusy = TRUE;
 1019a1c:	e5841020 	str	r1, [r4, #32]
	     if (XSpiPs_IsManualChipSelect(InstancePtr) == TRUE) {
 1019a20:	eb000943 	bl	101bf34 <XSpiPs_GetOptions>
 1019a24:	e3100010 	tst	r0, #16
 1019a28:	1a00004f 	bne	1019b6c <XSpiPs_PolledTransfer+0x1b4>
		XSpiPs_Enable(InstancePtr);
 1019a2c:	e5943004 	ldr	r3, [r4, #4]
 1019a30:	e3a02001 	mov	r2, #1
 1019a34:	e5832014 	str	r2, [r3, #20]
		while((InstancePtr->RemainingBytes > (u32)0U) ||
 1019a38:	e594501c 	ldr	r5, [r4, #28]
 1019a3c:	e3550000 	cmp	r5, #0
 1019a40:	1a000020 	bne	1019ac8 <XSpiPs_PolledTransfer+0x110>
 1019a44:	e5943018 	ldr	r3, [r4, #24]
 1019a48:	e3530000 	cmp	r3, #0
 1019a4c:	0a00006d 	beq	1019c08 <XSpiPs_PolledTransfer+0x250>
			if ((XSpiPs_IsManualStart(InstancePtr) == TRUE)
 1019a50:	e1a00004 	mov	r0, r4
 1019a54:	eb000936 	bl	101bf34 <XSpiPs_GetOptions>
 1019a58:	e3100020 	tst	r0, #32
 1019a5c:	1a00002c 	bne	1019b14 <XSpiPs_PolledTransfer+0x15c>
			StatusReg = XSpiPs_ReadReg(
 1019a60:	e5941004 	ldr	r1, [r4, #4]
 1019a64:	e2812004 	add	r2, r1, #4
	return *(volatile u32 *) Addr;
 1019a68:	e5923000 	ldr	r3, [r2]
				if ( (StatusReg & XSPIPS_IXR_MODF_MASK) != 0U) {
 1019a6c:	e3130002 	tst	r3, #2
 1019a70:	1a000038 	bne	1019b58 <XSpiPs_PolledTransfer+0x1a0>
	        while (CheckTransfer == 0U){
 1019a74:	e3130004 	tst	r3, #4
 1019a78:	0afffffa 	beq	1019a68 <XSpiPs_PolledTransfer+0xb0>
			while (TransCount != (u32)0U) {
 1019a7c:	e3550000 	cmp	r5, #0
 1019a80:	0affffec 	beq	1019a38 <XSpiPs_PolledTransfer+0x80>
 1019a84:	e5943014 	ldr	r3, [r4, #20]
 1019a88:	ea000000 	b	1019a90 <XSpiPs_PolledTransfer+0xd8>
 1019a8c:	e5941004 	ldr	r1, [r4, #4]
 1019a90:	e5912020 	ldr	r2, [r1, #32]
				if (InstancePtr->RecvBufferPtr != NULL) {
 1019a94:	e3530000 	cmp	r3, #0
				TempData = (u8)XSpiPs_RecvByte(
 1019a98:	15c32000 	strbne	r2, [r3]
					InstancePtr->RecvBufferPtr += 1;
 1019a9c:	15943014 	ldrne	r3, [r4, #20]
				InstancePtr->RequestedBytes--;
 1019aa0:	e5942018 	ldr	r2, [r4, #24]
					InstancePtr->RecvBufferPtr += 1;
 1019aa4:	12833001 	addne	r3, r3, #1
 1019aa8:	15843014 	strne	r3, [r4, #20]
			while (TransCount != (u32)0U) {
 1019aac:	e2555001 	subs	r5, r5, #1
				InstancePtr->RequestedBytes--;
 1019ab0:	e2422001 	sub	r2, r2, #1
 1019ab4:	e5842018 	str	r2, [r4, #24]
			while (TransCount != (u32)0U) {
 1019ab8:	1afffff3 	bne	1019a8c <XSpiPs_PolledTransfer+0xd4>
		while((InstancePtr->RemainingBytes > (u32)0U) ||
 1019abc:	e594501c 	ldr	r5, [r4, #28]
 1019ac0:	e3550000 	cmp	r5, #0
 1019ac4:	0affffde 	beq	1019a44 <XSpiPs_PolledTransfer+0x8c>
 1019ac8:	e5942010 	ldr	r2, [r4, #16]
 1019acc:	e3a05000 	mov	r5, #0
 1019ad0:	ea000001 	b	1019adc <XSpiPs_PolledTransfer+0x124>
			while ((InstancePtr->RemainingBytes > (u32)0U) &&
 1019ad4:	e3550080 	cmp	r5, #128	; 0x80
 1019ad8:	0affffdc 	beq	1019a50 <XSpiPs_PolledTransfer+0x98>
				XSpiPs_SendByte(InstancePtr->Config.BaseAddress,
 1019adc:	e4d21001 	ldrb	r1, [r2], #1
				++TransCount;
 1019ae0:	e2855001 	add	r5, r5, #1
				XSpiPs_SendByte(InstancePtr->Config.BaseAddress,
 1019ae4:	e5943004 	ldr	r3, [r4, #4]
	*LocalAddr = Value;
 1019ae8:	e583101c 	str	r1, [r3, #28]
				InstancePtr->RemainingBytes--;
 1019aec:	e594301c 	ldr	r3, [r4, #28]
				InstancePtr->SendBufferPtr += 1;
 1019af0:	e5842010 	str	r2, [r4, #16]
				InstancePtr->RemainingBytes--;
 1019af4:	e2433001 	sub	r3, r3, #1
			while ((InstancePtr->RemainingBytes > (u32)0U) &&
 1019af8:	e3530000 	cmp	r3, #0
				InstancePtr->RemainingBytes--;
 1019afc:	e584301c 	str	r3, [r4, #28]
			while ((InstancePtr->RemainingBytes > (u32)0U) &&
 1019b00:	1afffff3 	bne	1019ad4 <XSpiPs_PolledTransfer+0x11c>
			if ((XSpiPs_IsManualStart(InstancePtr) == TRUE)
 1019b04:	e1a00004 	mov	r0, r4
 1019b08:	eb000909 	bl	101bf34 <XSpiPs_GetOptions>
 1019b0c:	e3100020 	tst	r0, #32
 1019b10:	0affffd2 	beq	1019a60 <XSpiPs_PolledTransfer+0xa8>
				&& (XSpiPs_IsMaster(InstancePtr) == TRUE)) {
 1019b14:	e1a00004 	mov	r0, r4
 1019b18:	eb000905 	bl	101bf34 <XSpiPs_GetOptions>
 1019b1c:	e3100001 	tst	r0, #1
	return *(volatile u32 *) Addr;
 1019b20:	15942004 	ldrne	r2, [r4, #4]
 1019b24:	15923000 	ldrne	r3, [r2]
				ConfigReg |= XSPIPS_CR_MANSTRT_MASK;
 1019b28:	13833801 	orrne	r3, r3, #65536	; 0x10000
	*LocalAddr = Value;
 1019b2c:	15823000 	strne	r3, [r2]
 1019b30:	eaffffca 	b	1019a60 <XSpiPs_PolledTransfer+0xa8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019b34:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019b38:	e30011e7 	movw	r1, #487	; 0x1e7
 1019b3c:	e3400106 	movt	r0, #262	; 0x106
 1019b40:	eb000238 	bl	101a428 <Xil_Assert>
 1019b44:	e1a00006 	mov	r0, r6
 1019b48:	e3a03001 	mov	r3, #1
 1019b4c:	e5853000 	str	r3, [r5]
}
 1019b50:	e28dd00c 	add	sp, sp, #12
 1019b54:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1019b58:	e3a03002 	mov	r3, #2
					Status_Polled = (s32)XST_SEND_ERROR;
 1019b5c:	e3a0001c 	mov	r0, #28
 1019b60:	e5823000 	str	r3, [r2]
}
 1019b64:	e28dd00c 	add	sp, sp, #12
 1019b68:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	return *(volatile u32 *) Addr;
 1019b6c:	e5942004 	ldr	r2, [r4, #4]
			ConfigReg |= InstancePtr->SlaveSelect;
 1019b70:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 1019b74:	e5923000 	ldr	r3, [r2]
			ConfigReg &= (u32)(~XSPIPS_CR_SSCTRL_MASK);
 1019b78:	e3c33b0f 	bic	r3, r3, #15360	; 0x3c00
			ConfigReg |= InstancePtr->SlaveSelect;
 1019b7c:	e1833001 	orr	r3, r3, r1
	*LocalAddr = Value;
 1019b80:	e5823000 	str	r3, [r2]
 1019b84:	eaffffa8 	b	1019a2c <XSpiPs_PolledTransfer+0x74>
	Xil_AssertNonvoid(ByteCount > 0U);
 1019b88:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019b8c:	e30011e6 	movw	r1, #486	; 0x1e6
 1019b90:	e3400106 	movt	r0, #262	; 0x106
 1019b94:	e58d3004 	str	r3, [sp, #4]
 1019b98:	eb000222 	bl	101a428 <Xil_Assert>
 1019b9c:	e59d3004 	ldr	r3, [sp, #4]
 1019ba0:	e3a02001 	mov	r2, #1
 1019ba4:	e5852000 	str	r2, [r5]
 1019ba8:	e1a00003 	mov	r0, r3
}
 1019bac:	e28dd00c 	add	sp, sp, #12
 1019bb0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		Status_Polled = (s32)XST_DEVICE_BUSY;
 1019bb4:	e3a00015 	mov	r0, #21
}
 1019bb8:	e28dd00c 	add	sp, sp, #12
 1019bbc:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019bc0:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019bc4:	e3a01f79 	mov	r1, #484	; 0x1e4
 1019bc8:	e3400106 	movt	r0, #262	; 0x106
 1019bcc:	eb000215 	bl	101a428 <Xil_Assert>
 1019bd0:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019bd4:	e3a02001 	mov	r2, #1
 1019bd8:	e340310c 	movt	r3, #268	; 0x10c
 1019bdc:	e1a00004 	mov	r0, r4
 1019be0:	e5832000 	str	r2, [r3]
 1019be4:	eaffffd9 	b	1019b50 <XSpiPs_PolledTransfer+0x198>
	Xil_AssertNonvoid(SendBufPtr != NULL);
 1019be8:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019bec:	e30011e5 	movw	r1, #485	; 0x1e5
 1019bf0:	e3400106 	movt	r0, #262	; 0x106
 1019bf4:	eb00020b 	bl	101a428 <Xil_Assert>
 1019bf8:	e3a03001 	mov	r3, #1
 1019bfc:	e1a00007 	mov	r0, r7
 1019c00:	e5853000 	str	r3, [r5]
 1019c04:	eaffffd1 	b	1019b50 <XSpiPs_PolledTransfer+0x198>
		if (XSpiPs_IsManualChipSelect(InstancePtr) == TRUE) {
 1019c08:	e1a00004 	mov	r0, r4
 1019c0c:	eb0008c8 	bl	101bf34 <XSpiPs_GetOptions>
 1019c10:	e3100010 	tst	r0, #16
	return *(volatile u32 *) Addr;
 1019c14:	15942004 	ldrne	r2, [r4, #4]
 1019c18:	15923000 	ldrne	r3, [r2]
			ConfigReg |= XSPIPS_CR_SSCTRL_MASK;
 1019c1c:	13833b0f 	orrne	r3, r3, #15360	; 0x3c00
	*LocalAddr = Value;
 1019c20:	15823000 	strne	r3, [r2]
		InstancePtr->IsBusy = FALSE;
 1019c24:	e3a03000 	mov	r3, #0
		XSpiPs_Disable(InstancePtr);
 1019c28:	e5942004 	ldr	r2, [r4, #4]
		Status_Polled = (s32)XST_SUCCESS;
 1019c2c:	e1a00003 	mov	r0, r3
		InstancePtr->IsBusy = FALSE;
 1019c30:	e5843020 	str	r3, [r4, #32]
 1019c34:	e5823014 	str	r3, [r2, #20]
		Status_Polled = (s32)XST_SUCCESS;
 1019c38:	eaffffc4 	b	1019b50 <XSpiPs_PolledTransfer+0x198>

01019c3c <XSpiPs_SetSlaveSelect>:
{
 1019c3c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019c40:	e2506000 	subs	r6, r0, #0
 1019c44:	0a00002a 	beq	1019cf4 <XSpiPs_SetSlaveSelect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019c48:	e596200c 	ldr	r2, [r6, #12]
 1019c4c:	e3013111 	movw	r3, #4369	; 0x1111
 1019c50:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019c54:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1019c58:	e340510c 	movt	r5, #268	; 0x10c
 1019c5c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019c60:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019c64:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019c68:	1a000014 	bne	1019cc0 <XSpiPs_SetSlaveSelect+0x84>
	Xil_AssertNonvoid(SlaveSel <= XSPIPS_CR_SSCTRL_MAXIMUM);
 1019c6c:	e351000f 	cmp	r1, #15
 1019c70:	e1a07001 	mov	r7, r1
 1019c74:	8a000019 	bhi	1019ce0 <XSpiPs_SetSlaveSelect+0xa4>
	if (InstancePtr->IsBusy == TRUE) {
 1019c78:	e5963020 	ldr	r3, [r6, #32]
 1019c7c:	e3530001 	cmp	r3, #1
 1019c80:	0a000019 	beq	1019cec <XSpiPs_SetSlaveSelect+0xb0>
		if ( XSpiPs_IsDecodeSSelect( InstancePtr ) == TRUE) {
 1019c84:	eb0008aa 	bl	101bf34 <XSpiPs_GetOptions>
 1019c88:	e3100008 	tst	r0, #8
	return *(volatile u32 *) Addr;
 1019c8c:	e5963004 	ldr	r3, [r6, #4]
			InstancePtr->SlaveSelect = ((~(1U << SlaveSel)) & \
 1019c90:	03a01001 	moveq	r1, #1
			InstancePtr->SlaveSelect = ((u32)SlaveSel) << XSPIPS_CR_SSCTRL_SHIFT;
 1019c94:	11a01507 	lslne	r1, r7, #10
			InstancePtr->SlaveSelect = ((~(1U << SlaveSel)) & \
 1019c98:	01e07711 	mvneq	r7, r1, lsl r7
	    Status_Slave = (s32)XST_SUCCESS;
 1019c9c:	e3a00000 	mov	r0, #0
				XSPIPS_CR_SSCTRL_MAXIMUM) << XSPIPS_CR_SSCTRL_SHIFT;
 1019ca0:	01a07507 	lsleq	r7, r7, #10
 1019ca4:	02071b0f 	andeq	r1, r7, #15360	; 0x3c00
 1019ca8:	e5861024 	str	r1, [r6, #36]	; 0x24
 1019cac:	e5937000 	ldr	r7, [r3]
		ConfigReg &= (u32)(~XSPIPS_CR_SSCTRL_MASK);
 1019cb0:	e3c77b0f 	bic	r7, r7, #15360	; 0x3c00
		ConfigReg |= InstancePtr->SlaveSelect;
 1019cb4:	e1877001 	orr	r7, r7, r1
	*LocalAddr = Value;
 1019cb8:	e5837000 	str	r7, [r3]
	    Status_Slave = (s32)XST_SUCCESS;
 1019cbc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019cc0:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019cc4:	e3a01e2a 	mov	r1, #672	; 0x2a0
	Xil_AssertNonvoid(SlaveSel <= XSPIPS_CR_SSCTRL_MAXIMUM);
 1019cc8:	e3400106 	movt	r0, #262	; 0x106
 1019ccc:	eb0001d5 	bl	101a428 <Xil_Assert>
 1019cd0:	e3a03001 	mov	r3, #1
 1019cd4:	e1a00004 	mov	r0, r4
 1019cd8:	e5853000 	str	r3, [r5]
 1019cdc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1019ce0:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019ce4:	e30012a1 	movw	r1, #673	; 0x2a1
 1019ce8:	eafffff6 	b	1019cc8 <XSpiPs_SetSlaveSelect+0x8c>
		Status_Slave = (s32)XST_DEVICE_BUSY;
 1019cec:	e3a00015 	mov	r0, #21
}
 1019cf0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019cf4:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019cf8:	e300129f 	movw	r1, #671	; 0x29f
 1019cfc:	e3400106 	movt	r0, #262	; 0x106
 1019d00:	eb0001c8 	bl	101a428 <Xil_Assert>
 1019d04:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019d08:	e3a02001 	mov	r2, #1
 1019d0c:	e340310c 	movt	r3, #268	; 0x10c
 1019d10:	e1a00006 	mov	r0, r6
 1019d14:	e5832000 	str	r2, [r3]
 1019d18:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01019d1c <XSpiPs_GetSlaveSelect>:
{
 1019d1c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019d20:	e2506000 	subs	r6, r0, #0
 1019d24:	0a00001c 	beq	1019d9c <XSpiPs_GetSlaveSelect+0x80>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019d28:	e596200c 	ldr	r2, [r6, #12]
 1019d2c:	e3013111 	movw	r3, #4369	; 0x1111
 1019d30:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019d34:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 1019d38:	e340510c 	movt	r5, #268	; 0x10c
 1019d3c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019d40:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019d44:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019d48:	1a000007 	bne	1019d6c <XSpiPs_GetSlaveSelect+0x50>
	ConfigReg >>= XSPIPS_CR_SSCTRL_SHIFT;
 1019d4c:	e5964024 	ldr	r4, [r6, #36]	; 0x24
	if ( XSpiPs_IsDecodeSSelect( InstancePtr ) == TRUE) {
 1019d50:	eb000877 	bl	101bf34 <XSpiPs_GetOptions>
 1019d54:	e3100008 	tst	r0, #8
 1019d58:	e1a04524 	lsr	r4, r4, #10
	ConfigReg >>= XSPIPS_CR_SSCTRL_SHIFT;
 1019d5c:	e204000f 	and	r0, r4, #15
	if ( XSpiPs_IsDecodeSSelect( InstancePtr ) == TRUE) {
 1019d60:	0a000009 	beq	1019d8c <XSpiPs_GetSlaveSelect+0x70>
 1019d64:	e6ef0070 	uxtb	r0, r0
 1019d68:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019d6c:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019d70:	e3a01fb7 	mov	r1, #732	; 0x2dc
 1019d74:	e3400106 	movt	r0, #262	; 0x106
 1019d78:	eb0001aa 	bl	101a428 <Xil_Assert>
 1019d7c:	e3a03001 	mov	r3, #1
 1019d80:	e1a00004 	mov	r0, r4
 1019d84:	e5853000 	str	r3, [r5]
 1019d88:	e8bd8070 	pop	{r4, r5, r6, pc}
		if(ConfigReg == 0x0FU) {
 1019d8c:	e350000f 	cmp	r0, #15
			SlaveSel = ((~ConfigReg) & XSPIPS_CR_SSCTRL_MAXIMUM)/2U;
 1019d90:	11e04004 	mvnne	r4, r4
 1019d94:	17e200d4 	ubfxne	r0, r4, #1, #3
}
 1019d98:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019d9c:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019da0:	e30012db 	movw	r1, #731	; 0x2db
 1019da4:	e3400106 	movt	r0, #262	; 0x106
 1019da8:	eb00019e 	bl	101a428 <Xil_Assert>
 1019dac:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019db0:	e3a02001 	mov	r2, #1
 1019db4:	e340310c 	movt	r3, #268	; 0x10c
 1019db8:	e1a00006 	mov	r0, r6
 1019dbc:	e5832000 	str	r2, [r3]
 1019dc0:	e8bd8070 	pop	{r4, r5, r6, pc}

01019dc4 <XSpiPs_SetStatusHandler>:
	Xil_AssertVoid(InstancePtr != NULL);
 1019dc4:	e3500000 	cmp	r0, #0
{
 1019dc8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1019dcc:	0a000014 	beq	1019e24 <XSpiPs_SetStatusHandler+0x60>
 1019dd0:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(FunctionPtr != NULL);
 1019dd4:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 1019dd8:	e340410c 	movt	r4, #268	; 0x10c
 1019ddc:	e3a03000 	mov	r3, #0
 1019de0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FunctionPtr != NULL);
 1019de4:	0a000017 	beq	1019e48 <XSpiPs_SetStatusHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019de8:	e590c00c 	ldr	ip, [r0, #12]
 1019dec:	e3013111 	movw	r3, #4369	; 0x1111
 1019df0:	e3413111 	movt	r3, #4369	; 0x1111
 1019df4:	e15c0003 	cmp	ip, r3
 1019df8:	1a000002 	bne	1019e08 <XSpiPs_SetStatusHandler+0x44>
	InstancePtr->StatusHandler = FunctionPtr;
 1019dfc:	e5802028 	str	r2, [r0, #40]	; 0x28
	InstancePtr->StatusRef = CallBackRef;
 1019e00:	e580102c 	str	r1, [r0, #44]	; 0x2c
 1019e04:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019e08:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019e0c:	e300132e 	movw	r1, #814	; 0x32e
 1019e10:	e3400106 	movt	r0, #262	; 0x106
 1019e14:	eb000183 	bl	101a428 <Xil_Assert>
 1019e18:	e3a03001 	mov	r3, #1
 1019e1c:	e5843000 	str	r3, [r4]
}
 1019e20:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1019e24:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019e28:	e3a01fcb 	mov	r1, #812	; 0x32c
 1019e2c:	e3400106 	movt	r0, #262	; 0x106
 1019e30:	eb00017c 	bl	101a428 <Xil_Assert>
 1019e34:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019e38:	e3a02001 	mov	r2, #1
 1019e3c:	e340310c 	movt	r3, #268	; 0x10c
 1019e40:	e5832000 	str	r2, [r3]
 1019e44:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FunctionPtr != NULL);
 1019e48:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019e4c:	e300132d 	movw	r1, #813	; 0x32d
 1019e50:	e3400106 	movt	r0, #262	; 0x106
 1019e54:	eb000173 	bl	101a428 <Xil_Assert>
 1019e58:	e3a03001 	mov	r3, #1
 1019e5c:	e5843000 	str	r3, [r4]
 1019e60:	e8bd8010 	pop	{r4, pc}

01019e64 <XSpiPs_Abort>:
	u8 Temp;
	u32 Check;
#if !defined(versal)
	u32 Count;
#endif
	XSpiPs_Disable(InstancePtr);
 1019e64:	e5903004 	ldr	r3, [r0, #4]
 1019e68:	e3a02000 	mov	r2, #0
 1019e6c:	e5832014 	str	r2, [r3, #20]

	/*
	 * Clear the RX FIFO and drop any data.
	 */
	Check = (XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
 1019e70:	e590c004 	ldr	ip, [r0, #4]
	return *(volatile u32 *) Addr;
 1019e74:	e59c3004 	ldr	r3, [ip, #4]
 1019e78:	e28c1004 	add	r1, ip, #4
 1019e7c:	e28c2020 	add	r2, ip, #32
		XSPIPS_SR_OFFSET) & XSPIPS_IXR_RXNEMPTY_MASK);
	while (Check != (u32)0U) {
 1019e80:	e3130010 	tst	r3, #16
 1019e84:	0a000003 	beq	1019e98 <XSpiPs_Abort+0x34>
 1019e88:	e5923000 	ldr	r3, [r2]
 1019e8c:	e5913000 	ldr	r3, [r1]
 1019e90:	e3130010 	tst	r3, #16
 1019e94:	1afffffb 	bne	1019e88 <XSpiPs_Abort+0x24>
{
 1019e98:	e3a03080 	mov	r3, #128	; 0x80

	/*
	 * Read all RX_FIFO entries
	 */
#if !defined(versal)
	for (Count = 0U; Count < XSPIPS_FIFO_DEPTH; Count++) {
 1019e9c:	e2533001 	subs	r3, r3, #1
 1019ea0:	e5921000 	ldr	r1, [r2]
 1019ea4:	1afffffc 	bne	1019e9c <XSpiPs_Abort+0x38>
	*LocalAddr = Value;
 1019ea8:	e3a02002 	mov	r2, #2
 1019eac:	e58c2004 	str	r2, [ip, #4]
	 */
	XSpiPs_WriteReg(InstancePtr->Config.BaseAddress,
			XSPIPS_SR_OFFSET,
			XSPIPS_IXR_MODF_MASK);

	InstancePtr->RemainingBytes = 0U;
 1019eb0:	e580301c 	str	r3, [r0, #28]
	InstancePtr->RequestedBytes = 0U;
 1019eb4:	e5803018 	str	r3, [r0, #24]
	InstancePtr->IsBusy = FALSE;
 1019eb8:	e5803020 	str	r3, [r0, #32]
}
 1019ebc:	e12fff1e 	bx	lr

01019ec0 <XSpiPs_Reset>:
{
 1019ec0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1019ec4:	e2505000 	subs	r5, r0, #0
 1019ec8:	0a000014 	beq	1019f20 <XSpiPs_Reset+0x60>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019ecc:	e595100c 	ldr	r1, [r5, #12]
 1019ed0:	e3013111 	movw	r3, #4369	; 0x1111
 1019ed4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1019ed8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 1019edc:	e340410c 	movt	r4, #268	; 0x10c
 1019ee0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019ee4:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1019ee8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019eec:	1a000004 	bne	1019f04 <XSpiPs_Reset+0x44>
	XSpiPs_Abort(InstancePtr);
 1019ef0:	ebffffdb 	bl	1019e64 <XSpiPs_Abort>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1019ef4:	e5953004 	ldr	r3, [r5, #4]
	*LocalAddr = Value;
 1019ef8:	e3a02802 	mov	r2, #131072	; 0x20000
 1019efc:	e5832000 	str	r2, [r3]
 1019f00:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1019f04:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019f08:	e3a010e9 	mov	r1, #233	; 0xe9
 1019f0c:	e3400106 	movt	r0, #262	; 0x106
 1019f10:	eb000144 	bl	101a428 <Xil_Assert>
 1019f14:	e3a03001 	mov	r3, #1
 1019f18:	e5843000 	str	r3, [r4]
}
 1019f1c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1019f20:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019f24:	e3a010e8 	mov	r1, #232	; 0xe8
 1019f28:	e3400106 	movt	r0, #262	; 0x106
 1019f2c:	eb00013d 	bl	101a428 <Xil_Assert>
 1019f30:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019f34:	e3a02001 	mov	r2, #1
 1019f38:	e340310c 	movt	r3, #268	; 0x10c
 1019f3c:	e5832000 	str	r2, [r3]
 1019f40:	e8bd8070 	pop	{r4, r5, r6, pc}

01019f44 <XSpiPs_CfgInitialize>:
{
 1019f44:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019f48:	e2504000 	subs	r4, r0, #0
 1019f4c:	0a00001e 	beq	1019fcc <XSpiPs_CfgInitialize+0x88>
 1019f50:	e3016fcc 	movw	r6, #8140	; 0x1fcc
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019f54:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019f58:	e340610c 	movt	r6, #268	; 0x10c
 1019f5c:	e3a05000 	mov	r5, #0
 1019f60:	e1a07001 	mov	r7, r1
 1019f64:	e5865000 	str	r5, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019f68:	0a000021 	beq	1019ff4 <XSpiPs_CfgInitialize+0xb0>
	if (InstancePtr->IsBusy == TRUE) {
 1019f6c:	e5943020 	ldr	r3, [r4, #32]
 1019f70:	e3530001 	cmp	r3, #1
 1019f74:	0a000012 	beq	1019fc4 <XSpiPs_CfgInitialize+0x80>
		InstancePtr->Config.InputClockHz = ConfigPtr->InputClockHz;
 1019f78:	e591e008 	ldr	lr, [r1, #8]
		InstancePtr->StatusHandler = StubStatusHandler;
 1019f7c:	e30937b0 	movw	r3, #38832	; 0x97b0
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1019f80:	e1d1c0b0 	ldrh	ip, [r1]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1019f84:	e3011111 	movw	r1, #4369	; 0x1111
		InstancePtr->StatusHandler = StubStatusHandler;
 1019f88:	e3403101 	movt	r3, #257	; 0x101
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1019f8c:	e3411111 	movt	r1, #4369	; 0x1111
		InstancePtr->IsBusy = FALSE;
 1019f90:	e5845020 	str	r5, [r4, #32]
		InstancePtr->Config.BaseAddress = EffectiveAddr;
 1019f94:	e5842004 	str	r2, [r4, #4]
		InstancePtr->StatusHandler = StubStatusHandler;
 1019f98:	e5843028 	str	r3, [r4, #40]	; 0x28
		InstancePtr->Config.InputClockHz = ConfigPtr->InputClockHz;
 1019f9c:	e584e008 	str	lr, [r4, #8]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1019fa0:	e1c4c0b0 	strh	ip, [r4]
		InstancePtr->SendBufferPtr = NULL;
 1019fa4:	e5845010 	str	r5, [r4, #16]
		InstancePtr->RecvBufferPtr = NULL;
 1019fa8:	e5845014 	str	r5, [r4, #20]
		InstancePtr->RequestedBytes = 0U;
 1019fac:	e5845018 	str	r5, [r4, #24]
		InstancePtr->RemainingBytes = 0U;
 1019fb0:	e584501c 	str	r5, [r4, #28]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1019fb4:	e584100c 	str	r1, [r4, #12]
		XSpiPs_Reset(InstancePtr);
 1019fb8:	ebffffc0 	bl	1019ec0 <XSpiPs_Reset>
		Status = (s32)XST_SUCCESS;
 1019fbc:	e1a00005 	mov	r0, r5
 1019fc0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 1019fc4:	e3a00005 	mov	r0, #5
}
 1019fc8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1019fcc:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019fd0:	e3a010aa 	mov	r1, #170	; 0xaa
 1019fd4:	e3400106 	movt	r0, #262	; 0x106
 1019fd8:	eb000112 	bl	101a428 <Xil_Assert>
 1019fdc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 1019fe0:	e3a02001 	mov	r2, #1
 1019fe4:	e340310c 	movt	r3, #268	; 0x10c
 1019fe8:	e1a00004 	mov	r0, r4
 1019fec:	e5832000 	str	r2, [r3]
 1019ff0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1019ff4:	e30d086c 	movw	r0, #55404	; 0xd86c
 1019ff8:	e3a010ab 	mov	r1, #171	; 0xab
 1019ffc:	e3400106 	movt	r0, #262	; 0x106
 101a000:	eb000108 	bl	101a428 <Xil_Assert>
 101a004:	e3a03001 	mov	r3, #1
 101a008:	e1a00007 	mov	r0, r7
 101a00c:	e5863000 	str	r3, [r6]
 101a010:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0101a014 <XSpiPs_InterruptHandler>:
{
 101a014:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101a018:	e2504000 	subs	r4, r0, #0
 101a01c:	0a000083 	beq	101a230 <XSpiPs_InterruptHandler+0x21c>
	Xil_AssertVoid(SpiPtr->IsReady == XIL_COMPONENT_IS_READY);
 101a020:	e594100c 	ldr	r1, [r4, #12]
 101a024:	e3013111 	movw	r3, #4369	; 0x1111
 101a028:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101a02c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101a030:	e340510c 	movt	r5, #268	; 0x10c
 101a034:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(SpiPtr->IsReady == XIL_COMPONENT_IS_READY);
 101a038:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 101a03c:	e5852000 	str	r2, [r5]
	Xil_AssertVoid(SpiPtr->IsReady == XIL_COMPONENT_IS_READY);
 101a040:	1a000055 	bne	101a19c <XSpiPs_InterruptHandler+0x188>
		XSpiPs_ReadReg(SpiPtr->Config.BaseAddress, XSPIPS_SR_OFFSET);
 101a044:	e5943004 	ldr	r3, [r4, #4]
 101a048:	e3a02004 	mov	r2, #4
	return *(volatile u32 *) Addr;
 101a04c:	e5935004 	ldr	r5, [r3, #4]
	XSpiPs_WriteReg(SpiPtr->Config.BaseAddress, XSPIPS_SR_OFFSET,
 101a050:	e2051043 	and	r1, r5, #67	; 0x43
	if ((u32)XSPIPS_IXR_MODF_MASK == (u32)(IntrStatus & XSPIPS_IXR_MODF_MASK)) {
 101a054:	e3150002 	tst	r5, #2
	*LocalAddr = Value;
 101a058:	e5831004 	str	r1, [r3, #4]
	XSpiPs_WriteReg(SpiPtr->Config.BaseAddress, XSPIPS_IDR_OFFSET,
 101a05c:	e5943004 	ldr	r3, [r4, #4]
 101a060:	e583200c 	str	r2, [r3, #12]
	if ((u32)XSPIPS_IXR_MODF_MASK == (u32)(IntrStatus & XSPIPS_IXR_MODF_MASK)) {
 101a064:	1a000053 	bne	101a1b8 <XSpiPs_InterruptHandler+0x1a4>
	if ((IntrStatus & XSPIPS_IXR_TXOW_MASK) != 0U) {
 101a068:	e3150004 	tst	r5, #4
 101a06c:	0a000034 	beq	101a144 <XSpiPs_InterruptHandler+0x130>
		TransCount = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a070:	e594201c 	ldr	r2, [r4, #28]
 101a074:	e5941018 	ldr	r1, [r4, #24]
		while (TransCount != 0U) {
 101a078:	e5943004 	ldr	r3, [r4, #4]
 101a07c:	e0510002 	subs	r0, r1, r2
 101a080:	0a00000e 	beq	101a0c0 <XSpiPs_InterruptHandler+0xac>
 101a084:	e5942014 	ldr	r2, [r4, #20]
			if (SpiPtr->RecvBufferPtr != NULL) {
 101a088:	e3520000 	cmp	r2, #0
	return *(volatile u32 *) Addr;
 101a08c:	e593c020 	ldr	ip, [r3, #32]
 101a090:	0a000005 	beq	101a0ac <XSpiPs_InterruptHandler+0x98>
			TempData = (u8)XSpiPs_RecvByte(SpiPtr->Config.BaseAddress);
 101a094:	e5c2c000 	strb	ip, [r2]
				SpiPtr->RecvBufferPtr += 1;
 101a098:	e5942014 	ldr	r2, [r4, #20]
 101a09c:	e5943004 	ldr	r3, [r4, #4]
 101a0a0:	e5941018 	ldr	r1, [r4, #24]
 101a0a4:	e2822001 	add	r2, r2, #1
 101a0a8:	e5842014 	str	r2, [r4, #20]
		while (TransCount != 0U) {
 101a0ac:	e2500001 	subs	r0, r0, #1
			SpiPtr->RequestedBytes--;
 101a0b0:	e2411001 	sub	r1, r1, #1
 101a0b4:	e5841018 	str	r1, [r4, #24]
		while (TransCount != 0U) {
 101a0b8:	1afffff2 	bne	101a088 <XSpiPs_InterruptHandler+0x74>
 101a0bc:	e594201c 	ldr	r2, [r4, #28]
		while ((SpiPtr->RemainingBytes > 0U) &&
 101a0c0:	e3520000 	cmp	r2, #0
 101a0c4:	0a00000f 	beq	101a108 <XSpiPs_InterruptHandler+0xf4>
 101a0c8:	e5942010 	ldr	r2, [r4, #16]
 101a0cc:	e2820080 	add	r0, r2, #128	; 0x80
 101a0d0:	ea000002 	b	101a0e0 <XSpiPs_InterruptHandler+0xcc>
 101a0d4:	e1520000 	cmp	r2, r0
 101a0d8:	e5943004 	ldr	r3, [r4, #4]
 101a0dc:	0a00000b 	beq	101a110 <XSpiPs_InterruptHandler+0xfc>
			XSpiPs_SendByte(SpiPtr->Config.BaseAddress,
 101a0e0:	e4d21001 	ldrb	r1, [r2], #1
	*LocalAddr = Value;
 101a0e4:	e583101c 	str	r1, [r3, #28]
			SpiPtr->RemainingBytes--;
 101a0e8:	e594301c 	ldr	r3, [r4, #28]
			SpiPtr->SendBufferPtr += 1;
 101a0ec:	e5842010 	str	r2, [r4, #16]
			SpiPtr->RemainingBytes--;
 101a0f0:	e2433001 	sub	r3, r3, #1
		while ((SpiPtr->RemainingBytes > 0U) &&
 101a0f4:	e3530000 	cmp	r3, #0
			SpiPtr->RemainingBytes--;
 101a0f8:	e584301c 	str	r3, [r4, #28]
		while ((SpiPtr->RemainingBytes > 0U) &&
 101a0fc:	1afffff4 	bne	101a0d4 <XSpiPs_InterruptHandler+0xc0>
 101a100:	e5943004 	ldr	r3, [r4, #4]
 101a104:	e5941018 	ldr	r1, [r4, #24]
		if ((SpiPtr->RemainingBytes == 0U) &&
 101a108:	e3510000 	cmp	r1, #0
 101a10c:	0a000050 	beq	101a254 <XSpiPs_InterruptHandler+0x240>
 101a110:	e3a02004 	mov	r2, #4
			if ((XSpiPs_IsManualStart(SpiPtr) == TRUE)
 101a114:	e1a00004 	mov	r0, r4
 101a118:	e5832008 	str	r2, [r3, #8]
 101a11c:	eb000784 	bl	101bf34 <XSpiPs_GetOptions>
 101a120:	e3100020 	tst	r0, #32
 101a124:	0a000006 	beq	101a144 <XSpiPs_InterruptHandler+0x130>
				&& (XSpiPs_IsMaster(SpiPtr) == TRUE)) {
 101a128:	e1a00004 	mov	r0, r4
 101a12c:	eb000780 	bl	101bf34 <XSpiPs_GetOptions>
 101a130:	e3100001 	tst	r0, #1
	return *(volatile u32 *) Addr;
 101a134:	15942004 	ldrne	r2, [r4, #4]
 101a138:	15923000 	ldrne	r3, [r2]
				ConfigReg |= XSPIPS_CR_MANSTRT_MASK;
 101a13c:	13833801 	orrne	r3, r3, #65536	; 0x10000
	*LocalAddr = Value;
 101a140:	15823000 	strne	r3, [r2]
	if ((IntrStatus & XSPIPS_IXR_RXOVR_MASK) != 0U) {
 101a144:	e3150001 	tst	r5, #1
 101a148:	1a000024 	bne	101a1e0 <XSpiPs_InterruptHandler+0x1cc>
	if ((IntrStatus & XSPIPS_IXR_TXUF_MASK) != 0U) {
 101a14c:	e3150040 	tst	r5, #64	; 0x40
 101a150:	08bd8070 	popeq	{r4, r5, r6, pc}
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a154:	e594201c 	ldr	r2, [r4, #28]
		SpiPtr->IsBusy = FALSE;
 101a158:	e3a03000 	mov	r3, #0
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a15c:	e5945018 	ldr	r5, [r4, #24]
		if (XSpiPs_IsManualChipSelect(SpiPtr) == TRUE) {
 101a160:	e1a00004 	mov	r0, r4
		SpiPtr->IsBusy = FALSE;
 101a164:	e5843020 	str	r3, [r4, #32]
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a168:	e0455002 	sub	r5, r5, r2
		if (XSpiPs_IsManualChipSelect(SpiPtr) == TRUE) {
 101a16c:	eb000770 	bl	101bf34 <XSpiPs_GetOptions>
 101a170:	e3100010 	tst	r0, #16
		SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a174:	e3001481 	movw	r1, #1153	; 0x481
	return *(volatile u32 *) Addr;
 101a178:	15942004 	ldrne	r2, [r4, #4]
 101a17c:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 101a180:	15923000 	ldrne	r3, [r2]
			ConfigReg |= XSPIPS_CR_SSCTRL_MASK;
 101a184:	13833b0f 	orrne	r3, r3, #15360	; 0x3c00
	*LocalAddr = Value;
 101a188:	15823000 	strne	r3, [r2]
		SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a18c:	e1a02005 	mov	r2, r5
 101a190:	e5943028 	ldr	r3, [r4, #40]	; 0x28
}
 101a194:	e8bd4070 	pop	{r4, r5, r6, lr}
		SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a198:	e12fff13 	bx	r3
	Xil_AssertVoid(SpiPtr->IsReady == XIL_COMPONENT_IS_READY);
 101a19c:	e30d086c 	movw	r0, #55404	; 0xd86c
 101a1a0:	e3001382 	movw	r1, #898	; 0x382
 101a1a4:	e3400106 	movt	r0, #262	; 0x106
 101a1a8:	eb00009e 	bl	101a428 <Xil_Assert>
 101a1ac:	e3a03001 	mov	r3, #1
 101a1b0:	e5853000 	str	r3, [r5]
 101a1b4:	e8bd8070 	pop	{r4, r5, r6, pc}
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a1b8:	e594201c 	ldr	r2, [r4, #28]
 101a1bc:	e5945018 	ldr	r5, [r4, #24]
 101a1c0:	e0455002 	sub	r5, r5, r2
		XSpiPs_Abort(SpiPtr);
 101a1c4:	ebffff26 	bl	1019e64 <XSpiPs_Abort>
		SpiPtr->StatusHandler(SpiPtr->StatusRef, XST_SPI_MODE_FAULT,
 101a1c8:	e1a02005 	mov	r2, r5
 101a1cc:	e5943028 	ldr	r3, [r4, #40]	; 0x28
 101a1d0:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 101a1d4:	e300147f 	movw	r1, #1151	; 0x47f
}
 101a1d8:	e8bd4070 	pop	{r4, r5, r6, lr}
		SpiPtr->StatusHandler(SpiPtr->StatusRef, XST_SPI_MODE_FAULT,
 101a1dc:	e12fff13 	bx	r3
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a1e0:	e594201c 	ldr	r2, [r4, #28]
		SpiPtr->IsBusy = FALSE;
 101a1e4:	e3a03000 	mov	r3, #0
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a1e8:	e5946018 	ldr	r6, [r4, #24]
		if (XSpiPs_IsManualChipSelect(SpiPtr) == TRUE) {
 101a1ec:	e1a00004 	mov	r0, r4
		SpiPtr->IsBusy = FALSE;
 101a1f0:	e5843020 	str	r3, [r4, #32]
		BytesDone = SpiPtr->RequestedBytes - SpiPtr->RemainingBytes;
 101a1f4:	e0466002 	sub	r6, r6, r2
		if (XSpiPs_IsManualChipSelect(SpiPtr) == TRUE) {
 101a1f8:	eb00074d 	bl	101bf34 <XSpiPs_GetOptions>
 101a1fc:	e3100010 	tst	r0, #16
		SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a200:	e3001482 	movw	r1, #1154	; 0x482
	return *(volatile u32 *) Addr;
 101a204:	15942004 	ldrne	r2, [r4, #4]
 101a208:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 101a20c:	15923000 	ldrne	r3, [r2]
			ConfigReg |= XSPIPS_CR_SSCTRL_MASK;
 101a210:	13833b0f 	orrne	r3, r3, #15360	; 0x3c00
	*LocalAddr = Value;
 101a214:	15823000 	strne	r3, [r2]
		SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a218:	e1a02006 	mov	r2, r6
 101a21c:	e5943028 	ldr	r3, [r4, #40]	; 0x28
 101a220:	e12fff33 	blx	r3
	if ((IntrStatus & XSPIPS_IXR_TXUF_MASK) != 0U) {
 101a224:	e3150040 	tst	r5, #64	; 0x40
 101a228:	08bd8070 	popeq	{r4, r5, r6, pc}
 101a22c:	eaffffc8 	b	101a154 <XSpiPs_InterruptHandler+0x140>
	Xil_AssertVoid(InstancePtr != NULL);
 101a230:	e30d086c 	movw	r0, #55404	; 0xd86c
 101a234:	e3001381 	movw	r1, #897	; 0x381
 101a238:	e3400106 	movt	r0, #262	; 0x106
 101a23c:	eb000079 	bl	101a428 <Xil_Assert>
 101a240:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101a244:	e3a02001 	mov	r2, #1
 101a248:	e340310c 	movt	r3, #268	; 0x10c
 101a24c:	e5832000 	str	r2, [r3]
 101a250:	e8bd8070 	pop	{r4, r5, r6, pc}
 101a254:	e3a02027 	mov	r2, #39	; 0x27
			if (XSpiPs_IsManualChipSelect(InstancePtr) == TRUE) {
 101a258:	e1a00004 	mov	r0, r4
 101a25c:	e583200c 	str	r2, [r3, #12]
 101a260:	eb000733 	bl	101bf34 <XSpiPs_GetOptions>
 101a264:	e3100010 	tst	r0, #16
			SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a268:	e5946028 	ldr	r6, [r4, #40]	; 0x28
	return *(volatile u32 *) Addr;
 101a26c:	15942004 	ldrne	r2, [r4, #4]
 101a270:	e3a01d12 	mov	r1, #1152	; 0x480
 101a274:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 101a278:	15923000 	ldrne	r3, [r2]
				ConfigReg |= XSPIPS_CR_SSCTRL_MASK;
 101a27c:	13833b0f 	orrne	r3, r3, #15360	; 0x3c00
	*LocalAddr = Value;
 101a280:	15823000 	strne	r3, [r2]
			SpiPtr->IsBusy = FALSE;
 101a284:	e3a03000 	mov	r3, #0
			XSpiPs_Disable(SpiPtr);
 101a288:	e5942004 	ldr	r2, [r4, #4]
			SpiPtr->IsBusy = FALSE;
 101a28c:	e5843020 	str	r3, [r4, #32]
 101a290:	e5823014 	str	r3, [r2, #20]
			SpiPtr->StatusHandler(SpiPtr->StatusRef,
 101a294:	e5942018 	ldr	r2, [r4, #24]
 101a298:	e12fff36 	blx	r6
 101a29c:	eaffffa8 	b	101a144 <XSpiPs_InterruptHandler+0x130>

0101a2a0 <XSpiPs_LookupConfig>:
{
	XSpiPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XSPIPS_NUM_INSTANCES; Index++) {
		if (XSpiPs_ConfigTable[Index].DeviceId == DeviceId) {
 101a2a0:	e30d3c90 	movw	r3, #56464	; 0xdc90
 101a2a4:	e3403106 	movt	r3, #262	; 0x106
 101a2a8:	e1d320b0 	ldrh	r2, [r3]
			CfgPtr = &XSpiPs_ConfigTable[Index];
			break;
		}
	}
	return (XSpiPs_Config *)CfgPtr;
}
 101a2ac:	e1520000 	cmp	r2, r0
 101a2b0:	01a00003 	moveq	r0, r3
 101a2b4:	13a00000 	movne	r0, #0
 101a2b8:	e12fff1e 	bx	lr

0101a2bc <XSpiPs_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XSpiPs_SelfTest(XSpiPs *InstancePtr)
{
 101a2bc:	e92d4070 	push	{r4, r5, r6, lr}
	u8 DelayTestNss;
	u8 DelayTestBtwn;
	u8 DelayTestAfter;
	u8 DelayTestInit;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101a2c0:	e2506000 	subs	r6, r0, #0
{
 101a2c4:	e24dd010 	sub	sp, sp, #16
	Xil_AssertNonvoid(InstancePtr != NULL);
 101a2c8:	0a00004c 	beq	101a400 <XSpiPs_SelfTest+0x144>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101a2cc:	e596100c 	ldr	r1, [r6, #12]
 101a2d0:	e3012111 	movw	r2, #4369	; 0x1111
 101a2d4:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101a2d8:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101a2dc:	e340410c 	movt	r4, #268	; 0x10c
 101a2e0:	e3a03000 	mov	r3, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101a2e4:	e1510002 	cmp	r1, r2
	Xil_AssertNonvoid(InstancePtr != NULL);
 101a2e8:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101a2ec:	1a00000b 	bne	101a320 <XSpiPs_SelfTest+0x64>

	/*
	 * Reset the SPI device to leave it in a known good state
	 */
	XSpiPs_Reset(InstancePtr);
 101a2f0:	ebfffef2 	bl	1019ec0 <XSpiPs_Reset>

	/*
	 * All the SPI registers should be in their default state right now.
	 */
	Register = XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
 101a2f4:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 101a2f8:	e5932000 	ldr	r2, [r3]
				 XSPIPS_CR_OFFSET);
	if (Register != XSPIPS_CR_RESET_STATE) {
 101a2fc:	e3520802 	cmp	r2, #131072	; 0x20000
 101a300:	1a000002 	bne	101a310 <XSpiPs_SelfTest+0x54>
 101a304:	e5933004 	ldr	r3, [r3, #4]
		goto END;
	}

	Register = XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
				 XSPIPS_SR_OFFSET);
	if (Register != XSPIPS_ISR_RESET_STATE) {
 101a308:	e3530004 	cmp	r3, #4
 101a30c:	0a00000d 	beq	101a348 <XSpiPs_SelfTest+0x8c>
		Status = (s32)XST_REGISTER_ERROR;
 101a310:	e3a0500e 	mov	r5, #14

	Status = (s32)XST_SUCCESS;

	END:
	return Status;
}
 101a314:	e1a00005 	mov	r0, r5
 101a318:	e28dd010 	add	sp, sp, #16
 101a31c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101a320:	e30d0878 	movw	r0, #55416	; 0xd878
 101a324:	e3a01063 	mov	r1, #99	; 0x63
 101a328:	e3400106 	movt	r0, #262	; 0x106
 101a32c:	e1a05003 	mov	r5, r3
 101a330:	eb00003c 	bl	101a428 <Xil_Assert>
 101a334:	e3a03001 	mov	r3, #1
 101a338:	e5843000 	str	r3, [r4]
}
 101a33c:	e1a00005 	mov	r0, r5
 101a340:	e28dd010 	add	sp, sp, #16
 101a344:	e8bd8070 	pop	{r4, r5, r6, pc}
	DelayTestNss = 0x5AU;
 101a348:	e3a0305a 	mov	r3, #90	; 0x5a
	DelayTestInit = 0x55U;
 101a34c:	e3a02055 	mov	r2, #85	; 0x55
	DelayTestBtwn = 0xA5U;
 101a350:	e3e0005a 	mvn	r0, #90	; 0x5a
	Status = XSpiPs_SetDelays(InstancePtr, DelayTestNss, DelayTestBtwn,
 101a354:	e1a01003 	mov	r1, r3
 101a358:	e58d2000 	str	r2, [sp]
	DelayTestAfter = 0xAAU;
 101a35c:	e3e0c055 	mvn	ip, #85	; 0x55
	DelayTestNss = 0x5AU;
 101a360:	e5cd300c 	strb	r3, [sp, #12]
	Status = XSpiPs_SetDelays(InstancePtr, DelayTestNss, DelayTestBtwn,
 101a364:	e3a030aa 	mov	r3, #170	; 0xaa
	DelayTestInit = 0x55U;
 101a368:	e5cd200f 	strb	r2, [sp, #15]
	Status = XSpiPs_SetDelays(InstancePtr, DelayTestNss, DelayTestBtwn,
 101a36c:	e3a020a5 	mov	r2, #165	; 0xa5
	DelayTestBtwn = 0xA5U;
 101a370:	e5cd000d 	strb	r0, [sp, #13]
	Status = XSpiPs_SetDelays(InstancePtr, DelayTestNss, DelayTestBtwn,
 101a374:	e1a00006 	mov	r0, r6
	DelayTestAfter = 0xAAU;
 101a378:	e5cdc00e 	strb	ip, [sp, #14]
	Status = XSpiPs_SetDelays(InstancePtr, DelayTestNss, DelayTestBtwn,
 101a37c:	eb00076b 	bl	101c130 <XSpiPs_SetDelays>
	if (Status != (s32)XST_SUCCESS) {
 101a380:	e2505000 	subs	r5, r0, #0
 101a384:	1affffec 	bne	101a33c <XSpiPs_SelfTest+0x80>
	XSpiPs_GetDelays(InstancePtr, &DelayTestNss, &DelayTestBtwn,
 101a388:	e28d200f 	add	r2, sp, #15
 101a38c:	e28d300e 	add	r3, sp, #14
 101a390:	e58d2000 	str	r2, [sp]
 101a394:	e28d100c 	add	r1, sp, #12
 101a398:	e28d200d 	add	r2, sp, #13
 101a39c:	e1a00006 	mov	r0, r6
 101a3a0:	eb00078d 	bl	101c1dc <XSpiPs_GetDelays>
	if ((0x5AU != DelayTestNss) || (0xA5U != DelayTestBtwn) ||
 101a3a4:	e5dd300c 	ldrb	r3, [sp, #12]
 101a3a8:	e353005a 	cmp	r3, #90	; 0x5a
 101a3ac:	1affffd7 	bne	101a310 <XSpiPs_SelfTest+0x54>
 101a3b0:	e5dd300d 	ldrb	r3, [sp, #13]
 101a3b4:	e35300a5 	cmp	r3, #165	; 0xa5
 101a3b8:	1affffd4 	bne	101a310 <XSpiPs_SelfTest+0x54>
 101a3bc:	e5dd300e 	ldrb	r3, [sp, #14]
 101a3c0:	e35300aa 	cmp	r3, #170	; 0xaa
 101a3c4:	1affffd1 	bne	101a310 <XSpiPs_SelfTest+0x54>
		(0xAAU != DelayTestAfter) || (0x55U != DelayTestInit)) {
 101a3c8:	e5dd300f 	ldrb	r3, [sp, #15]
 101a3cc:	e3530055 	cmp	r3, #85	; 0x55
 101a3d0:	1affffce 	bne	101a310 <XSpiPs_SelfTest+0x54>
	Status = XSpiPs_SetDelays(InstancePtr, 0U, 0U, 0U, 0U);
 101a3d4:	e58d5000 	str	r5, [sp]
 101a3d8:	e1a03005 	mov	r3, r5
 101a3dc:	e1a02005 	mov	r2, r5
 101a3e0:	e1a01005 	mov	r1, r5
 101a3e4:	e1a00006 	mov	r0, r6
 101a3e8:	eb000750 	bl	101c130 <XSpiPs_SetDelays>
	if (Status != (s32)XST_SUCCESS) {
 101a3ec:	e2505000 	subs	r5, r0, #0
 101a3f0:	1affffd1 	bne	101a33c <XSpiPs_SelfTest+0x80>
	XSpiPs_Reset(InstancePtr);
 101a3f4:	e1a00006 	mov	r0, r6
 101a3f8:	ebfffeb0 	bl	1019ec0 <XSpiPs_Reset>
	Status = (s32)XST_SUCCESS;
 101a3fc:	eaffffce 	b	101a33c <XSpiPs_SelfTest+0x80>
	Xil_AssertNonvoid(InstancePtr != NULL);
 101a400:	e30d0878 	movw	r0, #55416	; 0xd878
 101a404:	e3a01062 	mov	r1, #98	; 0x62
 101a408:	e3400106 	movt	r0, #262	; 0x106
 101a40c:	e1a05006 	mov	r5, r6
 101a410:	eb000004 	bl	101a428 <Xil_Assert>
 101a414:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101a418:	e3a02001 	mov	r2, #1
 101a41c:	e340310c 	movt	r3, #268	; 0x10c
 101a420:	e5832000 	str	r2, [r3]
 101a424:	eaffffc4 	b	101a33c <XSpiPs_SelfTest+0x80>

0101a428 <Xil_Assert>:
*
******************************************************************************/
void Xil_Assert(const char8 *File, s32 Line)
{
	/* if the callback has been set then invoke it */
	if (Xil_AssertCallbackRoutine != 0) {
 101a428:	e3043050 	movw	r3, #16464	; 0x4050
 101a42c:	e3403107 	movt	r3, #263	; 0x107
 101a430:	e5933000 	ldr	r3, [r3]
 101a434:	e3530000 	cmp	r3, #0
 101a438:	0a000009 	beq	101a464 <Xil_Assert+0x3c>
{
 101a43c:	e92d4010 	push	{r4, lr}
		(*Xil_AssertCallbackRoutine)(File, Line);
 101a440:	e12fff33 	blx	r3
	}

	/* if specified, wait indefinitely such that the assert will show up
	 * in testing
	 */
	while (Xil_AssertWait != 0) {
 101a444:	e30d3c9c 	movw	r3, #56476	; 0xdc9c
 101a448:	e3403106 	movt	r3, #262	; 0x106
 101a44c:	e5933000 	ldr	r3, [r3]
 101a450:	e3530000 	cmp	r3, #0
 101a454:	08bd8010 	popeq	{r4, pc}
 101a458:	e3530000 	cmp	r3, #0
 101a45c:	1afffffb 	bne	101a450 <Xil_Assert+0x28>
 101a460:	e8bd8010 	pop	{r4, pc}
 101a464:	e30d3c9c 	movw	r3, #56476	; 0xdc9c
 101a468:	e3403106 	movt	r3, #262	; 0x106
 101a46c:	e5933000 	ldr	r3, [r3]
 101a470:	e3530000 	cmp	r3, #0
 101a474:	012fff1e 	bxeq	lr
 101a478:	e3530000 	cmp	r3, #0
 101a47c:	1afffffb 	bne	101a470 <Xil_Assert+0x48>
 101a480:	e12fff1e 	bx	lr

0101a484 <Xil_AssertSetCallback>:
* @note     This function has no effect if NDEBUG is set
*
******************************************************************************/
void Xil_AssertSetCallback(Xil_AssertCallback Routine)
{
	Xil_AssertCallbackRoutine = Routine;
 101a484:	e3043050 	movw	r3, #16464	; 0x4050
 101a488:	e3403107 	movt	r3, #263	; 0x107
 101a48c:	e5830000 	str	r0, [r3]
}
 101a490:	e12fff1e 	bx	lr

0101a494 <XNullHandler>:
*
******************************************************************************/
void XNullHandler(void *NullParameter)
{
	(void) NullParameter;
}
 101a494:	e12fff1e 	bx	lr

0101a498 <print>:
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
 101a498:	e92d4010 	push	{r4, lr}
 101a49c:	e1a04000 	mov	r4, r0
#if HYP_GUEST && EL1_NONSECURE && XEN_USE_PV_CONSOLE
	XPVXenConsole_Write(ptr);
#else
#ifdef STDOUT_BASEADDRESS
  while (*ptr != (char8)0) {
 101a4a0:	e5d00000 	ldrb	r0, [r0]
 101a4a4:	e3500000 	cmp	r0, #0
 101a4a8:	08bd8010 	popeq	{r4, pc}
    outbyte (*ptr);
 101a4ac:	eb00025e 	bl	101ae2c <outbyte>
  while (*ptr != (char8)0) {
 101a4b0:	e5f40001 	ldrb	r0, [r4, #1]!
 101a4b4:	e3500000 	cmp	r0, #0
 101a4b8:	1afffffb 	bne	101a4ac <print+0x14>
 101a4bc:	e8bd8010 	pop	{r4, pc}

0101a4c0 <Xil_DCacheInvalidateLine>:
****************************************************************************/
void Xil_DCacheInvalidateLine(u32 adr)
{
	u32 currmask;

	currmask = mfcpsr();
 101a4c0:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a4c4:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101a4c8:	e129f002 	msr	CPSR_fc, r2
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 101a4cc:	e3a02a02 	mov	r2, #8192	; 0x2000
 101a4d0:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101a4d4:	e5820770 	str	r0, [r2, #1904]	; 0x770
****************************************************************************/
void Xil_L2CacheInvalidateLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, (u32)adr);
	/* synchronize the processor */
	dsb();
 101a4d8:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a4dc:	e3a02000 	mov	r2, #0
 101a4e0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a4e4:	e3c0001f 	bic	r0, r0, #31
 101a4e8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 101a4ec:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a4f0:	e129f003 	msr	CPSR_fc, r3
}
 101a4f4:	e12fff1e 	bx	lr

0101a4f8 <Xil_DCacheInvalidateRange>:
	currmask = mfcpsr();
 101a4f8:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a4fc:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 101a500:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 101a504:	e3510000 	cmp	r1, #0
 101a508:	0a000031 	beq	101a5d4 <Xil_DCacheInvalidateRange+0xdc>
{
 101a50c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a510:	e3a02000 	mov	r2, #0
		end = tempadr + len;
 101a514:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a518:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		if ((tempadr & (cacheline-1U)) != 0U) {
 101a51c:	e310001f 	tst	r0, #31
 101a520:	0a00000d 	beq	101a55c <Xil_DCacheInvalidateRange+0x64>
			tempadr &= (~(cacheline - 1U));
 101a524:	e3c0001f 	bic	r0, r0, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a528:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a52c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 101a530:	f57ff04f 	dsb	sy
 101a534:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a538:	e3a0e003 	mov	lr, #3
 101a53c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a540:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 101a544:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 101a548:	e5830770 	str	r0, [r3, #1904]	; 0x770
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, adr);
#else
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_PA_OFFSET, adr);
#endif
	/* synchronize the processor */
	dsb();
 101a54c:	f57ff04f 	dsb	sy
			tempadr += cacheline;
 101a550:	e2800020 	add	r0, r0, #32
 101a554:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 101a558:	e5832730 	str	r2, [r3, #1840]	; 0x730
		if ((tempend & (cacheline-1U)) != 0U) {
 101a55c:	e311001f 	tst	r1, #31
 101a560:	0a00000d 	beq	101a59c <Xil_DCacheInvalidateRange+0xa4>
			tempend &= (~(cacheline - 1U));
 101a564:	e3c1101f 	bic	r1, r1, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a568:	e3a02000 	mov	r2, #0
 101a56c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a570:	ee071f3e 	mcr	15, 0, r1, cr7, cr14, {1}
	dsb();
 101a574:	f57ff04f 	dsb	sy
 101a578:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a57c:	e3a0e003 	mov	lr, #3
 101a580:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a584:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 101a588:	e58317b0 	str	r1, [r3, #1968]	; 0x7b0
 101a58c:	e5831770 	str	r1, [r3, #1904]	; 0x770
	dsb();
 101a590:	f57ff04f 	dsb	sy
 101a594:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 101a598:	e5832730 	str	r2, [r3, #1840]	; 0x730
		while (tempadr < tempend) {
 101a59c:	e1500001 	cmp	r0, r1
 101a5a0:	2a000008 	bcs	101a5c8 <Xil_DCacheInvalidateRange+0xd0>
			*L2CCOffset = tempadr;
 101a5a4:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a5a8:	e3a02000 	mov	r2, #0
 101a5ac:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a5b0:	e5830770 	str	r0, [r3, #1904]	; 0x770
 101a5b4:	e5832730 	str	r2, [r3, #1840]	; 0x730
			asm_cp15_inval_dc_line_mva_poc(tempadr);
 101a5b8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			tempadr += cacheline;
 101a5bc:	e2800020 	add	r0, r0, #32
		while (tempadr < tempend) {
 101a5c0:	e1500001 	cmp	r0, r1
 101a5c4:	3afffff9 	bcc	101a5b0 <Xil_DCacheInvalidateRange+0xb8>
	dsb();
 101a5c8:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a5cc:	e129f00c 	msr	CPSR_fc, ip
}
 101a5d0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	dsb();
 101a5d4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a5d8:	e129f00c 	msr	CPSR_fc, ip
 101a5dc:	e12fff1e 	bx	lr

0101a5e0 <Xil_DCacheFlushLine>:
	currmask = mfcpsr();
 101a5e0:	e10f1000 	mrs	r1, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a5e4:	e38130c0 	orr	r3, r1, #192	; 0xc0
 101a5e8:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a5ec:	e3a02000 	mov	r2, #0
 101a5f0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a5f4:	e3c0301f 	bic	r3, r0, #31
 101a5f8:	ee073f3e 	mcr	15, 0, r3, cr7, cr14, {1}
	dsb();
 101a5fc:	f57ff04f 	dsb	sy
 101a600:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a604:	e3a0c003 	mov	ip, #3
 101a608:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a60c:	e583cf40 	str	ip, [r3, #3904]	; 0xf40
 101a610:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 101a614:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 101a618:	f57ff04f 	dsb	sy
 101a61c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 101a620:	e5832730 	str	r2, [r3, #1840]	; 0x730
	mtcpsr(currmask);
 101a624:	e129f001 	msr	CPSR_fc, r1
}
 101a628:	e12fff1e 	bx	lr

0101a62c <Xil_DCacheFlushRange>:
	currmask = mfcpsr();
 101a62c:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a630:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 101a634:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 101a638:	e3510000 	cmp	r1, #0
 101a63c:	0a00000c 	beq	101a674 <Xil_DCacheFlushRange+0x48>
		end = LocalAddr + len;
 101a640:	e0801001 	add	r1, r0, r1
		LocalAddr &= ~(cacheline - 1U);
 101a644:	e3c0001f 	bic	r0, r0, #31
		while (LocalAddr < end) {
 101a648:	e1510000 	cmp	r1, r0
 101a64c:	9a000008 	bls	101a674 <Xil_DCacheFlushRange+0x48>
			*L2CCOffset = LocalAddr;
 101a650:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a654:	e3a02000 	mov	r2, #0
 101a658:	e34f38f0 	movt	r3, #63728	; 0xf8f0
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 101a65c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			*L2CCOffset = LocalAddr;
 101a660:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 101a664:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101a668:	e1510000 	cmp	r1, r0
 101a66c:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101a670:	8afffff9 	bhi	101a65c <Xil_DCacheFlushRange+0x30>
	dsb();
 101a674:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a678:	e129f00c 	msr	CPSR_fc, ip
}
 101a67c:	e12fff1e 	bx	lr

0101a680 <Xil_DCacheStoreLine>:
	currmask = mfcpsr();
 101a680:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a684:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101a688:	e129f002 	msr	CPSR_fc, r2
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a68c:	e3a02000 	mov	r2, #0
 101a690:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a694:	e3c0201f 	bic	r2, r0, #31
 101a698:	ee072f3a 	mcr	15, 0, r2, cr7, cr10, {1}
	dsb();
 101a69c:	f57ff04f 	dsb	sy
 101a6a0:	e3a02a02 	mov	r2, #8192	; 0x2000
 101a6a4:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101a6a8:	e58207b0 	str	r0, [r2, #1968]	; 0x7b0
****************************************************************************/
void Xil_L2CacheStoreLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_CLEAN_PA_OFFSET, adr);
	/* synchronize the processor */
	dsb();
 101a6ac:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a6b0:	e129f003 	msr	CPSR_fc, r3
}
 101a6b4:	e12fff1e 	bx	lr

0101a6b8 <Xil_ICacheInvalidateLine>:
	currmask = mfcpsr();
 101a6b8:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a6bc:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101a6c0:	e129f002 	msr	CPSR_fc, r2
 101a6c4:	e3a02a02 	mov	r2, #8192	; 0x2000
 101a6c8:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101a6cc:	e5820770 	str	r0, [r2, #1904]	; 0x770
	dsb();
 101a6d0:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101a6d4:	e3a02001 	mov	r2, #1
 101a6d8:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 101a6dc:	e3c0001f 	bic	r0, r0, #31
 101a6e0:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 101a6e4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a6e8:	e129f003 	msr	CPSR_fc, r3
}
 101a6ec:	e12fff1e 	bx	lr

0101a6f0 <Xil_ICacheInvalidateRange>:
	currmask = mfcpsr();
 101a6f0:	e10f2000 	mrs	r2, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a6f4:	e38230c0 	orr	r3, r2, #192	; 0xc0
 101a6f8:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 101a6fc:	e3510000 	cmp	r1, #0
 101a700:	0a00000d 	beq	101a73c <Xil_ICacheInvalidateRange+0x4c>
		end = LocalAddr + len;
 101a704:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101a708:	e3a03001 	mov	r3, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101a70c:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101a710:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
		while (LocalAddr < end) {
 101a714:	e1510000 	cmp	r1, r0
 101a718:	9a000007 	bls	101a73c <Xil_ICacheInvalidateRange+0x4c>
		*L2CCOffset = LocalAddr;
 101a71c:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a720:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a724:	e5830770 	str	r0, [r3, #1904]	; 0x770
		dsb();
 101a728:	f57ff04f 	dsb	sy
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 101a72c:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 101a730:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101a734:	e1510000 	cmp	r1, r0
 101a738:	8afffff9 	bhi	101a724 <Xil_ICacheInvalidateRange+0x34>
	dsb();
 101a73c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a740:	e129f002 	msr	CPSR_fc, r2
}
 101a744:	e12fff1e 	bx	lr

0101a748 <Xil_L1DCacheInvalidate>:
{
 101a748:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 101a74c:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a750:	e38630c0 	orr	r3, r6, #192	; 0xc0
 101a754:	e129f003 	msr	CPSR_fc, r3
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101a758:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 101a75c:	e3130004 	tst	r3, #4
 101a760:	1a00001e 	bne	101a7e0 <Xil_L1DCacheInvalidate+0x98>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a764:	e3a04000 	mov	r4, #0
 101a768:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 101a76c:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 101a770:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 101a774:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 101a778:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 101a77c:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 101a780:	e1a00380 	lsl	r0, r0, #7
 101a784:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 101a788:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 101a78c:	fa000717 	blx	101c3f0 <__udivsi3>
			Set += (0x00000001U << LineSize);
 101a790:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 101a794:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 101a798:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a79c:	e3500000 	cmp	r0, #0
 101a7a0:	e1a0cf04 	lsl	ip, r4, #30
 101a7a4:	13a03000 	movne	r3, #0
 101a7a8:	11a02003 	movne	r2, r3
 101a7ac:	0a000005 	beq	101a7c8 <Xil_L1DCacheInvalidate+0x80>
			C7Reg = Way | Set;
 101a7b0:	e182100c 	orr	r1, r2, ip
			asm_cp15_inval_dc_line_sw(C7Reg);
 101a7b4:	ee071f56 	mcr	15, 0, r1, cr7, cr6, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a7b8:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 101a7bc:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a7c0:	e1500003 	cmp	r0, r3
 101a7c4:	1afffff9 	bne	101a7b0 <Xil_L1DCacheInvalidate+0x68>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 101a7c8:	e1550004 	cmp	r5, r4
 101a7cc:	e2844001 	add	r4, r4, #1
 101a7d0:	1afffff1 	bne	101a79c <Xil_L1DCacheInvalidate+0x54>
	dsb();
 101a7d4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a7d8:	e129f006 	msr	CPSR_fc, r6
}
 101a7dc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	stack_size=stack_start-stack_end;
 101a7e0:	e3011800 	movw	r1, #6144	; 0x1800
 101a7e4:	e3000000 	movw	r0, #0
 101a7e8:	e3400000 	movt	r0, #0
 101a7ec:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 101a7f0:	e0411000 	sub	r1, r1, r0
 101a7f4:	ebffff8c 	bl	101a62c <Xil_DCacheFlushRange>
 101a7f8:	eaffffd9 	b	101a764 <Xil_L1DCacheInvalidate+0x1c>

0101a7fc <Xil_L1DCacheEnable>:
{
 101a7fc:	e92d4010 	push	{r4, lr}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101a800:	ee114f10 	mrc	15, 0, r4, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 101a804:	e3140004 	tst	r4, #4
 101a808:	18bd8010 	popne	{r4, pc}
	Xil_L1DCacheInvalidate();
 101a80c:	ebffffcd 	bl	101a748 <Xil_L1DCacheInvalidate>
	CtrlReg |= (XREG_CP15_CONTROL_C_BIT);
 101a810:	e3844004 	orr	r4, r4, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101a814:	ee014f10 	mcr	15, 0, r4, cr1, cr0, {0}
}
 101a818:	e8bd8010 	pop	{r4, pc}

0101a81c <Xil_L1DCacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a81c:	e3a03000 	mov	r3, #0
 101a820:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a824:	e3c0001f 	bic	r0, r0, #31
 101a828:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 101a82c:	f57ff04f 	dsb	sy
}
 101a830:	e12fff1e 	bx	lr

0101a834 <Xil_L1DCacheInvalidateRange>:
	currmask = mfcpsr();
 101a834:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a838:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101a83c:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 101a840:	e3510000 	cmp	r1, #0
 101a844:	0a000009 	beq	101a870 <Xil_L1DCacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 101a848:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 101a84c:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101a850:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 101a854:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 101a858:	e1510000 	cmp	r1, r0
 101a85c:	9a000003 	bls	101a870 <Xil_L1DCacheInvalidateRange+0x3c>
			asm_cp15_inval_dc_line_mva_poc(LocalAddr);
 101a860:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			LocalAddr += cacheline;
 101a864:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101a868:	e1510000 	cmp	r1, r0
 101a86c:	8afffffb 	bhi	101a860 <Xil_L1DCacheInvalidateRange+0x2c>
	dsb();
 101a870:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a874:	e129f003 	msr	CPSR_fc, r3
}
 101a878:	e12fff1e 	bx	lr

0101a87c <Xil_L1DCacheFlush>:
{
 101a87c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 101a880:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a884:	e38630c0 	orr	r3, r6, #192	; 0xc0
 101a888:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 101a88c:	e3a04000 	mov	r4, #0
 101a890:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 101a894:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 101a898:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 101a89c:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 101a8a0:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 101a8a4:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 101a8a8:	e1a00380 	lsl	r0, r0, #7
 101a8ac:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 101a8b0:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 101a8b4:	fa0006cd 	blx	101c3f0 <__udivsi3>
			Set += (0x00000001U << LineSize);
 101a8b8:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 101a8bc:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 101a8c0:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a8c4:	e3500000 	cmp	r0, #0
 101a8c8:	e1a0cf04 	lsl	ip, r4, #30
 101a8cc:	13a03000 	movne	r3, #0
 101a8d0:	11a02003 	movne	r2, r3
 101a8d4:	0a000005 	beq	101a8f0 <Xil_L1DCacheFlush+0x74>
			C7Reg = Way | Set;
 101a8d8:	e182100c 	orr	r1, r2, ip
			asm_cp15_clean_inval_dc_line_sw(C7Reg);
 101a8dc:	ee071f5e 	mcr	15, 0, r1, cr7, cr14, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a8e0:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 101a8e4:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 101a8e8:	e1500003 	cmp	r0, r3
 101a8ec:	1afffff9 	bne	101a8d8 <Xil_L1DCacheFlush+0x5c>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 101a8f0:	e1550004 	cmp	r5, r4
 101a8f4:	e2844001 	add	r4, r4, #1
 101a8f8:	1afffff1 	bne	101a8c4 <Xil_L1DCacheFlush+0x48>
	dsb();
 101a8fc:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a900:	e129f006 	msr	CPSR_fc, r6
}
 101a904:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0101a908 <Xil_L1DCacheDisable>:
{
 101a908:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheFlush();
 101a90c:	ebffffda 	bl	101a87c <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101a910:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 101a914:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101a918:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 101a91c:	e8bd8010 	pop	{r4, pc}

0101a920 <Xil_DCacheFlush>:
{
 101a920:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 101a924:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a928:	e38430c0 	orr	r3, r4, #192	; 0xc0
 101a92c:	e129f003 	msr	CPSR_fc, r3
	Xil_L1DCacheFlush();
 101a930:	ebffffd1 	bl	101a87c <Xil_L1DCacheFlush>
 101a934:	e3a02a02 	mov	r2, #8192	; 0x2000
 101a938:	e3a01003 	mov	r1, #3
 101a93c:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101a940:	e30f3fff 	movw	r3, #65535	; 0xffff
 101a944:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 101a948:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 101a94c:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 101a950:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 101a954:	e3530000 	cmp	r3, #0
 101a958:	1afffffb 	bne	101a94c <Xil_DCacheFlush+0x2c>
	*LocalAddr = Value;
 101a95c:	e3a03a02 	mov	r3, #8192	; 0x2000
 101a960:	e3a02000 	mov	r2, #0
 101a964:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101a968:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101a96c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 101a970:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a974:	e129f004 	msr	CPSR_fc, r4
}
 101a978:	e8bd8010 	pop	{r4, pc}

0101a97c <Xil_L1DCacheFlushLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a97c:	e3a03000 	mov	r3, #0
 101a980:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a984:	e3c0001f 	bic	r0, r0, #31
 101a988:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 101a98c:	f57ff04f 	dsb	sy
}
 101a990:	e12fff1e 	bx	lr

0101a994 <Xil_L1DCacheFlushRange>:
	currmask = mfcpsr();
 101a994:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101a998:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101a99c:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 101a9a0:	e3510000 	cmp	r1, #0
 101a9a4:	0a000009 	beq	101a9d0 <Xil_L1DCacheFlushRange+0x3c>
		end = LocalAddr + len;
 101a9a8:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a9ac:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101a9b0:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a9b4:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 101a9b8:	e1510000 	cmp	r1, r0
 101a9bc:	9a000003 	bls	101a9d0 <Xil_L1DCacheFlushRange+0x3c>
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 101a9c0:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			LocalAddr += cacheline;
 101a9c4:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101a9c8:	e1510000 	cmp	r1, r0
 101a9cc:	8afffffb 	bhi	101a9c0 <Xil_L1DCacheFlushRange+0x2c>
	dsb();
 101a9d0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101a9d4:	e129f003 	msr	CPSR_fc, r3
}
 101a9d8:	e12fff1e 	bx	lr

0101a9dc <Xil_L1DCacheStoreLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 101a9dc:	e3a03000 	mov	r3, #0
 101a9e0:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 101a9e4:	e3c0001f 	bic	r0, r0, #31
 101a9e8:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
	dsb();
 101a9ec:	f57ff04f 	dsb	sy
}
 101a9f0:	e12fff1e 	bx	lr

0101a9f4 <Xil_L1ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101a9f4:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 101a9f8:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 101a9fc:	112fff1e 	bxne	lr
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101aa00:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 101aa04:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101aa08:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 101aa0c:	e12fff1e 	bx	lr

0101aa10 <Xil_L1ICacheDisable>:
	dsb();
 101aa10:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101aa14:	e3a03000 	mov	r3, #0
 101aa18:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101aa1c:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 101aa20:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101aa24:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 101aa28:	e12fff1e 	bx	lr

0101aa2c <Xil_L1ICacheInvalidate>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101aa2c:	e3a03001 	mov	r3, #1
 101aa30:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101aa34:	e3a03000 	mov	r3, #0
 101aa38:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 101aa3c:	f57ff04f 	dsb	sy
}
 101aa40:	e12fff1e 	bx	lr

0101aa44 <Xil_L1ICacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101aa44:	e3a03001 	mov	r3, #1
 101aa48:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 101aa4c:	e3c0001f 	bic	r0, r0, #31
 101aa50:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 101aa54:	f57ff04f 	dsb	sy
}
 101aa58:	e12fff1e 	bx	lr

0101aa5c <Xil_L1ICacheInvalidateRange>:
	currmask = mfcpsr();
 101aa5c:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101aa60:	e38320c0 	orr	r2, r3, #192	; 0xc0
 101aa64:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 101aa68:	e3510000 	cmp	r1, #0
 101aa6c:	0a000009 	beq	101aa98 <Xil_L1ICacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 101aa70:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101aa74:	e3a02001 	mov	r2, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101aa78:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101aa7c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 101aa80:	e1510000 	cmp	r1, r0
 101aa84:	9a000003 	bls	101aa98 <Xil_L1ICacheInvalidateRange+0x3c>
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 101aa88:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 101aa8c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101aa90:	e1510000 	cmp	r1, r0
 101aa94:	8afffffb 	bhi	101aa88 <Xil_L1ICacheInvalidateRange+0x2c>
	dsb();
 101aa98:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101aa9c:	e129f003 	msr	CPSR_fc, r3
}
 101aaa0:	e12fff1e 	bx	lr

0101aaa4 <Xil_L2CacheDisable>:
	return *(volatile u32 *) Addr;
 101aaa4:	e3a03a02 	mov	r3, #8192	; 0x2000
 101aaa8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101aaac:	e5932100 	ldr	r2, [r3, #256]	; 0x100
    if((L2CCReg & 0x1U) != 0U) {
 101aab0:	e3120001 	tst	r2, #1
 101aab4:	012fff1e 	bxeq	lr
	*LocalAddr = Value;
 101aab8:	e30f2fff 	movw	r2, #65535	; 0xffff
 101aabc:	e3a01003 	mov	r1, #3
 101aac0:	e5831f40 	str	r1, [r3, #3904]	; 0xf40
 101aac4:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 101aac8:	e59327fc 	ldr	r2, [r3, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 101aacc:	e6ff2072 	uxth	r2, r2
	while(ResultL2Cache != (u32)0U) {
 101aad0:	e3520000 	cmp	r2, #0
 101aad4:	0a000004 	beq	101aaec <Xil_L2CacheDisable+0x48>
 101aad8:	e1a02003 	mov	r2, r3
 101aadc:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
		ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 101aae0:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 101aae4:	e3530000 	cmp	r3, #0
 101aae8:	1afffffb 	bne	101aadc <Xil_L2CacheDisable+0x38>
	*LocalAddr = Value;
 101aaec:	e3a03a02 	mov	r3, #8192	; 0x2000
 101aaf0:	e3a02000 	mov	r2, #0
 101aaf4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101aaf8:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101aafc:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 101ab00:	f57ff04f 	dsb	sy
	return *(volatile u32 *) Addr;
 101ab04:	e5932100 	ldr	r2, [r3, #256]	; 0x100
	    Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 101ab08:	e3c22001 	bic	r2, r2, #1
	*LocalAddr = Value;
 101ab0c:	e5832100 	str	r2, [r3, #256]	; 0x100
		dsb();
 101ab10:	f57ff04f 	dsb	sy
}
 101ab14:	e12fff1e 	bx	lr

0101ab18 <Xil_DCacheDisable>:
{
 101ab18:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 101ab1c:	ebffffe0 	bl	101aaa4 <Xil_L2CacheDisable>
	Xil_L1DCacheFlush();
 101ab20:	ebffff55 	bl	101a87c <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101ab24:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 101ab28:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101ab2c:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 101ab30:	e8bd8010 	pop	{r4, pc}

0101ab34 <Xil_ICacheDisable>:
{
 101ab34:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 101ab38:	ebffffd9 	bl	101aaa4 <Xil_L2CacheDisable>
	dsb();
 101ab3c:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101ab40:	e3a03000 	mov	r3, #0
 101ab44:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101ab48:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 101ab4c:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101ab50:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 101ab54:	e8bd8010 	pop	{r4, pc}

0101ab58 <Xil_L2CacheInvalidate>:
	return *(volatile u32 *) Addr;
 101ab58:	e3a03a02 	mov	r3, #8192	; 0x2000
{
 101ab5c:	e92d4010 	push	{r4, lr}
 101ab60:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ab64:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) != 0U) {
 101ab68:	e3130001 	tst	r3, #1
 101ab6c:	1a00000d 	bne	101aba8 <Xil_L2CacheInvalidate+0x50>
	*LocalAddr = Value;
 101ab70:	e3a02a02 	mov	r2, #8192	; 0x2000
 101ab74:	e30f3fff 	movw	r3, #65535	; 0xffff
 101ab78:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101ab7c:	e582377c 	str	r3, [r2, #1916]	; 0x77c
	return *(volatile u32 *) Addr;
 101ab80:	e592377c 	ldr	r3, [r2, #1916]	; 0x77c
	ResultDCache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_WAY_OFFSET)
 101ab84:	e6ff3073 	uxth	r3, r3
	while(ResultDCache != (u32)0U) {
 101ab88:	e3530000 	cmp	r3, #0
 101ab8c:	1afffffb 	bne	101ab80 <Xil_L2CacheInvalidate+0x28>
	*LocalAddr = Value;
 101ab90:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ab94:	e3a02000 	mov	r2, #0
 101ab98:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ab9c:	e5832730 	str	r2, [r3, #1840]	; 0x730
	dsb();
 101aba0:	f57ff04f 	dsb	sy
}
 101aba4:	e8bd8010 	pop	{r4, pc}
	stack_size=stack_start-stack_end;
 101aba8:	e3011800 	movw	r1, #6144	; 0x1800
 101abac:	e3000000 	movw	r0, #0
 101abb0:	e3400000 	movt	r0, #0
 101abb4:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 101abb8:	e0411000 	sub	r1, r1, r0
 101abbc:	ebfffe9a 	bl	101a62c <Xil_DCacheFlushRange>
 101abc0:	eaffffea 	b	101ab70 <Xil_L2CacheInvalidate+0x18>

0101abc4 <Xil_DCacheInvalidate>:
{
 101abc4:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 101abc8:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101abcc:	e38430c0 	orr	r3, r4, #192	; 0xc0
 101abd0:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 101abd4:	ebffffdf 	bl	101ab58 <Xil_L2CacheInvalidate>
	Xil_L1DCacheInvalidate();
 101abd8:	ebfffeda 	bl	101a748 <Xil_L1DCacheInvalidate>
	mtcpsr(currmask);
 101abdc:	e129f004 	msr	CPSR_fc, r4
}
 101abe0:	e8bd8010 	pop	{r4, pc}

0101abe4 <Xil_ICacheInvalidate>:
{
 101abe4:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 101abe8:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101abec:	e38430c0 	orr	r3, r4, #192	; 0xc0
 101abf0:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 101abf4:	ebffffd7 	bl	101ab58 <Xil_L2CacheInvalidate>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 101abf8:	e3a03001 	mov	r3, #1
 101abfc:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101ac00:	e3a03000 	mov	r3, #0
 101ac04:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 101ac08:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101ac0c:	e129f004 	msr	CPSR_fc, r4
}
 101ac10:	e8bd8010 	pop	{r4, pc}

0101ac14 <Xil_L2CacheEnable.part.0>:
void Xil_L2CacheEnable(void)
 101ac14:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 101ac18:	e3a04a02 	mov	r4, #8192	; 0x2000
 101ac1c:	e34f48f0 	movt	r4, #63728	; 0xf8f0
	*LocalAddr = Value;
 101ac20:	e3001111 	movw	r1, #273	; 0x111
 101ac24:	e3002121 	movw	r2, #289	; 0x121
	return *(volatile u32 *) Addr;
 101ac28:	e5943104 	ldr	r3, [r4, #260]	; 0x104
		L2CCReg &= XPS_L2CC_AUX_REG_ZERO_MASK;
 101ac2c:	e3c3380e 	bic	r3, r3, #917504	; 0xe0000
		L2CCReg |= XPS_L2CC_AUX_REG_DEFAULT_MASK;
 101ac30:	e3833472 	orr	r3, r3, #1912602624	; 0x72000000
 101ac34:	e3833836 	orr	r3, r3, #3538944	; 0x360000
	*LocalAddr = Value;
 101ac38:	e5843104 	str	r3, [r4, #260]	; 0x104
 101ac3c:	e5841108 	str	r1, [r4, #264]	; 0x108
 101ac40:	e584210c 	str	r2, [r4, #268]	; 0x10c
	return *(volatile u32 *) Addr;
 101ac44:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	*LocalAddr = Value;
 101ac48:	e5843220 	str	r3, [r4, #544]	; 0x220
		Xil_L2CacheInvalidate();
 101ac4c:	ebffffc1 	bl	101ab58 <Xil_L2CacheInvalidate>
	return *(volatile u32 *) Addr;
 101ac50:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	*LocalAddr = Value;
 101ac54:	e3a02000 	mov	r2, #0
		Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 101ac58:	e3833001 	orr	r3, r3, #1
 101ac5c:	e5843100 	str	r3, [r4, #256]	; 0x100
 101ac60:	e5842730 	str	r2, [r4, #1840]	; 0x730
	    dsb();
 101ac64:	f57ff04f 	dsb	sy
}
 101ac68:	e8bd8010 	pop	{r4, pc}

0101ac6c <Xil_L2CacheEnable>:
	return *(volatile u32 *) Addr;
 101ac6c:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ac70:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ac74:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 101ac78:	e3130001 	tst	r3, #1
 101ac7c:	112fff1e 	bxne	lr
 101ac80:	eaffffe3 	b	101ac14 <Xil_L2CacheEnable.part.0>

0101ac84 <Xil_DCacheEnable>:
{
 101ac84:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheEnable();
 101ac88:	ebfffedb 	bl	101a7fc <Xil_L1DCacheEnable>
 101ac8c:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ac90:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ac94:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 101ac98:	e3130001 	tst	r3, #1
 101ac9c:	18bd8010 	popne	{r4, pc}
}
 101aca0:	e8bd4010 	pop	{r4, lr}
 101aca4:	eaffffda 	b	101ac14 <Xil_L2CacheEnable.part.0>

0101aca8 <Xil_ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 101aca8:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 101acac:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 101acb0:	1a000002 	bne	101acc0 <Xil_ICacheEnable+0x18>
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 101acb4:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 101acb8:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 101acbc:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
 101acc0:	e3a03a02 	mov	r3, #8192	; 0x2000
 101acc4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101acc8:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 101accc:	e3130001 	tst	r3, #1
 101acd0:	112fff1e 	bxne	lr
 101acd4:	eaffffce 	b	101ac14 <Xil_L2CacheEnable.part.0>

0101acd8 <Xil_L2CacheInvalidateLine>:
	*LocalAddr = Value;
 101acd8:	e3a03a02 	mov	r3, #8192	; 0x2000
 101acdc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ace0:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 101ace4:	f57ff04f 	dsb	sy
}
 101ace8:	e12fff1e 	bx	lr

0101acec <Xil_L2CacheInvalidateRange>:
	currmask = mfcpsr();
 101acec:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101acf0:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 101acf4:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 101acf8:	e3510000 	cmp	r1, #0
 101acfc:	0a000011 	beq	101ad48 <Xil_L2CacheInvalidateRange+0x5c>
		end = LocalAddr + len;
 101ad00:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101ad04:	e3c0001f 	bic	r0, r0, #31
 101ad08:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 101ad0c:	e1510000 	cmp	r1, r0
 101ad10:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ad14:	e3a02003 	mov	r2, #3
 101ad18:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 101ad1c:	9a000005 	bls	101ad38 <Xil_L2CacheInvalidateRange+0x4c>
 101ad20:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 101ad24:	e5830770 	str	r0, [r3, #1904]	; 0x770
			LocalAddr += cacheline;
 101ad28:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101ad2c:	e1510000 	cmp	r1, r0
 101ad30:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101ad34:	8afffffa 	bhi	101ad24 <Xil_L2CacheInvalidateRange+0x38>
 101ad38:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ad3c:	e3a02000 	mov	r2, #0
 101ad40:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ad44:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 101ad48:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101ad4c:	e129f00c 	msr	CPSR_fc, ip
}
 101ad50:	e12fff1e 	bx	lr

0101ad54 <Xil_L2CacheFlush>:
 101ad54:	e3a02a02 	mov	r2, #8192	; 0x2000
 101ad58:	e3a01003 	mov	r1, #3
 101ad5c:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 101ad60:	e30f3fff 	movw	r3, #65535	; 0xffff
 101ad64:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 101ad68:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 101ad6c:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 101ad70:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 101ad74:	e3530000 	cmp	r3, #0
 101ad78:	1afffffb 	bne	101ad6c <Xil_L2CacheFlush+0x18>
	*LocalAddr = Value;
 101ad7c:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ad80:	e3a02000 	mov	r2, #0
 101ad84:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ad88:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101ad8c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 101ad90:	f57ff04f 	dsb	sy
}
 101ad94:	e12fff1e 	bx	lr

0101ad98 <Xil_L2CacheFlushLine>:
 101ad98:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ad9c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ada0:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 101ada4:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 101ada8:	f57ff04f 	dsb	sy
}
 101adac:	e12fff1e 	bx	lr

0101adb0 <Xil_L2CacheFlushRange>:
	currmask = mfcpsr();
 101adb0:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 101adb4:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 101adb8:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 101adbc:	e3510000 	cmp	r1, #0
 101adc0:	0a000011 	beq	101ae0c <Xil_L2CacheFlushRange+0x5c>
		end = LocalAddr + len;
 101adc4:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 101adc8:	e3c0001f 	bic	r0, r0, #31
 101adcc:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 101add0:	e1510000 	cmp	r1, r0
 101add4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101add8:	e3a02003 	mov	r2, #3
 101addc:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 101ade0:	9a000005 	bls	101adfc <Xil_L2CacheFlushRange+0x4c>
 101ade4:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 101ade8:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 101adec:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 101adf0:	e1510000 	cmp	r1, r0
 101adf4:	e5832730 	str	r2, [r3, #1840]	; 0x730
 101adf8:	8afffffa 	bhi	101ade8 <Xil_L2CacheFlushRange+0x38>
 101adfc:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ae00:	e3a02000 	mov	r2, #0
 101ae04:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ae08:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 101ae0c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 101ae10:	e129f00c 	msr	CPSR_fc, ip
}
 101ae14:	e12fff1e 	bx	lr

0101ae18 <Xil_L2CacheStoreLine>:
 101ae18:	e3a03a02 	mov	r3, #8192	; 0x2000
 101ae1c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101ae20:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	dsb();
 101ae24:	f57ff04f 	dsb	sy
}
 101ae28:	e12fff1e 	bx	lr

0101ae2c <outbyte>:
#ifdef __cplusplus
}
#endif 

void outbyte(char c) {
	 XUartPs_SendByte(STDOUT_BASEADDRESS, c);
 101ae2c:	e1a01000 	mov	r1, r0
 101ae30:	e3a00a01 	mov	r0, #4096	; 0x1000
 101ae34:	e34e0000 	movt	r0, #57344	; 0xe000
 101ae38:	ea0003da 	b	101bda8 <XUartPs_SendByte>

0101ae3c <XGetPlatform_Info>:
#elif (__microblaze__)
	return XPLAT_MICROBLAZE;
#else
	return XPLAT_ZYNQ;
#endif
}
 101ae3c:	e3a00004 	mov	r0, #4
 101ae40:	e12fff1e 	bx	lr

0101ae44 <getnum>:
/*                                                   */
/* This routine gets a number from the format        */
/* string.                                           */
/*                                                   */
static s32 getnum( charptr* linep)
{
 101ae44:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 101ae48:	e1a07000 	mov	r7, r0
    s32 n;
    s32 ResultIsDigit = 0;
    charptr cptr;
    n = 0;
    cptr = *linep;
 101ae4c:	e5906000 	ldr	r6, [r0]
	if(cptr != NULL){
 101ae50:	e3560000 	cmp	r6, #0
 101ae54:	0a00001b 	beq	101aec8 <getnum+0x84>
		ResultIsDigit = isdigit(((s32)*cptr));
 101ae58:	fa000b41 	blx	101db64 <__locale_ctype_ptr>
 101ae5c:	e5d63000 	ldrb	r3, [r6]
 101ae60:	e0800003 	add	r0, r0, r3
	}
    while (ResultIsDigit != 0) {
 101ae64:	e5d05001 	ldrb	r5, [r0, #1]
 101ae68:	e2155004 	ands	r5, r5, #4
 101ae6c:	0a000012 	beq	101aebc <getnum+0x78>
 101ae70:	e2864001 	add	r4, r6, #1
 101ae74:	e3a05000 	mov	r5, #0
		if(cptr != NULL){
 101ae78:	e3540001 	cmp	r4, #1
 101ae7c:	0a000013 	beq	101aed0 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
			cptr += 1;
			if(cptr != NULL){
 101ae80:	e3540000 	cmp	r4, #0
			cptr += 1;
 101ae84:	e1a06004 	mov	r6, r4
			if(cptr != NULL){
 101ae88:	0a000010 	beq	101aed0 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
 101ae8c:	e5543001 	ldrb	r3, [r4, #-1]
 101ae90:	e0855105 	add	r5, r5, r5, lsl #2
 101ae94:	e2844001 	add	r4, r4, #1
 101ae98:	e2433030 	sub	r3, r3, #48	; 0x30
 101ae9c:	e0835085 	add	r5, r3, r5, lsl #1
				ResultIsDigit = isdigit(((s32)*cptr));
 101aea0:	fa000b2f 	blx	101db64 <__locale_ctype_ptr>
			}
		}
		ResultIsDigit = isdigit(((s32)*cptr));
 101aea4:	fa000b2e 	blx	101db64 <__locale_ctype_ptr>
 101aea8:	e5d63000 	ldrb	r3, [r6]
 101aeac:	e0800003 	add	r0, r0, r3
    while (ResultIsDigit != 0) {
 101aeb0:	e5d03001 	ldrb	r3, [r0, #1]
 101aeb4:	e3130004 	tst	r3, #4
 101aeb8:	1affffee 	bne	101ae78 <getnum+0x34>
	}
    *linep = ((charptr )(cptr));
 101aebc:	e5876000 	str	r6, [r7]
    return(n);
}
 101aec0:	e1a00005 	mov	r0, r5
 101aec4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 101aec8:	e1a05006 	mov	r5, r6
 101aecc:	eafffffa 	b	101aebc <getnum+0x78>
		ResultIsDigit = isdigit(((s32)*cptr));
 101aed0:	fa000b23 	blx	101db64 <__locale_ctype_ptr>
 101aed4:	e3a03000 	mov	r3, #0
 101aed8:	e5d33000 	ldrb	r3, [r3]
 101aedc:	e7f000f0 	udf	#0

0101aee0 <padding.part.0>:
static void padding( const s32 l_flag, const struct params_s *par)
 101aee0:	e92d4070 	push	{r4, r5, r6, lr}
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101aee4:	e5903004 	ldr	r3, [r0, #4]
 101aee8:	e5904000 	ldr	r4, [r0]
 101aeec:	e1540003 	cmp	r4, r3
 101aef0:	a8bd8070 	popge	{r4, r5, r6, pc}
 101aef4:	e1a05000 	mov	r5, r0
            outbyte( par->pad_character);
 101aef8:	e5d5000c 	ldrb	r0, [r5, #12]
        for (; i<(par->num1); i++) {
 101aefc:	e2844001 	add	r4, r4, #1
            outbyte( par->pad_character);
 101af00:	ebffffc9 	bl	101ae2c <outbyte>
        for (; i<(par->num1); i++) {
 101af04:	e5953004 	ldr	r3, [r5, #4]
 101af08:	e1540003 	cmp	r4, r3
 101af0c:	bafffff9 	blt	101aef8 <padding.part.0+0x18>
 101af10:	e8bd8070 	pop	{r4, r5, r6, pc}

0101af14 <outnum>:
{
 101af14:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const char8 digits[] = "0123456789ABCDEF";
 101af18:	e30d488c 	movw	r4, #55436	; 0xd88c
 101af1c:	e3404106 	movt	r4, #262	; 0x106
{
 101af20:	e1a05000 	mov	r5, r0
 101af24:	e1a08001 	mov	r8, r1
 101af28:	e1a07002 	mov	r7, r2
    const char8 digits[] = "0123456789ABCDEF";
 101af2c:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
{
 101af30:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    const char8 digits[] = "0123456789ABCDEF";
 101af34:	e28d9004 	add	r9, sp, #4
 101af38:	e28d6018 	add	r6, sp, #24
 101af3c:	e28dc017 	add	ip, sp, #23
 101af40:	e28de037 	add	lr, sp, #55	; 0x37
 101af44:	e5944000 	ldr	r4, [r4]
 101af48:	e8a9000f 	stmia	r9!, {r0, r1, r2, r3}
	outbuf[i] = '0';
 101af4c:	e3a03030 	mov	r3, #48	; 0x30
    const char8 digits[] = "0123456789ABCDEF";
 101af50:	e5c94000 	strb	r4, [r9]
	outbuf[i] = '0';
 101af54:	e5ec3001 	strb	r3, [ip, #1]!
    for(i = 0; i<32; i++) {
 101af58:	e15c000e 	cmp	ip, lr
 101af5c:	1afffffc 	bne	101af54 <outnum+0x40>
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 101af60:	e5973018 	ldr	r3, [r7, #24]
 101af64:	e3530000 	cmp	r3, #0
 101af68:	1a000039 	bne	101b054 <outnum+0x140>
 101af6c:	e1a03fa5 	lsr	r3, r5, #31
 101af70:	e358000a 	cmp	r8, #10
 101af74:	13a03000 	movne	r3, #0
 101af78:	02033001 	andeq	r3, r3, #1
 101af7c:	e3530000 	cmp	r3, #0
		num =(-(n));
 101af80:	12655000 	rsbne	r5, r5, #0
        negative = 1;
 101af84:	13a0b001 	movne	fp, #1
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 101af88:	0a000031 	beq	101b054 <outnum+0x140>
        negative = 0;
 101af8c:	e1a09006 	mov	r9, r6
    i = 0;
 101af90:	e3a0a000 	mov	sl, #0
 101af94:	ea000000 	b	101af9c <outnum+0x88>
		i++;
 101af98:	e1a0a004 	mov	sl, r4
		outbuf[i] = digits[(num % base)];
 101af9c:	e1a00005 	mov	r0, r5
 101afa0:	e1a01008 	mov	r1, r8
 101afa4:	fa0005a8 	blx	101c64c <__aeabi_uidivmod>
 101afa8:	e28d3038 	add	r3, sp, #56	; 0x38
    } while (num > 0);
 101afac:	e1550008 	cmp	r5, r8
		outbuf[i] = digits[(num % base)];
 101afb0:	e0831001 	add	r1, r3, r1
		i++;
 101afb4:	e28a4001 	add	r4, sl, #1
		outbuf[i] = digits[(num % base)];
 101afb8:	e5513034 	ldrb	r3, [r1, #-52]	; 0xffffffcc
		num /= base;
 101afbc:	e1a05000 	mov	r5, r0
		i++;
 101afc0:	e1a02004 	mov	r2, r4
		outbuf[i] = digits[(num % base)];
 101afc4:	e4c93001 	strb	r3, [r9], #1
    } while (num > 0);
 101afc8:	2afffff2 	bcs	101af98 <outnum+0x84>
    if (negative != 0) {
 101afcc:	e35b0000 	cmp	fp, #0
 101afd0:	0a000005 	beq	101afec <outnum+0xd8>
		outbuf[i] = '-';
 101afd4:	e28d3038 	add	r3, sp, #56	; 0x38
		i++;
 101afd8:	e28a2002 	add	r2, sl, #2
		outbuf[i] = '-';
 101afdc:	e0833004 	add	r3, r3, r4
 101afe0:	e2844001 	add	r4, r4, #1
 101afe4:	e3a0102d 	mov	r1, #45	; 0x2d
 101afe8:	e5431020 	strb	r1, [r3, #-32]	; 0xffffffe0
    outbuf[i] = '\0';
 101afec:	e28d3038 	add	r3, sp, #56	; 0x38
    par->len = (s32)strlen(outbuf);
 101aff0:	e1a00006 	mov	r0, r6
    outbuf[i] = '\0';
 101aff4:	e0832002 	add	r2, r3, r2
 101aff8:	e3a03000 	mov	r3, #0
 101affc:	e5423020 	strb	r3, [r2, #-32]	; 0xffffffe0
    par->len = (s32)strlen(outbuf);
 101b000:	fa0012fe 	blx	101fc00 <strlen>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101b004:	e1c721d0 	ldrd	r2, [r7, #16]
    par->len = (s32)strlen(outbuf);
 101b008:	e5870000 	str	r0, [r7]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101b00c:	e16f3f13 	clz	r3, r3
 101b010:	e3520000 	cmp	r2, #0
 101b014:	e1a032a3 	lsr	r3, r3, #5
 101b018:	03a03000 	moveq	r3, #0
 101b01c:	e3530000 	cmp	r3, #0
 101b020:	1a00000d 	bne	101b05c <outnum+0x148>
 101b024:	e0864004 	add	r4, r6, r4
	outbyte( outbuf[i] );
 101b028:	e5740001 	ldrb	r0, [r4, #-1]!
 101b02c:	ebffff7e 	bl	101ae2c <outbyte>
    while (&outbuf[i] >= outbuf) {
 101b030:	e1540006 	cmp	r4, r6
 101b034:	1afffffb 	bne	101b028 <outnum+0x114>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101b038:	e5972014 	ldr	r2, [r7, #20]
 101b03c:	e5973010 	ldr	r3, [r7, #16]
 101b040:	e3520000 	cmp	r2, #0
 101b044:	13530000 	cmpne	r3, #0
 101b048:	1a000006 	bne	101b068 <outnum+0x154>
}
 101b04c:	e28dd03c 	add	sp, sp, #60	; 0x3c
 101b050:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        negative = 0;
 101b054:	e3a0b000 	mov	fp, #0
 101b058:	eaffffcb 	b	101af8c <outnum+0x78>
 101b05c:	e1a00007 	mov	r0, r7
 101b060:	ebffff9e 	bl	101aee0 <padding.part.0>
 101b064:	eaffffee 	b	101b024 <outnum+0x110>
 101b068:	e1a00007 	mov	r0, r7
}
 101b06c:	e28dd03c 	add	sp, sp, #60	; 0x3c
 101b070:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101b074:	eaffff99 	b	101aee0 <padding.part.0>

0101b078 <xil_printf>:
void xil_printf( const char8 *ctrl1, ...){
	XPVXenConsole_Printf(ctrl1);
}
#else
void xil_printf( const char8 *ctrl1, ...)
{
 101b078:	e92d000f 	push	{r0, r1, r2, r3}
 101b07c:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 101b080:	e24dd02c 	sub	sp, sp, #44	; 0x2c
        /* initialize all the flags for this format.   */
        dot_flag = 0;
#if defined (__aarch64__) || defined (__arch64__)
		long_flag = 0;
#endif
        par.unsigned_flag = 0;
 101b084:	e3a04000 	mov	r4, #0
		par.left_flag = 0;
		par.do_padding = 0;
        par.pad_character = ' ';
 101b088:	e3a06020 	mov	r6, #32
        par.num2=32767;
 101b08c:	e3075fff 	movw	r5, #32767	; 0x7fff
    va_start( argp, ctrl1);
 101b090:	e28d204c 	add	r2, sp, #76	; 0x4c
{
 101b094:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
    va_start( argp, ctrl1);
 101b098:	e58d2004 	str	r2, [sp, #4]
    char8 *ctrl = (char8 *)ctrl1;
 101b09c:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 101b0a0:	e3530000 	cmp	r3, #0
 101b0a4:	0a00000a 	beq	101b0d4 <xil_printf+0x5c>
 101b0a8:	e5d30000 	ldrb	r0, [r3]
 101b0ac:	e3500000 	cmp	r0, #0
 101b0b0:	0a000007 	beq	101b0d4 <xil_printf+0x5c>
        if (*ctrl != '%') {
 101b0b4:	e3500025 	cmp	r0, #37	; 0x25
 101b0b8:	0a000009 	beq	101b0e4 <xil_printf+0x6c>
            outbyte(*ctrl);
 101b0bc:	ebffff5a 	bl	101ae2c <outbyte>
			ctrl += 1;
 101b0c0:	e59d3008 	ldr	r3, [sp, #8]
 101b0c4:	e2833001 	add	r3, r3, #1
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 101b0c8:	e3530000 	cmp	r3, #0
			ctrl += 1;
 101b0cc:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 101b0d0:	1afffff4 	bne	101b0a8 <xil_printf+0x30>
                continue;
        }
        goto try_next;
    }
    va_end( argp);
}
 101b0d4:	e28dd02c 	add	sp, sp, #44	; 0x2c
 101b0d8:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 101b0dc:	e28dd010 	add	sp, sp, #16
 101b0e0:	e12fff1e 	bx	lr
        dot_flag = 0;
 101b0e4:	e3a08000 	mov	r8, #0
        par.unsigned_flag = 0;
 101b0e8:	e58d4024 	str	r4, [sp, #36]	; 0x24
		par.left_flag = 0;
 101b0ec:	e58d4020 	str	r4, [sp, #32]
		par.do_padding = 0;
 101b0f0:	e58d401c 	str	r4, [sp, #28]
        par.pad_character = ' ';
 101b0f4:	e5cd6018 	strb	r6, [sp, #24]
		par.num1=0;
 101b0f8:	e1cd41f0 	strd	r4, [sp, #16]
		par.len=0;
 101b0fc:	e58d400c 	str	r4, [sp, #12]
			ctrl += 1;
 101b100:	e2832001 	add	r2, r3, #1
		if(ctrl != NULL) {
 101b104:	e3520000 	cmp	r2, #0
			ctrl += 1;
 101b108:	e58d2008 	str	r2, [sp, #8]
		if(ctrl != NULL) {
 101b10c:	0afffff0 	beq	101b0d4 <xil_printf+0x5c>
			ch = *ctrl;
 101b110:	e5d37001 	ldrb	r7, [r3, #1]
        if (isdigit((s32)ch) != 0) {
 101b114:	fa000a92 	blx	101db64 <__locale_ctype_ptr>
 101b118:	e2879001 	add	r9, r7, #1
 101b11c:	e7d03009 	ldrb	r3, [r0, r9]
 101b120:	e3130004 	tst	r3, #4
 101b124:	0a000016 	beq	101b184 <xil_printf+0x10c>
            if (dot_flag != 0) {
 101b128:	e3580000 	cmp	r8, #0
 101b12c:	1a0000d9 	bne	101b498 <xil_printf+0x420>
				if(ctrl != NULL) {
 101b130:	e59d3008 	ldr	r3, [sp, #8]
                if (ch == '0') {
 101b134:	e3570030 	cmp	r7, #48	; 0x30
                    par.pad_character = '0';
 101b138:	05cd7018 	strbeq	r7, [sp, #24]
				if(ctrl != NULL) {
 101b13c:	e3530000 	cmp	r3, #0
 101b140:	0affffe3 	beq	101b0d4 <xil_printf+0x5c>
			par.num1 = getnum(&ctrl);
 101b144:	e28d0008 	add	r0, sp, #8
 101b148:	ebffff3d 	bl	101ae44 <getnum>
 101b14c:	e59d3008 	ldr	r3, [sp, #8]
                par.do_padding = 1;
 101b150:	e3a02001 	mov	r2, #1
			par.num1 = getnum(&ctrl);
 101b154:	e58d0010 	str	r0, [sp, #16]
                par.do_padding = 1;
 101b158:	e58d201c 	str	r2, [sp, #28]
            if(ctrl != NULL) {
 101b15c:	e3530000 	cmp	r3, #0
 101b160:	0affffdb 	beq	101b0d4 <xil_printf+0x5c>
			ctrl -= 1;
 101b164:	e2433001 	sub	r3, r3, #1
 101b168:	e58d3008 	str	r3, [sp, #8]
		if(ctrl != NULL) {
 101b16c:	e3530000 	cmp	r3, #0
 101b170:	1affffe2 	bne	101b100 <xil_printf+0x88>
}
 101b174:	e28dd02c 	add	sp, sp, #44	; 0x2c
 101b178:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 101b17c:	e28dd010 	add	sp, sp, #16
 101b180:	e12fff1e 	bx	lr
        switch (tolower((s32)ch)) {
 101b184:	fa000a76 	blx	101db64 <__locale_ctype_ptr>
 101b188:	e7d03009 	ldrb	r3, [r0, r9]
 101b18c:	e2033003 	and	r3, r3, #3
 101b190:	e3530001 	cmp	r3, #1
 101b194:	02877020 	addeq	r7, r7, #32
 101b198:	e2477025 	sub	r7, r7, #37	; 0x25
 101b19c:	e3570053 	cmp	r7, #83	; 0x53
 101b1a0:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 101b1a4:	ea00005c 	b	101b31c <xil_printf+0x2a4>
 101b1a8:	0101b3e0 	.word	0x0101b3e0
 101b1ac:	0101b31c 	.word	0x0101b31c
 101b1b0:	0101b31c 	.word	0x0101b31c
 101b1b4:	0101b31c 	.word	0x0101b31c
 101b1b8:	0101b31c 	.word	0x0101b31c
 101b1bc:	0101b31c 	.word	0x0101b31c
 101b1c0:	0101b31c 	.word	0x0101b31c
 101b1c4:	0101b31c 	.word	0x0101b31c
 101b1c8:	0101b3ec 	.word	0x0101b3ec
 101b1cc:	0101b3d4 	.word	0x0101b3d4
 101b1d0:	0101b31c 	.word	0x0101b31c
 101b1d4:	0101b31c 	.word	0x0101b31c
 101b1d8:	0101b31c 	.word	0x0101b31c
 101b1dc:	0101b31c 	.word	0x0101b31c
 101b1e0:	0101b31c 	.word	0x0101b31c
 101b1e4:	0101b31c 	.word	0x0101b31c
 101b1e8:	0101b31c 	.word	0x0101b31c
 101b1ec:	0101b31c 	.word	0x0101b31c
 101b1f0:	0101b31c 	.word	0x0101b31c
 101b1f4:	0101b31c 	.word	0x0101b31c
 101b1f8:	0101b31c 	.word	0x0101b31c
 101b1fc:	0101b31c 	.word	0x0101b31c
 101b200:	0101b31c 	.word	0x0101b31c
 101b204:	0101b31c 	.word	0x0101b31c
 101b208:	0101b31c 	.word	0x0101b31c
 101b20c:	0101b31c 	.word	0x0101b31c
 101b210:	0101b31c 	.word	0x0101b31c
 101b214:	0101b31c 	.word	0x0101b31c
 101b218:	0101b31c 	.word	0x0101b31c
 101b21c:	0101b31c 	.word	0x0101b31c
 101b220:	0101b31c 	.word	0x0101b31c
 101b224:	0101b31c 	.word	0x0101b31c
 101b228:	0101b31c 	.word	0x0101b31c
 101b22c:	0101b31c 	.word	0x0101b31c
 101b230:	0101b31c 	.word	0x0101b31c
 101b234:	0101b31c 	.word	0x0101b31c
 101b238:	0101b31c 	.word	0x0101b31c
 101b23c:	0101b31c 	.word	0x0101b31c
 101b240:	0101b31c 	.word	0x0101b31c
 101b244:	0101b31c 	.word	0x0101b31c
 101b248:	0101b31c 	.word	0x0101b31c
 101b24c:	0101b31c 	.word	0x0101b31c
 101b250:	0101b31c 	.word	0x0101b31c
 101b254:	0101b31c 	.word	0x0101b31c
 101b258:	0101b31c 	.word	0x0101b31c
 101b25c:	0101b31c 	.word	0x0101b31c
 101b260:	0101b31c 	.word	0x0101b31c
 101b264:	0101b31c 	.word	0x0101b31c
 101b268:	0101b31c 	.word	0x0101b31c
 101b26c:	0101b31c 	.word	0x0101b31c
 101b270:	0101b31c 	.word	0x0101b31c
 101b274:	0101b3ac 	.word	0x0101b3ac
 101b278:	0101b31c 	.word	0x0101b31c
 101b27c:	0101b31c 	.word	0x0101b31c
 101b280:	0101b31c 	.word	0x0101b31c
 101b284:	0101b34c 	.word	0x0101b34c
 101b288:	0101b31c 	.word	0x0101b31c
 101b28c:	0101b31c 	.word	0x0101b31c
 101b290:	0101b31c 	.word	0x0101b31c
 101b294:	0101b31c 	.word	0x0101b31c
 101b298:	0101b31c 	.word	0x0101b31c
 101b29c:	0101b31c 	.word	0x0101b31c
 101b2a0:	0101b334 	.word	0x0101b334
 101b2a4:	0101b300 	.word	0x0101b300
 101b2a8:	0101b31c 	.word	0x0101b31c
 101b2ac:	0101b31c 	.word	0x0101b31c
 101b2b0:	0101b31c 	.word	0x0101b31c
 101b2b4:	0101b31c 	.word	0x0101b31c
 101b2b8:	0101b300 	.word	0x0101b300
 101b2bc:	0101b31c 	.word	0x0101b31c
 101b2c0:	0101b31c 	.word	0x0101b31c
 101b2c4:	0101b490 	.word	0x0101b490
 101b2c8:	0101b31c 	.word	0x0101b31c
 101b2cc:	0101b31c 	.word	0x0101b31c
 101b2d0:	0101b31c 	.word	0x0101b31c
 101b2d4:	0101b3ac 	.word	0x0101b3ac
 101b2d8:	0101b31c 	.word	0x0101b31c
 101b2dc:	0101b31c 	.word	0x0101b31c
 101b2e0:	0101b3fc 	.word	0x0101b3fc
 101b2e4:	0101b31c 	.word	0x0101b31c
 101b2e8:	0101b2f8 	.word	0x0101b2f8
 101b2ec:	0101b31c 	.word	0x0101b31c
 101b2f0:	0101b31c 	.word	0x0101b31c
 101b2f4:	0101b3ac 	.word	0x0101b3ac
                par.unsigned_flag = 1;
 101b2f8:	e3a03001 	mov	r3, #1
 101b2fc:	e58d3024 	str	r3, [sp, #36]	; 0x24
                    outnum( va_arg(argp, s32), 10L, &par);
 101b300:	e59d3004 	ldr	r3, [sp, #4]
 101b304:	e28d200c 	add	r2, sp, #12
 101b308:	e3a0100a 	mov	r1, #10
 101b30c:	e283c004 	add	ip, r3, #4
 101b310:	e5930000 	ldr	r0, [r3]
 101b314:	e58dc004 	str	ip, [sp, #4]
 101b318:	ebfffefd 	bl	101af14 <outnum>
			if(ctrl != NULL) {
 101b31c:	e59d3008 	ldr	r3, [sp, #8]
 101b320:	e3530000 	cmp	r3, #0
 101b324:	0affff6a 	beq	101b0d4 <xil_printf+0x5c>
				ctrl += 1;
 101b328:	e2833001 	add	r3, r3, #1
 101b32c:	e58d3008 	str	r3, [sp, #8]
 101b330:	eaffff5a 	b	101b0a0 <xil_printf+0x28>
                outbyte( va_arg( argp, s32));
 101b334:	e59d3004 	ldr	r3, [sp, #4]
 101b338:	e2832004 	add	r2, r3, #4
 101b33c:	e5d30000 	ldrb	r0, [r3]
 101b340:	e58d2004 	str	r2, [sp, #4]
 101b344:	ebfffeb8 	bl	101ae2c <outbyte>
        if(Check == 1) {
 101b348:	eafffff3 	b	101b31c <xil_printf+0x2a4>
                switch (*ctrl) {
 101b34c:	e59d3008 	ldr	r3, [sp, #8]
 101b350:	e5d30000 	ldrb	r0, [r3]
 101b354:	e2403061 	sub	r3, r0, #97	; 0x61
 101b358:	e3530011 	cmp	r3, #17
 101b35c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 101b360:	ea000065 	b	101b4fc <xil_printf+0x484>
 101b364:	0101b4d0 	.word	0x0101b4d0
 101b368:	0101b4fc 	.word	0x0101b4fc
 101b36c:	0101b4fc 	.word	0x0101b4fc
 101b370:	0101b4fc 	.word	0x0101b4fc
 101b374:	0101b4fc 	.word	0x0101b4fc
 101b378:	0101b4fc 	.word	0x0101b4fc
 101b37c:	0101b4fc 	.word	0x0101b4fc
 101b380:	0101b4dc 	.word	0x0101b4dc
 101b384:	0101b4fc 	.word	0x0101b4fc
 101b388:	0101b4fc 	.word	0x0101b4fc
 101b38c:	0101b4fc 	.word	0x0101b4fc
 101b390:	0101b4fc 	.word	0x0101b4fc
 101b394:	0101b4fc 	.word	0x0101b4fc
 101b398:	0101b4e8 	.word	0x0101b4e8
 101b39c:	0101b4fc 	.word	0x0101b4fc
 101b3a0:	0101b4fc 	.word	0x0101b4fc
 101b3a4:	0101b4fc 	.word	0x0101b4fc
 101b3a8:	0101b4b8 	.word	0x0101b4b8
                outnum((s32)va_arg(argp, s32), 16L, &par);
 101b3ac:	e59d3004 	ldr	r3, [sp, #4]
                par.unsigned_flag = 1;
 101b3b0:	e3a01001 	mov	r1, #1
 101b3b4:	e58d1024 	str	r1, [sp, #36]	; 0x24
                outnum((s32)va_arg(argp, s32), 16L, &par);
 101b3b8:	e28d200c 	add	r2, sp, #12
 101b3bc:	e3a01010 	mov	r1, #16
 101b3c0:	e283c004 	add	ip, r3, #4
 101b3c4:	e5930000 	ldr	r0, [r3]
 101b3c8:	e58dc004 	str	ip, [sp, #4]
 101b3cc:	ebfffed0 	bl	101af14 <outnum>
        if(Check == 1) {
 101b3d0:	eaffffd1 	b	101b31c <xil_printf+0x2a4>
 101b3d4:	e59d3008 	ldr	r3, [sp, #8]
                dot_flag = 1;
 101b3d8:	e3a08001 	mov	r8, #1
 101b3dc:	eaffff62 	b	101b16c <xil_printf+0xf4>
                outbyte( '%');
 101b3e0:	e3a00025 	mov	r0, #37	; 0x25
 101b3e4:	ebfffe90 	bl	101ae2c <outbyte>
        if(Check == 1) {
 101b3e8:	eaffffcb 	b	101b31c <xil_printf+0x2a4>
                par.left_flag = 1;
 101b3ec:	e3a02001 	mov	r2, #1
 101b3f0:	e59d3008 	ldr	r3, [sp, #8]
 101b3f4:	e58d2020 	str	r2, [sp, #32]
        if(Check == 1) {
 101b3f8:	eaffff5b 	b	101b16c <xil_printf+0xf4>
                outs( va_arg( argp, char *), &par);
 101b3fc:	e59d3004 	ldr	r3, [sp, #4]
 101b400:	e5937000 	ldr	r7, [r3]
 101b404:	e2833004 	add	r3, r3, #4
 101b408:	e58d3004 	str	r3, [sp, #4]
	if(LocalPtr != NULL) {
 101b40c:	e3570000 	cmp	r7, #0
 101b410:	0a000002 	beq	101b420 <xil_printf+0x3a8>
		par->len = (s32)strlen( LocalPtr);
 101b414:	e1a00007 	mov	r0, r7
 101b418:	fa0011f8 	blx	101fc00 <strlen>
 101b41c:	e58d000c 	str	r0, [sp, #12]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101b420:	e1cd21dc 	ldrd	r2, [sp, #28]
 101b424:	e16f3f13 	clz	r3, r3
 101b428:	e3520000 	cmp	r2, #0
 101b42c:	e1a032a3 	lsr	r3, r3, #5
 101b430:	03a03000 	moveq	r3, #0
 101b434:	e3530000 	cmp	r3, #0
 101b438:	1a00001b 	bne	101b4ac <xil_printf+0x434>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 101b43c:	e5d73000 	ldrb	r3, [r7]
 101b440:	e3530000 	cmp	r3, #0
 101b444:	1a000007 	bne	101b468 <xil_printf+0x3f0>
 101b448:	ea000009 	b	101b474 <xil_printf+0x3fc>
		(par->num2)--;
 101b44c:	e2433001 	sub	r3, r3, #1
 101b450:	e58d3014 	str	r3, [sp, #20]
        outbyte(*LocalPtr);
 101b454:	e5d70000 	ldrb	r0, [r7]
 101b458:	ebfffe73 	bl	101ae2c <outbyte>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 101b45c:	e5f73001 	ldrb	r3, [r7, #1]!
 101b460:	e3530000 	cmp	r3, #0
 101b464:	0a000002 	beq	101b474 <xil_printf+0x3fc>
 101b468:	e59d3014 	ldr	r3, [sp, #20]
 101b46c:	e3530000 	cmp	r3, #0
 101b470:	1afffff5 	bne	101b44c <xil_printf+0x3d4>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 101b474:	e1cd21dc 	ldrd	r2, [sp, #28]
 101b478:	e3520000 	cmp	r2, #0
 101b47c:	13530000 	cmpne	r3, #0
 101b480:	0affffa5 	beq	101b31c <xil_printf+0x2a4>
 101b484:	e28d000c 	add	r0, sp, #12
 101b488:	ebfffe94 	bl	101aee0 <padding.part.0>
 101b48c:	eaffffa2 	b	101b31c <xil_printf+0x2a4>
 101b490:	e59d3008 	ldr	r3, [sp, #8]
 101b494:	eaffff34 	b	101b16c <xil_printf+0xf4>
                par.num2 = getnum(&ctrl);
 101b498:	e28d0008 	add	r0, sp, #8
 101b49c:	ebfffe68 	bl	101ae44 <getnum>
 101b4a0:	e59d3008 	ldr	r3, [sp, #8]
 101b4a4:	e58d0014 	str	r0, [sp, #20]
 101b4a8:	eaffff2b 	b	101b15c <xil_printf+0xe4>
 101b4ac:	e28d000c 	add	r0, sp, #12
 101b4b0:	ebfffe8a 	bl	101aee0 <padding.part.0>
 101b4b4:	eaffffe0 	b	101b43c <xil_printf+0x3c4>
                        outbyte( ((char8)0x0D));
 101b4b8:	e3a0000d 	mov	r0, #13
 101b4bc:	ebfffe5a 	bl	101ae2c <outbyte>
                ctrl += 1;
 101b4c0:	e59d3008 	ldr	r3, [sp, #8]
 101b4c4:	e2833001 	add	r3, r3, #1
 101b4c8:	e58d3008 	str	r3, [sp, #8]
        if(Check == 1) {
 101b4cc:	eaffff26 	b	101b16c <xil_printf+0xf4>
                        outbyte( ((char8)0x07));
 101b4d0:	e3a00007 	mov	r0, #7
 101b4d4:	ebfffe54 	bl	101ae2c <outbyte>
                        break;
 101b4d8:	eafffff8 	b	101b4c0 <xil_printf+0x448>
                        outbyte( ((char8)0x08));
 101b4dc:	e3a00008 	mov	r0, #8
 101b4e0:	ebfffe51 	bl	101ae2c <outbyte>
                        break;
 101b4e4:	eafffff5 	b	101b4c0 <xil_printf+0x448>
                        outbyte( ((char8)0x0D));
 101b4e8:	e3a0000d 	mov	r0, #13
 101b4ec:	ebfffe4e 	bl	101ae2c <outbyte>
                        outbyte( ((char8)0x0A));
 101b4f0:	e3a0000a 	mov	r0, #10
 101b4f4:	ebfffe4c 	bl	101ae2c <outbyte>
                        break;
 101b4f8:	eafffff0 	b	101b4c0 <xil_printf+0x448>
                        outbyte( *ctrl);
 101b4fc:	ebfffe4a 	bl	101ae2c <outbyte>
                        break;
 101b500:	eaffffee 	b	101b4c0 <xil_printf+0x448>

0101b504 <Xil_ExceptionNullHandler>:
*
*****************************************************************************/
static void Xil_ExceptionNullHandler(void *Data)
{
	(void) Data;
DieLoop: goto DieLoop;
 101b504:	eafffffe 	b	101b504 <Xil_ExceptionNullHandler>

0101b508 <Xil_DataAbortHandler>:
*
* @note		None.
*
****************************************************************************/

void Xil_DataAbortHandler(void *CallBackRef){
 101b508:	e92d4010 	push	{r4, lr}
#ifdef DEBUG
	u32 FaultStatus;

        xdbg_printf(XDBG_DEBUG_ERROR, "Data abort \n");
        #ifdef __GNUC__
	FaultStatus = mfcp(XREG_CP15_DATA_FAULT_STATUS);
 101b50c:	ee151f10 	mrc	15, 0, r1, cr5, cr0, {0}
	        mfcp(XREG_CP15_DATA_FAULT_STATUS,FaultStatus);
	    #else
	        { volatile register u32 Reg __asm(XREG_CP15_DATA_FAULT_STATUS);
	        FaultStatus = Reg; }
	    #endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Data abort with Data Fault Status Register  %lx\n",FaultStatus);
 101b510:	e30d08a0 	movw	r0, #55456	; 0xd8a0
 101b514:	e3400106 	movt	r0, #262	; 0x106
 101b518:	fa000e77 	blx	101eefc <printf>
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Data abort %lx\n",DataAbortAddr);
 101b51c:	e3013fd8 	movw	r3, #8152	; 0x1fd8
 101b520:	e30d08d4 	movw	r0, #55508	; 0xd8d4
 101b524:	e340310c 	movt	r3, #268	; 0x10c
 101b528:	e3400106 	movt	r0, #262	; 0x106
 101b52c:	e5931000 	ldr	r1, [r3]
 101b530:	fa000e71 	blx	101eefc <printf>
#endif
	while(1) {
		;
 101b534:	eafffffe 	b	101b534 <Xil_DataAbortHandler+0x2c>

0101b538 <Xil_PrefetchAbortHandler>:
* @return	None.
*
* @note		None.
*
****************************************************************************/
void Xil_PrefetchAbortHandler(void *CallBackRef){
 101b538:	e92d4010 	push	{r4, lr}
#ifdef DEBUG
	u32 FaultStatus;

    xdbg_printf(XDBG_DEBUG_ERROR, "Prefetch abort \n");
        #ifdef __GNUC__
	FaultStatus = mfcp(XREG_CP15_INST_FAULT_STATUS);
 101b53c:	ee151f30 	mrc	15, 0, r1, cr5, cr0, {1}
			mfcp(XREG_CP15_INST_FAULT_STATUS,FaultStatus);
	    #else
			{ volatile register u32 Reg __asm(XREG_CP15_INST_FAULT_STATUS);
			FaultStatus = Reg; }
		#endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Prefetch abort with Instruction Fault Status Register  %lx\n",FaultStatus);
 101b540:	e30d0904 	movw	r0, #55556	; 0xd904
 101b544:	e3400106 	movt	r0, #262	; 0x106
 101b548:	fa000e6b 	blx	101eefc <printf>
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Prefetch abort %lx\n",PrefetchAbortAddr);
 101b54c:	e3013fd4 	movw	r3, #8148	; 0x1fd4
 101b550:	e30d0940 	movw	r0, #55616	; 0xd940
 101b554:	e340310c 	movt	r3, #268	; 0x10c
 101b558:	e3400106 	movt	r0, #262	; 0x106
 101b55c:	e5931000 	ldr	r1, [r3]
 101b560:	fa000e65 	blx	101eefc <printf>
#endif
	while(1) {
		;
 101b564:	eafffffe 	b	101b564 <Xil_PrefetchAbortHandler+0x2c>

0101b568 <Xil_UndefinedExceptionHandler>:
* @note		None.
*
****************************************************************************/
void Xil_UndefinedExceptionHandler(void *CallBackRef){
	(void) CallBackRef;
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
 101b568:	e3013fd0 	movw	r3, #8144	; 0x1fd0
 101b56c:	e30d0974 	movw	r0, #55668	; 0xd974
 101b570:	e340310c 	movt	r3, #268	; 0x10c
void Xil_UndefinedExceptionHandler(void *CallBackRef){
 101b574:	e92d4010 	push	{r4, lr}
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
 101b578:	e3400106 	movt	r0, #262	; 0x106
 101b57c:	e5931000 	ldr	r1, [r3]
 101b580:	fa000e5d 	blx	101eefc <printf>
	while(1) {
		;
 101b584:	eafffffe 	b	101b584 <Xil_UndefinedExceptionHandler+0x1c>

0101b588 <Xil_ExceptionInit>:
}
 101b588:	e12fff1e 	bx	lr

0101b58c <Xil_ExceptionRegisterHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 101b58c:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101b590:	e3403106 	movt	r3, #262	; 0x106
	XExc_VectorTable[Exception_id].Data = Data;
 101b594:	e083c180 	add	ip, r3, r0, lsl #3
	XExc_VectorTable[Exception_id].Handler = Handler;
 101b598:	e7831180 	str	r1, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 101b59c:	e58c2004 	str	r2, [ip, #4]
}
 101b5a0:	e12fff1e 	bx	lr

0101b5a4 <Xil_GetExceptionRegisterHandler>:
	*Handler = XExc_VectorTable[Exception_id].Handler;
 101b5a4:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101b5a8:	e3403106 	movt	r3, #262	; 0x106
 101b5ac:	e793c180 	ldr	ip, [r3, r0, lsl #3]
	*Data = XExc_VectorTable[Exception_id].Data;
 101b5b0:	e0833180 	add	r3, r3, r0, lsl #3
	*Handler = XExc_VectorTable[Exception_id].Handler;
 101b5b4:	e581c000 	str	ip, [r1]
	*Data = XExc_VectorTable[Exception_id].Data;
 101b5b8:	e5933004 	ldr	r3, [r3, #4]
 101b5bc:	e5823000 	str	r3, [r2]
}
 101b5c0:	e12fff1e 	bx	lr

0101b5c4 <Xil_ExceptionRemoveHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 101b5c4:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101b5c8:	e30b2504 	movw	r2, #46340	; 0xb504
 101b5cc:	e3403106 	movt	r3, #262	; 0x106
 101b5d0:	e3402101 	movt	r2, #257	; 0x101
	XExc_VectorTable[Exception_id].Data = Data;
 101b5d4:	e0831180 	add	r1, r3, r0, lsl #3
 101b5d8:	e3a0c000 	mov	ip, #0
	XExc_VectorTable[Exception_id].Handler = Handler;
 101b5dc:	e7832180 	str	r2, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 101b5e0:	e581c004 	str	ip, [r1, #4]
}
 101b5e4:	e12fff1e 	bx	lr

0101b5e8 <StubStatusHandler>:
static void StubStatusHandler(const void *CallBackRef, u32 StatusEvent)
{
	(const void) CallBackRef;
	(void) StatusEvent;

	Xil_AssertVoidAlways();
 101b5e8:	e30d09a0 	movw	r0, #55712	; 0xd9a0
{
 101b5ec:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 101b5f0:	e3001229 	movw	r1, #553	; 0x229
 101b5f4:	e3400106 	movt	r0, #262	; 0x106
 101b5f8:	ebfffb8a 	bl	101a428 <Xil_Assert>
 101b5fc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b600:	e3a02001 	mov	r2, #1
 101b604:	e340310c 	movt	r3, #268	; 0x10c
 101b608:	e5832000 	str	r2, [r3]
}
 101b60c:	e8bd8010 	pop	{r4, pc}

0101b610 <XTtcPs_CfgInitialize>:
{
 101b610:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b614:	e2504000 	subs	r4, r0, #0
 101b618:	0a000031 	beq	101b6e4 <XTtcPs_CfgInitialize+0xd4>
 101b61c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
	Xil_AssertNonvoid(ConfigPtr != NULL);
 101b620:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b624:	e340510c 	movt	r5, #268	; 0x10c
 101b628:	e3a03000 	mov	r3, #0
 101b62c:	e1a06001 	mov	r6, r1
 101b630:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 101b634:	0a000034 	beq	101b70c <XTtcPs_CfgInitialize+0xfc>
	InstancePtr->Config.InputClockHz = ConfigPtr->InputClockHz;
 101b638:	e5910008 	ldr	r0, [r1, #8]
	InstancePtr->StatusHandler = StubStatusHandler;
 101b63c:	e30b15e8 	movw	r1, #46568	; 0xb5e8
	InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 101b640:	e1d6c0b0 	ldrh	ip, [r6]
	InstancePtr->StatusHandler = StubStatusHandler;
 101b644:	e3401101 	movt	r1, #257	; 0x101
	InstancePtr->Config.BaseAddress = EffectiveAddr;
 101b648:	e5842004 	str	r2, [r4, #4]
	InstancePtr->Config.InputClockHz = ConfigPtr->InputClockHz;
 101b64c:	e5840008 	str	r0, [r4, #8]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 101b650:	e592000c 	ldr	r0, [r2, #12]
	InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 101b654:	e1c4c0b0 	strh	ip, [r4]
	InstancePtr->StatusHandler = StubStatusHandler;
 101b658:	e5841010 	str	r1, [r4, #16]
	if(IsStartResult == (u32)TRUE) {
 101b65c:	e3100001 	tst	r0, #1
 101b660:	0a00001d 	beq	101b6dc <XTtcPs_CfgInitialize+0xcc>
 101b664:	e592100c 	ldr	r1, [r2, #12]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 101b668:	e3a05021 	mov	r5, #33	; 0x21
		Status = XST_SUCCESS;
 101b66c:	e1a00003 	mov	r0, r3
 101b670:	e3a0e01f 	mov	lr, #31
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 101b674:	e301c111 	movw	ip, #4369	; 0x1111
		XTtcPs_Stop(InstancePtr);
 101b678:	e3811001 	orr	r1, r1, #1
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 101b67c:	e341c111 	movt	ip, #4369	; 0x1111
 101b680:	e582100c 	str	r1, [r2, #12]
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b684:	e5942004 	ldr	r2, [r4, #4]
 101b688:	e582500c 	str	r5, [r2, #12]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 101b68c:	e5942004 	ldr	r2, [r4, #4]
	*LocalAddr = Value;
 101b690:	e5823000 	str	r3, [r2]
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b694:	e5942004 	ldr	r2, [r4, #4]
 101b698:	e5823024 	str	r3, [r2, #36]	; 0x24
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b69c:	e5942004 	ldr	r2, [r4, #4]
 101b6a0:	e5823030 	str	r3, [r2, #48]	; 0x30
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b6a4:	e5942004 	ldr	r2, [r4, #4]
 101b6a8:	e582303c 	str	r3, [r2, #60]	; 0x3c
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b6ac:	e5942004 	ldr	r2, [r4, #4]
 101b6b0:	e5823048 	str	r3, [r2, #72]	; 0x48
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b6b4:	e5942004 	ldr	r2, [r4, #4]
 101b6b8:	e5823060 	str	r3, [r2, #96]	; 0x60
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b6bc:	e5943004 	ldr	r3, [r4, #4]
 101b6c0:	e583e054 	str	lr, [r3, #84]	; 0x54
		XTtcPs_ResetCounterValue(InstancePtr);
 101b6c4:	e5942004 	ldr	r2, [r4, #4]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 101b6c8:	e584c00c 	str	ip, [r4, #12]
	return *(volatile u32 *) Addr;
 101b6cc:	e592300c 	ldr	r3, [r2, #12]
		XTtcPs_ResetCounterValue(InstancePtr);
 101b6d0:	e3833010 	orr	r3, r3, #16
	*LocalAddr = Value;
 101b6d4:	e582300c 	str	r3, [r2, #12]
		Status = XST_SUCCESS;
 101b6d8:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = XST_DEVICE_IS_STARTED;
 101b6dc:	e3a00005 	mov	r0, #5
}
 101b6e0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b6e4:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b6e8:	e3a0107e 	mov	r1, #126	; 0x7e
 101b6ec:	e3400106 	movt	r0, #262	; 0x106
 101b6f0:	ebfffb4c 	bl	101a428 <Xil_Assert>
 101b6f4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b6f8:	e3a02001 	mov	r2, #1
 101b6fc:	e340310c 	movt	r3, #268	; 0x10c
 101b700:	e1a00004 	mov	r0, r4
 101b704:	e5832000 	str	r2, [r3]
 101b708:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 101b70c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b710:	e3a0107f 	mov	r1, #127	; 0x7f
 101b714:	e3400106 	movt	r0, #262	; 0x106
 101b718:	ebfffb42 	bl	101a428 <Xil_Assert>
 101b71c:	e3a03001 	mov	r3, #1
 101b720:	e1a00006 	mov	r0, r6
 101b724:	e5853000 	str	r3, [r5]
 101b728:	e8bd8070 	pop	{r4, r5, r6, pc}

0101b72c <XTtcPs_SetMatchValue>:
	Xil_AssertVoid(InstancePtr != NULL);
 101b72c:	e3500000 	cmp	r0, #0
{
 101b730:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101b734:	0a00001e 	beq	101b7b4 <XTtcPs_SetMatchValue+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b738:	e590c00c 	ldr	ip, [r0, #12]
 101b73c:	e3013111 	movw	r3, #4369	; 0x1111
 101b740:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101b744:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101b748:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b74c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 101b750:	e3a03000 	mov	r3, #0
 101b754:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b758:	1a000007 	bne	101b77c <XTtcPs_SetMatchValue+0x50>
	Xil_AssertVoid(MatchIndex < (u8)XTTCPS_NUM_MATCH_REG);
 101b75c:	e3510002 	cmp	r1, #2
 101b760:	8a00000c 	bhi	101b798 <XTtcPs_SetMatchValue+0x6c>
	XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101b764:	e3a0300c 	mov	r3, #12
 101b768:	e3a0c030 	mov	ip, #48	; 0x30
 101b76c:	e5900004 	ldr	r0, [r0, #4]
 101b770:	e101c183 	smlabb	r1, r3, r1, ip
 101b774:	e7812000 	str	r2, [r1, r0]
 101b778:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b77c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b780:	e3a010d9 	mov	r1, #217	; 0xd9
 101b784:	e3400106 	movt	r0, #262	; 0x106
 101b788:	ebfffb26 	bl	101a428 <Xil_Assert>
 101b78c:	e3a03001 	mov	r3, #1
 101b790:	e5843000 	str	r3, [r4]
 101b794:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(MatchIndex < (u8)XTTCPS_NUM_MATCH_REG);
 101b798:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b79c:	e3a010da 	mov	r1, #218	; 0xda
 101b7a0:	e3400106 	movt	r0, #262	; 0x106
 101b7a4:	ebfffb1f 	bl	101a428 <Xil_Assert>
 101b7a8:	e3a03001 	mov	r3, #1
 101b7ac:	e5843000 	str	r3, [r4]
}
 101b7b0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101b7b4:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b7b8:	e3a010d8 	mov	r1, #216	; 0xd8
 101b7bc:	e3400106 	movt	r0, #262	; 0x106
 101b7c0:	ebfffb18 	bl	101a428 <Xil_Assert>
 101b7c4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b7c8:	e3a02001 	mov	r2, #1
 101b7cc:	e340310c 	movt	r3, #268	; 0x10c
 101b7d0:	e5832000 	str	r2, [r3]
 101b7d4:	e8bd8010 	pop	{r4, pc}

0101b7d8 <XTtcPs_GetMatchValue>:
{
 101b7d8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b7dc:	e2506000 	subs	r6, r0, #0
 101b7e0:	0a000021 	beq	101b86c <XTtcPs_GetMatchValue+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b7e4:	e596200c 	ldr	r2, [r6, #12]
 101b7e8:	e3013111 	movw	r3, #4369	; 0x1111
 101b7ec:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b7f0:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101b7f4:	e340510c 	movt	r5, #268	; 0x10c
 101b7f8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b7fc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b800:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b804:	1a000008 	bne	101b82c <XTtcPs_GetMatchValue+0x54>
	Xil_AssertNonvoid(MatchIndex < XTTCPS_NUM_MATCH_REG);
 101b808:	e3510002 	cmp	r1, #2
 101b80c:	8a00000e 	bhi	101b84c <XTtcPs_GetMatchValue+0x74>
	MatchReg = XTtcPs_ReadReg(InstancePtr->Config.BaseAddress,
 101b810:	e3a0300c 	mov	r3, #12
 101b814:	e3a00030 	mov	r0, #48	; 0x30
 101b818:	e1010183 	smlabb	r1, r3, r1, r0
 101b81c:	e5962004 	ldr	r2, [r6, #4]
	return *(volatile u32 *) Addr;
 101b820:	e7914002 	ldr	r4, [r1, r2]
	return (XMatchRegValue) MatchReg;
 101b824:	e6ff0074 	uxth	r0, r4
 101b828:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b82c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b830:	e3a010fb 	mov	r1, #251	; 0xfb
 101b834:	e3400106 	movt	r0, #262	; 0x106
 101b838:	ebfffafa 	bl	101a428 <Xil_Assert>
 101b83c:	e3a03001 	mov	r3, #1
 101b840:	e1a00004 	mov	r0, r4
 101b844:	e5853000 	str	r3, [r5]
 101b848:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(MatchIndex < XTTCPS_NUM_MATCH_REG);
 101b84c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b850:	e3a010fc 	mov	r1, #252	; 0xfc
 101b854:	e3400106 	movt	r0, #262	; 0x106
 101b858:	ebfffaf2 	bl	101a428 <Xil_Assert>
 101b85c:	e3a03001 	mov	r3, #1
 101b860:	e1a00004 	mov	r0, r4
 101b864:	e5853000 	str	r3, [r5]
}
 101b868:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b86c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b870:	e3a010fa 	mov	r1, #250	; 0xfa
 101b874:	e3400106 	movt	r0, #262	; 0x106
 101b878:	ebfffaea 	bl	101a428 <Xil_Assert>
 101b87c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b880:	e3a02001 	mov	r2, #1
 101b884:	e340310c 	movt	r3, #268	; 0x10c
 101b888:	e1a00006 	mov	r0, r6
 101b88c:	e5832000 	str	r2, [r3]
 101b890:	e8bd8070 	pop	{r4, r5, r6, pc}

0101b894 <XTtcPs_SetPrescaler>:
	Xil_AssertVoid(InstancePtr != NULL);
 101b894:	e3500000 	cmp	r0, #0
{
 101b898:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101b89c:	0a00001f 	beq	101b920 <XTtcPs_SetPrescaler+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b8a0:	e590c00c 	ldr	ip, [r0, #12]
 101b8a4:	e3012111 	movw	r2, #4369	; 0x1111
 101b8a8:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101b8ac:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101b8b0:	e340410c 	movt	r4, #268	; 0x10c
 101b8b4:	e3a03000 	mov	r3, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b8b8:	e15c0002 	cmp	ip, r2
	Xil_AssertVoid(InstancePtr != NULL);
 101b8bc:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b8c0:	1a000008 	bne	101b8e8 <XTtcPs_SetPrescaler+0x54>
	Xil_AssertVoid(PrescalerValue <= XTTCPS_CLK_CNTRL_PS_DISABLE);
 101b8c4:	e3510010 	cmp	r1, #16
 101b8c8:	8a00000d 	bhi	101b904 <XTtcPs_SetPrescaler+0x70>
 101b8cc:	e5902004 	ldr	r2, [r0, #4]
 101b8d0:	e5923000 	ldr	r3, [r2]
	ClockReg &=
 101b8d4:	e3c3301f 	bic	r3, r3, #31
		ClockReg |= (u32)(((u32)PrescalerValue << (u32)XTTCPS_CLK_CNTRL_PS_VAL_SHIFT) &
 101b8d8:	11833081 	orrne	r3, r3, r1, lsl #1
		ClockReg |= (u32)XTTCPS_CLK_CNTRL_PS_EN_MASK;
 101b8dc:	13833001 	orrne	r3, r3, #1
	*LocalAddr = Value;
 101b8e0:	e5823000 	str	r3, [r2]
}
 101b8e4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b8e8:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b8ec:	e3001121 	movw	r1, #289	; 0x121
 101b8f0:	e3400106 	movt	r0, #262	; 0x106
 101b8f4:	ebfffacb 	bl	101a428 <Xil_Assert>
 101b8f8:	e3a03001 	mov	r3, #1
 101b8fc:	e5843000 	str	r3, [r4]
 101b900:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(PrescalerValue <= XTTCPS_CLK_CNTRL_PS_DISABLE);
 101b904:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b908:	e3001122 	movw	r1, #290	; 0x122
 101b90c:	e3400106 	movt	r0, #262	; 0x106
 101b910:	ebfffac4 	bl	101a428 <Xil_Assert>
 101b914:	e3a03001 	mov	r3, #1
 101b918:	e5843000 	str	r3, [r4]
 101b91c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101b920:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b924:	e3a01e12 	mov	r1, #288	; 0x120
 101b928:	e3400106 	movt	r0, #262	; 0x106
 101b92c:	ebfffabd 	bl	101a428 <Xil_Assert>
 101b930:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b934:	e3a02001 	mov	r2, #1
 101b938:	e340310c 	movt	r3, #268	; 0x10c
 101b93c:	e5832000 	str	r2, [r3]
 101b940:	e8bd8010 	pop	{r4, pc}

0101b944 <XTtcPs_GetPrescaler>:
{
 101b944:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b948:	e2506000 	subs	r6, r0, #0
 101b94c:	0a000018 	beq	101b9b4 <XTtcPs_GetPrescaler+0x70>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b950:	e596200c 	ldr	r2, [r6, #12]
 101b954:	e3013111 	movw	r3, #4369	; 0x1111
 101b958:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b95c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101b960:	e340510c 	movt	r5, #268	; 0x10c
 101b964:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b968:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b96c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b970:	1a000007 	bne	101b994 <XTtcPs_GetPrescaler+0x50>
	return *(volatile u32 *) Addr;
 101b974:	e5963004 	ldr	r3, [r6, #4]
 101b978:	e5930000 	ldr	r0, [r3]
	if (0 == (ClockReg & XTTCPS_CLK_CNTRL_PS_EN_MASK)) {
 101b97c:	e3100001 	tst	r0, #1
 101b980:	0a000001 	beq	101b98c <XTtcPs_GetPrescaler+0x48>
		Status = (u8)((ClockReg & (u32)XTTCPS_CLK_CNTRL_PS_VAL_MASK) >>
 101b984:	e7e300d0 	ubfx	r0, r0, #1, #4
 101b988:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (u8)XTTCPS_CLK_CNTRL_PS_DISABLE;
 101b98c:	e3a00010 	mov	r0, #16
}
 101b990:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101b994:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b998:	e3001161 	movw	r1, #353	; 0x161
 101b99c:	e3400106 	movt	r0, #262	; 0x106
 101b9a0:	ebfffaa0 	bl	101a428 <Xil_Assert>
 101b9a4:	e3a03001 	mov	r3, #1
 101b9a8:	e1a00004 	mov	r0, r4
 101b9ac:	e5853000 	str	r3, [r5]
 101b9b0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101b9b4:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101b9b8:	e3a01e16 	mov	r1, #352	; 0x160
 101b9bc:	e3400106 	movt	r0, #262	; 0x106
 101b9c0:	ebfffa98 	bl	101a428 <Xil_Assert>
 101b9c4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101b9c8:	e3a02001 	mov	r2, #1
 101b9cc:	e340310c 	movt	r3, #268	; 0x10c
 101b9d0:	e1a00006 	mov	r0, r6
 101b9d4:	e5832000 	str	r2, [r3]
 101b9d8:	e8bd8070 	pop	{r4, r5, r6, pc}

0101b9dc <XTtcPs_CalcIntervalFromFreq>:
	Xil_AssertVoid(InstancePtr != NULL);
 101b9dc:	e3500000 	cmp	r0, #0
{
 101b9e0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101b9e4:	0a00002b 	beq	101ba98 <XTtcPs_CalcIntervalFromFreq+0xbc>
 101b9e8:	e3016fcc 	movw	r6, #8140	; 0x1fcc
        Xil_AssertVoid(Freq > 0U);
 101b9ec:	e3510000 	cmp	r1, #0
	Xil_AssertVoid(InstancePtr != NULL);
 101b9f0:	e340610c 	movt	r6, #268	; 0x10c
 101b9f4:	e3a04000 	mov	r4, #0
 101b9f8:	e1a05001 	mov	r5, r1
 101b9fc:	e5864000 	str	r4, [r6]
        Xil_AssertVoid(Freq > 0U);
 101ba00:	0a000016 	beq	101ba60 <XTtcPs_CalcIntervalFromFreq+0x84>
	InputClock = InstancePtr->Config.InputClockHz;
 101ba04:	e5907008 	ldr	r7, [r0, #8]
 101ba08:	e1a08002 	mov	r8, r2
 101ba0c:	e1a09003 	mov	r9, r3
	TempValue = InputClock/ Freq;
 101ba10:	e1a00007 	mov	r0, r7
 101ba14:	fa000275 	blx	101c3f0 <__udivsi3>
	if (TempValue < 4U) {
 101ba18:	e3500003 	cmp	r0, #3
 101ba1c:	9a00000b 	bls	101ba50 <XTtcPs_CalcIntervalFromFreq+0x74>
	if (((UINTPTR)XTTCPS_MAX_INTERVAL_COUNT) > TempValue) {
 101ba20:	e30f6ffe 	movw	r6, #65534	; 0xfffe
 101ba24:	e1500006 	cmp	r0, r6
 101ba28:	9a000013 	bls	101ba7c <XTtcPs_CalcIntervalFromFreq+0xa0>
 101ba2c:	e6efa074 	uxtb	sl, r4
		TempValue =	InputClock/ (Freq * (1U << (TmpPrescaler + 1U)));
 101ba30:	e2844001 	add	r4, r4, #1
 101ba34:	e1a01415 	lsl	r1, r5, r4
 101ba38:	e1a00007 	mov	r0, r7
 101ba3c:	fa00026b 	blx	101c3f0 <__udivsi3>
		if (((UINTPTR)XTTCPS_MAX_INTERVAL_COUNT) > TempValue) {
 101ba40:	e1500006 	cmp	r0, r6
 101ba44:	9a000010 	bls	101ba8c <XTtcPs_CalcIntervalFromFreq+0xb0>
	for (TmpPrescaler = 0U; TmpPrescaler < XTTCPS_CLK_CNTRL_PS_DISABLE;
 101ba48:	e3540010 	cmp	r4, #16
 101ba4c:	1afffff6 	bne	101ba2c <XTtcPs_CalcIntervalFromFreq+0x50>
		*Interval = XTTCPS_MAX_INTERVAL_COUNT;
 101ba50:	e3e03000 	mvn	r3, #0
 101ba54:	e1c830b0 	strh	r3, [r8]
		*Prescaler = 0xFFU;
 101ba58:	e5c93000 	strb	r3, [r9]
		return;
 101ba5c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
        Xil_AssertVoid(Freq > 0U);
 101ba60:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101ba64:	e300119a 	movw	r1, #410	; 0x19a
 101ba68:	e3400106 	movt	r0, #262	; 0x106
 101ba6c:	ebfffa6d 	bl	101a428 <Xil_Assert>
 101ba70:	e3a03001 	mov	r3, #1
 101ba74:	e5863000 	str	r3, [r6]
 101ba78:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*Prescaler = XTTCPS_CLK_CNTRL_PS_DISABLE;
 101ba7c:	e3a03010 	mov	r3, #16
		*Interval = (XInterval)TempValue;
 101ba80:	e1c800b0 	strh	r0, [r8]
		*Prescaler = XTTCPS_CLK_CNTRL_PS_DISABLE;
 101ba84:	e5c93000 	strb	r3, [r9]
		return;
 101ba88:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
			*Interval = (XInterval)TempValue;
 101ba8c:	e1c800b0 	strh	r0, [r8]
			*Prescaler = TmpPrescaler;
 101ba90:	e5c9a000 	strb	sl, [r9]
}
 101ba94:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101ba98:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101ba9c:	e3001199 	movw	r1, #409	; 0x199
 101baa0:	e3400106 	movt	r0, #262	; 0x106
 101baa4:	ebfffa5f 	bl	101a428 <Xil_Assert>
 101baa8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101baac:	e3a02001 	mov	r2, #1
 101bab0:	e340310c 	movt	r3, #268	; 0x10c
 101bab4:	e5832000 	str	r2, [r3]
 101bab8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

0101babc <XTtcPs_InterruptHandler>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 101babc:	e3500000 	cmp	r0, #0
{
 101bac0:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bac4:	0a00000b 	beq	101baf8 <XTtcPs_InterruptHandler+0x3c>
	XTtcPsStatusReg = XTtcPs_GetInterruptStatus(InstancePtr);
 101bac8:	e5902004 	ldr	r2, [r0, #4]
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bacc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bad0:	e340310c 	movt	r3, #268	; 0x10c
 101bad4:	e3a01000 	mov	r1, #0
 101bad8:	e5831000 	str	r1, [r3]
	InstancePtr->StatusHandler(InstancePtr->StatusRef,
 101badc:	e5903010 	ldr	r3, [r0, #16]
 101bae0:	e5921054 	ldr	r1, [r2, #84]	; 0x54
 101bae4:	e5900014 	ldr	r0, [r0, #20]
 101bae8:	e5922054 	ldr	r2, [r2, #84]	; 0x54
 101baec:	e12fff33 	blx	r3
}
 101baf0:	e3a00000 	mov	r0, #0
 101baf4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101baf8:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101bafc:	e30011e7 	movw	r1, #487	; 0x1e7
 101bb00:	e3400106 	movt	r0, #262	; 0x106
 101bb04:	ebfffa47 	bl	101a428 <Xil_Assert>
 101bb08:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bb0c:	e3a02001 	mov	r2, #1
 101bb10:	e340310c 	movt	r3, #268	; 0x10c
 101bb14:	e5832000 	str	r2, [r3]
 101bb18:	eafffff4 	b	101baf0 <XTtcPs_InterruptHandler+0x34>

0101bb1c <XTtcPs_SetStatusHandler>:
	Xil_AssertVoid(InstancePtr != NULL);
 101bb1c:	e3500000 	cmp	r0, #0
{
 101bb20:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101bb24:	0a000014 	beq	101bb7c <XTtcPs_SetStatusHandler+0x60>
 101bb28:	e3014fcc 	movw	r4, #8140	; 0x1fcc
	Xil_AssertVoid(FuncPointer != NULL);
 101bb2c:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 101bb30:	e340410c 	movt	r4, #268	; 0x10c
 101bb34:	e3a03000 	mov	r3, #0
 101bb38:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 101bb3c:	0a000017 	beq	101bba0 <XTtcPs_SetStatusHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bb40:	e590c00c 	ldr	ip, [r0, #12]
 101bb44:	e3013111 	movw	r3, #4369	; 0x1111
 101bb48:	e3413111 	movt	r3, #4369	; 0x1111
 101bb4c:	e15c0003 	cmp	ip, r3
 101bb50:	1a000002 	bne	101bb60 <XTtcPs_SetStatusHandler+0x44>
	InstancePtr->StatusHandler = FuncPointer;
 101bb54:	e5802010 	str	r2, [r0, #16]
	InstancePtr->StatusRef = CallBackRef;
 101bb58:	e5801014 	str	r1, [r0, #20]
 101bb5c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bb60:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101bb64:	e300120f 	movw	r1, #527	; 0x20f
 101bb68:	e3400106 	movt	r0, #262	; 0x106
 101bb6c:	ebfffa2d 	bl	101a428 <Xil_Assert>
 101bb70:	e3a03001 	mov	r3, #1
 101bb74:	e5843000 	str	r3, [r4]
}
 101bb78:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101bb7c:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101bb80:	e300120d 	movw	r1, #525	; 0x20d
 101bb84:	e3400106 	movt	r0, #262	; 0x106
 101bb88:	ebfffa26 	bl	101a428 <Xil_Assert>
 101bb8c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bb90:	e3a02001 	mov	r2, #1
 101bb94:	e340310c 	movt	r3, #268	; 0x10c
 101bb98:	e5832000 	str	r2, [r3]
 101bb9c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 101bba0:	e30d09a0 	movw	r0, #55712	; 0xd9a0
 101bba4:	e300120e 	movw	r1, #526	; 0x20e
 101bba8:	e3400106 	movt	r0, #262	; 0x106
 101bbac:	ebfffa1d 	bl	101a428 <Xil_Assert>
 101bbb0:	e3a03001 	mov	r3, #1
 101bbb4:	e5843000 	str	r3, [r4]
 101bbb8:	e8bd8010 	pop	{r4, pc}

0101bbbc <XTtcPs_LookupConfig>:
XTtcPs_Config *XTtcPs_LookupConfig(u16 DeviceId)
{
	XTtcPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XTTCPS_NUM_INSTANCES; Index++) {
 101bbbc:	e30dccd8 	movw	ip, #56536	; 0xdcd8
 101bbc0:	e3a03000 	mov	r3, #0
 101bbc4:	e340c106 	movt	ip, #262	; 0x106
 101bbc8:	e1a0200c 	mov	r2, ip
		if (XTtcPs_ConfigTable[Index].DeviceId == DeviceId) {
 101bbcc:	e1d210b0 	ldrh	r1, [r2]
 101bbd0:	e282200c 	add	r2, r2, #12
 101bbd4:	e1510000 	cmp	r1, r0
 101bbd8:	0a000004 	beq	101bbf0 <XTtcPs_LookupConfig+0x34>
	for (Index = 0U; Index < (u32)XPAR_XTTCPS_NUM_INSTANCES; Index++) {
 101bbdc:	e2833001 	add	r3, r3, #1
 101bbe0:	e3530006 	cmp	r3, #6
 101bbe4:	1afffff8 	bne	101bbcc <XTtcPs_LookupConfig+0x10>
	XTtcPs_Config *CfgPtr = NULL;
 101bbe8:	e3a00000 	mov	r0, #0
			break;
		}
	}

	return (XTtcPs_Config *)CfgPtr;
}
 101bbec:	e12fff1e 	bx	lr
			CfgPtr = &XTtcPs_ConfigTable[Index];
 101bbf0:	e0833083 	add	r3, r3, r3, lsl #1
 101bbf4:	e08c0103 	add	r0, ip, r3, lsl #2
			break;
 101bbf8:	e12fff1e 	bx	lr

0101bbfc <XTtcPs_SetOptions>:
	u32 CountReg;
	u32 ClockReg;
	u32 Index;
	s32 Status = XST_SUCCESS;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101bbfc:	e3500000 	cmp	r0, #0
{
 101bc00:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bc04:	0a00002f 	beq	101bcc8 <XTtcPs_SetOptions+0xcc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bc08:	e590c00c 	ldr	ip, [r0, #12]
 101bc0c:	e3013111 	movw	r3, #4369	; 0x1111
 101bc10:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bc14:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101bc18:	e340410c 	movt	r4, #268	; 0x10c
 101bc1c:	e3a02000 	mov	r2, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bc20:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bc24:	e5842000 	str	r2, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bc28:	1a00001e 	bne	101bca8 <XTtcPs_SetOptions+0xac>

	ClockReg = XTtcPs_ReadReg(InstancePtr->Config.BaseAddress,
 101bc2c:	e5907004 	ldr	r7, [r0, #4]
 101bc30:	e3a0c020 	mov	ip, #32
 101bc34:	e59f30b0 	ldr	r3, [pc, #176]	; 101bcec <XTtcPs_SetOptions+0xf0>
 101bc38:	e3a0e001 	mov	lr, #1
 101bc3c:	e5975000 	ldr	r5, [r7]
 101bc40:	e2836054 	add	r6, r3, #84	; 0x54
 101bc44:	e597400c 	ldr	r4, [r7, #12]

	/*
	 * Loop through the options table, turning the option on or off
	 * depending on whether the bit is set in the incoming options flag.
	 */
	for (Index = 0U; Index < XTTCPS_NUM_TMRCTR_OPTIONS; Index++) {
 101bc48:	ea000008 	b	101bc70 <XTtcPs_SetOptions+0x74>
		if ((Options & TmrCtrOptionsTable[Index].Option) != (u32)0) {
			if(TmrCtrOptionsTable[Index].Register == XTTCPS_CLK_CNTRL_OFFSET) {
 101bc4c:	e3520000 	cmp	r2, #0
 101bc50:	e283300c 	add	r3, r3, #12
				ClockReg |= TmrCtrOptionsTable[Index].Mask;
 101bc54:	0185500c 	orreq	r5, r5, ip
			} else {
				CountReg |= TmrCtrOptionsTable[Index].Mask;
 101bc58:	1184400c 	orrne	r4, r4, ip
	for (Index = 0U; Index < XTTCPS_NUM_TMRCTR_OPTIONS; Index++) {
 101bc5c:	e1530006 	cmp	r3, r6
 101bc60:	0a00000b 	beq	101bc94 <XTtcPs_SetOptions+0x98>
 101bc64:	e513e00c 	ldr	lr, [r3, #-12]
 101bc68:	e513c008 	ldr	ip, [r3, #-8]
 101bc6c:	e5132004 	ldr	r2, [r3, #-4]
		if ((Options & TmrCtrOptionsTable[Index].Option) != (u32)0) {
 101bc70:	e111000e 	tst	r1, lr
 101bc74:	e1e0e00c 	mvn	lr, ip
 101bc78:	1afffff3 	bne	101bc4c <XTtcPs_SetOptions+0x50>
			}
		} else {
			if(TmrCtrOptionsTable[Index].Register == XTTCPS_CLK_CNTRL_OFFSET) {
 101bc7c:	e3520000 	cmp	r2, #0
 101bc80:	e283300c 	add	r3, r3, #12
				ClockReg &= ~TmrCtrOptionsTable[Index].Mask;
 101bc84:	0005500e 	andeq	r5, r5, lr
			} else {
				CountReg &= ~TmrCtrOptionsTable[Index].Mask;
 101bc88:	1004400e 	andne	r4, r4, lr
	for (Index = 0U; Index < XTTCPS_NUM_TMRCTR_OPTIONS; Index++) {
 101bc8c:	e1530006 	cmp	r3, r6
 101bc90:	1afffff3 	bne	101bc64 <XTtcPs_SetOptions+0x68>
	*LocalAddr = Value;
 101bc94:	e5875000 	str	r5, [r7]
	 * device.
	 */
	if (Status != (s32)XST_FAILURE ) {
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
				  XTTCPS_CLK_CNTRL_OFFSET, ClockReg);
		XTtcPs_WriteReg(InstancePtr->Config.BaseAddress,
 101bc98:	e5903004 	ldr	r3, [r0, #4]
 101bc9c:	e583400c 	str	r4, [r3, #12]
				  XTTCPS_CNT_CNTRL_OFFSET, CountReg);
	}

	return Status;
}
 101bca0:	e3a00000 	mov	r0, #0
 101bca4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bca8:	e30d09ac 	movw	r0, #55724	; 0xd9ac
 101bcac:	e3a0107d 	mov	r1, #125	; 0x7d
 101bcb0:	e3400106 	movt	r0, #262	; 0x106
 101bcb4:	ebfff9db 	bl	101a428 <Xil_Assert>
 101bcb8:	e3a03001 	mov	r3, #1
}
 101bcbc:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bcc0:	e5843000 	str	r3, [r4]
}
 101bcc4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bcc8:	e30d09ac 	movw	r0, #55724	; 0xd9ac
 101bccc:	e3a0107c 	mov	r1, #124	; 0x7c
 101bcd0:	e3400106 	movt	r0, #262	; 0x106
 101bcd4:	ebfff9d3 	bl	101a428 <Xil_Assert>
 101bcd8:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bcdc:	e3a02001 	mov	r2, #1
 101bce0:	e340310c 	movt	r3, #268	; 0x10c
 101bce4:	e5832000 	str	r2, [r3]
 101bce8:	eaffffec 	b	101bca0 <XTtcPs_SetOptions+0xa4>
 101bcec:	0106910c 	.word	0x0106910c

0101bcf0 <XTtcPs_GetOptions>:
*
* @note		None.
*
******************************************************************************/
u32 XTtcPs_GetOptions(XTtcPs *InstancePtr)
{
 101bcf0:	e92d4070 	push	{r4, r5, r6, lr}
	u32 OptionsFlag = 0U;
	u32 Register;
	u32 Index;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101bcf4:	e2505000 	subs	r5, r0, #0
 101bcf8:	0a000020 	beq	101bd80 <XTtcPs_GetOptions+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bcfc:	e595200c 	ldr	r2, [r5, #12]
 101bd00:	e3013111 	movw	r3, #4369	; 0x1111
 101bd04:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bd08:	e3016fcc 	movw	r6, #8140	; 0x1fcc
 101bd0c:	e340610c 	movt	r6, #268	; 0x10c
 101bd10:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bd14:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bd18:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bd1c:	1a00000f 	bne	101bd60 <XTtcPs_GetOptions+0x70>
 101bd20:	e3093100 	movw	r3, #37120	; 0x9100
	for (Index = 0U; Index < XTTCPS_NUM_TMRCTR_OPTIONS; Index++) {
		/*
		 * Get the control register to determine which options are
		 * currently set.
		 */
		Register = XTtcPs_ReadReg(InstancePtr->Config.BaseAddress,
 101bd24:	e595e004 	ldr	lr, [r5, #4]
 101bd28:	e3403106 	movt	r3, #262	; 0x106
 101bd2c:	e1a02004 	mov	r2, r4
 101bd30:	e283c054 	add	ip, r3, #84	; 0x54
	u32 OptionsFlag = 0U;
 101bd34:	e1a00004 	mov	r0, r4
		Register = XTtcPs_ReadReg(InstancePtr->Config.BaseAddress,
 101bd38:	e3a01020 	mov	r1, #32
	return *(volatile u32 *) Addr;
 101bd3c:	e79e2002 	ldr	r2, [lr, r2]
					      TmrCtrOptionsTable[Index].
					      Register);

		if ((Register & TmrCtrOptionsTable[Index].Mask) != (u32)0) {
 101bd40:	e283300c 	add	r3, r3, #12
 101bd44:	e1120001 	tst	r2, r1
			OptionsFlag |= TmrCtrOptionsTable[Index].Option;
 101bd48:	1513200c 	ldrne	r2, [r3, #-12]
 101bd4c:	11800002 	orrne	r0, r0, r2
	for (Index = 0U; Index < XTTCPS_NUM_TMRCTR_OPTIONS; Index++) {
 101bd50:	e153000c 	cmp	r3, ip
 101bd54:	08bd8070 	popeq	{r4, r5, r6, pc}
 101bd58:	e9930006 	ldmib	r3, {r1, r2}
 101bd5c:	eafffff6 	b	101bd3c <XTtcPs_GetOptions+0x4c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bd60:	e30d09ac 	movw	r0, #55724	; 0xd9ac
 101bd64:	e3a010be 	mov	r1, #190	; 0xbe
 101bd68:	e3400106 	movt	r0, #262	; 0x106
 101bd6c:	ebfff9ad 	bl	101a428 <Xil_Assert>
 101bd70:	e3a03001 	mov	r3, #1
 101bd74:	e1a00004 	mov	r0, r4
 101bd78:	e5863000 	str	r3, [r6]
 101bd7c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bd80:	e30d09ac 	movw	r0, #55724	; 0xd9ac
 101bd84:	e3a010bd 	mov	r1, #189	; 0xbd
 101bd88:	e3400106 	movt	r0, #262	; 0x106
 101bd8c:	ebfff9a5 	bl	101a428 <Xil_Assert>
 101bd90:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bd94:	e3a02001 	mov	r2, #1
 101bd98:	e340310c 	movt	r3, #268	; 0x10c
 101bd9c:	e1a00005 	mov	r0, r5
 101bda0:	e5832000 	str	r2, [r3]
 101bda4:	e8bd8070 	pop	{r4, r5, r6, pc}

0101bda8 <XUartPs_SendByte>:
*
*****************************************************************************/
void XUartPs_SendByte(u32 BaseAddress, u8 Data)
{
	/* Wait until there is space in TX FIFO */
	while (XUartPs_IsTransmitFull(BaseAddress)) {
 101bda8:	e280202c 	add	r2, r0, #44	; 0x2c
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 101bdac:	e5923000 	ldr	r3, [r2]
 101bdb0:	e3130010 	tst	r3, #16
 101bdb4:	1afffffc 	bne	101bdac <XUartPs_SendByte+0x4>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 101bdb8:	e5801030 	str	r1, [r0, #48]	; 0x30
		;
	}

	/* Write the byte into the TX FIFO */
	XUartPs_WriteReg(BaseAddress, XUARTPS_FIFO_OFFSET, (u32)Data);
}
 101bdbc:	e12fff1e 	bx	lr

0101bdc0 <XUartPs_RecvByte>:
*****************************************************************************/
u8 XUartPs_RecvByte(u32 BaseAddress)
{
	u32 RecievedByte;
	/* Wait until there is data */
	while (!XUartPs_IsReceiveData(BaseAddress)) {
 101bdc0:	e280202c 	add	r2, r0, #44	; 0x2c
	return *(volatile u32 *) Addr;
 101bdc4:	e5923000 	ldr	r3, [r2]
 101bdc8:	e3130002 	tst	r3, #2
 101bdcc:	1afffffc 	bne	101bdc4 <XUartPs_RecvByte+0x4>
 101bdd0:	e5900030 	ldr	r0, [r0, #48]	; 0x30
		;
	}
	RecievedByte = XUartPs_ReadReg(BaseAddress, XUARTPS_FIFO_OFFSET);
	/* Return the byte received */
	return (u8)RecievedByte;
}
 101bdd4:	e6ef0070 	uxtb	r0, r0
 101bdd8:	e12fff1e 	bx	lr

0101bddc <XUartPs_ResetHw>:
*
* @note		None.
*
*****************************************************************************/
void XUartPs_ResetHw(u32 BaseAddress)
{
 101bddc:	e92d4010 	push	{r4, lr}
	*LocalAddr = Value;
 101bde0:	e3031fff 	movw	r1, #16383	; 0x3fff
 101bde4:	e3a0e028 	mov	lr, #40	; 0x28
 101bde8:	e3a0c003 	mov	ip, #3
 101bdec:	e3a03000 	mov	r3, #0
 101bdf0:	e3a02020 	mov	r2, #32
 101bdf4:	e580100c 	str	r1, [r0, #12]
 101bdf8:	e300428b 	movw	r4, #651	; 0x28b
 101bdfc:	e580e000 	str	lr, [r0]
 101be00:	e3a0e00f 	mov	lr, #15
 101be04:	e580c000 	str	ip, [r0]
 101be08:	e3a0cf4a 	mov	ip, #296	; 0x128
 101be0c:	e5801014 	str	r1, [r0, #20]
 101be10:	e5803004 	str	r3, [r0, #4]
 101be14:	e5802020 	str	r2, [r0, #32]
 101be18:	e5802044 	str	r2, [r0, #68]	; 0x44
 101be1c:	e580301c 	str	r3, [r0, #28]
 101be20:	e5804018 	str	r4, [r0, #24]
 101be24:	e580e034 	str	lr, [r0, #52]	; 0x34
 101be28:	e580c000 	str	ip, [r0]
	 */
	XUartPs_WriteReg(BaseAddress, XUARTPS_CR_OFFSET,
				((u32)XUARTPS_CR_RX_DIS | (u32)XUARTPS_CR_TX_DIS |
						(u32)XUARTPS_CR_STOPBRK));

}
 101be2c:	e8bd8010 	pop	{r4, pc}

0101be30 <XSpiPs_SetOptions>:
* @note
* This function is not thread-safe.
*
******************************************************************************/
s32 XSpiPs_SetOptions(const XSpiPs *InstancePtr, u32 Options)
{
 101be30:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ConfigReg;
	u32 Index;
	u32 CurrentConfigReg;
	s32 Status;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101be34:	e2505000 	subs	r5, r0, #0
 101be38:	0a000033 	beq	101bf0c <XSpiPs_SetOptions+0xdc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101be3c:	e595200c 	ldr	r2, [r5, #12]
 101be40:	e3013111 	movw	r3, #4369	; 0x1111
 101be44:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101be48:	e3016fcc 	movw	r6, #8140	; 0x1fcc
 101be4c:	e340610c 	movt	r6, #268	; 0x10c
 101be50:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101be54:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101be58:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101be5c:	1a00001e 	bne	101bedc <XSpiPs_SetOptions+0xac>

	/*
	 * Do not allow the slave select to change while a transfer is in
	 * progress. Not thread-safe.
	 */
	if (InstancePtr->IsBusy == TRUE) {
 101be60:	e5953020 	ldr	r3, [r5, #32]
 101be64:	e3530001 	cmp	r3, #1
 101be68:	0a000025 	beq	101bf04 <XSpiPs_SetOptions+0xd4>
		Status = (s32)XST_DEVICE_BUSY;
	} else {

		ConfigReg = XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
 101be6c:	e5956004 	ldr	r6, [r5, #4]
 101be70:	e3093154 	movw	r3, #37204	; 0x9154
 101be74:	e3403106 	movt	r3, #262	; 0x106
 101be78:	e3a0c001 	mov	ip, #1
 101be7c:	e2834028 	add	r4, r3, #40	; 0x28
 101be80:	e1a0e00c 	mov	lr, ip
 101be84:	e5960000 	ldr	r0, [r6]
 101be88:	e1a02000 	mov	r2, r0
 101be8c:	ea000002 	b	101be9c <XSpiPs_SetOptions+0x6c>
 101be90:	e593e008 	ldr	lr, [r3, #8]
 101be94:	e2833008 	add	r3, r3, #8
 101be98:	e593c004 	ldr	ip, [r3, #4]
		/*
		 * Loop through the options table, turning the option on or off
		 * depending on whether the bit is set in the incoming options flag.
		 */
		for (Index = 0U; Index < XSPIPS_NUM_OPTIONS; Index++) {
			if ((Options & OptionsTable[Index].Option) != (u32)0U) {
 101be9c:	e11e0001 	tst	lr, r1
				/* Turn it on */
				ConfigReg |= OptionsTable[Index].Mask;
 101bea0:	1182200c 	orrne	r2, r2, ip
			}
			else {
				/* Turn it off */
				ConfigReg &= ~(OptionsTable[Index].Mask);
 101bea4:	01c2200c 	biceq	r2, r2, ip
		for (Index = 0U; Index < XSPIPS_NUM_OPTIONS; Index++) {
 101bea8:	e1540003 	cmp	r4, r3
 101beac:	1afffff7 	bne	101be90 <XSpiPs_SetOptions+0x60>

		/*
		 * If CPOL-CPHA bits are toggled from previous state,
		 * disable before writing the configuration register and then enable.
		 */
		if( ((CurrentConfigReg & XSPIPS_CR_CPOL_MASK) !=
 101beb0:	e0200002 	eor	r0, r0, r2
 101beb4:	e2100006 	ands	r0, r0, #6
 101beb8:	0a00000f 	beq	101befc <XSpiPs_SetOptions+0xcc>
	*LocalAddr = Value;
 101bebc:	e3a00000 	mov	r0, #0
 101bec0:	e3a01001 	mov	r1, #1
 101bec4:	e5860014 	str	r0, [r6, #20]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 101bec8:	e5953004 	ldr	r3, [r5, #4]
	*LocalAddr = Value;
 101becc:	e5832000 	str	r2, [r3]
		 */
		if( ((CurrentConfigReg & XSPIPS_CR_CPOL_MASK) !=
			(ConfigReg & XSPIPS_CR_CPOL_MASK)) ||
			((CurrentConfigReg & XSPIPS_CR_CPHA_MASK) !=
			(ConfigReg & XSPIPS_CR_CPHA_MASK)) ) {
				XSpiPs_Enable(InstancePtr);
 101bed0:	e5953004 	ldr	r3, [r5, #4]
 101bed4:	e5831014 	str	r1, [r3, #20]
 101bed8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bedc:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101bee0:	e3a0107d 	mov	r1, #125	; 0x7d
 101bee4:	e3400106 	movt	r0, #262	; 0x106
 101bee8:	ebfff94e 	bl	101a428 <Xil_Assert>
 101beec:	e3a03001 	mov	r3, #1
 101bef0:	e1a00004 	mov	r0, r4
 101bef4:	e5863000 	str	r3, [r6]
 101bef8:	e8bd8070 	pop	{r4, r5, r6, pc}
 101befc:	e5862000 	str	r2, [r6]
			}

		Status = (s32)XST_SUCCESS;
	}
	return Status;
}
 101bf00:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_BUSY;
 101bf04:	e3a00015 	mov	r0, #21
 101bf08:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bf0c:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101bf10:	e3a0107c 	mov	r1, #124	; 0x7c
 101bf14:	e3400106 	movt	r0, #262	; 0x106
 101bf18:	ebfff942 	bl	101a428 <Xil_Assert>
 101bf1c:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bf20:	e3a02001 	mov	r2, #1
 101bf24:	e340310c 	movt	r3, #268	; 0x10c
 101bf28:	e1a00005 	mov	r0, r5
 101bf2c:	e5832000 	str	r2, [r3]
 101bf30:	e8bd8070 	pop	{r4, r5, r6, pc}

0101bf34 <XSpiPs_GetOptions>:
*
* @note		None.
*
******************************************************************************/
u32 XSpiPs_GetOptions(const XSpiPs *InstancePtr)
{
 101bf34:	e92d4070 	push	{r4, r5, r6, lr}
	u32 OptionsFlag = 0U;
	u32 ConfigReg;
	u32 Index;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101bf38:	e2506000 	subs	r6, r0, #0
 101bf3c:	0a00001e 	beq	101bfbc <XSpiPs_GetOptions+0x88>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bf40:	e596200c 	ldr	r2, [r6, #12]
 101bf44:	e3013111 	movw	r3, #4369	; 0x1111
 101bf48:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bf4c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101bf50:	e340510c 	movt	r5, #268	; 0x10c
 101bf54:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bf58:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bf5c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bf60:	1a00000d 	bne	101bf9c <XSpiPs_GetOptions+0x68>
	return *(volatile u32 *) Addr;
 101bf64:	e5961004 	ldr	r1, [r6, #4]
	u32 OptionsFlag = 0U;
 101bf68:	e1a00004 	mov	r0, r4
 101bf6c:	e59f3070 	ldr	r3, [pc, #112]	; 101bfe4 <XSpiPs_GetOptions+0xb0>
 101bf70:	e3a02001 	mov	r2, #1
 101bf74:	e591c000 	ldr	ip, [r1]
				 XSPIPS_CR_OFFSET);

	/*
	 * Loop through the options table to grab options
	 */
	for (Index = 0U; Index < XSPIPS_NUM_OPTIONS; Index++) {
 101bf78:	e2831030 	add	r1, r3, #48	; 0x30
		if ((ConfigReg & OptionsTable[Index].Mask) != FALSE) {
 101bf7c:	e112000c 	tst	r2, ip
 101bf80:	e2833008 	add	r3, r3, #8
			OptionsFlag |= OptionsTable[Index].Option;
 101bf84:	15132014 	ldrne	r2, [r3, #-20]	; 0xffffffec
 101bf88:	11800002 	orrne	r0, r0, r2
	for (Index = 0U; Index < XSPIPS_NUM_OPTIONS; Index++) {
 101bf8c:	e1530001 	cmp	r3, r1
 101bf90:	08bd8070 	popeq	{r4, r5, r6, pc}
 101bf94:	e5132008 	ldr	r2, [r3, #-8]
 101bf98:	eafffff7 	b	101bf7c <XSpiPs_GetOptions+0x48>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bf9c:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101bfa0:	e3a010d5 	mov	r1, #213	; 0xd5
 101bfa4:	e3400106 	movt	r0, #262	; 0x106
 101bfa8:	ebfff91e 	bl	101a428 <Xil_Assert>
 101bfac:	e3a03001 	mov	r3, #1
 101bfb0:	e1a00004 	mov	r0, r4
 101bfb4:	e5853000 	str	r3, [r5]
 101bfb8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101bfbc:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101bfc0:	e3a010d4 	mov	r1, #212	; 0xd4
 101bfc4:	e3400106 	movt	r0, #262	; 0x106
 101bfc8:	ebfff916 	bl	101a428 <Xil_Assert>
 101bfcc:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101bfd0:	e3a02001 	mov	r2, #1
 101bfd4:	e340310c 	movt	r3, #268	; 0x10c
 101bfd8:	e1a00006 	mov	r0, r6
 101bfdc:	e5832000 	str	r2, [r3]
 101bfe0:	e8bd8070 	pop	{r4, r5, r6, pc}
 101bfe4:	01069160 	.word	0x01069160

0101bfe8 <XSpiPs_SetClkPrescaler>:
* @note
* This function is not thread-safe.
*
******************************************************************************/
s32 XSpiPs_SetClkPrescaler(const XSpiPs *InstancePtr, u8 Prescaler)
{
 101bfe8:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ConfigReg;
	s32 Status;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101bfec:	e2506000 	subs	r6, r0, #0
 101bff0:	0a000022 	beq	101c080 <XSpiPs_SetClkPrescaler+0x98>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101bff4:	e596200c 	ldr	r2, [r6, #12]
 101bff8:	e3013111 	movw	r3, #4369	; 0x1111
 101bffc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c000:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101c004:	e340510c 	movt	r5, #268	; 0x10c
 101c008:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c00c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c010:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c014:	1a00000c 	bne	101c04c <XSpiPs_SetClkPrescaler+0x64>
	Xil_AssertNonvoid((Prescaler > 0U) && (Prescaler <= XSPIPS_CR_PRESC_MAXIMUM));
 101c018:	e2413001 	sub	r3, r1, #1
 101c01c:	e3530006 	cmp	r3, #6
 101c020:	8a000011 	bhi	101c06c <XSpiPs_SetClkPrescaler+0x84>

	/*
	 * Do not allow the prescaler to be changed while a transfer is in
	 * progress. Not thread-safe.
	 */
	if (InstancePtr->IsBusy == TRUE) {
 101c024:	e5963020 	ldr	r3, [r6, #32]
 101c028:	e3530001 	cmp	r3, #1
 101c02c:	0a000011 	beq	101c078 <XSpiPs_SetClkPrescaler+0x90>
 101c030:	e5962004 	ldr	r2, [r6, #4]

		XSpiPs_WriteReg(InstancePtr->Config.BaseAddress,
				XSPIPS_CR_OFFSET,
				ConfigReg);

		Status = (s32)XST_SUCCESS;
 101c034:	e1a00004 	mov	r0, r4
 101c038:	e5923000 	ldr	r3, [r2]
		ConfigReg &= (u32)(~XSPIPS_CR_PRESC_MASK);
 101c03c:	e3c33038 	bic	r3, r3, #56	; 0x38
		ConfigReg |= (u32) ((u32)Prescaler & (u32)XSPIPS_CR_PRESC_MAXIMUM) <<
 101c040:	e1833181 	orr	r3, r3, r1, lsl #3
	*LocalAddr = Value;
 101c044:	e5823000 	str	r3, [r2]
		Status = (s32)XST_SUCCESS;
 101c048:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c04c:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c050:	e3001105 	movw	r1, #261	; 0x105
	Xil_AssertNonvoid((Prescaler > 0U) && (Prescaler <= XSPIPS_CR_PRESC_MAXIMUM));
 101c054:	e3400106 	movt	r0, #262	; 0x106
 101c058:	ebfff8f2 	bl	101a428 <Xil_Assert>
 101c05c:	e3a03001 	mov	r3, #1
 101c060:	e1a00004 	mov	r0, r4
 101c064:	e5853000 	str	r3, [r5]
 101c068:	e8bd8070 	pop	{r4, r5, r6, pc}
 101c06c:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c070:	e3001106 	movw	r1, #262	; 0x106
 101c074:	eafffff6 	b	101c054 <XSpiPs_SetClkPrescaler+0x6c>
		Status = (s32)XST_DEVICE_BUSY;
 101c078:	e3a00015 	mov	r0, #21
	}
	return Status;
}
 101c07c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c080:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c084:	e3a01f41 	mov	r1, #260	; 0x104
 101c088:	e3400106 	movt	r0, #262	; 0x106
 101c08c:	ebfff8e5 	bl	101a428 <Xil_Assert>
 101c090:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101c094:	e3a02001 	mov	r2, #1
 101c098:	e340310c 	movt	r3, #268	; 0x10c
 101c09c:	e1a00006 	mov	r0, r6
 101c0a0:	e5832000 	str	r2, [r3]
 101c0a4:	e8bd8070 	pop	{r4, r5, r6, pc}

0101c0a8 <XSpiPs_GetClkPrescaler>:
* @note		None.
*
*
******************************************************************************/
u8 XSpiPs_GetClkPrescaler(const XSpiPs *InstancePtr)
{
 101c0a8:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ConfigReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101c0ac:	e2506000 	subs	r6, r0, #0
 101c0b0:	0a000014 	beq	101c108 <XSpiPs_GetClkPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c0b4:	e596200c 	ldr	r2, [r6, #12]
 101c0b8:	e3013111 	movw	r3, #4369	; 0x1111
 101c0bc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c0c0:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101c0c4:	e340510c 	movt	r5, #268	; 0x10c
 101c0c8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c0cc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c0d0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c0d4:	1a000003 	bne	101c0e8 <XSpiPs_GetClkPrescaler+0x40>
	return *(volatile u32 *) Addr;
 101c0d8:	e5963004 	ldr	r3, [r6, #4]
 101c0dc:	e5930000 	ldr	r0, [r3]
	ConfigReg = XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
			XSPIPS_CR_OFFSET);

	ConfigReg &= XSPIPS_CR_PRESC_MASK;

	return (u8)(ConfigReg >> XSPIPS_CR_PRESC_SHIFT);
 101c0e0:	e7e201d0 	ubfx	r0, r0, #3, #3
 101c0e4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c0e8:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c0ec:	e3001137 	movw	r1, #311	; 0x137
 101c0f0:	e3400106 	movt	r0, #262	; 0x106
 101c0f4:	ebfff8cb 	bl	101a428 <Xil_Assert>
 101c0f8:	e3a03001 	mov	r3, #1
 101c0fc:	e1a00004 	mov	r0, r4
 101c100:	e5853000 	str	r3, [r5]

}
 101c104:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c108:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c10c:	e3001136 	movw	r1, #310	; 0x136
 101c110:	e3400106 	movt	r0, #262	; 0x106
 101c114:	ebfff8c3 	bl	101a428 <Xil_Assert>
 101c118:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101c11c:	e3a02001 	mov	r2, #1
 101c120:	e340310c 	movt	r3, #268	; 0x10c
 101c124:	e1a00006 	mov	r0, r6
 101c128:	e5832000 	str	r2, [r3]
 101c12c:	e8bd8070 	pop	{r4, r5, r6, pc}

0101c130 <XSpiPs_SetDelays>:
* @note		None.
*
******************************************************************************/
s32 XSpiPs_SetDelays(const XSpiPs *InstancePtr, u8 DelayNss, u8 DelayBtwn,
			 u8 DelayAfter, u8 DelayInit)
{
 101c130:	e92d4070 	push	{r4, r5, r6, lr}
	u32 DelayRegister;
	s32 Status;

	Xil_AssertNonvoid(InstancePtr != NULL);
 101c134:	e2506000 	subs	r6, r0, #0
{
 101c138:	e5dd0010 	ldrb	r0, [sp, #16]
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c13c:	0a00001c 	beq	101c1b4 <XSpiPs_SetDelays+0x84>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c140:	e596e00c 	ldr	lr, [r6, #12]
 101c144:	e301c111 	movw	ip, #4369	; 0x1111
 101c148:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c14c:	e3015fcc 	movw	r5, #8140	; 0x1fcc
 101c150:	e340510c 	movt	r5, #268	; 0x10c
 101c154:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c158:	e15e000c 	cmp	lr, ip
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c15c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c160:	1a000009 	bne	101c18c <XSpiPs_SetDelays+0x5c>

	/*
	 * Do not allow the delays to change while a transfer is in
	 * progress. Not thread-safe.
	 */
	if (InstancePtr->IsBusy == TRUE) {
 101c164:	e596c020 	ldr	ip, [r6, #32]
 101c168:	e35c0001 	cmp	ip, #1
 101c16c:	0a00000e 	beq	101c1ac <XSpiPs_SetDelays+0x7c>

		/* Shift, Mask and OR the values to build the register settings */
		DelayRegister = (u32) DelayNss << XSPIPS_DR_NSS_SHIFT;
		DelayRegister |= (u32) DelayBtwn << XSPIPS_DR_BTWN_SHIFT;
		DelayRegister |= (u32) DelayAfter << XSPIPS_DR_AFTER_SHIFT;
		DelayRegister |= (u32) DelayInit;
 101c170:	e1803403 	orr	r3, r0, r3, lsl #8

		XSpiPs_WriteReg(InstancePtr->Config.BaseAddress,
 101c174:	e596c004 	ldr	ip, [r6, #4]
				XSPIPS_DR_OFFSET, DelayRegister);

		Status = (s32)XST_SUCCESS;
 101c178:	e1a00004 	mov	r0, r4
		DelayRegister |= (u32) DelayInit;
 101c17c:	e1833802 	orr	r3, r3, r2, lsl #16
 101c180:	e1833c01 	orr	r3, r3, r1, lsl #24
	*LocalAddr = Value;
 101c184:	e58c3018 	str	r3, [ip, #24]
		Status = (s32)XST_SUCCESS;
 101c188:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c18c:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c190:	e3a01f5a 	mov	r1, #360	; 0x168
 101c194:	e3400106 	movt	r0, #262	; 0x106
 101c198:	ebfff8a2 	bl	101a428 <Xil_Assert>
 101c19c:	e3a03001 	mov	r3, #1
 101c1a0:	e1a00004 	mov	r0, r4
 101c1a4:	e5853000 	str	r3, [r5]
 101c1a8:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_BUSY;
 101c1ac:	e3a00015 	mov	r0, #21
	}
	return Status;
}
 101c1b0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 101c1b4:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c1b8:	e3001167 	movw	r1, #359	; 0x167
 101c1bc:	e3400106 	movt	r0, #262	; 0x106
 101c1c0:	ebfff898 	bl	101a428 <Xil_Assert>
 101c1c4:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101c1c8:	e3a02001 	mov	r2, #1
 101c1cc:	e340310c 	movt	r3, #268	; 0x10c
 101c1d0:	e1a00006 	mov	r0, r6
 101c1d4:	e5832000 	str	r2, [r3]
 101c1d8:	e8bd8070 	pop	{r4, r5, r6, pc}

0101c1dc <XSpiPs_GetDelays>:
void XSpiPs_GetDelays(const XSpiPs *InstancePtr,u8 *DelayNss, u8 *DelayBtwn,
			u8 *DelayAfter, u8 *DelayInit)
{
	u32 DelayRegister;

	Xil_AssertVoid(InstancePtr != NULL);
 101c1dc:	e3500000 	cmp	r0, #0
{
 101c1e0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 101c1e4:	0a00001a 	beq	101c254 <XSpiPs_GetDelays+0x78>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c1e8:	e590e00c 	ldr	lr, [r0, #12]
 101c1ec:	e301c111 	movw	ip, #4369	; 0x1111
 101c1f0:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 101c1f4:	e3014fcc 	movw	r4, #8140	; 0x1fcc
 101c1f8:	e340410c 	movt	r4, #268	; 0x10c
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c1fc:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 101c200:	e3a0c000 	mov	ip, #0
 101c204:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c208:	1a00000a 	bne	101c238 <XSpiPs_GetDelays+0x5c>

	DelayRegister = XSpiPs_ReadReg(InstancePtr->Config.BaseAddress,
 101c20c:	e5900004 	ldr	r0, [r0, #4]
					XSPIPS_DR_OFFSET);

	*DelayInit = (u8)(DelayRegister & XSPIPS_DR_INIT_MASK);
 101c210:	e59dc008 	ldr	ip, [sp, #8]
	return *(volatile u32 *) Addr;
 101c214:	e5900018 	ldr	r0, [r0, #24]
 101c218:	e5cc0000 	strb	r0, [ip]

	*DelayAfter = (u8)((DelayRegister & XSPIPS_DR_AFTER_MASK) >>
 101c21c:	e1a0e420 	lsr	lr, r0, #8
				 XSPIPS_DR_AFTER_SHIFT);

	*DelayBtwn = (u8)((DelayRegister & XSPIPS_DR_BTWN_MASK) >>
 101c220:	e1a0c820 	lsr	ip, r0, #16
				XSPIPS_DR_BTWN_SHIFT);

	*DelayNss = (u8)((DelayRegister & XSPIPS_DR_NSS_MASK) >>
 101c224:	e1a00c20 	lsr	r0, r0, #24
	*DelayAfter = (u8)((DelayRegister & XSPIPS_DR_AFTER_MASK) >>
 101c228:	e5c3e000 	strb	lr, [r3]
	*DelayBtwn = (u8)((DelayRegister & XSPIPS_DR_BTWN_MASK) >>
 101c22c:	e5c2c000 	strb	ip, [r2]
	*DelayNss = (u8)((DelayRegister & XSPIPS_DR_NSS_MASK) >>
 101c230:	e5c10000 	strb	r0, [r1]
 101c234:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 101c238:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c23c:	e3a01f67 	mov	r1, #412	; 0x19c
 101c240:	e3400106 	movt	r0, #262	; 0x106
 101c244:	ebfff877 	bl	101a428 <Xil_Assert>
 101c248:	e3a03001 	mov	r3, #1
 101c24c:	e5843000 	str	r3, [r4]
				XSPIPS_DR_NSS_SHIFT);

}
 101c250:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 101c254:	e30d09c0 	movw	r0, #55744	; 0xd9c0
 101c258:	e300119b 	movw	r1, #411	; 0x19b
 101c25c:	e3400106 	movt	r0, #262	; 0x106
 101c260:	ebfff870 	bl	101a428 <Xil_Assert>
 101c264:	e3013fcc 	movw	r3, #8140	; 0x1fcc
 101c268:	e3a02001 	mov	r2, #1
 101c26c:	e340310c 	movt	r3, #268	; 0x10c
 101c270:	e5832000 	str	r2, [r3]
 101c274:	e8bd8010 	pop	{r4, pc}

0101c278 <FIQInterrupt>:
* @note		None.
*
******************************************************************************/
void FIQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
 101c278:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c27c:	e3403106 	movt	r3, #262	; 0x106
 101c280:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 101c284:	e5930034 	ldr	r0, [r3, #52]	; 0x34
 101c288:	e12fff12 	bx	r2

0101c28c <IRQInterrupt>:
* @note		None.
*
******************************************************************************/
void IRQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
 101c28c:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c290:	e3403106 	movt	r3, #262	; 0x106
 101c294:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 101c298:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
 101c29c:	e12fff12 	bx	r2

0101c2a0 <UndefinedException>:
* @note		None.
*
******************************************************************************/
void UndefinedException(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
 101c2a0:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c2a4:	e3403106 	movt	r3, #262	; 0x106
 101c2a8:	e5932008 	ldr	r2, [r3, #8]
 101c2ac:	e593000c 	ldr	r0, [r3, #12]
 101c2b0:	e12fff12 	bx	r2

0101c2b4 <SWInterrupt>:
* @note		None.
*
******************************************************************************/
void SWInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
 101c2b4:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c2b8:	e3403106 	movt	r3, #262	; 0x106
 101c2bc:	e5932010 	ldr	r2, [r3, #16]
 101c2c0:	e5930014 	ldr	r0, [r3, #20]
 101c2c4:	e12fff12 	bx	r2

0101c2c8 <DataAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void DataAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
 101c2c8:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c2cc:	e3403106 	movt	r3, #262	; 0x106
 101c2d0:	e5932020 	ldr	r2, [r3, #32]
 101c2d4:	e5930024 	ldr	r0, [r3, #36]	; 0x24
 101c2d8:	e12fff12 	bx	r2

0101c2dc <PrefetchAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void PrefetchAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
 101c2dc:	e30d3ca0 	movw	r3, #56480	; 0xdca0
 101c2e0:	e3403106 	movt	r3, #262	; 0x106
 101c2e4:	e5932018 	ldr	r2, [r3, #24]
 101c2e8:	e593001c 	ldr	r0, [r3, #28]
 101c2ec:	e12fff12 	bx	r2
 101c2f0:	01074010 	.word	0x01074010
 101c2f4:	01074010 	.word	0x01074010
 101c2f8:	01074020 	.word	0x01074020
 101c2fc:	010c1fe0 	.word	0x010c1fe0
 101c300:	00010000 	.word	0x00010000

0101c304 <_start>:
	.long	__stack


	.globl	_start
_start:
	bl      __cpu_init		/* Initialize the CPU first (BSP provides this) */
 101c304:	eb000017 	bl	101c368 <__cpu_init>

	mov	r0, #0
 101c308:	e3a00000 	mov	r0, #0

	/* clear sbss */
	ldr 	r1,.Lsbss_start		/* calculate beginning of the SBSS */
 101c30c:	e51f1024 	ldr	r1, [pc, #-36]	; 101c2f0 <PrefetchAbortInterrupt+0x14>
	ldr	r2,.Lsbss_end		/* calculate end of the SBSS */
 101c310:	e51f2024 	ldr	r2, [pc, #-36]	; 101c2f4 <PrefetchAbortInterrupt+0x18>

.Lloop_sbss:
	cmp	r1,r2
 101c314:	e1510002 	cmp	r1, r2
	bge	.Lenclsbss		/* If no SBSS, no clearing required */
 101c318:	aa000001 	bge	101c324 <_start+0x20>
	str	r0, [r1], #4
 101c31c:	e4810004 	str	r0, [r1], #4
	b	.Lloop_sbss
 101c320:	eafffffb 	b	101c314 <_start+0x10>

.Lenclsbss:
	/* clear bss */
	ldr	r1,.Lbss_start		/* calculate beginning of the BSS */
 101c324:	e51f1034 	ldr	r1, [pc, #-52]	; 101c2f8 <PrefetchAbortInterrupt+0x1c>
	ldr	r2,.Lbss_end		/* calculate end of the BSS */
 101c328:	e51f2034 	ldr	r2, [pc, #-52]	; 101c2fc <PrefetchAbortInterrupt+0x20>

.Lloop_bss:
	cmp	r1,r2
 101c32c:	e1510002 	cmp	r1, r2
	bge	.Lenclbss		/* If no BSS, no clearing required */
 101c330:	aa000001 	bge	101c33c <_start+0x38>
	str	r0, [r1], #4
 101c334:	e4810004 	str	r0, [r1], #4
	b	.Lloop_bss
 101c338:	eafffffb 	b	101c32c <_start+0x28>

.Lenclbss:

	/* set stack pointer */
	ldr	r13,.Lstack		/* stack address */
 101c33c:	e51fd044 	ldr	sp, [pc, #-68]	; 101c300 <PrefetchAbortInterrupt+0x24>

    /* Reset and start Global Timer */
	mov	r0, #0x0
 101c340:	e3a00000 	mov	r0, #0
	mov	r1, #0x0
 101c344:	e3a01000 	mov	r1, #0
	#if defined SLEEP_TIMER_BASEADDR
	bl XTime_StartTTCTimer
	#endif

#if USE_AMP != 1
	bl XTime_SetTime
 101c348:	eb000015 	bl	101c3a4 <XTime_SetTime>
	/* Setup profiling stuff */
	bl	_profile_init
#endif /* PROFILING */

   /* run global constructors */
   bl __libc_init_array
 101c34c:	fa000385 	blx	101d168 <__libc_init_array>

	/* make sure argc and argv are valid */
	mov	r0, #0
 101c350:	e3a00000 	mov	r0, #0
	mov	r1, #0
 101c354:	e3a01000 	mov	r1, #0

	/* Let her rip */
	bl	main
 101c358:	eb003266 	bl	1028cf8 <main>

   /* Cleanup global constructors */
   bl __libc_fini_array
 101c35c:	fa000375 	blx	101d138 <__libc_fini_array>
	/* Cleanup profiling stuff */
	bl	_profile_clean
#endif /* PROFILING */

        /* All done */
	bl	exit
 101c360:	fa00036c 	blx	101d118 <exit>

.Lexit:	/* should never get here */
	b .Lexit
 101c364:	eafffffe 	b	101c364 <_start+0x60>

0101c368 <__cpu_init>:
	.global __cpu_init
	.align 2
__cpu_init:

/* Clear cp15 regs with unknown reset values */
	mov	r0, #0x0
 101c368:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c5, c0, 0	/* DFSR */
 101c36c:	ee050f10 	mcr	15, 0, r0, cr5, cr0, {0}
	mcr	p15, 0, r0, c5, c0, 1	/* IFSR */
 101c370:	ee050f30 	mcr	15, 0, r0, cr5, cr0, {1}
	mcr	p15, 0, r0, c6, c0, 0	/* DFAR */
 101c374:	ee060f10 	mcr	15, 0, r0, cr6, cr0, {0}
	mcr	p15, 0, r0, c6, c0, 2	/* IFAR */
 101c378:	ee060f50 	mcr	15, 0, r0, cr6, cr0, {2}
	mcr	p15, 0, r0, c9, c13, 2	/* PMXEVCNTR */
 101c37c:	ee090f5d 	mcr	15, 0, r0, cr9, cr13, {2}
	mcr	p15, 0, r0, c13, c0, 2	/* TPIDRURW */
 101c380:	ee0d0f50 	mcr	15, 0, r0, cr13, cr0, {2}
	mcr	p15, 0, r0, c13, c0, 3	/* TPIDRURO */
 101c384:	ee0d0f70 	mcr	15, 0, r0, cr13, cr0, {3}

/* Reset and start Cycle Counter */
	mov	r2, #0x80000000		/* clear overflow */
 101c388:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 3
 101c38c:	ee092f7c 	mcr	15, 0, r2, cr9, cr12, {3}
	mov	r2, #0xd		/* D, C, E */
 101c390:	e3a0200d 	mov	r2, #13
	mcr	p15, 0, r2, c9, c12, 0
 101c394:	ee092f1c 	mcr	15, 0, r2, cr9, cr12, {0}
	mov	r2, #0x80000000		/* enable cycle counter */
 101c398:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 1
 101c39c:	ee092f3c 	mcr	15, 0, r2, cr9, cr12, {1}

	bx	lr
 101c3a0:	e12fff1e 	bx	lr

0101c3a4 <XTime_SetTime>:
 101c3a4:	e3a03000 	mov	r3, #0
 101c3a8:	e3a0c000 	mov	ip, #0
 101c3ac:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101c3b0:	e3a02001 	mov	r2, #1
 101c3b4:	e583c208 	str	ip, [r3, #520]	; 0x208
 101c3b8:	e5830200 	str	r0, [r3, #512]	; 0x200
 101c3bc:	e5831204 	str	r1, [r3, #516]	; 0x204
 101c3c0:	e5832208 	str	r2, [r3, #520]	; 0x208
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_COUNTER_UPPER_OFFSET,
		(u32)((u32)(Xtime_Global>>32U)));

	/* Enable Global Timer */
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_CONTROL_OFFSET, (u32)0x1);
}
 101c3c4:	e12fff1e 	bx	lr

0101c3c8 <XTime_GetTime>:
	return *(volatile u32 *) Addr;
 101c3c8:	e3a03000 	mov	r3, #0
 101c3cc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 101c3d0:	e5931204 	ldr	r1, [r3, #516]	; 0x204
 101c3d4:	e593c200 	ldr	ip, [r3, #512]	; 0x200
 101c3d8:	e5932204 	ldr	r2, [r3, #516]	; 0x204
	/* Reading Global Timer Counter Register */
	do
	{
		high = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET);
		low = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
	} while(Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET) != high);
 101c3dc:	e1520001 	cmp	r2, r1
 101c3e0:	1afffffa 	bne	101c3d0 <XTime_GetTime+0x8>

	*Xtime_Global = (((XTime) high) << 32U) | (XTime) low;
 101c3e4:	e580c000 	str	ip, [r0]
 101c3e8:	e5802004 	str	r2, [r0, #4]
}
 101c3ec:	e12fff1e 	bx	lr

0101c3f0 <__udivsi3>:
 101c3f0:	1e4a      	subs	r2, r1, #1
 101c3f2:	bf08      	it	eq
 101c3f4:	4770      	bxeq	lr
 101c3f6:	f0c0 8124 	bcc.w	101c642 <__udivsi3+0x252>
 101c3fa:	4288      	cmp	r0, r1
 101c3fc:	f240 8116 	bls.w	101c62c <__udivsi3+0x23c>
 101c400:	4211      	tst	r1, r2
 101c402:	f000 8117 	beq.w	101c634 <__udivsi3+0x244>
 101c406:	fab0 f380 	clz	r3, r0
 101c40a:	fab1 f281 	clz	r2, r1
 101c40e:	eba2 0303 	sub.w	r3, r2, r3
 101c412:	f1c3 031f 	rsb	r3, r3, #31
 101c416:	a204      	add	r2, pc, #16	; (adr r2, 101c428 <__udivsi3+0x38>)
 101c418:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 101c41c:	f04f 0200 	mov.w	r2, #0
 101c420:	469f      	mov	pc, r3
 101c422:	bf00      	nop
 101c424:	f3af 8000 	nop.w
 101c428:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 101c42c:	bf00      	nop
 101c42e:	eb42 0202 	adc.w	r2, r2, r2
 101c432:	bf28      	it	cs
 101c434:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 101c438:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 101c43c:	bf00      	nop
 101c43e:	eb42 0202 	adc.w	r2, r2, r2
 101c442:	bf28      	it	cs
 101c444:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 101c448:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 101c44c:	bf00      	nop
 101c44e:	eb42 0202 	adc.w	r2, r2, r2
 101c452:	bf28      	it	cs
 101c454:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 101c458:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 101c45c:	bf00      	nop
 101c45e:	eb42 0202 	adc.w	r2, r2, r2
 101c462:	bf28      	it	cs
 101c464:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 101c468:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 101c46c:	bf00      	nop
 101c46e:	eb42 0202 	adc.w	r2, r2, r2
 101c472:	bf28      	it	cs
 101c474:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 101c478:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 101c47c:	bf00      	nop
 101c47e:	eb42 0202 	adc.w	r2, r2, r2
 101c482:	bf28      	it	cs
 101c484:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 101c488:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 101c48c:	bf00      	nop
 101c48e:	eb42 0202 	adc.w	r2, r2, r2
 101c492:	bf28      	it	cs
 101c494:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 101c498:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 101c49c:	bf00      	nop
 101c49e:	eb42 0202 	adc.w	r2, r2, r2
 101c4a2:	bf28      	it	cs
 101c4a4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 101c4a8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 101c4ac:	bf00      	nop
 101c4ae:	eb42 0202 	adc.w	r2, r2, r2
 101c4b2:	bf28      	it	cs
 101c4b4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 101c4b8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 101c4bc:	bf00      	nop
 101c4be:	eb42 0202 	adc.w	r2, r2, r2
 101c4c2:	bf28      	it	cs
 101c4c4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 101c4c8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 101c4cc:	bf00      	nop
 101c4ce:	eb42 0202 	adc.w	r2, r2, r2
 101c4d2:	bf28      	it	cs
 101c4d4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 101c4d8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 101c4dc:	bf00      	nop
 101c4de:	eb42 0202 	adc.w	r2, r2, r2
 101c4e2:	bf28      	it	cs
 101c4e4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 101c4e8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 101c4ec:	bf00      	nop
 101c4ee:	eb42 0202 	adc.w	r2, r2, r2
 101c4f2:	bf28      	it	cs
 101c4f4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 101c4f8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 101c4fc:	bf00      	nop
 101c4fe:	eb42 0202 	adc.w	r2, r2, r2
 101c502:	bf28      	it	cs
 101c504:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 101c508:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 101c50c:	bf00      	nop
 101c50e:	eb42 0202 	adc.w	r2, r2, r2
 101c512:	bf28      	it	cs
 101c514:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 101c518:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 101c51c:	bf00      	nop
 101c51e:	eb42 0202 	adc.w	r2, r2, r2
 101c522:	bf28      	it	cs
 101c524:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 101c528:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 101c52c:	bf00      	nop
 101c52e:	eb42 0202 	adc.w	r2, r2, r2
 101c532:	bf28      	it	cs
 101c534:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 101c538:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 101c53c:	bf00      	nop
 101c53e:	eb42 0202 	adc.w	r2, r2, r2
 101c542:	bf28      	it	cs
 101c544:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 101c548:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 101c54c:	bf00      	nop
 101c54e:	eb42 0202 	adc.w	r2, r2, r2
 101c552:	bf28      	it	cs
 101c554:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 101c558:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 101c55c:	bf00      	nop
 101c55e:	eb42 0202 	adc.w	r2, r2, r2
 101c562:	bf28      	it	cs
 101c564:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 101c568:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 101c56c:	bf00      	nop
 101c56e:	eb42 0202 	adc.w	r2, r2, r2
 101c572:	bf28      	it	cs
 101c574:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 101c578:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 101c57c:	bf00      	nop
 101c57e:	eb42 0202 	adc.w	r2, r2, r2
 101c582:	bf28      	it	cs
 101c584:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 101c588:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 101c58c:	bf00      	nop
 101c58e:	eb42 0202 	adc.w	r2, r2, r2
 101c592:	bf28      	it	cs
 101c594:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 101c598:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 101c59c:	bf00      	nop
 101c59e:	eb42 0202 	adc.w	r2, r2, r2
 101c5a2:	bf28      	it	cs
 101c5a4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 101c5a8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 101c5ac:	bf00      	nop
 101c5ae:	eb42 0202 	adc.w	r2, r2, r2
 101c5b2:	bf28      	it	cs
 101c5b4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 101c5b8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 101c5bc:	bf00      	nop
 101c5be:	eb42 0202 	adc.w	r2, r2, r2
 101c5c2:	bf28      	it	cs
 101c5c4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 101c5c8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 101c5cc:	bf00      	nop
 101c5ce:	eb42 0202 	adc.w	r2, r2, r2
 101c5d2:	bf28      	it	cs
 101c5d4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 101c5d8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 101c5dc:	bf00      	nop
 101c5de:	eb42 0202 	adc.w	r2, r2, r2
 101c5e2:	bf28      	it	cs
 101c5e4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 101c5e8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 101c5ec:	bf00      	nop
 101c5ee:	eb42 0202 	adc.w	r2, r2, r2
 101c5f2:	bf28      	it	cs
 101c5f4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 101c5f8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 101c5fc:	bf00      	nop
 101c5fe:	eb42 0202 	adc.w	r2, r2, r2
 101c602:	bf28      	it	cs
 101c604:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 101c608:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 101c60c:	bf00      	nop
 101c60e:	eb42 0202 	adc.w	r2, r2, r2
 101c612:	bf28      	it	cs
 101c614:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 101c618:	ebb0 0f01 	cmp.w	r0, r1
 101c61c:	bf00      	nop
 101c61e:	eb42 0202 	adc.w	r2, r2, r2
 101c622:	bf28      	it	cs
 101c624:	eba0 0001 	subcs.w	r0, r0, r1
 101c628:	4610      	mov	r0, r2
 101c62a:	4770      	bx	lr
 101c62c:	bf0c      	ite	eq
 101c62e:	2001      	moveq	r0, #1
 101c630:	2000      	movne	r0, #0
 101c632:	4770      	bx	lr
 101c634:	fab1 f281 	clz	r2, r1
 101c638:	f1c2 021f 	rsb	r2, r2, #31
 101c63c:	fa20 f002 	lsr.w	r0, r0, r2
 101c640:	4770      	bx	lr
 101c642:	b108      	cbz	r0, 101c648 <__udivsi3+0x258>
 101c644:	f04f 30ff 	mov.w	r0, #4294967295
 101c648:	f000 b966 	b.w	101c918 <__aeabi_idiv0>

0101c64c <__aeabi_uidivmod>:
 101c64c:	2900      	cmp	r1, #0
 101c64e:	d0f8      	beq.n	101c642 <__udivsi3+0x252>
 101c650:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 101c654:	f7ff fecc 	bl	101c3f0 <__udivsi3>
 101c658:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 101c65c:	fb02 f300 	mul.w	r3, r2, r0
 101c660:	eba1 0103 	sub.w	r1, r1, r3
 101c664:	4770      	bx	lr
 101c666:	bf00      	nop

0101c668 <__divsi3>:
 101c668:	2900      	cmp	r1, #0
 101c66a:	f000 813e 	beq.w	101c8ea <.divsi3_skip_div0_test+0x27c>

0101c66e <.divsi3_skip_div0_test>:
 101c66e:	ea80 0c01 	eor.w	ip, r0, r1
 101c672:	bf48      	it	mi
 101c674:	4249      	negmi	r1, r1
 101c676:	1e4a      	subs	r2, r1, #1
 101c678:	f000 811f 	beq.w	101c8ba <.divsi3_skip_div0_test+0x24c>
 101c67c:	0003      	movs	r3, r0
 101c67e:	bf48      	it	mi
 101c680:	4243      	negmi	r3, r0
 101c682:	428b      	cmp	r3, r1
 101c684:	f240 811e 	bls.w	101c8c4 <.divsi3_skip_div0_test+0x256>
 101c688:	4211      	tst	r1, r2
 101c68a:	f000 8123 	beq.w	101c8d4 <.divsi3_skip_div0_test+0x266>
 101c68e:	fab3 f283 	clz	r2, r3
 101c692:	fab1 f081 	clz	r0, r1
 101c696:	eba0 0202 	sub.w	r2, r0, r2
 101c69a:	f1c2 021f 	rsb	r2, r2, #31
 101c69e:	a004      	add	r0, pc, #16	; (adr r0, 101c6b0 <.divsi3_skip_div0_test+0x42>)
 101c6a0:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 101c6a4:	f04f 0000 	mov.w	r0, #0
 101c6a8:	4697      	mov	pc, r2
 101c6aa:	bf00      	nop
 101c6ac:	f3af 8000 	nop.w
 101c6b0:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 101c6b4:	bf00      	nop
 101c6b6:	eb40 0000 	adc.w	r0, r0, r0
 101c6ba:	bf28      	it	cs
 101c6bc:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 101c6c0:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 101c6c4:	bf00      	nop
 101c6c6:	eb40 0000 	adc.w	r0, r0, r0
 101c6ca:	bf28      	it	cs
 101c6cc:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 101c6d0:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 101c6d4:	bf00      	nop
 101c6d6:	eb40 0000 	adc.w	r0, r0, r0
 101c6da:	bf28      	it	cs
 101c6dc:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 101c6e0:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 101c6e4:	bf00      	nop
 101c6e6:	eb40 0000 	adc.w	r0, r0, r0
 101c6ea:	bf28      	it	cs
 101c6ec:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 101c6f0:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 101c6f4:	bf00      	nop
 101c6f6:	eb40 0000 	adc.w	r0, r0, r0
 101c6fa:	bf28      	it	cs
 101c6fc:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 101c700:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 101c704:	bf00      	nop
 101c706:	eb40 0000 	adc.w	r0, r0, r0
 101c70a:	bf28      	it	cs
 101c70c:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 101c710:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 101c714:	bf00      	nop
 101c716:	eb40 0000 	adc.w	r0, r0, r0
 101c71a:	bf28      	it	cs
 101c71c:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 101c720:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 101c724:	bf00      	nop
 101c726:	eb40 0000 	adc.w	r0, r0, r0
 101c72a:	bf28      	it	cs
 101c72c:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 101c730:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 101c734:	bf00      	nop
 101c736:	eb40 0000 	adc.w	r0, r0, r0
 101c73a:	bf28      	it	cs
 101c73c:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 101c740:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 101c744:	bf00      	nop
 101c746:	eb40 0000 	adc.w	r0, r0, r0
 101c74a:	bf28      	it	cs
 101c74c:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 101c750:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 101c754:	bf00      	nop
 101c756:	eb40 0000 	adc.w	r0, r0, r0
 101c75a:	bf28      	it	cs
 101c75c:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 101c760:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 101c764:	bf00      	nop
 101c766:	eb40 0000 	adc.w	r0, r0, r0
 101c76a:	bf28      	it	cs
 101c76c:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 101c770:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 101c774:	bf00      	nop
 101c776:	eb40 0000 	adc.w	r0, r0, r0
 101c77a:	bf28      	it	cs
 101c77c:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 101c780:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 101c784:	bf00      	nop
 101c786:	eb40 0000 	adc.w	r0, r0, r0
 101c78a:	bf28      	it	cs
 101c78c:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 101c790:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 101c794:	bf00      	nop
 101c796:	eb40 0000 	adc.w	r0, r0, r0
 101c79a:	bf28      	it	cs
 101c79c:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 101c7a0:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 101c7a4:	bf00      	nop
 101c7a6:	eb40 0000 	adc.w	r0, r0, r0
 101c7aa:	bf28      	it	cs
 101c7ac:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 101c7b0:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 101c7b4:	bf00      	nop
 101c7b6:	eb40 0000 	adc.w	r0, r0, r0
 101c7ba:	bf28      	it	cs
 101c7bc:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 101c7c0:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 101c7c4:	bf00      	nop
 101c7c6:	eb40 0000 	adc.w	r0, r0, r0
 101c7ca:	bf28      	it	cs
 101c7cc:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 101c7d0:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 101c7d4:	bf00      	nop
 101c7d6:	eb40 0000 	adc.w	r0, r0, r0
 101c7da:	bf28      	it	cs
 101c7dc:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 101c7e0:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 101c7e4:	bf00      	nop
 101c7e6:	eb40 0000 	adc.w	r0, r0, r0
 101c7ea:	bf28      	it	cs
 101c7ec:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 101c7f0:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 101c7f4:	bf00      	nop
 101c7f6:	eb40 0000 	adc.w	r0, r0, r0
 101c7fa:	bf28      	it	cs
 101c7fc:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 101c800:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 101c804:	bf00      	nop
 101c806:	eb40 0000 	adc.w	r0, r0, r0
 101c80a:	bf28      	it	cs
 101c80c:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 101c810:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 101c814:	bf00      	nop
 101c816:	eb40 0000 	adc.w	r0, r0, r0
 101c81a:	bf28      	it	cs
 101c81c:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 101c820:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 101c824:	bf00      	nop
 101c826:	eb40 0000 	adc.w	r0, r0, r0
 101c82a:	bf28      	it	cs
 101c82c:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 101c830:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 101c834:	bf00      	nop
 101c836:	eb40 0000 	adc.w	r0, r0, r0
 101c83a:	bf28      	it	cs
 101c83c:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 101c840:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 101c844:	bf00      	nop
 101c846:	eb40 0000 	adc.w	r0, r0, r0
 101c84a:	bf28      	it	cs
 101c84c:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 101c850:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 101c854:	bf00      	nop
 101c856:	eb40 0000 	adc.w	r0, r0, r0
 101c85a:	bf28      	it	cs
 101c85c:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 101c860:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 101c864:	bf00      	nop
 101c866:	eb40 0000 	adc.w	r0, r0, r0
 101c86a:	bf28      	it	cs
 101c86c:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 101c870:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 101c874:	bf00      	nop
 101c876:	eb40 0000 	adc.w	r0, r0, r0
 101c87a:	bf28      	it	cs
 101c87c:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 101c880:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 101c884:	bf00      	nop
 101c886:	eb40 0000 	adc.w	r0, r0, r0
 101c88a:	bf28      	it	cs
 101c88c:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 101c890:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 101c894:	bf00      	nop
 101c896:	eb40 0000 	adc.w	r0, r0, r0
 101c89a:	bf28      	it	cs
 101c89c:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 101c8a0:	ebb3 0f01 	cmp.w	r3, r1
 101c8a4:	bf00      	nop
 101c8a6:	eb40 0000 	adc.w	r0, r0, r0
 101c8aa:	bf28      	it	cs
 101c8ac:	eba3 0301 	subcs.w	r3, r3, r1
 101c8b0:	f1bc 0f00 	cmp.w	ip, #0
 101c8b4:	bf48      	it	mi
 101c8b6:	4240      	negmi	r0, r0
 101c8b8:	4770      	bx	lr
 101c8ba:	ea9c 0f00 	teq	ip, r0
 101c8be:	bf48      	it	mi
 101c8c0:	4240      	negmi	r0, r0
 101c8c2:	4770      	bx	lr
 101c8c4:	bf38      	it	cc
 101c8c6:	2000      	movcc	r0, #0
 101c8c8:	bf04      	itt	eq
 101c8ca:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 101c8ce:	f040 0001 	orreq.w	r0, r0, #1
 101c8d2:	4770      	bx	lr
 101c8d4:	fab1 f281 	clz	r2, r1
 101c8d8:	f1c2 021f 	rsb	r2, r2, #31
 101c8dc:	f1bc 0f00 	cmp.w	ip, #0
 101c8e0:	fa23 f002 	lsr.w	r0, r3, r2
 101c8e4:	bf48      	it	mi
 101c8e6:	4240      	negmi	r0, r0
 101c8e8:	4770      	bx	lr
 101c8ea:	2800      	cmp	r0, #0
 101c8ec:	bfc8      	it	gt
 101c8ee:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 101c8f2:	bfb8      	it	lt
 101c8f4:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 101c8f8:	f000 b80e 	b.w	101c918 <__aeabi_idiv0>

0101c8fc <__aeabi_idivmod>:
 101c8fc:	2900      	cmp	r1, #0
 101c8fe:	d0f4      	beq.n	101c8ea <.divsi3_skip_div0_test+0x27c>
 101c900:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 101c904:	f7ff feb3 	bl	101c66e <.divsi3_skip_div0_test>
 101c908:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 101c90c:	fb02 f300 	mul.w	r3, r2, r0
 101c910:	eba1 0103 	sub.w	r1, r1, r3
 101c914:	4770      	bx	lr
 101c916:	bf00      	nop

0101c918 <__aeabi_idiv0>:
 101c918:	4770      	bx	lr
 101c91a:	bf00      	nop

0101c91c <__aeabi_drsub>:
 101c91c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 101c920:	e002      	b.n	101c928 <__adddf3>
 101c922:	bf00      	nop

0101c924 <__aeabi_dsub>:
 101c924:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0101c928 <__adddf3>:
 101c928:	b530      	push	{r4, r5, lr}
 101c92a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 101c92e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 101c932:	ea94 0f05 	teq	r4, r5
 101c936:	bf08      	it	eq
 101c938:	ea90 0f02 	teqeq	r0, r2
 101c93c:	bf1f      	itttt	ne
 101c93e:	ea54 0c00 	orrsne.w	ip, r4, r0
 101c942:	ea55 0c02 	orrsne.w	ip, r5, r2
 101c946:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 101c94a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 101c94e:	f000 80e2 	beq.w	101cb16 <__adddf3+0x1ee>
 101c952:	ea4f 5454 	mov.w	r4, r4, lsr #21
 101c956:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 101c95a:	bfb8      	it	lt
 101c95c:	426d      	neglt	r5, r5
 101c95e:	dd0c      	ble.n	101c97a <__adddf3+0x52>
 101c960:	442c      	add	r4, r5
 101c962:	ea80 0202 	eor.w	r2, r0, r2
 101c966:	ea81 0303 	eor.w	r3, r1, r3
 101c96a:	ea82 0000 	eor.w	r0, r2, r0
 101c96e:	ea83 0101 	eor.w	r1, r3, r1
 101c972:	ea80 0202 	eor.w	r2, r0, r2
 101c976:	ea81 0303 	eor.w	r3, r1, r3
 101c97a:	2d36      	cmp	r5, #54	; 0x36
 101c97c:	bf88      	it	hi
 101c97e:	bd30      	pophi	{r4, r5, pc}
 101c980:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 101c984:	ea4f 3101 	mov.w	r1, r1, lsl #12
 101c988:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 101c98c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 101c990:	d002      	beq.n	101c998 <__adddf3+0x70>
 101c992:	4240      	negs	r0, r0
 101c994:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 101c998:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 101c99c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 101c9a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 101c9a4:	d002      	beq.n	101c9ac <__adddf3+0x84>
 101c9a6:	4252      	negs	r2, r2
 101c9a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 101c9ac:	ea94 0f05 	teq	r4, r5
 101c9b0:	f000 80a7 	beq.w	101cb02 <__adddf3+0x1da>
 101c9b4:	f1a4 0401 	sub.w	r4, r4, #1
 101c9b8:	f1d5 0e20 	rsbs	lr, r5, #32
 101c9bc:	db0d      	blt.n	101c9da <__adddf3+0xb2>
 101c9be:	fa02 fc0e 	lsl.w	ip, r2, lr
 101c9c2:	fa22 f205 	lsr.w	r2, r2, r5
 101c9c6:	1880      	adds	r0, r0, r2
 101c9c8:	f141 0100 	adc.w	r1, r1, #0
 101c9cc:	fa03 f20e 	lsl.w	r2, r3, lr
 101c9d0:	1880      	adds	r0, r0, r2
 101c9d2:	fa43 f305 	asr.w	r3, r3, r5
 101c9d6:	4159      	adcs	r1, r3
 101c9d8:	e00e      	b.n	101c9f8 <__adddf3+0xd0>
 101c9da:	f1a5 0520 	sub.w	r5, r5, #32
 101c9de:	f10e 0e20 	add.w	lr, lr, #32
 101c9e2:	2a01      	cmp	r2, #1
 101c9e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 101c9e8:	bf28      	it	cs
 101c9ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 101c9ee:	fa43 f305 	asr.w	r3, r3, r5
 101c9f2:	18c0      	adds	r0, r0, r3
 101c9f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 101c9f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 101c9fc:	d507      	bpl.n	101ca0e <__adddf3+0xe6>
 101c9fe:	f04f 0e00 	mov.w	lr, #0
 101ca02:	f1dc 0c00 	rsbs	ip, ip, #0
 101ca06:	eb7e 0000 	sbcs.w	r0, lr, r0
 101ca0a:	eb6e 0101 	sbc.w	r1, lr, r1
 101ca0e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 101ca12:	d31b      	bcc.n	101ca4c <__adddf3+0x124>
 101ca14:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 101ca18:	d30c      	bcc.n	101ca34 <__adddf3+0x10c>
 101ca1a:	0849      	lsrs	r1, r1, #1
 101ca1c:	ea5f 0030 	movs.w	r0, r0, rrx
 101ca20:	ea4f 0c3c 	mov.w	ip, ip, rrx
 101ca24:	f104 0401 	add.w	r4, r4, #1
 101ca28:	ea4f 5244 	mov.w	r2, r4, lsl #21
 101ca2c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 101ca30:	f080 809a 	bcs.w	101cb68 <__adddf3+0x240>
 101ca34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 101ca38:	bf08      	it	eq
 101ca3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 101ca3e:	f150 0000 	adcs.w	r0, r0, #0
 101ca42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 101ca46:	ea41 0105 	orr.w	r1, r1, r5
 101ca4a:	bd30      	pop	{r4, r5, pc}
 101ca4c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 101ca50:	4140      	adcs	r0, r0
 101ca52:	eb41 0101 	adc.w	r1, r1, r1
 101ca56:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 101ca5a:	f1a4 0401 	sub.w	r4, r4, #1
 101ca5e:	d1e9      	bne.n	101ca34 <__adddf3+0x10c>
 101ca60:	f091 0f00 	teq	r1, #0
 101ca64:	bf04      	itt	eq
 101ca66:	4601      	moveq	r1, r0
 101ca68:	2000      	moveq	r0, #0
 101ca6a:	fab1 f381 	clz	r3, r1
 101ca6e:	bf08      	it	eq
 101ca70:	3320      	addeq	r3, #32
 101ca72:	f1a3 030b 	sub.w	r3, r3, #11
 101ca76:	f1b3 0220 	subs.w	r2, r3, #32
 101ca7a:	da0c      	bge.n	101ca96 <__adddf3+0x16e>
 101ca7c:	320c      	adds	r2, #12
 101ca7e:	dd08      	ble.n	101ca92 <__adddf3+0x16a>
 101ca80:	f102 0c14 	add.w	ip, r2, #20
 101ca84:	f1c2 020c 	rsb	r2, r2, #12
 101ca88:	fa01 f00c 	lsl.w	r0, r1, ip
 101ca8c:	fa21 f102 	lsr.w	r1, r1, r2
 101ca90:	e00c      	b.n	101caac <__adddf3+0x184>
 101ca92:	f102 0214 	add.w	r2, r2, #20
 101ca96:	bfd8      	it	le
 101ca98:	f1c2 0c20 	rsble	ip, r2, #32
 101ca9c:	fa01 f102 	lsl.w	r1, r1, r2
 101caa0:	fa20 fc0c 	lsr.w	ip, r0, ip
 101caa4:	bfdc      	itt	le
 101caa6:	ea41 010c 	orrle.w	r1, r1, ip
 101caaa:	4090      	lslle	r0, r2
 101caac:	1ae4      	subs	r4, r4, r3
 101caae:	bfa2      	ittt	ge
 101cab0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 101cab4:	4329      	orrge	r1, r5
 101cab6:	bd30      	popge	{r4, r5, pc}
 101cab8:	ea6f 0404 	mvn.w	r4, r4
 101cabc:	3c1f      	subs	r4, #31
 101cabe:	da1c      	bge.n	101cafa <__adddf3+0x1d2>
 101cac0:	340c      	adds	r4, #12
 101cac2:	dc0e      	bgt.n	101cae2 <__adddf3+0x1ba>
 101cac4:	f104 0414 	add.w	r4, r4, #20
 101cac8:	f1c4 0220 	rsb	r2, r4, #32
 101cacc:	fa20 f004 	lsr.w	r0, r0, r4
 101cad0:	fa01 f302 	lsl.w	r3, r1, r2
 101cad4:	ea40 0003 	orr.w	r0, r0, r3
 101cad8:	fa21 f304 	lsr.w	r3, r1, r4
 101cadc:	ea45 0103 	orr.w	r1, r5, r3
 101cae0:	bd30      	pop	{r4, r5, pc}
 101cae2:	f1c4 040c 	rsb	r4, r4, #12
 101cae6:	f1c4 0220 	rsb	r2, r4, #32
 101caea:	fa20 f002 	lsr.w	r0, r0, r2
 101caee:	fa01 f304 	lsl.w	r3, r1, r4
 101caf2:	ea40 0003 	orr.w	r0, r0, r3
 101caf6:	4629      	mov	r1, r5
 101caf8:	bd30      	pop	{r4, r5, pc}
 101cafa:	fa21 f004 	lsr.w	r0, r1, r4
 101cafe:	4629      	mov	r1, r5
 101cb00:	bd30      	pop	{r4, r5, pc}
 101cb02:	f094 0f00 	teq	r4, #0
 101cb06:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 101cb0a:	bf06      	itte	eq
 101cb0c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 101cb10:	3401      	addeq	r4, #1
 101cb12:	3d01      	subne	r5, #1
 101cb14:	e74e      	b.n	101c9b4 <__adddf3+0x8c>
 101cb16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 101cb1a:	bf18      	it	ne
 101cb1c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 101cb20:	d029      	beq.n	101cb76 <__adddf3+0x24e>
 101cb22:	ea94 0f05 	teq	r4, r5
 101cb26:	bf08      	it	eq
 101cb28:	ea90 0f02 	teqeq	r0, r2
 101cb2c:	d005      	beq.n	101cb3a <__adddf3+0x212>
 101cb2e:	ea54 0c00 	orrs.w	ip, r4, r0
 101cb32:	bf04      	itt	eq
 101cb34:	4619      	moveq	r1, r3
 101cb36:	4610      	moveq	r0, r2
 101cb38:	bd30      	pop	{r4, r5, pc}
 101cb3a:	ea91 0f03 	teq	r1, r3
 101cb3e:	bf1e      	ittt	ne
 101cb40:	2100      	movne	r1, #0
 101cb42:	2000      	movne	r0, #0
 101cb44:	bd30      	popne	{r4, r5, pc}
 101cb46:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 101cb4a:	d105      	bne.n	101cb58 <__adddf3+0x230>
 101cb4c:	0040      	lsls	r0, r0, #1
 101cb4e:	4149      	adcs	r1, r1
 101cb50:	bf28      	it	cs
 101cb52:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 101cb56:	bd30      	pop	{r4, r5, pc}
 101cb58:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 101cb5c:	bf3c      	itt	cc
 101cb5e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 101cb62:	bd30      	popcc	{r4, r5, pc}
 101cb64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 101cb68:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 101cb6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 101cb70:	f04f 0000 	mov.w	r0, #0
 101cb74:	bd30      	pop	{r4, r5, pc}
 101cb76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 101cb7a:	bf1a      	itte	ne
 101cb7c:	4619      	movne	r1, r3
 101cb7e:	4610      	movne	r0, r2
 101cb80:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 101cb84:	bf1c      	itt	ne
 101cb86:	460b      	movne	r3, r1
 101cb88:	4602      	movne	r2, r0
 101cb8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 101cb8e:	bf06      	itte	eq
 101cb90:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 101cb94:	ea91 0f03 	teqeq	r1, r3
 101cb98:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 101cb9c:	bd30      	pop	{r4, r5, pc}
 101cb9e:	bf00      	nop

0101cba0 <__aeabi_ui2d>:
 101cba0:	f090 0f00 	teq	r0, #0
 101cba4:	bf04      	itt	eq
 101cba6:	2100      	moveq	r1, #0
 101cba8:	4770      	bxeq	lr
 101cbaa:	b530      	push	{r4, r5, lr}
 101cbac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 101cbb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 101cbb4:	f04f 0500 	mov.w	r5, #0
 101cbb8:	f04f 0100 	mov.w	r1, #0
 101cbbc:	e750      	b.n	101ca60 <__adddf3+0x138>
 101cbbe:	bf00      	nop

0101cbc0 <__aeabi_i2d>:
 101cbc0:	f090 0f00 	teq	r0, #0
 101cbc4:	bf04      	itt	eq
 101cbc6:	2100      	moveq	r1, #0
 101cbc8:	4770      	bxeq	lr
 101cbca:	b530      	push	{r4, r5, lr}
 101cbcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 101cbd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 101cbd4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 101cbd8:	bf48      	it	mi
 101cbda:	4240      	negmi	r0, r0
 101cbdc:	f04f 0100 	mov.w	r1, #0
 101cbe0:	e73e      	b.n	101ca60 <__adddf3+0x138>
 101cbe2:	bf00      	nop

0101cbe4 <__aeabi_f2d>:
 101cbe4:	0042      	lsls	r2, r0, #1
 101cbe6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 101cbea:	ea4f 0131 	mov.w	r1, r1, rrx
 101cbee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 101cbf2:	bf1f      	itttt	ne
 101cbf4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 101cbf8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 101cbfc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 101cc00:	4770      	bxne	lr
 101cc02:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 101cc06:	bf08      	it	eq
 101cc08:	4770      	bxeq	lr
 101cc0a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 101cc0e:	bf04      	itt	eq
 101cc10:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 101cc14:	4770      	bxeq	lr
 101cc16:	b530      	push	{r4, r5, lr}
 101cc18:	f44f 7460 	mov.w	r4, #896	; 0x380
 101cc1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 101cc20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 101cc24:	e71c      	b.n	101ca60 <__adddf3+0x138>
 101cc26:	bf00      	nop

0101cc28 <__aeabi_ul2d>:
 101cc28:	ea50 0201 	orrs.w	r2, r0, r1
 101cc2c:	bf08      	it	eq
 101cc2e:	4770      	bxeq	lr
 101cc30:	b530      	push	{r4, r5, lr}
 101cc32:	f04f 0500 	mov.w	r5, #0
 101cc36:	e00a      	b.n	101cc4e <__aeabi_l2d+0x16>

0101cc38 <__aeabi_l2d>:
 101cc38:	ea50 0201 	orrs.w	r2, r0, r1
 101cc3c:	bf08      	it	eq
 101cc3e:	4770      	bxeq	lr
 101cc40:	b530      	push	{r4, r5, lr}
 101cc42:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 101cc46:	d502      	bpl.n	101cc4e <__aeabi_l2d+0x16>
 101cc48:	4240      	negs	r0, r0
 101cc4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 101cc4e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 101cc52:	f104 0432 	add.w	r4, r4, #50	; 0x32
 101cc56:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 101cc5a:	f43f aed8 	beq.w	101ca0e <__adddf3+0xe6>
 101cc5e:	f04f 0203 	mov.w	r2, #3
 101cc62:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 101cc66:	bf18      	it	ne
 101cc68:	3203      	addne	r2, #3
 101cc6a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 101cc6e:	bf18      	it	ne
 101cc70:	3203      	addne	r2, #3
 101cc72:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 101cc76:	f1c2 0320 	rsb	r3, r2, #32
 101cc7a:	fa00 fc03 	lsl.w	ip, r0, r3
 101cc7e:	fa20 f002 	lsr.w	r0, r0, r2
 101cc82:	fa01 fe03 	lsl.w	lr, r1, r3
 101cc86:	ea40 000e 	orr.w	r0, r0, lr
 101cc8a:	fa21 f102 	lsr.w	r1, r1, r2
 101cc8e:	4414      	add	r4, r2
 101cc90:	e6bd      	b.n	101ca0e <__adddf3+0xe6>
 101cc92:	bf00      	nop

0101cc94 <__aeabi_frsub>:
 101cc94:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 101cc98:	e002      	b.n	101cca0 <__addsf3>
 101cc9a:	bf00      	nop

0101cc9c <__aeabi_fsub>:
 101cc9c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0101cca0 <__addsf3>:
 101cca0:	0042      	lsls	r2, r0, #1
 101cca2:	bf1f      	itttt	ne
 101cca4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 101cca8:	ea92 0f03 	teqne	r2, r3
 101ccac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 101ccb0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 101ccb4:	d06a      	beq.n	101cd8c <__addsf3+0xec>
 101ccb6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 101ccba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 101ccbe:	bfc1      	itttt	gt
 101ccc0:	18d2      	addgt	r2, r2, r3
 101ccc2:	4041      	eorgt	r1, r0
 101ccc4:	4048      	eorgt	r0, r1
 101ccc6:	4041      	eorgt	r1, r0
 101ccc8:	bfb8      	it	lt
 101ccca:	425b      	neglt	r3, r3
 101cccc:	2b19      	cmp	r3, #25
 101ccce:	bf88      	it	hi
 101ccd0:	4770      	bxhi	lr
 101ccd2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 101ccd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 101ccda:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 101ccde:	bf18      	it	ne
 101cce0:	4240      	negne	r0, r0
 101cce2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 101cce6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 101ccea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 101ccee:	bf18      	it	ne
 101ccf0:	4249      	negne	r1, r1
 101ccf2:	ea92 0f03 	teq	r2, r3
 101ccf6:	d03f      	beq.n	101cd78 <__addsf3+0xd8>
 101ccf8:	f1a2 0201 	sub.w	r2, r2, #1
 101ccfc:	fa41 fc03 	asr.w	ip, r1, r3
 101cd00:	eb10 000c 	adds.w	r0, r0, ip
 101cd04:	f1c3 0320 	rsb	r3, r3, #32
 101cd08:	fa01 f103 	lsl.w	r1, r1, r3
 101cd0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 101cd10:	d502      	bpl.n	101cd18 <__addsf3+0x78>
 101cd12:	4249      	negs	r1, r1
 101cd14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 101cd18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 101cd1c:	d313      	bcc.n	101cd46 <__addsf3+0xa6>
 101cd1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 101cd22:	d306      	bcc.n	101cd32 <__addsf3+0x92>
 101cd24:	0840      	lsrs	r0, r0, #1
 101cd26:	ea4f 0131 	mov.w	r1, r1, rrx
 101cd2a:	f102 0201 	add.w	r2, r2, #1
 101cd2e:	2afe      	cmp	r2, #254	; 0xfe
 101cd30:	d251      	bcs.n	101cdd6 <__addsf3+0x136>
 101cd32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 101cd36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 101cd3a:	bf08      	it	eq
 101cd3c:	f020 0001 	biceq.w	r0, r0, #1
 101cd40:	ea40 0003 	orr.w	r0, r0, r3
 101cd44:	4770      	bx	lr
 101cd46:	0049      	lsls	r1, r1, #1
 101cd48:	eb40 0000 	adc.w	r0, r0, r0
 101cd4c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 101cd50:	f1a2 0201 	sub.w	r2, r2, #1
 101cd54:	d1ed      	bne.n	101cd32 <__addsf3+0x92>
 101cd56:	fab0 fc80 	clz	ip, r0
 101cd5a:	f1ac 0c08 	sub.w	ip, ip, #8
 101cd5e:	ebb2 020c 	subs.w	r2, r2, ip
 101cd62:	fa00 f00c 	lsl.w	r0, r0, ip
 101cd66:	bfaa      	itet	ge
 101cd68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 101cd6c:	4252      	neglt	r2, r2
 101cd6e:	4318      	orrge	r0, r3
 101cd70:	bfbc      	itt	lt
 101cd72:	40d0      	lsrlt	r0, r2
 101cd74:	4318      	orrlt	r0, r3
 101cd76:	4770      	bx	lr
 101cd78:	f092 0f00 	teq	r2, #0
 101cd7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 101cd80:	bf06      	itte	eq
 101cd82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 101cd86:	3201      	addeq	r2, #1
 101cd88:	3b01      	subne	r3, #1
 101cd8a:	e7b5      	b.n	101ccf8 <__addsf3+0x58>
 101cd8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 101cd90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 101cd94:	bf18      	it	ne
 101cd96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 101cd9a:	d021      	beq.n	101cde0 <__addsf3+0x140>
 101cd9c:	ea92 0f03 	teq	r2, r3
 101cda0:	d004      	beq.n	101cdac <__addsf3+0x10c>
 101cda2:	f092 0f00 	teq	r2, #0
 101cda6:	bf08      	it	eq
 101cda8:	4608      	moveq	r0, r1
 101cdaa:	4770      	bx	lr
 101cdac:	ea90 0f01 	teq	r0, r1
 101cdb0:	bf1c      	itt	ne
 101cdb2:	2000      	movne	r0, #0
 101cdb4:	4770      	bxne	lr
 101cdb6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 101cdba:	d104      	bne.n	101cdc6 <__addsf3+0x126>
 101cdbc:	0040      	lsls	r0, r0, #1
 101cdbe:	bf28      	it	cs
 101cdc0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 101cdc4:	4770      	bx	lr
 101cdc6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 101cdca:	bf3c      	itt	cc
 101cdcc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 101cdd0:	4770      	bxcc	lr
 101cdd2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 101cdd6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 101cdda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 101cdde:	4770      	bx	lr
 101cde0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 101cde4:	bf16      	itet	ne
 101cde6:	4608      	movne	r0, r1
 101cde8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 101cdec:	4601      	movne	r1, r0
 101cdee:	0242      	lsls	r2, r0, #9
 101cdf0:	bf06      	itte	eq
 101cdf2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 101cdf6:	ea90 0f01 	teqeq	r0, r1
 101cdfa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 101cdfe:	4770      	bx	lr

0101ce00 <__aeabi_ui2f>:
 101ce00:	f04f 0300 	mov.w	r3, #0
 101ce04:	e004      	b.n	101ce10 <__aeabi_i2f+0x8>
 101ce06:	bf00      	nop

0101ce08 <__aeabi_i2f>:
 101ce08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 101ce0c:	bf48      	it	mi
 101ce0e:	4240      	negmi	r0, r0
 101ce10:	ea5f 0c00 	movs.w	ip, r0
 101ce14:	bf08      	it	eq
 101ce16:	4770      	bxeq	lr
 101ce18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 101ce1c:	4601      	mov	r1, r0
 101ce1e:	f04f 0000 	mov.w	r0, #0
 101ce22:	e01c      	b.n	101ce5e <__aeabi_l2f+0x2a>

0101ce24 <__aeabi_ul2f>:
 101ce24:	ea50 0201 	orrs.w	r2, r0, r1
 101ce28:	bf08      	it	eq
 101ce2a:	4770      	bxeq	lr
 101ce2c:	f04f 0300 	mov.w	r3, #0
 101ce30:	e00a      	b.n	101ce48 <__aeabi_l2f+0x14>
 101ce32:	bf00      	nop

0101ce34 <__aeabi_l2f>:
 101ce34:	ea50 0201 	orrs.w	r2, r0, r1
 101ce38:	bf08      	it	eq
 101ce3a:	4770      	bxeq	lr
 101ce3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 101ce40:	d502      	bpl.n	101ce48 <__aeabi_l2f+0x14>
 101ce42:	4240      	negs	r0, r0
 101ce44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 101ce48:	ea5f 0c01 	movs.w	ip, r1
 101ce4c:	bf02      	ittt	eq
 101ce4e:	4684      	moveq	ip, r0
 101ce50:	4601      	moveq	r1, r0
 101ce52:	2000      	moveq	r0, #0
 101ce54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 101ce58:	bf08      	it	eq
 101ce5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 101ce5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 101ce62:	fabc f28c 	clz	r2, ip
 101ce66:	3a08      	subs	r2, #8
 101ce68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 101ce6c:	db10      	blt.n	101ce90 <__aeabi_l2f+0x5c>
 101ce6e:	fa01 fc02 	lsl.w	ip, r1, r2
 101ce72:	4463      	add	r3, ip
 101ce74:	fa00 fc02 	lsl.w	ip, r0, r2
 101ce78:	f1c2 0220 	rsb	r2, r2, #32
 101ce7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 101ce80:	fa20 f202 	lsr.w	r2, r0, r2
 101ce84:	eb43 0002 	adc.w	r0, r3, r2
 101ce88:	bf08      	it	eq
 101ce8a:	f020 0001 	biceq.w	r0, r0, #1
 101ce8e:	4770      	bx	lr
 101ce90:	f102 0220 	add.w	r2, r2, #32
 101ce94:	fa01 fc02 	lsl.w	ip, r1, r2
 101ce98:	f1c2 0220 	rsb	r2, r2, #32
 101ce9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 101cea0:	fa21 f202 	lsr.w	r2, r1, r2
 101cea4:	eb43 0002 	adc.w	r0, r3, r2
 101cea8:	bf08      	it	eq
 101ceaa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 101ceae:	4770      	bx	lr

0101ceb0 <__aeabi_uldivmod>:
 101ceb0:	b953      	cbnz	r3, 101cec8 <__aeabi_uldivmod+0x18>
 101ceb2:	b94a      	cbnz	r2, 101cec8 <__aeabi_uldivmod+0x18>
 101ceb4:	2900      	cmp	r1, #0
 101ceb6:	bf08      	it	eq
 101ceb8:	2800      	cmpeq	r0, #0
 101ceba:	bf1c      	itt	ne
 101cebc:	f04f 31ff 	movne.w	r1, #4294967295
 101cec0:	f04f 30ff 	movne.w	r0, #4294967295
 101cec4:	f7ff bd28 	b.w	101c918 <__aeabi_idiv0>
 101cec8:	f1ad 0c08 	sub.w	ip, sp, #8
 101cecc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 101ced0:	f000 f85a 	bl	101cf88 <__udivmoddi4>
 101ced4:	f8dd e004 	ldr.w	lr, [sp, #4]
 101ced8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 101cedc:	b004      	add	sp, #16
 101cede:	4770      	bx	lr

0101cee0 <__popcountsi2>:
 101cee0:	0843      	lsrs	r3, r0, #1
 101cee2:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 101cee6:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
 101ceea:	1ac0      	subs	r0, r0, r3
 101ceec:	f000 3333 	and.w	r3, r0, #858993459	; 0x33333333
 101cef0:	0880      	lsrs	r0, r0, #2
 101cef2:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
 101cef6:	4418      	add	r0, r3
 101cef8:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 101cefc:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
 101cf00:	fb02 f000 	mul.w	r0, r2, r0
 101cf04:	0e00      	lsrs	r0, r0, #24
 101cf06:	4770      	bx	lr

0101cf08 <__aeabi_f2ulz>:
 101cf08:	ee07 0a90 	vmov	s15, r0
 101cf0c:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 101cf38 <__aeabi_f2ulz+0x30>
 101cf10:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 101cf14:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 101cf40 <__aeabi_f2ulz+0x38>
 101cf18:	ee26 7b07 	vmul.f64	d7, d6, d7
 101cf1c:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 101cf20:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 101cf24:	ee17 1a10 	vmov	r1, s14
 101cf28:	ee04 6b45 	vmls.f64	d6, d4, d5
 101cf2c:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 101cf30:	ee17 0a90 	vmov	r0, s15
 101cf34:	4770      	bx	lr
 101cf36:	bf00      	nop
 101cf38:	00000000 	.word	0x00000000
 101cf3c:	41f00000 	.word	0x41f00000
 101cf40:	00000000 	.word	0x00000000
 101cf44:	3df00000 	.word	0x3df00000

0101cf48 <__aeabi_d2ulz>:
 101cf48:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 101cf78 <__aeabi_d2ulz+0x30>
 101cf4c:	ec41 0b16 	vmov	d6, r0, r1
 101cf50:	ee26 7b07 	vmul.f64	d7, d6, d7
 101cf54:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 101cf80 <__aeabi_d2ulz+0x38>
 101cf58:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 101cf5c:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 101cf60:	ee17 1a10 	vmov	r1, s14
 101cf64:	ee04 6b45 	vmls.f64	d6, d4, d5
 101cf68:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 101cf6c:	ee17 0a90 	vmov	r0, s15
 101cf70:	4770      	bx	lr
 101cf72:	bf00      	nop
 101cf74:	f3af 8000 	nop.w
 101cf78:	00000000 	.word	0x00000000
 101cf7c:	3df00000 	.word	0x3df00000
 101cf80:	00000000 	.word	0x00000000
 101cf84:	41f00000 	.word	0x41f00000

0101cf88 <__udivmoddi4>:
 101cf88:	4299      	cmp	r1, r3
 101cf8a:	bf08      	it	eq
 101cf8c:	4290      	cmpeq	r0, r2
 101cf8e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101cf92:	4604      	mov	r4, r0
 101cf94:	bf38      	it	cc
 101cf96:	2000      	movcc	r0, #0
 101cf98:	460d      	mov	r5, r1
 101cf9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 101cf9c:	bf38      	it	cc
 101cf9e:	4601      	movcc	r1, r0
 101cfa0:	d36c      	bcc.n	101d07c <__udivmoddi4+0xf4>
 101cfa2:	4690      	mov	r8, r2
 101cfa4:	4699      	mov	r9, r3
 101cfa6:	fab3 f683 	clz	r6, r3
 101cfaa:	2b00      	cmp	r3, #0
 101cfac:	d06f      	beq.n	101d08e <__udivmoddi4+0x106>
 101cfae:	fab5 f185 	clz	r1, r5
 101cfb2:	2d00      	cmp	r5, #0
 101cfb4:	d067      	beq.n	101d086 <__udivmoddi4+0xfe>
 101cfb6:	1a76      	subs	r6, r6, r1
 101cfb8:	f1a6 0c20 	sub.w	ip, r6, #32
 101cfbc:	fa09 fb06 	lsl.w	fp, r9, r6
 101cfc0:	fa08 f30c 	lsl.w	r3, r8, ip
 101cfc4:	f1c6 0e20 	rsb	lr, r6, #32
 101cfc8:	ea4b 0b03 	orr.w	fp, fp, r3
 101cfcc:	fa28 f30e 	lsr.w	r3, r8, lr
 101cfd0:	ea4b 0b03 	orr.w	fp, fp, r3
 101cfd4:	fa08 fa06 	lsl.w	sl, r8, r6
 101cfd8:	455d      	cmp	r5, fp
 101cfda:	bf08      	it	eq
 101cfdc:	4554      	cmpeq	r4, sl
 101cfde:	bf3c      	itt	cc
 101cfe0:	2000      	movcc	r0, #0
 101cfe2:	4601      	movcc	r1, r0
 101cfe4:	d30a      	bcc.n	101cffc <__udivmoddi4+0x74>
 101cfe6:	2001      	movs	r0, #1
 101cfe8:	ebb4 040a 	subs.w	r4, r4, sl
 101cfec:	fa00 f10c 	lsl.w	r1, r0, ip
 101cff0:	fa20 f30e 	lsr.w	r3, r0, lr
 101cff4:	eb65 050b 	sbc.w	r5, r5, fp
 101cff8:	4319      	orrs	r1, r3
 101cffa:	40b0      	lsls	r0, r6
 101cffc:	2e00      	cmp	r6, #0
 101cffe:	d03d      	beq.n	101d07c <__udivmoddi4+0xf4>
 101d000:	ea4f 085a 	mov.w	r8, sl, lsr #1
 101d004:	4632      	mov	r2, r6
 101d006:	ea48 78cb 	orr.w	r8, r8, fp, lsl #31
 101d00a:	ea4f 095b 	mov.w	r9, fp, lsr #1
 101d00e:	e00b      	b.n	101d028 <__udivmoddi4+0xa0>
 101d010:	ebb4 0308 	subs.w	r3, r4, r8
 101d014:	eb65 0a09 	sbc.w	sl, r5, r9
 101d018:	18db      	adds	r3, r3, r3
 101d01a:	eb4a 0a0a 	adc.w	sl, sl, sl
 101d01e:	1c5c      	adds	r4, r3, #1
 101d020:	f14a 0500 	adc.w	r5, sl, #0
 101d024:	3a01      	subs	r2, #1
 101d026:	d007      	beq.n	101d038 <__udivmoddi4+0xb0>
 101d028:	454d      	cmp	r5, r9
 101d02a:	bf08      	it	eq
 101d02c:	4544      	cmpeq	r4, r8
 101d02e:	d2ef      	bcs.n	101d010 <__udivmoddi4+0x88>
 101d030:	1924      	adds	r4, r4, r4
 101d032:	416d      	adcs	r5, r5
 101d034:	3a01      	subs	r2, #1
 101d036:	d1f7      	bne.n	101d028 <__udivmoddi4+0xa0>
 101d038:	fa05 fe0e 	lsl.w	lr, r5, lr
 101d03c:	fa24 f306 	lsr.w	r3, r4, r6
 101d040:	fa25 fc0c 	lsr.w	ip, r5, ip
 101d044:	ea43 030e 	orr.w	r3, r3, lr
 101d048:	1900      	adds	r0, r0, r4
 101d04a:	fa25 fe06 	lsr.w	lr, r5, r6
 101d04e:	ea43 040c 	orr.w	r4, r3, ip
 101d052:	f1a6 0c20 	sub.w	ip, r6, #32
 101d056:	f1c6 0220 	rsb	r2, r6, #32
 101d05a:	fa0e f306 	lsl.w	r3, lr, r6
 101d05e:	fa04 fc0c 	lsl.w	ip, r4, ip
 101d062:	fa04 f606 	lsl.w	r6, r4, r6
 101d066:	ea43 030c 	orr.w	r3, r3, ip
 101d06a:	fa24 f202 	lsr.w	r2, r4, r2
 101d06e:	eb45 0101 	adc.w	r1, r5, r1
 101d072:	4313      	orrs	r3, r2
 101d074:	1b80      	subs	r0, r0, r6
 101d076:	4675      	mov	r5, lr
 101d078:	eb61 0103 	sbc.w	r1, r1, r3
 101d07c:	b10f      	cbz	r7, 101d082 <__udivmoddi4+0xfa>
 101d07e:	e9c7 4500 	strd	r4, r5, [r7]
 101d082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101d086:	fab4 f184 	clz	r1, r4
 101d08a:	3120      	adds	r1, #32
 101d08c:	e793      	b.n	101cfb6 <__udivmoddi4+0x2e>
 101d08e:	fab2 f682 	clz	r6, r2
 101d092:	fab5 f185 	clz	r1, r5
 101d096:	3620      	adds	r6, #32
 101d098:	2d00      	cmp	r5, #0
 101d09a:	d18c      	bne.n	101cfb6 <__udivmoddi4+0x2e>
 101d09c:	e7f3      	b.n	101d086 <__udivmoddi4+0xfe>
 101d09e:	bf00      	nop

0101d0a0 <calloc>:
 101d0a0:	f24e 0380 	movw	r3, #57472	; 0xe080
 101d0a4:	f2c0 1306 	movt	r3, #262	; 0x106
 101d0a8:	460a      	mov	r2, r1
 101d0aa:	4601      	mov	r1, r0
 101d0ac:	6818      	ldr	r0, [r3, #0]
 101d0ae:	f000 b801 	b.w	101d0b4 <_calloc_r>
 101d0b2:	bf00      	nop

0101d0b4 <_calloc_r>:
 101d0b4:	b510      	push	{r4, lr}
 101d0b6:	fb02 f101 	mul.w	r1, r2, r1
 101d0ba:	f000 fe01 	bl	101dcc0 <_malloc_r>
 101d0be:	4604      	mov	r4, r0
 101d0c0:	b170      	cbz	r0, 101d0e0 <_calloc_r+0x2c>
 101d0c2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 101d0c6:	f022 0203 	bic.w	r2, r2, #3
 101d0ca:	3a04      	subs	r2, #4
 101d0cc:	2a24      	cmp	r2, #36	; 0x24
 101d0ce:	d81d      	bhi.n	101d10c <_calloc_r+0x58>
 101d0d0:	2a13      	cmp	r2, #19
 101d0d2:	bf98      	it	ls
 101d0d4:	4602      	movls	r2, r0
 101d0d6:	d805      	bhi.n	101d0e4 <_calloc_r+0x30>
 101d0d8:	2300      	movs	r3, #0
 101d0da:	e9c2 3300 	strd	r3, r3, [r2]
 101d0de:	6093      	str	r3, [r2, #8]
 101d0e0:	4620      	mov	r0, r4
 101d0e2:	bd10      	pop	{r4, pc}
 101d0e4:	2a1b      	cmp	r2, #27
 101d0e6:	f04f 0300 	mov.w	r3, #0
 101d0ea:	bf98      	it	ls
 101d0ec:	f100 0208 	addls.w	r2, r0, #8
 101d0f0:	e9c0 3300 	strd	r3, r3, [r0]
 101d0f4:	d9f0      	bls.n	101d0d8 <_calloc_r+0x24>
 101d0f6:	2a24      	cmp	r2, #36	; 0x24
 101d0f8:	e9c0 3302 	strd	r3, r3, [r0, #8]
 101d0fc:	bf11      	iteee	ne
 101d0fe:	f100 0210 	addne.w	r2, r0, #16
 101d102:	6103      	streq	r3, [r0, #16]
 101d104:	f100 0218 	addeq.w	r2, r0, #24
 101d108:	6143      	streq	r3, [r0, #20]
 101d10a:	e7e5      	b.n	101d0d8 <_calloc_r+0x24>
 101d10c:	2100      	movs	r1, #0
 101d10e:	f001 fe4f 	bl	101edb0 <memset>
 101d112:	4620      	mov	r0, r4
 101d114:	bd10      	pop	{r4, pc}
 101d116:	bf00      	nop

0101d118 <exit>:
 101d118:	b508      	push	{r3, lr}
 101d11a:	2100      	movs	r1, #0
 101d11c:	4604      	mov	r4, r0
 101d11e:	f006 fd5b 	bl	1023bd8 <__call_exitprocs>
 101d122:	f249 1384 	movw	r3, #37252	; 0x9184
 101d126:	f2c0 1306 	movt	r3, #262	; 0x106
 101d12a:	6818      	ldr	r0, [r3, #0]
 101d12c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 101d12e:	b103      	cbz	r3, 101d132 <exit+0x1a>
 101d130:	4798      	blx	r3
 101d132:	4620      	mov	r0, r4
 101d134:	f00b edcc 	blx	1028cd0 <_exit>

0101d138 <__libc_fini_array>:
 101d138:	b538      	push	{r3, r4, r5, lr}
 101d13a:	f244 0410 	movw	r4, #16400	; 0x4010
 101d13e:	f244 050c 	movw	r5, #16396	; 0x400c
 101d142:	f2c0 1407 	movt	r4, #263	; 0x107
 101d146:	f2c0 1507 	movt	r5, #263	; 0x107
 101d14a:	1b64      	subs	r4, r4, r5
 101d14c:	10a4      	asrs	r4, r4, #2
 101d14e:	d007      	beq.n	101d160 <__libc_fini_array+0x28>
 101d150:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 101d154:	3c01      	subs	r4, #1
 101d156:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 101d15a:	4798      	blx	r3
 101d15c:	2c00      	cmp	r4, #0
 101d15e:	d1f9      	bne.n	101d154 <__libc_fini_array+0x1c>
 101d160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 101d164:	f00b be16 	b.w	1028d94 <_fini>

0101d168 <__libc_init_array>:
 101d168:	b570      	push	{r4, r5, r6, lr}
 101d16a:	f244 0608 	movw	r6, #16392	; 0x4008
 101d16e:	f244 0508 	movw	r5, #16392	; 0x4008
 101d172:	f2c0 1607 	movt	r6, #263	; 0x107
 101d176:	f2c0 1507 	movt	r5, #263	; 0x107
 101d17a:	1b76      	subs	r6, r6, r5
 101d17c:	10b6      	asrs	r6, r6, #2
 101d17e:	d006      	beq.n	101d18e <__libc_init_array+0x26>
 101d180:	2400      	movs	r4, #0
 101d182:	3401      	adds	r4, #1
 101d184:	f855 3b04 	ldr.w	r3, [r5], #4
 101d188:	4798      	blx	r3
 101d18a:	42a6      	cmp	r6, r4
 101d18c:	d1f9      	bne.n	101d182 <__libc_init_array+0x1a>
 101d18e:	f244 060c 	movw	r6, #16396	; 0x400c
 101d192:	f244 0508 	movw	r5, #16392	; 0x4008
 101d196:	f2c0 1607 	movt	r6, #263	; 0x107
 101d19a:	f2c0 1507 	movt	r5, #263	; 0x107
 101d19e:	1b76      	subs	r6, r6, r5
 101d1a0:	f00b fdf2 	bl	1028d88 <_init>
 101d1a4:	10b6      	asrs	r6, r6, #2
 101d1a6:	d006      	beq.n	101d1b6 <__libc_init_array+0x4e>
 101d1a8:	2400      	movs	r4, #0
 101d1aa:	3401      	adds	r4, #1
 101d1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 101d1b0:	4798      	blx	r3
 101d1b2:	42a6      	cmp	r6, r4
 101d1b4:	d1f9      	bne.n	101d1aa <__libc_init_array+0x42>
 101d1b6:	bd70      	pop	{r4, r5, r6, pc}

0101d1b8 <currentlocale>:
 101d1b8:	4919      	ldr	r1, [pc, #100]	; (101d220 <currentlocale+0x68>)
 101d1ba:	f244 0054 	movw	r0, #16468	; 0x4054
 101d1be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 101d1c0:	f2c0 1007 	movt	r0, #263	; 0x107
 101d1c4:	f101 0520 	add.w	r5, r1, #32
 101d1c8:	f002 fc88 	bl	101fadc <strcpy>
 101d1cc:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
 101d1d0:	f1a5 0720 	sub.w	r7, r5, #32
 101d1d4:	462c      	mov	r4, r5
 101d1d6:	4621      	mov	r1, r4
 101d1d8:	4638      	mov	r0, r7
 101d1da:	f002 fb15 	bl	101f808 <strcmp>
 101d1de:	3420      	adds	r4, #32
 101d1e0:	b930      	cbnz	r0, 101d1f0 <currentlocale+0x38>
 101d1e2:	42b4      	cmp	r4, r6
 101d1e4:	d1f7      	bne.n	101d1d6 <currentlocale+0x1e>
 101d1e6:	f244 0054 	movw	r0, #16468	; 0x4054
 101d1ea:	f2c0 1007 	movt	r0, #263	; 0x107
 101d1ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 101d1f0:	f64d 17d4 	movw	r7, #55764	; 0xd9d4
 101d1f4:	f244 0454 	movw	r4, #16468	; 0x4054
 101d1f8:	f2c0 1706 	movt	r7, #262	; 0x106
 101d1fc:	f2c0 1407 	movt	r4, #263	; 0x107
 101d200:	4639      	mov	r1, r7
 101d202:	4620      	mov	r0, r4
 101d204:	f002 fa66 	bl	101f6d4 <strcat>
 101d208:	4629      	mov	r1, r5
 101d20a:	4620      	mov	r0, r4
 101d20c:	3520      	adds	r5, #32
 101d20e:	f002 fa61 	bl	101f6d4 <strcat>
 101d212:	42b5      	cmp	r5, r6
 101d214:	d1f4      	bne.n	101d200 <currentlocale+0x48>
 101d216:	f244 0054 	movw	r0, #16468	; 0x4054
 101d21a:	f2c0 1007 	movt	r0, #263	; 0x107
 101d21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 101d220:	0106e4d0 	.word	0x0106e4d0

0101d224 <__loadlocale>:
 101d224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101d228:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 101d22c:	b08d      	sub	sp, #52	; 0x34
 101d22e:	460f      	mov	r7, r1
 101d230:	4606      	mov	r6, r0
 101d232:	4629      	mov	r1, r5
 101d234:	4610      	mov	r0, r2
 101d236:	4614      	mov	r4, r2
 101d238:	f002 fae6 	bl	101f808 <strcmp>
 101d23c:	b918      	cbnz	r0, 101d246 <__loadlocale+0x22>
 101d23e:	4628      	mov	r0, r5
 101d240:	b00d      	add	sp, #52	; 0x34
 101d242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101d246:	f64d 11d8 	movw	r1, #55768	; 0xd9d8
 101d24a:	4620      	mov	r0, r4
 101d24c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d250:	f002 fada 	bl	101f808 <strcmp>
 101d254:	2800      	cmp	r0, #0
 101d256:	f000 809f 	beq.w	101d398 <__loadlocale+0x174>
 101d25a:	f64d 11e0 	movw	r1, #55776	; 0xd9e0
 101d25e:	4620      	mov	r0, r4
 101d260:	f2c0 1106 	movt	r1, #262	; 0x106
 101d264:	f002 fad0 	bl	101f808 <strcmp>
 101d268:	4680      	mov	r8, r0
 101d26a:	2800      	cmp	r0, #0
 101d26c:	f000 808a 	beq.w	101d384 <__loadlocale+0x160>
 101d270:	7823      	ldrb	r3, [r4, #0]
 101d272:	2b43      	cmp	r3, #67	; 0x43
 101d274:	f000 8098 	beq.w	101d3a8 <__loadlocale+0x184>
 101d278:	3b61      	subs	r3, #97	; 0x61
 101d27a:	2b19      	cmp	r3, #25
 101d27c:	d87d      	bhi.n	101d37a <__loadlocale+0x156>
 101d27e:	7863      	ldrb	r3, [r4, #1]
 101d280:	3b61      	subs	r3, #97	; 0x61
 101d282:	2b19      	cmp	r3, #25
 101d284:	d879      	bhi.n	101d37a <__loadlocale+0x156>
 101d286:	78a3      	ldrb	r3, [r4, #2]
 101d288:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 101d28c:	2a19      	cmp	r2, #25
 101d28e:	bf8e      	itee	hi
 101d290:	f104 0802 	addhi.w	r8, r4, #2
 101d294:	f104 0803 	addls.w	r8, r4, #3
 101d298:	78e3      	ldrbls	r3, [r4, #3]
 101d29a:	2b5f      	cmp	r3, #95	; 0x5f
 101d29c:	f000 80a0 	beq.w	101d3e0 <__loadlocale+0x1bc>
 101d2a0:	2b2e      	cmp	r3, #46	; 0x2e
 101d2a2:	f000 827c 	beq.w	101d79e <__loadlocale+0x57a>
 101d2a6:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 101d2aa:	d166      	bne.n	101d37a <__loadlocale+0x156>
 101d2ac:	f10d 0910 	add.w	r9, sp, #16
 101d2b0:	f64d 11ec 	movw	r1, #55788	; 0xd9ec
 101d2b4:	f2c0 1106 	movt	r1, #262	; 0x106
 101d2b8:	4648      	mov	r0, r9
 101d2ba:	f002 fc0f 	bl	101fadc <strcpy>
 101d2be:	f898 3000 	ldrb.w	r3, [r8]
 101d2c2:	2b40      	cmp	r3, #64	; 0x40
 101d2c4:	f000 828a 	beq.w	101d7dc <__loadlocale+0x5b8>
 101d2c8:	f04f 0800 	mov.w	r8, #0
 101d2cc:	f89d 3010 	ldrb.w	r3, [sp, #16]
 101d2d0:	3b41      	subs	r3, #65	; 0x41
 101d2d2:	2b34      	cmp	r3, #52	; 0x34
 101d2d4:	d851      	bhi.n	101d37a <__loadlocale+0x156>
 101d2d6:	e8df f013 	tbh	[pc, r3, lsl #1]
 101d2da:	019c      	.short	0x019c
 101d2dc:	016f0050 	.word	0x016f0050
 101d2e0:	01d10050 	.word	0x01d10050
 101d2e4:	01ae0050 	.word	0x01ae0050
 101d2e8:	01fd0050 	.word	0x01fd0050
 101d2ec:	01330154 	.word	0x01330154
 101d2f0:	00500050 	.word	0x00500050
 101d2f4:	00500050 	.word	0x00500050
 101d2f8:	00500121 	.word	0x00500121
 101d2fc:	01060050 	.word	0x01060050
 101d300:	009200c6 	.word	0x009200c6
 101d304:	00500050 	.word	0x00500050
 101d308:	00500050 	.word	0x00500050
 101d30c:	00500050 	.word	0x00500050
 101d310:	00500050 	.word	0x00500050
 101d314:	00500050 	.word	0x00500050
 101d318:	019c0050 	.word	0x019c0050
 101d31c:	016f0050 	.word	0x016f0050
 101d320:	01d10050 	.word	0x01d10050
 101d324:	01ae0050 	.word	0x01ae0050
 101d328:	01fd0050 	.word	0x01fd0050
 101d32c:	01330154 	.word	0x01330154
 101d330:	00500050 	.word	0x00500050
 101d334:	00500050 	.word	0x00500050
 101d338:	00500121 	.word	0x00500121
 101d33c:	01060050 	.word	0x01060050
 101d340:	009200c6 	.word	0x009200c6
 101d344:	f5b0 7f56 	cmp.w	r0, #856	; 0x358
 101d348:	f300 80af 	bgt.w	101d4aa <__loadlocale+0x286>
 101d34c:	f240 3307 	movw	r3, #775	; 0x307
 101d350:	4298      	cmp	r0, r3
 101d352:	f000 80aa 	beq.w	101d4aa <__loadlocale+0x286>
 101d356:	f5b0 7f42 	cmp.w	r0, #776	; 0x308
 101d35a:	f280 826a 	bge.w	101d832 <__loadlocale+0x60e>
 101d35e:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 101d362:	f000 80a2 	beq.w	101d4aa <__loadlocale+0x286>
 101d366:	f240 23e1 	movw	r3, #737	; 0x2e1
 101d36a:	4298      	cmp	r0, r3
 101d36c:	f000 809d 	beq.w	101d4aa <__loadlocale+0x286>
 101d370:	f240 13b5 	movw	r3, #437	; 0x1b5
 101d374:	4298      	cmp	r0, r3
 101d376:	f000 8098 	beq.w	101d4aa <__loadlocale+0x286>
 101d37a:	2500      	movs	r5, #0
 101d37c:	4628      	mov	r0, r5
 101d37e:	b00d      	add	sp, #52	; 0x34
 101d380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101d384:	f10d 0910 	add.w	r9, sp, #16
 101d388:	f64d 11e4 	movw	r1, #55780	; 0xd9e4
 101d38c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d390:	4648      	mov	r0, r9
 101d392:	f002 fba3 	bl	101fadc <strcpy>
 101d396:	e799      	b.n	101d2cc <__loadlocale+0xa8>
 101d398:	f64d 11e0 	movw	r1, #55776	; 0xd9e0
 101d39c:	4620      	mov	r0, r4
 101d39e:	f2c0 1106 	movt	r1, #262	; 0x106
 101d3a2:	f002 fb9b 	bl	101fadc <strcpy>
 101d3a6:	e758      	b.n	101d25a <__loadlocale+0x36>
 101d3a8:	7863      	ldrb	r3, [r4, #1]
 101d3aa:	3b2d      	subs	r3, #45	; 0x2d
 101d3ac:	2b01      	cmp	r3, #1
 101d3ae:	d8e4      	bhi.n	101d37a <__loadlocale+0x156>
 101d3b0:	f104 0802 	add.w	r8, r4, #2
 101d3b4:	f10d 0910 	add.w	r9, sp, #16
 101d3b8:	4641      	mov	r1, r8
 101d3ba:	4648      	mov	r0, r9
 101d3bc:	f002 fb8e 	bl	101fadc <strcpy>
 101d3c0:	4648      	mov	r0, r9
 101d3c2:	2140      	movs	r1, #64	; 0x40
 101d3c4:	f002 f9a6 	bl	101f714 <strchr>
 101d3c8:	b108      	cbz	r0, 101d3ce <__loadlocale+0x1aa>
 101d3ca:	2300      	movs	r3, #0
 101d3cc:	7003      	strb	r3, [r0, #0]
 101d3ce:	4648      	mov	r0, r9
 101d3d0:	f002 fc16 	bl	101fc00 <strlen>
 101d3d4:	4480      	add	r8, r0
 101d3d6:	f1b8 0f00 	cmp.w	r8, #0
 101d3da:	f43f af75 	beq.w	101d2c8 <__loadlocale+0xa4>
 101d3de:	e76e      	b.n	101d2be <__loadlocale+0x9a>
 101d3e0:	f898 3001 	ldrb.w	r3, [r8, #1]
 101d3e4:	3b41      	subs	r3, #65	; 0x41
 101d3e6:	2b19      	cmp	r3, #25
 101d3e8:	d8c7      	bhi.n	101d37a <__loadlocale+0x156>
 101d3ea:	f898 3002 	ldrb.w	r3, [r8, #2]
 101d3ee:	3b41      	subs	r3, #65	; 0x41
 101d3f0:	2b19      	cmp	r3, #25
 101d3f2:	d8c2      	bhi.n	101d37a <__loadlocale+0x156>
 101d3f4:	f898 3003 	ldrb.w	r3, [r8, #3]
 101d3f8:	f108 0803 	add.w	r8, r8, #3
 101d3fc:	e750      	b.n	101d2a0 <__loadlocale+0x7c>
 101d3fe:	f64d 2104 	movw	r1, #55812	; 0xda04
 101d402:	4648      	mov	r0, r9
 101d404:	f2c0 1106 	movt	r1, #262	; 0x106
 101d408:	f002 f942 	bl	101f690 <strcasecmp>
 101d40c:	b140      	cbz	r0, 101d420 <__loadlocale+0x1fc>
 101d40e:	f64d 210c 	movw	r1, #55820	; 0xda0c
 101d412:	4648      	mov	r0, r9
 101d414:	f2c0 1106 	movt	r1, #262	; 0x106
 101d418:	f002 f93a 	bl	101f690 <strcasecmp>
 101d41c:	2800      	cmp	r0, #0
 101d41e:	d1ac      	bne.n	101d37a <__loadlocale+0x156>
 101d420:	f64d 2104 	movw	r1, #55812	; 0xda04
 101d424:	4648      	mov	r0, r9
 101d426:	f2c0 1106 	movt	r1, #262	; 0x106
 101d42a:	f24e 2a71 	movw	sl, #57969	; 0xe271
 101d42e:	f643 1b25 	movw	fp, #14629	; 0x3925
 101d432:	f2c0 1a01 	movt	sl, #257	; 0x101
 101d436:	f2c0 1b02 	movt	fp, #258	; 0x102
 101d43a:	f002 fb4f 	bl	101fadc <strcpy>
 101d43e:	2306      	movs	r3, #6
 101d440:	2f02      	cmp	r7, #2
 101d442:	f000 81af 	beq.w	101d7a4 <__loadlocale+0x580>
 101d446:	2f06      	cmp	r7, #6
 101d448:	d104      	bne.n	101d454 <__loadlocale+0x230>
 101d44a:	4649      	mov	r1, r9
 101d44c:	f506 70a5 	add.w	r0, r6, #330	; 0x14a
 101d450:	f002 fb44 	bl	101fadc <strcpy>
 101d454:	4621      	mov	r1, r4
 101d456:	4628      	mov	r0, r5
 101d458:	f002 fb40 	bl	101fadc <strcpy>
 101d45c:	4605      	mov	r5, r0
 101d45e:	4628      	mov	r0, r5
 101d460:	b00d      	add	sp, #52	; 0x34
 101d462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101d466:	f64d 218c 	movw	r1, #55948	; 0xda8c
 101d46a:	2203      	movs	r2, #3
 101d46c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d470:	4648      	mov	r0, r9
 101d472:	f002 fc33 	bl	101fcdc <strncasecmp>
 101d476:	2800      	cmp	r0, #0
 101d478:	f47f af7f 	bne.w	101d37a <__loadlocale+0x156>
 101d47c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 101d480:	f64d 2190 	movw	r1, #55952	; 0xda90
 101d484:	f2c0 1106 	movt	r1, #262	; 0x106
 101d488:	2b2d      	cmp	r3, #45	; 0x2d
 101d48a:	bf0c      	ite	eq
 101d48c:	a805      	addeq	r0, sp, #20
 101d48e:	f10d 0013 	addne.w	r0, sp, #19
 101d492:	f002 f8fd 	bl	101f690 <strcasecmp>
 101d496:	2800      	cmp	r0, #0
 101d498:	f47f af6f 	bne.w	101d37a <__loadlocale+0x156>
 101d49c:	f64d 2194 	movw	r1, #55956	; 0xda94
 101d4a0:	4648      	mov	r0, r9
 101d4a2:	f2c0 1106 	movt	r1, #262	; 0x106
 101d4a6:	f002 fb19 	bl	101fadc <strcpy>
 101d4aa:	2f02      	cmp	r7, #2
 101d4ac:	d1cb      	bne.n	101d446 <__loadlocale+0x222>
 101d4ae:	4649      	mov	r1, r9
 101d4b0:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 101d4b4:	f002 fb12 	bl	101fadc <strcpy>
 101d4b8:	4630      	mov	r0, r6
 101d4ba:	4649      	mov	r1, r9
 101d4bc:	f643 120d 	movw	r2, #14605	; 0x390d
 101d4c0:	f24e 234d 	movw	r3, #57933	; 0xe24d
 101d4c4:	f2c0 1202 	movt	r2, #258	; 0x102
 101d4c8:	f2c0 1301 	movt	r3, #257	; 0x101
 101d4cc:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 101d4d0:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
 101d4d4:	2201      	movs	r2, #1
 101d4d6:	f886 2128 	strb.w	r2, [r6, #296]	; 0x128
 101d4da:	f006 fbeb 	bl	1023cb4 <__set_ctype>
 101d4de:	2000      	movs	r0, #0
 101d4e0:	f8c6 00e8 	str.w	r0, [r6, #232]	; 0xe8
 101d4e4:	e7b6      	b.n	101d454 <__loadlocale+0x230>
 101d4e6:	f64d 2128 	movw	r1, #55848	; 0xda28
 101d4ea:	4648      	mov	r0, r9
 101d4ec:	f2c0 1106 	movt	r1, #262	; 0x106
 101d4f0:	f002 f8ce 	bl	101f690 <strcasecmp>
 101d4f4:	2800      	cmp	r0, #0
 101d4f6:	f47f af40 	bne.w	101d37a <__loadlocale+0x156>
 101d4fa:	f64d 2128 	movw	r1, #55848	; 0xda28
 101d4fe:	4648      	mov	r0, r9
 101d500:	f2c0 1106 	movt	r1, #262	; 0x106
 101d504:	f24e 4a79 	movw	sl, #58489	; 0xe479
 101d508:	f002 fae8 	bl	101fadc <strcpy>
 101d50c:	f643 1bc9 	movw	fp, #14793	; 0x39c9
 101d510:	f2c0 1a01 	movt	sl, #257	; 0x101
 101d514:	2302      	movs	r3, #2
 101d516:	f2c0 1b02 	movt	fp, #258	; 0x102
 101d51a:	e791      	b.n	101d440 <__loadlocale+0x21c>
 101d51c:	f64d 217c 	movw	r1, #55932	; 0xda7c
 101d520:	4648      	mov	r0, r9
 101d522:	f2c0 1106 	movt	r1, #262	; 0x106
 101d526:	f002 f8b3 	bl	101f690 <strcasecmp>
 101d52a:	2800      	cmp	r0, #0
 101d52c:	f47f af25 	bne.w	101d37a <__loadlocale+0x156>
 101d530:	f64d 2184 	movw	r1, #55940	; 0xda84
 101d534:	4648      	mov	r0, r9
 101d536:	f2c0 1106 	movt	r1, #262	; 0x106
 101d53a:	f002 facf 	bl	101fadc <strcpy>
 101d53e:	e7b4      	b.n	101d4aa <__loadlocale+0x286>
 101d540:	f64d 214c 	movw	r1, #55884	; 0xda4c
 101d544:	2204      	movs	r2, #4
 101d546:	f2c0 1106 	movt	r1, #262	; 0x106
 101d54a:	4648      	mov	r0, r9
 101d54c:	f002 fbc6 	bl	101fcdc <strncasecmp>
 101d550:	2800      	cmp	r0, #0
 101d552:	f47f af12 	bne.w	101d37a <__loadlocale+0x156>
 101d556:	f89d 3014 	ldrb.w	r3, [sp, #20]
 101d55a:	2b2d      	cmp	r3, #45	; 0x2d
 101d55c:	bf08      	it	eq
 101d55e:	f89d 3015 	ldrbeq.w	r3, [sp, #21]
 101d562:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 101d566:	2b52      	cmp	r3, #82	; 0x52
 101d568:	f000 8172 	beq.w	101d850 <__loadlocale+0x62c>
 101d56c:	2b55      	cmp	r3, #85	; 0x55
 101d56e:	f47f af04 	bne.w	101d37a <__loadlocale+0x156>
 101d572:	f64d 215c 	movw	r1, #55900	; 0xda5c
 101d576:	4648      	mov	r0, r9
 101d578:	f2c0 1106 	movt	r1, #262	; 0x106
 101d57c:	f002 faae 	bl	101fadc <strcpy>
 101d580:	e793      	b.n	101d4aa <__loadlocale+0x286>
 101d582:	f64d 2114 	movw	r1, #55828	; 0xda14
 101d586:	4648      	mov	r0, r9
 101d588:	f2c0 1106 	movt	r1, #262	; 0x106
 101d58c:	f002 f880 	bl	101f690 <strcasecmp>
 101d590:	2800      	cmp	r0, #0
 101d592:	f47f aef2 	bne.w	101d37a <__loadlocale+0x156>
 101d596:	f64d 2114 	movw	r1, #55828	; 0xda14
 101d59a:	4648      	mov	r0, r9
 101d59c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d5a0:	f24e 5ab5 	movw	sl, #58805	; 0xe5b5
 101d5a4:	f002 fa9a 	bl	101fadc <strcpy>
 101d5a8:	f643 2b8d 	movw	fp, #14989	; 0x3a8d
 101d5ac:	f2c0 1a01 	movt	sl, #257	; 0x101
 101d5b0:	2308      	movs	r3, #8
 101d5b2:	f2c0 1b02 	movt	fp, #258	; 0x102
 101d5b6:	e743      	b.n	101d440 <__loadlocale+0x21c>
 101d5b8:	f89d 3011 	ldrb.w	r3, [sp, #17]
 101d5bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 101d5c0:	2b50      	cmp	r3, #80	; 0x50
 101d5c2:	f47f aeda 	bne.w	101d37a <__loadlocale+0x156>
 101d5c6:	2202      	movs	r2, #2
 101d5c8:	f64d 2148 	movw	r1, #55880	; 0xda48
 101d5cc:	4648      	mov	r0, r9
 101d5ce:	f2c0 1106 	movt	r1, #262	; 0x106
 101d5d2:	f002 fc03 	bl	101fddc <strncpy>
 101d5d6:	220a      	movs	r2, #10
 101d5d8:	a903      	add	r1, sp, #12
 101d5da:	f10d 0012 	add.w	r0, sp, #18
 101d5de:	f002 fcf1 	bl	101ffc4 <strtol>
 101d5e2:	9b03      	ldr	r3, [sp, #12]
 101d5e4:	781b      	ldrb	r3, [r3, #0]
 101d5e6:	2b00      	cmp	r3, #0
 101d5e8:	f47f aec7 	bne.w	101d37a <__loadlocale+0x156>
 101d5ec:	f240 335a 	movw	r3, #858	; 0x35a
 101d5f0:	4298      	cmp	r0, r3
 101d5f2:	f77f aea7 	ble.w	101d344 <__loadlocale+0x120>
 101d5f6:	f5b0 7f69 	cmp.w	r0, #932	; 0x3a4
 101d5fa:	f040 80fc 	bne.w	101d7f6 <__loadlocale+0x5d2>
 101d5fe:	f24e 4a79 	movw	sl, #58489	; 0xe479
 101d602:	f643 1bc9 	movw	fp, #14793	; 0x39c9
 101d606:	f2c0 1a01 	movt	sl, #257	; 0x101
 101d60a:	f2c0 1b02 	movt	fp, #258	; 0x102
 101d60e:	2302      	movs	r3, #2
 101d610:	e716      	b.n	101d440 <__loadlocale+0x21c>
 101d612:	f64d 11e4 	movw	r1, #55780	; 0xd9e4
 101d616:	4648      	mov	r0, r9
 101d618:	f2c0 1106 	movt	r1, #262	; 0x106
 101d61c:	f002 f838 	bl	101f690 <strcasecmp>
 101d620:	2800      	cmp	r0, #0
 101d622:	f47f aeaa 	bne.w	101d37a <__loadlocale+0x156>
 101d626:	f64d 11e4 	movw	r1, #55780	; 0xd9e4
 101d62a:	4648      	mov	r0, r9
 101d62c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d630:	f002 fa54 	bl	101fadc <strcpy>
 101d634:	e739      	b.n	101d4aa <__loadlocale+0x286>
 101d636:	f64d 2164 	movw	r1, #55908	; 0xda64
 101d63a:	2208      	movs	r2, #8
 101d63c:	f2c0 1106 	movt	r1, #262	; 0x106
 101d640:	4648      	mov	r0, r9
 101d642:	f002 fb4b 	bl	101fcdc <strncasecmp>
 101d646:	2800      	cmp	r0, #0
 101d648:	f47f ae97 	bne.w	101d37a <__loadlocale+0x156>
 101d64c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 101d650:	f64d 2170 	movw	r1, #55920	; 0xda70
 101d654:	f2c0 1106 	movt	r1, #262	; 0x106
 101d658:	2b2d      	cmp	r3, #45	; 0x2d
 101d65a:	bf0c      	ite	eq
 101d65c:	f10d 0019 	addeq.w	r0, sp, #25
 101d660:	a806      	addne	r0, sp, #24
 101d662:	f002 f815 	bl	101f690 <strcasecmp>
 101d666:	2800      	cmp	r0, #0
 101d668:	f47f ae87 	bne.w	101d37a <__loadlocale+0x156>
 101d66c:	f64d 2174 	movw	r1, #55924	; 0xda74
 101d670:	4648      	mov	r0, r9
 101d672:	f2c0 1106 	movt	r1, #262	; 0x106
 101d676:	f002 fa31 	bl	101fadc <strcpy>
 101d67a:	e716      	b.n	101d4aa <__loadlocale+0x286>
 101d67c:	f64d 2118 	movw	r1, #55832	; 0xda18
 101d680:	2203      	movs	r2, #3
 101d682:	f2c0 1106 	movt	r1, #262	; 0x106
 101d686:	4648      	mov	r0, r9
 101d688:	f002 fb28 	bl	101fcdc <strncasecmp>
 101d68c:	2800      	cmp	r0, #0
 101d68e:	f47f ae74 	bne.w	101d37a <__loadlocale+0x156>
 101d692:	f89d 3013 	ldrb.w	r3, [sp, #19]
 101d696:	f64d 211c 	movw	r1, #55836	; 0xda1c
 101d69a:	f2c0 1106 	movt	r1, #262	; 0x106
 101d69e:	2b2d      	cmp	r3, #45	; 0x2d
 101d6a0:	bf0c      	ite	eq
 101d6a2:	a805      	addeq	r0, sp, #20
 101d6a4:	f10d 0013 	addne.w	r0, sp, #19
 101d6a8:	f001 fff2 	bl	101f690 <strcasecmp>
 101d6ac:	2800      	cmp	r0, #0
 101d6ae:	f47f ae64 	bne.w	101d37a <__loadlocale+0x156>
 101d6b2:	f64d 2120 	movw	r1, #55840	; 0xda20
 101d6b6:	4648      	mov	r0, r9
 101d6b8:	f2c0 1106 	movt	r1, #262	; 0x106
 101d6bc:	f24e 4afd 	movw	sl, #58621	; 0xe4fd
 101d6c0:	f002 fa0c 	bl	101fadc <strcpy>
 101d6c4:	f643 2b1d 	movw	fp, #14877	; 0x3a1d
 101d6c8:	f2c0 1a01 	movt	sl, #257	; 0x101
 101d6cc:	2303      	movs	r3, #3
 101d6ce:	f2c0 1b02 	movt	fp, #258	; 0x102
 101d6d2:	e6b5      	b.n	101d440 <__loadlocale+0x21c>
 101d6d4:	f64d 2130 	movw	r1, #55856	; 0xda30
 101d6d8:	2203      	movs	r2, #3
 101d6da:	f2c0 1106 	movt	r1, #262	; 0x106
 101d6de:	4648      	mov	r0, r9
 101d6e0:	f002 fafc 	bl	101fcdc <strncasecmp>
 101d6e4:	2800      	cmp	r0, #0
 101d6e6:	f47f ae48 	bne.w	101d37a <__loadlocale+0x156>
 101d6ea:	f89d 3013 	ldrb.w	r3, [sp, #19]
 101d6ee:	f64d 2134 	movw	r1, #55860	; 0xda34
 101d6f2:	2204      	movs	r2, #4
 101d6f4:	f2c0 1106 	movt	r1, #262	; 0x106
 101d6f8:	2b2d      	cmp	r3, #45	; 0x2d
 101d6fa:	bf0c      	ite	eq
 101d6fc:	f10d 0814 	addeq.w	r8, sp, #20
 101d700:	f10d 0813 	addne.w	r8, sp, #19
 101d704:	4640      	mov	r0, r8
 101d706:	f002 fae9 	bl	101fcdc <strncasecmp>
 101d70a:	2800      	cmp	r0, #0
 101d70c:	f47f ae35 	bne.w	101d37a <__loadlocale+0x156>
 101d710:	f898 3004 	ldrb.w	r3, [r8, #4]
 101d714:	220a      	movs	r2, #10
 101d716:	a903      	add	r1, sp, #12
 101d718:	2b2d      	cmp	r3, #45	; 0x2d
 101d71a:	bf14      	ite	ne
 101d71c:	f108 0004 	addne.w	r0, r8, #4
 101d720:	f108 0005 	addeq.w	r0, r8, #5
 101d724:	f002 fc4e 	bl	101ffc4 <strtol>
 101d728:	f1a0 030c 	sub.w	r3, r0, #12
 101d72c:	1e42      	subs	r2, r0, #1
 101d72e:	fab3 f383 	clz	r3, r3
 101d732:	4680      	mov	r8, r0
 101d734:	095b      	lsrs	r3, r3, #5
 101d736:	2a0f      	cmp	r2, #15
 101d738:	bf88      	it	hi
 101d73a:	f043 0301 	orrhi.w	r3, r3, #1
 101d73e:	2b00      	cmp	r3, #0
 101d740:	f47f ae1b 	bne.w	101d37a <__loadlocale+0x156>
 101d744:	9b03      	ldr	r3, [sp, #12]
 101d746:	781b      	ldrb	r3, [r3, #0]
 101d748:	2b00      	cmp	r3, #0
 101d74a:	f47f ae16 	bne.w	101d37a <__loadlocale+0x156>
 101d74e:	f64d 213c 	movw	r1, #55868	; 0xda3c
 101d752:	4648      	mov	r0, r9
 101d754:	f2c0 1106 	movt	r1, #262	; 0x106
 101d758:	f002 f9c0 	bl	101fadc <strcpy>
 101d75c:	f246 6267 	movw	r2, #26215	; 0x6667
 101d760:	f2c6 6266 	movt	r2, #26214	; 0x6666
 101d764:	f1b8 0f0a 	cmp.w	r8, #10
 101d768:	f04f 000a 	mov.w	r0, #10
 101d76c:	bfc8      	it	gt
 101d76e:	f10d 011a 	addgt.w	r1, sp, #26
 101d772:	fb82 c208 	smull	ip, r2, r2, r8
 101d776:	bfcc      	ite	gt
 101d778:	2331      	movgt	r3, #49	; 0x31
 101d77a:	f10d 0119 	addle.w	r1, sp, #25
 101d77e:	f04f 0c00 	mov.w	ip, #0
 101d782:	bfc8      	it	gt
 101d784:	f88d 3019 	strbgt.w	r3, [sp, #25]
 101d788:	ea4f 73e8 	mov.w	r3, r8, asr #31
 101d78c:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 101d790:	f881 c001 	strb.w	ip, [r1, #1]
 101d794:	fb00 8313 	mls	r3, r0, r3, r8
 101d798:	3330      	adds	r3, #48	; 0x30
 101d79a:	700b      	strb	r3, [r1, #0]
 101d79c:	e685      	b.n	101d4aa <__loadlocale+0x286>
 101d79e:	f108 0801 	add.w	r8, r8, #1
 101d7a2:	e607      	b.n	101d3b4 <__loadlocale+0x190>
 101d7a4:	4649      	mov	r1, r9
 101d7a6:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 101d7aa:	9301      	str	r3, [sp, #4]
 101d7ac:	f002 f996 	bl	101fadc <strcpy>
 101d7b0:	9b01      	ldr	r3, [sp, #4]
 101d7b2:	4649      	mov	r1, r9
 101d7b4:	f8c6 b0e0 	str.w	fp, [r6, #224]	; 0xe0
 101d7b8:	4630      	mov	r0, r6
 101d7ba:	f8c6 a0e4 	str.w	sl, [r6, #228]	; 0xe4
 101d7be:	f088 0801 	eor.w	r8, r8, #1
 101d7c2:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
 101d7c6:	f006 fa75 	bl	1023cb4 <__set_ctype>
 101d7ca:	f018 0801 	ands.w	r8, r8, #1
 101d7ce:	d067      	beq.n	101d8a0 <__loadlocale+0x67c>
 101d7d0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 101d7d4:	2b55      	cmp	r3, #85	; 0x55
 101d7d6:	d043      	beq.n	101d860 <__loadlocale+0x63c>
 101d7d8:	2001      	movs	r0, #1
 101d7da:	e681      	b.n	101d4e0 <__loadlocale+0x2bc>
 101d7dc:	f108 0001 	add.w	r0, r8, #1
 101d7e0:	f64d 11f8 	movw	r1, #55800	; 0xd9f8
 101d7e4:	f2c0 1106 	movt	r1, #262	; 0x106
 101d7e8:	f002 f80e 	bl	101f808 <strcmp>
 101d7ec:	fab0 f880 	clz	r8, r0
 101d7f0:	ea4f 1858 	mov.w	r8, r8, lsr #5
 101d7f4:	e56a      	b.n	101d2cc <__loadlocale+0xa8>
 101d7f6:	dc0f      	bgt.n	101d818 <__loadlocale+0x5f4>
 101d7f8:	f240 3362 	movw	r3, #866	; 0x362
 101d7fc:	4298      	cmp	r0, r3
 101d7fe:	f43f ae54 	beq.w	101d4aa <__loadlocale+0x286>
 101d802:	f240 336a 	movw	r3, #874	; 0x36a
 101d806:	4298      	cmp	r0, r3
 101d808:	f43f ae4f 	beq.w	101d4aa <__loadlocale+0x286>
 101d80c:	f240 335e 	movw	r3, #862	; 0x35e
 101d810:	4298      	cmp	r0, r3
 101d812:	f47f adb2 	bne.w	101d37a <__loadlocale+0x156>
 101d816:	e648      	b.n	101d4aa <__loadlocale+0x286>
 101d818:	f240 4365 	movw	r3, #1125	; 0x465
 101d81c:	4298      	cmp	r0, r3
 101d81e:	f43f ae44 	beq.w	101d4aa <__loadlocale+0x286>
 101d822:	f6ff adaa 	blt.w	101d37a <__loadlocale+0x156>
 101d826:	f2a0 40e2 	subw	r0, r0, #1250	; 0x4e2
 101d82a:	2808      	cmp	r0, #8
 101d82c:	f63f ada5 	bhi.w	101d37a <__loadlocale+0x156>
 101d830:	e63b      	b.n	101d4aa <__loadlocale+0x286>
 101d832:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 101d836:	f43f ae38 	beq.w	101d4aa <__loadlocale+0x286>
 101d83a:	f240 3357 	movw	r3, #855	; 0x357
 101d83e:	4298      	cmp	r0, r3
 101d840:	f43f ae33 	beq.w	101d4aa <__loadlocale+0x286>
 101d844:	f240 3352 	movw	r3, #850	; 0x352
 101d848:	4298      	cmp	r0, r3
 101d84a:	f47f ad96 	bne.w	101d37a <__loadlocale+0x156>
 101d84e:	e62c      	b.n	101d4aa <__loadlocale+0x286>
 101d850:	f64d 2154 	movw	r1, #55892	; 0xda54
 101d854:	4648      	mov	r0, r9
 101d856:	f2c0 1106 	movt	r1, #262	; 0x106
 101d85a:	f002 f93f 	bl	101fadc <strcpy>
 101d85e:	e624      	b.n	101d4aa <__loadlocale+0x286>
 101d860:	f64d 219c 	movw	r1, #55964	; 0xda9c
 101d864:	463a      	mov	r2, r7
 101d866:	f2c0 1106 	movt	r1, #262	; 0x106
 101d86a:	4620      	mov	r0, r4
 101d86c:	f002 fa64 	bl	101fd38 <strncmp>
 101d870:	2800      	cmp	r0, #0
 101d872:	d0b1      	beq.n	101d7d8 <__loadlocale+0x5b4>
 101d874:	f64d 21a0 	movw	r1, #55968	; 0xdaa0
 101d878:	463a      	mov	r2, r7
 101d87a:	f2c0 1106 	movt	r1, #262	; 0x106
 101d87e:	4620      	mov	r0, r4
 101d880:	f002 fa5a 	bl	101fd38 <strncmp>
 101d884:	2800      	cmp	r0, #0
 101d886:	d0a7      	beq.n	101d7d8 <__loadlocale+0x5b4>
 101d888:	463a      	mov	r2, r7
 101d88a:	f64d 21a4 	movw	r1, #55972	; 0xdaa4
 101d88e:	4620      	mov	r0, r4
 101d890:	f2c0 1106 	movt	r1, #262	; 0x106
 101d894:	f002 fa50 	bl	101fd38 <strncmp>
 101d898:	fab0 f080 	clz	r0, r0
 101d89c:	0940      	lsrs	r0, r0, #5
 101d89e:	e61f      	b.n	101d4e0 <__loadlocale+0x2bc>
 101d8a0:	4640      	mov	r0, r8
 101d8a2:	e61d      	b.n	101d4e0 <__loadlocale+0x2bc>

0101d8a4 <__get_locale_env>:
 101d8a4:	b538      	push	{r3, r4, r5, lr}
 101d8a6:	460d      	mov	r5, r1
 101d8a8:	f64d 21a8 	movw	r1, #55976	; 0xdaa8
 101d8ac:	f2c0 1106 	movt	r1, #262	; 0x106
 101d8b0:	4604      	mov	r4, r0
 101d8b2:	f007 fea9 	bl	1025608 <_getenv_r>
 101d8b6:	b108      	cbz	r0, 101d8bc <__get_locale_env+0x18>
 101d8b8:	7803      	ldrb	r3, [r0, #0]
 101d8ba:	b9a3      	cbnz	r3, 101d8e6 <__get_locale_env+0x42>
 101d8bc:	f249 1388 	movw	r3, #37256	; 0x9188
 101d8c0:	f2c0 1306 	movt	r3, #262	; 0x106
 101d8c4:	4620      	mov	r0, r4
 101d8c6:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 101d8ca:	f007 fe9d 	bl	1025608 <_getenv_r>
 101d8ce:	b108      	cbz	r0, 101d8d4 <__get_locale_env+0x30>
 101d8d0:	7803      	ldrb	r3, [r0, #0]
 101d8d2:	b943      	cbnz	r3, 101d8e6 <__get_locale_env+0x42>
 101d8d4:	f64d 21b0 	movw	r1, #55984	; 0xdab0
 101d8d8:	4620      	mov	r0, r4
 101d8da:	f2c0 1106 	movt	r1, #262	; 0x106
 101d8de:	f007 fe93 	bl	1025608 <_getenv_r>
 101d8e2:	b908      	cbnz	r0, 101d8e8 <__get_locale_env+0x44>
 101d8e4:	4803      	ldr	r0, [pc, #12]	; (101d8f4 <__get_locale_env+0x50>)
 101d8e6:	bd38      	pop	{r3, r4, r5, pc}
 101d8e8:	7802      	ldrb	r2, [r0, #0]
 101d8ea:	4b02      	ldr	r3, [pc, #8]	; (101d8f4 <__get_locale_env+0x50>)
 101d8ec:	2a00      	cmp	r2, #0
 101d8ee:	bf08      	it	eq
 101d8f0:	4618      	moveq	r0, r3
 101d8f2:	bd38      	pop	{r3, r4, r5, pc}
 101d8f4:	0106e61c 	.word	0x0106e61c

0101d8f8 <_setlocale_r>:
 101d8f8:	2906      	cmp	r1, #6
 101d8fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101d8fe:	4681      	mov	r9, r0
 101d900:	b083      	sub	sp, #12
 101d902:	d868      	bhi.n	101d9d6 <_setlocale_r+0xde>
 101d904:	468b      	mov	fp, r1
 101d906:	4692      	mov	sl, r2
 101d908:	2a00      	cmp	r2, #0
 101d90a:	f000 80a3 	beq.w	101da54 <_setlocale_r+0x15c>
 101d90e:	f8df 8228 	ldr.w	r8, [pc, #552]	; 101db38 <_setlocale_r+0x240>
 101d912:	4e86      	ldr	r6, [pc, #536]	; (101db2c <_setlocale_r+0x234>)
 101d914:	f108 07c0 	add.w	r7, r8, #192	; 0xc0
 101d918:	4644      	mov	r4, r8
 101d91a:	4635      	mov	r5, r6
 101d91c:	4629      	mov	r1, r5
 101d91e:	4620      	mov	r0, r4
 101d920:	3420      	adds	r4, #32
 101d922:	f002 f8db 	bl	101fadc <strcpy>
 101d926:	42bc      	cmp	r4, r7
 101d928:	f105 0520 	add.w	r5, r5, #32
 101d92c:	d1f6      	bne.n	101d91c <_setlocale_r+0x24>
 101d92e:	f89a 3000 	ldrb.w	r3, [sl]
 101d932:	bbb3      	cbnz	r3, 101d9a2 <_setlocale_r+0xaa>
 101d934:	f1bb 0f00 	cmp.w	fp, #0
 101d938:	f040 8098 	bne.w	101da6c <_setlocale_r+0x174>
 101d93c:	4645      	mov	r5, r8
 101d93e:	2401      	movs	r4, #1
 101d940:	4621      	mov	r1, r4
 101d942:	4648      	mov	r0, r9
 101d944:	f7ff ffae 	bl	101d8a4 <__get_locale_env>
 101d948:	3401      	adds	r4, #1
 101d94a:	4607      	mov	r7, r0
 101d94c:	f002 f958 	bl	101fc00 <strlen>
 101d950:	4639      	mov	r1, r7
 101d952:	281f      	cmp	r0, #31
 101d954:	4628      	mov	r0, r5
 101d956:	f105 0520 	add.w	r5, r5, #32
 101d95a:	d83c      	bhi.n	101d9d6 <_setlocale_r+0xde>
 101d95c:	f002 f8be 	bl	101fadc <strcpy>
 101d960:	2c07      	cmp	r4, #7
 101d962:	d1ed      	bne.n	101d940 <_setlocale_r+0x48>
 101d964:	4f72      	ldr	r7, [pc, #456]	; (101db30 <_setlocale_r+0x238>)
 101d966:	f24e 4ab0 	movw	sl, #58544	; 0xe4b0
 101d96a:	f2c0 1a06 	movt	sl, #262	; 0x106
 101d96e:	4645      	mov	r5, r8
 101d970:	2401      	movs	r4, #1
 101d972:	46bb      	mov	fp, r7
 101d974:	4631      	mov	r1, r6
 101d976:	4658      	mov	r0, fp
 101d978:	f002 f8b0 	bl	101fadc <strcpy>
 101d97c:	462a      	mov	r2, r5
 101d97e:	4621      	mov	r1, r4
 101d980:	4650      	mov	r0, sl
 101d982:	f7ff fc4f 	bl	101d224 <__loadlocale>
 101d986:	f10b 0b20 	add.w	fp, fp, #32
 101d98a:	3620      	adds	r6, #32
 101d98c:	3520      	adds	r5, #32
 101d98e:	4603      	mov	r3, r0
 101d990:	2800      	cmp	r0, #0
 101d992:	d07c      	beq.n	101da8e <_setlocale_r+0x196>
 101d994:	3401      	adds	r4, #1
 101d996:	2c07      	cmp	r4, #7
 101d998:	d1ec      	bne.n	101d974 <_setlocale_r+0x7c>
 101d99a:	b003      	add	sp, #12
 101d99c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101d9a0:	e40a      	b.n	101d1b8 <currentlocale>
 101d9a2:	f1bb 0f00 	cmp.w	fp, #0
 101d9a6:	d01e      	beq.n	101d9e6 <_setlocale_r+0xee>
 101d9a8:	4650      	mov	r0, sl
 101d9aa:	f002 f929 	bl	101fc00 <strlen>
 101d9ae:	281f      	cmp	r0, #31
 101d9b0:	d811      	bhi.n	101d9d6 <_setlocale_r+0xde>
 101d9b2:	4c60      	ldr	r4, [pc, #384]	; (101db34 <_setlocale_r+0x23c>)
 101d9b4:	4651      	mov	r1, sl
 101d9b6:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 101d9ba:	4620      	mov	r0, r4
 101d9bc:	f002 f88e 	bl	101fadc <strcpy>
 101d9c0:	4622      	mov	r2, r4
 101d9c2:	4659      	mov	r1, fp
 101d9c4:	f24e 40b0 	movw	r0, #58544	; 0xe4b0
 101d9c8:	f2c0 1006 	movt	r0, #262	; 0x106
 101d9cc:	b003      	add	sp, #12
 101d9ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101d9d2:	f7ff bc27 	b.w	101d224 <__loadlocale>
 101d9d6:	2300      	movs	r3, #0
 101d9d8:	2216      	movs	r2, #22
 101d9da:	f8c9 2000 	str.w	r2, [r9]
 101d9de:	4618      	mov	r0, r3
 101d9e0:	b003      	add	sp, #12
 101d9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101d9e6:	212f      	movs	r1, #47	; 0x2f
 101d9e8:	4650      	mov	r0, sl
 101d9ea:	f001 fe93 	bl	101f714 <strchr>
 101d9ee:	4604      	mov	r4, r0
 101d9f0:	2800      	cmp	r0, #0
 101d9f2:	f000 808b 	beq.w	101db0c <_setlocale_r+0x214>
 101d9f6:	7842      	ldrb	r2, [r0, #1]
 101d9f8:	2a2f      	cmp	r2, #47	; 0x2f
 101d9fa:	bf08      	it	eq
 101d9fc:	1c43      	addeq	r3, r0, #1
 101d9fe:	d104      	bne.n	101da0a <_setlocale_r+0x112>
 101da00:	461c      	mov	r4, r3
 101da02:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 101da06:	2a2f      	cmp	r2, #47	; 0x2f
 101da08:	d0fa      	beq.n	101da00 <_setlocale_r+0x108>
 101da0a:	2a00      	cmp	r2, #0
 101da0c:	d0e3      	beq.n	101d9d6 <_setlocale_r+0xde>
 101da0e:	46c3      	mov	fp, r8
 101da10:	2501      	movs	r5, #1
 101da12:	eba4 020a 	sub.w	r2, r4, sl
 101da16:	2a1f      	cmp	r2, #31
 101da18:	dcdd      	bgt.n	101d9d6 <_setlocale_r+0xde>
 101da1a:	3201      	adds	r2, #1
 101da1c:	4651      	mov	r1, sl
 101da1e:	4658      	mov	r0, fp
 101da20:	3501      	adds	r5, #1
 101da22:	f002 f8bd 	bl	101fba0 <strlcpy>
 101da26:	7823      	ldrb	r3, [r4, #0]
 101da28:	2b2f      	cmp	r3, #47	; 0x2f
 101da2a:	d103      	bne.n	101da34 <_setlocale_r+0x13c>
 101da2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 101da30:	2b2f      	cmp	r3, #47	; 0x2f
 101da32:	d0fb      	beq.n	101da2c <_setlocale_r+0x134>
 101da34:	2b00      	cmp	r3, #0
 101da36:	d059      	beq.n	101daec <_setlocale_r+0x1f4>
 101da38:	4622      	mov	r2, r4
 101da3a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 101da3e:	2b00      	cmp	r3, #0
 101da40:	bf18      	it	ne
 101da42:	2b2f      	cmpne	r3, #47	; 0x2f
 101da44:	d1f9      	bne.n	101da3a <_setlocale_r+0x142>
 101da46:	2d07      	cmp	r5, #7
 101da48:	f10b 0b20 	add.w	fp, fp, #32
 101da4c:	46a2      	mov	sl, r4
 101da4e:	d089      	beq.n	101d964 <_setlocale_r+0x6c>
 101da50:	4614      	mov	r4, r2
 101da52:	e7de      	b.n	101da12 <_setlocale_r+0x11a>
 101da54:	2900      	cmp	r1, #0
 101da56:	d0a0      	beq.n	101d99a <_setlocale_r+0xa2>
 101da58:	f24e 43b0 	movw	r3, #58544	; 0xe4b0
 101da5c:	f2c0 1306 	movt	r3, #262	; 0x106
 101da60:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 101da64:	4618      	mov	r0, r3
 101da66:	b003      	add	sp, #12
 101da68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101da6c:	4659      	mov	r1, fp
 101da6e:	4648      	mov	r0, r9
 101da70:	f7ff ff18 	bl	101d8a4 <__get_locale_env>
 101da74:	4605      	mov	r5, r0
 101da76:	f002 f8c3 	bl	101fc00 <strlen>
 101da7a:	281f      	cmp	r0, #31
 101da7c:	d8ab      	bhi.n	101d9d6 <_setlocale_r+0xde>
 101da7e:	4c2d      	ldr	r4, [pc, #180]	; (101db34 <_setlocale_r+0x23c>)
 101da80:	4629      	mov	r1, r5
 101da82:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 101da86:	4620      	mov	r0, r4
 101da88:	f002 f828 	bl	101fadc <strcpy>
 101da8c:	e798      	b.n	101d9c0 <_setlocale_r+0xc8>
 101da8e:	2c01      	cmp	r4, #1
 101da90:	f8d9 b000 	ldr.w	fp, [r9]
 101da94:	d027      	beq.n	101dae6 <_setlocale_r+0x1ee>
 101da96:	f24e 46b0 	movw	r6, #58544	; 0xe4b0
 101da9a:	f64d 1ae0 	movw	sl, #55776	; 0xd9e0
 101da9e:	f2c0 1606 	movt	r6, #262	; 0x106
 101daa2:	f2c0 1a06 	movt	sl, #262	; 0x106
 101daa6:	2501      	movs	r5, #1
 101daa8:	e004      	b.n	101dab4 <_setlocale_r+0x1bc>
 101daaa:	3501      	adds	r5, #1
 101daac:	f108 0820 	add.w	r8, r8, #32
 101dab0:	42a5      	cmp	r5, r4
 101dab2:	d018      	beq.n	101dae6 <_setlocale_r+0x1ee>
 101dab4:	4639      	mov	r1, r7
 101dab6:	4640      	mov	r0, r8
 101dab8:	9301      	str	r3, [sp, #4]
 101daba:	f002 f80f 	bl	101fadc <strcpy>
 101dabe:	4642      	mov	r2, r8
 101dac0:	4629      	mov	r1, r5
 101dac2:	4630      	mov	r0, r6
 101dac4:	3720      	adds	r7, #32
 101dac6:	f7ff fbad 	bl	101d224 <__loadlocale>
 101daca:	9b01      	ldr	r3, [sp, #4]
 101dacc:	2800      	cmp	r0, #0
 101dace:	d1ec      	bne.n	101daaa <_setlocale_r+0x1b2>
 101dad0:	4651      	mov	r1, sl
 101dad2:	4640      	mov	r0, r8
 101dad4:	f002 f802 	bl	101fadc <strcpy>
 101dad8:	4642      	mov	r2, r8
 101dada:	4629      	mov	r1, r5
 101dadc:	4630      	mov	r0, r6
 101dade:	f7ff fba1 	bl	101d224 <__loadlocale>
 101dae2:	9b01      	ldr	r3, [sp, #4]
 101dae4:	e7e1      	b.n	101daaa <_setlocale_r+0x1b2>
 101dae6:	f8c9 b000 	str.w	fp, [r9]
 101daea:	e778      	b.n	101d9de <_setlocale_r+0xe6>
 101daec:	2d07      	cmp	r5, #7
 101daee:	bf1c      	itt	ne
 101daf0:	4b10      	ldrne	r3, [pc, #64]	; (101db34 <_setlocale_r+0x23c>)
 101daf2:	eb03 1545 	addne.w	r5, r3, r5, lsl #5
 101daf6:	f43f af35 	beq.w	101d964 <_setlocale_r+0x6c>
 101dafa:	f1a5 0120 	sub.w	r1, r5, #32
 101dafe:	4628      	mov	r0, r5
 101db00:	3520      	adds	r5, #32
 101db02:	f001 ffeb 	bl	101fadc <strcpy>
 101db06:	42bd      	cmp	r5, r7
 101db08:	d1f7      	bne.n	101dafa <_setlocale_r+0x202>
 101db0a:	e72b      	b.n	101d964 <_setlocale_r+0x6c>
 101db0c:	4650      	mov	r0, sl
 101db0e:	f002 f877 	bl	101fc00 <strlen>
 101db12:	281f      	cmp	r0, #31
 101db14:	f63f af5f 	bhi.w	101d9d6 <_setlocale_r+0xde>
 101db18:	4644      	mov	r4, r8
 101db1a:	4620      	mov	r0, r4
 101db1c:	4651      	mov	r1, sl
 101db1e:	3420      	adds	r4, #32
 101db20:	f001 ffdc 	bl	101fadc <strcpy>
 101db24:	42bc      	cmp	r4, r7
 101db26:	d1f8      	bne.n	101db1a <_setlocale_r+0x222>
 101db28:	e71c      	b.n	101d964 <_setlocale_r+0x6c>
 101db2a:	bf00      	nop
 101db2c:	0106e4d0 	.word	0x0106e4d0
 101db30:	0107423c 	.word	0x0107423c
 101db34:	0107413c 	.word	0x0107413c
 101db38:	0107415c 	.word	0x0107415c

0101db3c <__locale_mb_cur_max>:
 101db3c:	f24e 0380 	movw	r3, #57472	; 0xe080
 101db40:	f2c0 1306 	movt	r3, #262	; 0x106
 101db44:	f24e 42b0 	movw	r2, #58544	; 0xe4b0
 101db48:	f2c0 1206 	movt	r2, #262	; 0x106
 101db4c:	681b      	ldr	r3, [r3, #0]
 101db4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 101db50:	2b00      	cmp	r3, #0
 101db52:	bf08      	it	eq
 101db54:	4613      	moveq	r3, r2
 101db56:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 101db5a:	4770      	bx	lr

0101db5c <__locale_ctype_ptr_l>:
 101db5c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 101db60:	4770      	bx	lr
 101db62:	bf00      	nop

0101db64 <__locale_ctype_ptr>:
 101db64:	f24e 0380 	movw	r3, #57472	; 0xe080
 101db68:	f2c0 1306 	movt	r3, #262	; 0x106
 101db6c:	f24e 42b0 	movw	r2, #58544	; 0xe4b0
 101db70:	f2c0 1206 	movt	r2, #262	; 0x106
 101db74:	681b      	ldr	r3, [r3, #0]
 101db76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 101db78:	2b00      	cmp	r3, #0
 101db7a:	bf08      	it	eq
 101db7c:	4613      	moveq	r3, r2
 101db7e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 101db82:	4770      	bx	lr

0101db84 <setlocale>:
 101db84:	f24e 0380 	movw	r3, #57472	; 0xe080
 101db88:	f2c0 1306 	movt	r3, #262	; 0x106
 101db8c:	460a      	mov	r2, r1
 101db8e:	4601      	mov	r1, r0
 101db90:	6818      	ldr	r0, [r3, #0]
 101db92:	f7ff beb1 	b.w	101d8f8 <_setlocale_r>
 101db96:	bf00      	nop

0101db98 <memalign>:
 101db98:	f24e 0380 	movw	r3, #57472	; 0xe080
 101db9c:	f2c0 1306 	movt	r3, #262	; 0x106
 101dba0:	460a      	mov	r2, r1
 101dba2:	4601      	mov	r1, r0
 101dba4:	6818      	ldr	r0, [r3, #0]
 101dba6:	f000 b801 	b.w	101dbac <_memalign_r>
 101dbaa:	bf00      	nop

0101dbac <_memalign_r>:
 101dbac:	2908      	cmp	r1, #8
 101dbae:	d962      	bls.n	101dc76 <_memalign_r+0xca>
 101dbb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 101dbb4:	f102 050b 	add.w	r5, r2, #11
 101dbb8:	2d16      	cmp	r5, #22
 101dbba:	4607      	mov	r7, r0
 101dbbc:	bf8d      	iteet	hi
 101dbbe:	f025 0507 	bichi.w	r5, r5, #7
 101dbc2:	2300      	movls	r3, #0
 101dbc4:	2510      	movls	r5, #16
 101dbc6:	0feb      	lsrhi	r3, r5, #31
 101dbc8:	4295      	cmp	r5, r2
 101dbca:	bf2c      	ite	cs
 101dbcc:	461a      	movcs	r2, r3
 101dbce:	f043 0201 	orrcc.w	r2, r3, #1
 101dbd2:	2a00      	cmp	r2, #0
 101dbd4:	d149      	bne.n	101dc6a <_memalign_r+0xbe>
 101dbd6:	2910      	cmp	r1, #16
 101dbd8:	bf38      	it	cc
 101dbda:	2110      	movcc	r1, #16
 101dbdc:	460c      	mov	r4, r1
 101dbde:	3110      	adds	r1, #16
 101dbe0:	4429      	add	r1, r5
 101dbe2:	f000 f86d 	bl	101dcc0 <_malloc_r>
 101dbe6:	4606      	mov	r6, r0
 101dbe8:	b3e0      	cbz	r0, 101dc64 <_memalign_r+0xb8>
 101dbea:	4638      	mov	r0, r7
 101dbec:	f1a6 0808 	sub.w	r8, r6, #8
 101dbf0:	f001 f92e 	bl	101ee50 <__malloc_lock>
 101dbf4:	4621      	mov	r1, r4
 101dbf6:	4630      	mov	r0, r6
 101dbf8:	f7fe fd28 	bl	101c64c <__aeabi_uidivmod>
 101dbfc:	b341      	cbz	r1, 101dc50 <_memalign_r+0xa4>
 101dbfe:	1e63      	subs	r3, r4, #1
 101dc00:	4261      	negs	r1, r4
 101dc02:	4433      	add	r3, r6
 101dc04:	4638      	mov	r0, r7
 101dc06:	4019      	ands	r1, r3
 101dc08:	f856 3c04 	ldr.w	r3, [r6, #-4]
 101dc0c:	3908      	subs	r1, #8
 101dc0e:	eba1 0208 	sub.w	r2, r1, r8
 101dc12:	f023 0303 	bic.w	r3, r3, #3
 101dc16:	2a0f      	cmp	r2, #15
 101dc18:	bfdc      	itt	le
 101dc1a:	1909      	addle	r1, r1, r4
 101dc1c:	eba1 0208 	suble.w	r2, r1, r8
 101dc20:	1a9b      	subs	r3, r3, r2
 101dc22:	4688      	mov	r8, r1
 101dc24:	eb08 0403 	add.w	r4, r8, r3
 101dc28:	f043 0301 	orr.w	r3, r3, #1
 101dc2c:	f8c8 3004 	str.w	r3, [r8, #4]
 101dc30:	4631      	mov	r1, r6
 101dc32:	6863      	ldr	r3, [r4, #4]
 101dc34:	f043 0301 	orr.w	r3, r3, #1
 101dc38:	6063      	str	r3, [r4, #4]
 101dc3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 101dc3e:	f003 0301 	and.w	r3, r3, #1
 101dc42:	431a      	orrs	r2, r3
 101dc44:	f846 2c04 	str.w	r2, [r6, #-4]
 101dc48:	f007 f9c0 	bl	1024fcc <_free_r>
 101dc4c:	f108 0608 	add.w	r6, r8, #8
 101dc50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 101dc54:	f023 0303 	bic.w	r3, r3, #3
 101dc58:	1b5b      	subs	r3, r3, r5
 101dc5a:	2b0f      	cmp	r3, #15
 101dc5c:	dc0e      	bgt.n	101dc7c <_memalign_r+0xd0>
 101dc5e:	4638      	mov	r0, r7
 101dc60:	f001 f8f8 	bl	101ee54 <__malloc_unlock>
 101dc64:	4630      	mov	r0, r6
 101dc66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101dc6a:	2600      	movs	r6, #0
 101dc6c:	230c      	movs	r3, #12
 101dc6e:	6003      	str	r3, [r0, #0]
 101dc70:	4630      	mov	r0, r6
 101dc72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101dc76:	4611      	mov	r1, r2
 101dc78:	f000 b822 	b.w	101dcc0 <_malloc_r>
 101dc7c:	eb08 0205 	add.w	r2, r8, r5
 101dc80:	f043 0301 	orr.w	r3, r3, #1
 101dc84:	f102 0108 	add.w	r1, r2, #8
 101dc88:	4638      	mov	r0, r7
 101dc8a:	6053      	str	r3, [r2, #4]
 101dc8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 101dc90:	f003 0301 	and.w	r3, r3, #1
 101dc94:	431d      	orrs	r5, r3
 101dc96:	f8c8 5004 	str.w	r5, [r8, #4]
 101dc9a:	f007 f997 	bl	1024fcc <_free_r>
 101dc9e:	e7de      	b.n	101dc5e <_memalign_r+0xb2>

0101dca0 <malloc>:
 101dca0:	f24e 0380 	movw	r3, #57472	; 0xe080
 101dca4:	f2c0 1306 	movt	r3, #262	; 0x106
 101dca8:	4601      	mov	r1, r0
 101dcaa:	6818      	ldr	r0, [r3, #0]
 101dcac:	f000 b808 	b.w	101dcc0 <_malloc_r>

0101dcb0 <free>:
 101dcb0:	f24e 0380 	movw	r3, #57472	; 0xe080
 101dcb4:	f2c0 1306 	movt	r3, #262	; 0x106
 101dcb8:	4601      	mov	r1, r0
 101dcba:	6818      	ldr	r0, [r3, #0]
 101dcbc:	f007 b986 	b.w	1024fcc <_free_r>

0101dcc0 <_malloc_r>:
 101dcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101dcc4:	f101 050b 	add.w	r5, r1, #11
 101dcc8:	2d16      	cmp	r5, #22
 101dcca:	b083      	sub	sp, #12
 101dccc:	4607      	mov	r7, r0
 101dcce:	d82c      	bhi.n	101dd2a <_malloc_r+0x6a>
 101dcd0:	2910      	cmp	r1, #16
 101dcd2:	d823      	bhi.n	101dd1c <_malloc_r+0x5c>
 101dcd4:	f001 f8bc 	bl	101ee50 <__malloc_lock>
 101dcd8:	2510      	movs	r5, #16
 101dcda:	2002      	movs	r0, #2
 101dcdc:	2318      	movs	r3, #24
 101dcde:	f24e 663c 	movw	r6, #58940	; 0xe63c
 101dce2:	f2c0 1606 	movt	r6, #262	; 0x106
 101dce6:	4433      	add	r3, r6
 101dce8:	f1a3 0108 	sub.w	r1, r3, #8
 101dcec:	685a      	ldr	r2, [r3, #4]
 101dcee:	428a      	cmp	r2, r1
 101dcf0:	d04f      	beq.n	101dd92 <_malloc_r+0xd2>
 101dcf2:	6853      	ldr	r3, [r2, #4]
 101dcf4:	f102 0408 	add.w	r4, r2, #8
 101dcf8:	68d1      	ldr	r1, [r2, #12]
 101dcfa:	4638      	mov	r0, r7
 101dcfc:	f023 0303 	bic.w	r3, r3, #3
 101dd00:	6895      	ldr	r5, [r2, #8]
 101dd02:	441a      	add	r2, r3
 101dd04:	6853      	ldr	r3, [r2, #4]
 101dd06:	60e9      	str	r1, [r5, #12]
 101dd08:	f043 0301 	orr.w	r3, r3, #1
 101dd0c:	608d      	str	r5, [r1, #8]
 101dd0e:	6053      	str	r3, [r2, #4]
 101dd10:	f001 f8a0 	bl	101ee54 <__malloc_unlock>
 101dd14:	4620      	mov	r0, r4
 101dd16:	b003      	add	sp, #12
 101dd18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101dd1c:	2400      	movs	r4, #0
 101dd1e:	230c      	movs	r3, #12
 101dd20:	4620      	mov	r0, r4
 101dd22:	603b      	str	r3, [r7, #0]
 101dd24:	b003      	add	sp, #12
 101dd26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101dd2a:	f025 0507 	bic.w	r5, r5, #7
 101dd2e:	42a9      	cmp	r1, r5
 101dd30:	bf94      	ite	ls
 101dd32:	2100      	movls	r1, #0
 101dd34:	2101      	movhi	r1, #1
 101dd36:	ea51 73d5 	orrs.w	r3, r1, r5, lsr #31
 101dd3a:	d1ef      	bne.n	101dd1c <_malloc_r+0x5c>
 101dd3c:	f001 f888 	bl	101ee50 <__malloc_lock>
 101dd40:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 101dd44:	f0c0 81c5 	bcc.w	101e0d2 <_malloc_r+0x412>
 101dd48:	0a6b      	lsrs	r3, r5, #9
 101dd4a:	f000 8111 	beq.w	101df70 <_malloc_r+0x2b0>
 101dd4e:	2b04      	cmp	r3, #4
 101dd50:	f200 819b 	bhi.w	101e08a <_malloc_r+0x3ca>
 101dd54:	09ab      	lsrs	r3, r5, #6
 101dd56:	f103 0039 	add.w	r0, r3, #57	; 0x39
 101dd5a:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 101dd5e:	00c3      	lsls	r3, r0, #3
 101dd60:	f24e 663c 	movw	r6, #58940	; 0xe63c
 101dd64:	f2c0 1606 	movt	r6, #262	; 0x106
 101dd68:	4433      	add	r3, r6
 101dd6a:	f1a3 0408 	sub.w	r4, r3, #8
 101dd6e:	685b      	ldr	r3, [r3, #4]
 101dd70:	429c      	cmp	r4, r3
 101dd72:	d106      	bne.n	101dd82 <_malloc_r+0xc2>
 101dd74:	e012      	b.n	101dd9c <_malloc_r+0xdc>
 101dd76:	2900      	cmp	r1, #0
 101dd78:	f280 8155 	bge.w	101e026 <_malloc_r+0x366>
 101dd7c:	68db      	ldr	r3, [r3, #12]
 101dd7e:	429c      	cmp	r4, r3
 101dd80:	d00c      	beq.n	101dd9c <_malloc_r+0xdc>
 101dd82:	685a      	ldr	r2, [r3, #4]
 101dd84:	f022 0203 	bic.w	r2, r2, #3
 101dd88:	1b51      	subs	r1, r2, r5
 101dd8a:	290f      	cmp	r1, #15
 101dd8c:	ddf3      	ble.n	101dd76 <_malloc_r+0xb6>
 101dd8e:	4660      	mov	r0, ip
 101dd90:	e004      	b.n	101dd9c <_malloc_r+0xdc>
 101dd92:	68da      	ldr	r2, [r3, #12]
 101dd94:	4293      	cmp	r3, r2
 101dd96:	bf08      	it	eq
 101dd98:	3002      	addeq	r0, #2
 101dd9a:	d1aa      	bne.n	101dcf2 <_malloc_r+0x32>
 101dd9c:	6932      	ldr	r2, [r6, #16]
 101dd9e:	f8df e480 	ldr.w	lr, [pc, #1152]	; 101e220 <_malloc_r+0x560>
 101dda2:	4572      	cmp	r2, lr
 101dda4:	bf08      	it	eq
 101dda6:	6871      	ldreq	r1, [r6, #4]
 101dda8:	d029      	beq.n	101ddfe <_malloc_r+0x13e>
 101ddaa:	6853      	ldr	r3, [r2, #4]
 101ddac:	f023 0c03 	bic.w	ip, r3, #3
 101ddb0:	ebac 0305 	sub.w	r3, ip, r5
 101ddb4:	2b0f      	cmp	r3, #15
 101ddb6:	f300 8190 	bgt.w	101e0da <_malloc_r+0x41a>
 101ddba:	2b00      	cmp	r3, #0
 101ddbc:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 101ddc0:	f280 8114 	bge.w	101dfec <_malloc_r+0x32c>
 101ddc4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 101ddc8:	f080 813f 	bcs.w	101e04a <_malloc_r+0x38a>
 101ddcc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 101ddd0:	2101      	movs	r1, #1
 101ddd2:	eb0c 0401 	add.w	r4, ip, r1
 101ddd6:	6873      	ldr	r3, [r6, #4]
 101ddd8:	ea4f 0cac 	mov.w	ip, ip, asr #2
 101dddc:	f856 9034 	ldr.w	r9, [r6, r4, lsl #3]
 101dde0:	fa01 fc0c 	lsl.w	ip, r1, ip
 101dde4:	eb06 08c4 	add.w	r8, r6, r4, lsl #3
 101dde8:	ea4c 0103 	orr.w	r1, ip, r3
 101ddec:	f1a8 0308 	sub.w	r3, r8, #8
 101ddf0:	6071      	str	r1, [r6, #4]
 101ddf2:	e9c2 9302 	strd	r9, r3, [r2, #8]
 101ddf6:	f846 2034 	str.w	r2, [r6, r4, lsl #3]
 101ddfa:	f8c9 200c 	str.w	r2, [r9, #12]
 101ddfe:	1083      	asrs	r3, r0, #2
 101de00:	2401      	movs	r4, #1
 101de02:	409c      	lsls	r4, r3
 101de04:	428c      	cmp	r4, r1
 101de06:	f240 80b9 	bls.w	101df7c <_malloc_r+0x2bc>
 101de0a:	68b4      	ldr	r4, [r6, #8]
 101de0c:	6863      	ldr	r3, [r4, #4]
 101de0e:	f023 0803 	bic.w	r8, r3, #3
 101de12:	45a8      	cmp	r8, r5
 101de14:	eba8 0205 	sub.w	r2, r8, r5
 101de18:	bf2c      	ite	cs
 101de1a:	2300      	movcs	r3, #0
 101de1c:	2301      	movcc	r3, #1
 101de1e:	2a0f      	cmp	r2, #15
 101de20:	bfd8      	it	le
 101de22:	f043 0301 	orrle.w	r3, r3, #1
 101de26:	2b00      	cmp	r3, #0
 101de28:	f000 80ed 	beq.w	101e006 <_malloc_r+0x346>
 101de2c:	f244 3900 	movw	r9, #17152	; 0x4300
 101de30:	f2c0 1907 	movt	r9, #263	; 0x107
 101de34:	f8d6 3408 	ldr.w	r3, [r6, #1032]	; 0x408
 101de38:	4638      	mov	r0, r7
 101de3a:	f8d9 1000 	ldr.w	r1, [r9]
 101de3e:	eb04 0b08 	add.w	fp, r4, r8
 101de42:	3301      	adds	r3, #1
 101de44:	4429      	add	r1, r5
 101de46:	bf17      	itett	ne
 101de48:	f501 5180 	addne.w	r1, r1, #4096	; 0x1000
 101de4c:	f101 0310 	addeq.w	r3, r1, #16
 101de50:	310f      	addne	r1, #15
 101de52:	f421 637f 	bicne.w	r3, r1, #4080	; 0xff0
 101de56:	bf18      	it	ne
 101de58:	f023 030f 	bicne.w	r3, r3, #15
 101de5c:	9301      	str	r3, [sp, #4]
 101de5e:	4619      	mov	r1, r3
 101de60:	f001 fb78 	bl	101f554 <_sbrk_r>
 101de64:	9b01      	ldr	r3, [sp, #4]
 101de66:	f1b0 3fff 	cmp.w	r0, #4294967295
 101de6a:	4682      	mov	sl, r0
 101de6c:	f000 8181 	beq.w	101e172 <_malloc_r+0x4b2>
 101de70:	42b4      	cmp	r4, r6
 101de72:	bf18      	it	ne
 101de74:	4583      	cmpne	fp, r0
 101de76:	f200 817c 	bhi.w	101e172 <_malloc_r+0x4b2>
 101de7a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 101de7e:	45d3      	cmp	fp, sl
 101de80:	4418      	add	r0, r3
 101de82:	f8c9 0004 	str.w	r0, [r9, #4]
 101de86:	f000 8166 	beq.w	101e156 <_malloc_r+0x496>
 101de8a:	f8d6 2408 	ldr.w	r2, [r6, #1032]	; 0x408
 101de8e:	3201      	adds	r2, #1
 101de90:	bf0f      	iteee	eq
 101de92:	f8c6 a408 	streq.w	sl, [r6, #1032]	; 0x408
 101de96:	ebaa 0b0b 	subne.w	fp, sl, fp
 101de9a:	4458      	addne	r0, fp
 101de9c:	f8c9 0004 	strne.w	r0, [r9, #4]
 101dea0:	f01a 0b07 	ands.w	fp, sl, #7
 101dea4:	4638      	mov	r0, r7
 101dea6:	bf1f      	itttt	ne
 101dea8:	f1cb 0208 	rsbne	r2, fp, #8
 101deac:	f5cb 5b80 	rsbne	fp, fp, #4096	; 0x1000
 101deb0:	4492      	addne	sl, r2
 101deb2:	f10b 0b08 	addne.w	fp, fp, #8
 101deb6:	4453      	add	r3, sl
 101deb8:	bf08      	it	eq
 101deba:	f44f 5b80 	moveq.w	fp, #4096	; 0x1000
 101debe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 101dec2:	ebab 0b03 	sub.w	fp, fp, r3
 101dec6:	4659      	mov	r1, fp
 101dec8:	f001 fb44 	bl	101f554 <_sbrk_r>
 101decc:	f8c6 a008 	str.w	sl, [r6, #8]
 101ded0:	1c43      	adds	r3, r0, #1
 101ded2:	bf18      	it	ne
 101ded4:	eba0 010a 	subne.w	r1, r0, sl
 101ded8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 101dedc:	bf15      	itete	ne
 101dede:	4459      	addne	r1, fp
 101dee0:	2101      	moveq	r1, #1
 101dee2:	f041 0101 	orrne.w	r1, r1, #1
 101dee6:	f04f 0b00 	moveq.w	fp, #0
 101deea:	42b4      	cmp	r4, r6
 101deec:	4458      	add	r0, fp
 101deee:	f8ca 1004 	str.w	r1, [sl, #4]
 101def2:	f8c9 0004 	str.w	r0, [r9, #4]
 101def6:	f000 813a 	beq.w	101e16e <_malloc_r+0x4ae>
 101defa:	f1b8 0f0f 	cmp.w	r8, #15
 101defe:	bf9c      	itt	ls
 101df00:	2301      	movls	r3, #1
 101df02:	f8ca 3004 	strls.w	r3, [sl, #4]
 101df06:	d92e      	bls.n	101df66 <_malloc_r+0x2a6>
 101df08:	f1a8 030c 	sub.w	r3, r8, #12
 101df0c:	6862      	ldr	r2, [r4, #4]
 101df0e:	f023 0307 	bic.w	r3, r3, #7
 101df12:	f04f 0c05 	mov.w	ip, #5
 101df16:	18e1      	adds	r1, r4, r3
 101df18:	2b0f      	cmp	r3, #15
 101df1a:	f002 0201 	and.w	r2, r2, #1
 101df1e:	ea42 0203 	orr.w	r2, r2, r3
 101df22:	6062      	str	r2, [r4, #4]
 101df24:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 101df28:	f200 8159 	bhi.w	101e1de <_malloc_r+0x51e>
 101df2c:	f8da 1004 	ldr.w	r1, [sl, #4]
 101df30:	4654      	mov	r4, sl
 101df32:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 101df36:	4283      	cmp	r3, r0
 101df38:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 101df3c:	bf38      	it	cc
 101df3e:	f8c9 002c 	strcc.w	r0, [r9, #44]	; 0x2c
 101df42:	4283      	cmp	r3, r0
 101df44:	bf38      	it	cc
 101df46:	f8c9 0030 	strcc.w	r0, [r9, #48]	; 0x30
 101df4a:	f021 0103 	bic.w	r1, r1, #3
 101df4e:	1b4a      	subs	r2, r1, r5
 101df50:	2a0f      	cmp	r2, #15
 101df52:	bfcc      	ite	gt
 101df54:	2300      	movgt	r3, #0
 101df56:	2301      	movle	r3, #1
 101df58:	42a9      	cmp	r1, r5
 101df5a:	bf2c      	ite	cs
 101df5c:	4619      	movcs	r1, r3
 101df5e:	f043 0101 	orrcc.w	r1, r3, #1
 101df62:	2900      	cmp	r1, #0
 101df64:	d04f      	beq.n	101e006 <_malloc_r+0x346>
 101df66:	4638      	mov	r0, r7
 101df68:	2400      	movs	r4, #0
 101df6a:	f000 ff73 	bl	101ee54 <__malloc_unlock>
 101df6e:	e6d1      	b.n	101dd14 <_malloc_r+0x54>
 101df70:	f44f 7300 	mov.w	r3, #512	; 0x200
 101df74:	2040      	movs	r0, #64	; 0x40
 101df76:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 101df7a:	e6f1      	b.n	101dd60 <_malloc_r+0xa0>
 101df7c:	420c      	tst	r4, r1
 101df7e:	d105      	bne.n	101df8c <_malloc_r+0x2cc>
 101df80:	f020 0003 	bic.w	r0, r0, #3
 101df84:	0064      	lsls	r4, r4, #1
 101df86:	3004      	adds	r0, #4
 101df88:	420c      	tst	r4, r1
 101df8a:	d0fb      	beq.n	101df84 <_malloc_r+0x2c4>
 101df8c:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 101df90:	4680      	mov	r8, r0
 101df92:	46cc      	mov	ip, r9
 101df94:	f8dc 300c 	ldr.w	r3, [ip, #12]
 101df98:	459c      	cmp	ip, r3
 101df9a:	d106      	bne.n	101dfaa <_malloc_r+0x2ea>
 101df9c:	e081      	b.n	101e0a2 <_malloc_r+0x3e2>
 101df9e:	2a00      	cmp	r2, #0
 101dfa0:	f280 8088 	bge.w	101e0b4 <_malloc_r+0x3f4>
 101dfa4:	68db      	ldr	r3, [r3, #12]
 101dfa6:	459c      	cmp	ip, r3
 101dfa8:	d07b      	beq.n	101e0a2 <_malloc_r+0x3e2>
 101dfaa:	6859      	ldr	r1, [r3, #4]
 101dfac:	f021 0103 	bic.w	r1, r1, #3
 101dfb0:	1b4a      	subs	r2, r1, r5
 101dfb2:	2a0f      	cmp	r2, #15
 101dfb4:	ddf3      	ble.n	101df9e <_malloc_r+0x2de>
 101dfb6:	68dc      	ldr	r4, [r3, #12]
 101dfb8:	eb03 0c05 	add.w	ip, r3, r5
 101dfbc:	f8d3 8008 	ldr.w	r8, [r3, #8]
 101dfc0:	f045 0501 	orr.w	r5, r5, #1
 101dfc4:	4638      	mov	r0, r7
 101dfc6:	605d      	str	r5, [r3, #4]
 101dfc8:	f042 0501 	orr.w	r5, r2, #1
 101dfcc:	f8c8 400c 	str.w	r4, [r8, #12]
 101dfd0:	f8c4 8008 	str.w	r8, [r4, #8]
 101dfd4:	f103 0408 	add.w	r4, r3, #8
 101dfd8:	e9c6 cc04 	strd	ip, ip, [r6, #16]
 101dfdc:	e9cc ee02 	strd	lr, lr, [ip, #8]
 101dfe0:	f8cc 5004 	str.w	r5, [ip, #4]
 101dfe4:	505a      	str	r2, [r3, r1]
 101dfe6:	f000 ff35 	bl	101ee54 <__malloc_unlock>
 101dfea:	e693      	b.n	101dd14 <_malloc_r+0x54>
 101dfec:	4494      	add	ip, r2
 101dfee:	4638      	mov	r0, r7
 101dff0:	f102 0408 	add.w	r4, r2, #8
 101dff4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 101dff8:	f043 0301 	orr.w	r3, r3, #1
 101dffc:	f8cc 3004 	str.w	r3, [ip, #4]
 101e000:	f000 ff28 	bl	101ee54 <__malloc_unlock>
 101e004:	e686      	b.n	101dd14 <_malloc_r+0x54>
 101e006:	1963      	adds	r3, r4, r5
 101e008:	f042 0201 	orr.w	r2, r2, #1
 101e00c:	4638      	mov	r0, r7
 101e00e:	f045 0501 	orr.w	r5, r5, #1
 101e012:	6065      	str	r5, [r4, #4]
 101e014:	3408      	adds	r4, #8
 101e016:	60b3      	str	r3, [r6, #8]
 101e018:	605a      	str	r2, [r3, #4]
 101e01a:	f000 ff1b 	bl	101ee54 <__malloc_unlock>
 101e01e:	4620      	mov	r0, r4
 101e020:	b003      	add	sp, #12
 101e022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e026:	441a      	add	r2, r3
 101e028:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
 101e02c:	4638      	mov	r0, r7
 101e02e:	f103 0408 	add.w	r4, r3, #8
 101e032:	6851      	ldr	r1, [r2, #4]
 101e034:	60f5      	str	r5, [r6, #12]
 101e036:	f041 0101 	orr.w	r1, r1, #1
 101e03a:	60ae      	str	r6, [r5, #8]
 101e03c:	6051      	str	r1, [r2, #4]
 101e03e:	f000 ff09 	bl	101ee54 <__malloc_unlock>
 101e042:	4620      	mov	r0, r4
 101e044:	b003      	add	sp, #12
 101e046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e04a:	ea4f 215c 	mov.w	r1, ip, lsr #9
 101e04e:	2904      	cmp	r1, #4
 101e050:	d956      	bls.n	101e100 <_malloc_r+0x440>
 101e052:	2914      	cmp	r1, #20
 101e054:	f200 809b 	bhi.w	101e18e <_malloc_r+0x4ce>
 101e058:	f101 035c 	add.w	r3, r1, #92	; 0x5c
 101e05c:	315b      	adds	r1, #91	; 0x5b
 101e05e:	00db      	lsls	r3, r3, #3
 101e060:	18f4      	adds	r4, r6, r3
 101e062:	58f3      	ldr	r3, [r6, r3]
 101e064:	3c08      	subs	r4, #8
 101e066:	429c      	cmp	r4, r3
 101e068:	f000 8086 	beq.w	101e178 <_malloc_r+0x4b8>
 101e06c:	6859      	ldr	r1, [r3, #4]
 101e06e:	f021 0103 	bic.w	r1, r1, #3
 101e072:	4561      	cmp	r1, ip
 101e074:	d902      	bls.n	101e07c <_malloc_r+0x3bc>
 101e076:	689b      	ldr	r3, [r3, #8]
 101e078:	429c      	cmp	r4, r3
 101e07a:	d1f7      	bne.n	101e06c <_malloc_r+0x3ac>
 101e07c:	68dc      	ldr	r4, [r3, #12]
 101e07e:	6871      	ldr	r1, [r6, #4]
 101e080:	e9c2 3402 	strd	r3, r4, [r2, #8]
 101e084:	60a2      	str	r2, [r4, #8]
 101e086:	60da      	str	r2, [r3, #12]
 101e088:	e6b9      	b.n	101ddfe <_malloc_r+0x13e>
 101e08a:	2b14      	cmp	r3, #20
 101e08c:	d93f      	bls.n	101e10e <_malloc_r+0x44e>
 101e08e:	2b54      	cmp	r3, #84	; 0x54
 101e090:	f200 8086 	bhi.w	101e1a0 <_malloc_r+0x4e0>
 101e094:	0b2b      	lsrs	r3, r5, #12
 101e096:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 101e09a:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 101e09e:	00c3      	lsls	r3, r0, #3
 101e0a0:	e65e      	b.n	101dd60 <_malloc_r+0xa0>
 101e0a2:	f108 0801 	add.w	r8, r8, #1
 101e0a6:	f10c 0c08 	add.w	ip, ip, #8
 101e0aa:	f018 0f03 	tst.w	r8, #3
 101e0ae:	f47f af71 	bne.w	101df94 <_malloc_r+0x2d4>
 101e0b2:	e036      	b.n	101e122 <_malloc_r+0x462>
 101e0b4:	4419      	add	r1, r3
 101e0b6:	461c      	mov	r4, r3
 101e0b8:	68da      	ldr	r2, [r3, #12]
 101e0ba:	4638      	mov	r0, r7
 101e0bc:	f854 5f08 	ldr.w	r5, [r4, #8]!
 101e0c0:	684b      	ldr	r3, [r1, #4]
 101e0c2:	f043 0301 	orr.w	r3, r3, #1
 101e0c6:	604b      	str	r3, [r1, #4]
 101e0c8:	60ea      	str	r2, [r5, #12]
 101e0ca:	6095      	str	r5, [r2, #8]
 101e0cc:	f000 fec2 	bl	101ee54 <__malloc_unlock>
 101e0d0:	e620      	b.n	101dd14 <_malloc_r+0x54>
 101e0d2:	08e8      	lsrs	r0, r5, #3
 101e0d4:	f105 0308 	add.w	r3, r5, #8
 101e0d8:	e601      	b.n	101dcde <_malloc_r+0x1e>
 101e0da:	1951      	adds	r1, r2, r5
 101e0dc:	4638      	mov	r0, r7
 101e0de:	f045 0501 	orr.w	r5, r5, #1
 101e0e2:	6055      	str	r5, [r2, #4]
 101e0e4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 101e0e8:	f043 0501 	orr.w	r5, r3, #1
 101e0ec:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 101e0f0:	f102 0408 	add.w	r4, r2, #8
 101e0f4:	604d      	str	r5, [r1, #4]
 101e0f6:	f842 300c 	str.w	r3, [r2, ip]
 101e0fa:	f000 feab 	bl	101ee54 <__malloc_unlock>
 101e0fe:	e609      	b.n	101dd14 <_malloc_r+0x54>
 101e100:	ea4f 119c 	mov.w	r1, ip, lsr #6
 101e104:	f101 0339 	add.w	r3, r1, #57	; 0x39
 101e108:	3138      	adds	r1, #56	; 0x38
 101e10a:	00db      	lsls	r3, r3, #3
 101e10c:	e7a8      	b.n	101e060 <_malloc_r+0x3a0>
 101e10e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 101e112:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 101e116:	00c3      	lsls	r3, r0, #3
 101e118:	e622      	b.n	101dd60 <_malloc_r+0xa0>
 101e11a:	f859 3908 	ldr.w	r3, [r9], #-8
 101e11e:	454b      	cmp	r3, r9
 101e120:	d17c      	bne.n	101e21c <_malloc_r+0x55c>
 101e122:	f010 0f03 	tst.w	r0, #3
 101e126:	f100 30ff 	add.w	r0, r0, #4294967295
 101e12a:	d1f6      	bne.n	101e11a <_malloc_r+0x45a>
 101e12c:	6873      	ldr	r3, [r6, #4]
 101e12e:	ea23 0304 	bic.w	r3, r3, r4
 101e132:	6073      	str	r3, [r6, #4]
 101e134:	0064      	lsls	r4, r4, #1
 101e136:	429c      	cmp	r4, r3
 101e138:	bf8c      	ite	hi
 101e13a:	2200      	movhi	r2, #0
 101e13c:	2201      	movls	r2, #1
 101e13e:	2c00      	cmp	r4, #0
 101e140:	bf08      	it	eq
 101e142:	2200      	moveq	r2, #0
 101e144:	b91a      	cbnz	r2, 101e14e <_malloc_r+0x48e>
 101e146:	e660      	b.n	101de0a <_malloc_r+0x14a>
 101e148:	0064      	lsls	r4, r4, #1
 101e14a:	f108 0804 	add.w	r8, r8, #4
 101e14e:	421c      	tst	r4, r3
 101e150:	d0fa      	beq.n	101e148 <_malloc_r+0x488>
 101e152:	4640      	mov	r0, r8
 101e154:	e71a      	b.n	101df8c <_malloc_r+0x2cc>
 101e156:	f3cb 020b 	ubfx	r2, fp, #0, #12
 101e15a:	2a00      	cmp	r2, #0
 101e15c:	f47f ae95 	bne.w	101de8a <_malloc_r+0x1ca>
 101e160:	68b4      	ldr	r4, [r6, #8]
 101e162:	eb08 0103 	add.w	r1, r8, r3
 101e166:	f041 0101 	orr.w	r1, r1, #1
 101e16a:	6061      	str	r1, [r4, #4]
 101e16c:	e6e1      	b.n	101df32 <_malloc_r+0x272>
 101e16e:	4654      	mov	r4, sl
 101e170:	e6df      	b.n	101df32 <_malloc_r+0x272>
 101e172:	68b4      	ldr	r4, [r6, #8]
 101e174:	6861      	ldr	r1, [r4, #4]
 101e176:	e6e8      	b.n	101df4a <_malloc_r+0x28a>
 101e178:	ea4f 0ca1 	mov.w	ip, r1, asr #2
 101e17c:	f04f 0801 	mov.w	r8, #1
 101e180:	6871      	ldr	r1, [r6, #4]
 101e182:	fa08 fc0c 	lsl.w	ip, r8, ip
 101e186:	ea4c 0101 	orr.w	r1, ip, r1
 101e18a:	6071      	str	r1, [r6, #4]
 101e18c:	e778      	b.n	101e080 <_malloc_r+0x3c0>
 101e18e:	2954      	cmp	r1, #84	; 0x54
 101e190:	d810      	bhi.n	101e1b4 <_malloc_r+0x4f4>
 101e192:	ea4f 311c 	mov.w	r1, ip, lsr #12
 101e196:	f101 036f 	add.w	r3, r1, #111	; 0x6f
 101e19a:	316e      	adds	r1, #110	; 0x6e
 101e19c:	00db      	lsls	r3, r3, #3
 101e19e:	e75f      	b.n	101e060 <_malloc_r+0x3a0>
 101e1a0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 101e1a4:	d810      	bhi.n	101e1c8 <_malloc_r+0x508>
 101e1a6:	0beb      	lsrs	r3, r5, #15
 101e1a8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 101e1ac:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 101e1b0:	00c3      	lsls	r3, r0, #3
 101e1b2:	e5d5      	b.n	101dd60 <_malloc_r+0xa0>
 101e1b4:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 101e1b8:	d81b      	bhi.n	101e1f2 <_malloc_r+0x532>
 101e1ba:	ea4f 31dc 	mov.w	r1, ip, lsr #15
 101e1be:	f101 0378 	add.w	r3, r1, #120	; 0x78
 101e1c2:	3177      	adds	r1, #119	; 0x77
 101e1c4:	00db      	lsls	r3, r3, #3
 101e1c6:	e74b      	b.n	101e060 <_malloc_r+0x3a0>
 101e1c8:	f240 5254 	movw	r2, #1364	; 0x554
 101e1cc:	4293      	cmp	r3, r2
 101e1ce:	d81f      	bhi.n	101e210 <_malloc_r+0x550>
 101e1d0:	0cab      	lsrs	r3, r5, #18
 101e1d2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 101e1d6:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 101e1da:	00c3      	lsls	r3, r0, #3
 101e1dc:	e5c0      	b.n	101dd60 <_malloc_r+0xa0>
 101e1de:	f104 0108 	add.w	r1, r4, #8
 101e1e2:	4638      	mov	r0, r7
 101e1e4:	f006 fef2 	bl	1024fcc <_free_r>
 101e1e8:	68b4      	ldr	r4, [r6, #8]
 101e1ea:	f8d9 0004 	ldr.w	r0, [r9, #4]
 101e1ee:	6861      	ldr	r1, [r4, #4]
 101e1f0:	e69f      	b.n	101df32 <_malloc_r+0x272>
 101e1f2:	f240 5354 	movw	r3, #1364	; 0x554
 101e1f6:	4299      	cmp	r1, r3
 101e1f8:	bf9b      	ittet	ls
 101e1fa:	ea4f 419c 	movls.w	r1, ip, lsr #18
 101e1fe:	f101 037d 	addls.w	r3, r1, #125	; 0x7d
 101e202:	f44f 737e 	movhi.w	r3, #1016	; 0x3f8
 101e206:	317c      	addls	r1, #124	; 0x7c
 101e208:	bf8c      	ite	hi
 101e20a:	217e      	movhi	r1, #126	; 0x7e
 101e20c:	00db      	lslls	r3, r3, #3
 101e20e:	e727      	b.n	101e060 <_malloc_r+0x3a0>
 101e210:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 101e214:	207f      	movs	r0, #127	; 0x7f
 101e216:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 101e21a:	e5a1      	b.n	101dd60 <_malloc_r+0xa0>
 101e21c:	6873      	ldr	r3, [r6, #4]
 101e21e:	e789      	b.n	101e134 <_malloc_r+0x474>
 101e220:	0106e644 	.word	0x0106e644

0101e224 <_mbtowc_r>:
 101e224:	b430      	push	{r4, r5}
 101e226:	f24e 0480 	movw	r4, #57472	; 0xe080
 101e22a:	f2c0 1406 	movt	r4, #262	; 0x106
 101e22e:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 101e232:	f2c0 1506 	movt	r5, #262	; 0x106
 101e236:	6824      	ldr	r4, [r4, #0]
 101e238:	6b64      	ldr	r4, [r4, #52]	; 0x34
 101e23a:	2c00      	cmp	r4, #0
 101e23c:	bf08      	it	eq
 101e23e:	462c      	moveq	r4, r5
 101e240:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 101e244:	46a4      	mov	ip, r4
 101e246:	bc30      	pop	{r4, r5}
 101e248:	4760      	bx	ip
 101e24a:	bf00      	nop

0101e24c <__ascii_mbtowc>:
 101e24c:	b082      	sub	sp, #8
 101e24e:	b151      	cbz	r1, 101e266 <__ascii_mbtowc+0x1a>
 101e250:	4610      	mov	r0, r2
 101e252:	b132      	cbz	r2, 101e262 <__ascii_mbtowc+0x16>
 101e254:	b14b      	cbz	r3, 101e26a <__ascii_mbtowc+0x1e>
 101e256:	7813      	ldrb	r3, [r2, #0]
 101e258:	600b      	str	r3, [r1, #0]
 101e25a:	7812      	ldrb	r2, [r2, #0]
 101e25c:	1c10      	adds	r0, r2, #0
 101e25e:	bf18      	it	ne
 101e260:	2001      	movne	r0, #1
 101e262:	b002      	add	sp, #8
 101e264:	4770      	bx	lr
 101e266:	a901      	add	r1, sp, #4
 101e268:	e7f2      	b.n	101e250 <__ascii_mbtowc+0x4>
 101e26a:	f06f 0001 	mvn.w	r0, #1
 101e26e:	e7f8      	b.n	101e262 <__ascii_mbtowc+0x16>

0101e270 <__utf8_mbtowc>:
 101e270:	b5f0      	push	{r4, r5, r6, r7, lr}
 101e272:	b083      	sub	sp, #12
 101e274:	4607      	mov	r7, r0
 101e276:	9c08      	ldr	r4, [sp, #32]
 101e278:	2900      	cmp	r1, #0
 101e27a:	d035      	beq.n	101e2e8 <__utf8_mbtowc+0x78>
 101e27c:	4610      	mov	r0, r2
 101e27e:	b34a      	cbz	r2, 101e2d4 <__utf8_mbtowc+0x64>
 101e280:	2b00      	cmp	r3, #0
 101e282:	f000 80db 	beq.w	101e43c <__utf8_mbtowc+0x1cc>
 101e286:	6826      	ldr	r6, [r4, #0]
 101e288:	bb36      	cbnz	r6, 101e2d8 <__utf8_mbtowc+0x68>
 101e28a:	7810      	ldrb	r0, [r2, #0]
 101e28c:	2501      	movs	r5, #1
 101e28e:	b338      	cbz	r0, 101e2e0 <__utf8_mbtowc+0x70>
 101e290:	287f      	cmp	r0, #127	; 0x7f
 101e292:	dd66      	ble.n	101e362 <__utf8_mbtowc+0xf2>
 101e294:	f1a0 0cc0 	sub.w	ip, r0, #192	; 0xc0
 101e298:	f1bc 0f1f 	cmp.w	ip, #31
 101e29c:	d826      	bhi.n	101e2ec <__utf8_mbtowc+0x7c>
 101e29e:	7120      	strb	r0, [r4, #4]
 101e2a0:	b926      	cbnz	r6, 101e2ac <__utf8_mbtowc+0x3c>
 101e2a2:	2601      	movs	r6, #1
 101e2a4:	42b3      	cmp	r3, r6
 101e2a6:	6026      	str	r6, [r4, #0]
 101e2a8:	f240 80c8 	bls.w	101e43c <__utf8_mbtowc+0x1cc>
 101e2ac:	5d52      	ldrb	r2, [r2, r5]
 101e2ae:	3501      	adds	r5, #1
 101e2b0:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 101e2b4:	2b3f      	cmp	r3, #63	; 0x3f
 101e2b6:	f200 80c7 	bhi.w	101e448 <__utf8_mbtowc+0x1d8>
 101e2ba:	28c1      	cmp	r0, #193	; 0xc1
 101e2bc:	f340 80c4 	ble.w	101e448 <__utf8_mbtowc+0x1d8>
 101e2c0:	0183      	lsls	r3, r0, #6
 101e2c2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 101e2c6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 101e2ca:	4628      	mov	r0, r5
 101e2cc:	4313      	orrs	r3, r2
 101e2ce:	2200      	movs	r2, #0
 101e2d0:	6022      	str	r2, [r4, #0]
 101e2d2:	600b      	str	r3, [r1, #0]
 101e2d4:	b003      	add	sp, #12
 101e2d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 101e2d8:	7920      	ldrb	r0, [r4, #4]
 101e2da:	2500      	movs	r5, #0
 101e2dc:	2800      	cmp	r0, #0
 101e2de:	d1d7      	bne.n	101e290 <__utf8_mbtowc+0x20>
 101e2e0:	6008      	str	r0, [r1, #0]
 101e2e2:	6020      	str	r0, [r4, #0]
 101e2e4:	b003      	add	sp, #12
 101e2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 101e2e8:	a901      	add	r1, sp, #4
 101e2ea:	e7c7      	b.n	101e27c <__utf8_mbtowc+0xc>
 101e2ec:	f1a0 0ce0 	sub.w	ip, r0, #224	; 0xe0
 101e2f0:	f1bc 0f0f 	cmp.w	ip, #15
 101e2f4:	d83b      	bhi.n	101e36e <__utf8_mbtowc+0xfe>
 101e2f6:	7120      	strb	r0, [r4, #4]
 101e2f8:	2e00      	cmp	r6, #0
 101e2fa:	f000 8088 	beq.w	101e40e <__utf8_mbtowc+0x19e>
 101e2fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 101e302:	bf18      	it	ne
 101e304:	3301      	addne	r3, #1
 101e306:	2e01      	cmp	r6, #1
 101e308:	bf18      	it	ne
 101e30a:	f894 c005 	ldrbne.w	ip, [r4, #5]
 101e30e:	f000 8082 	beq.w	101e416 <__utf8_mbtowc+0x1a6>
 101e312:	f1bc 0f9f 	cmp.w	ip, #159	; 0x9f
 101e316:	bfd8      	it	le
 101e318:	28e0      	cmple	r0, #224	; 0xe0
 101e31a:	f000 8095 	beq.w	101e448 <__utf8_mbtowc+0x1d8>
 101e31e:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 101e322:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 101e326:	f200 808f 	bhi.w	101e448 <__utf8_mbtowc+0x1d8>
 101e32a:	2e01      	cmp	r6, #1
 101e32c:	f884 c005 	strb.w	ip, [r4, #5]
 101e330:	d07f      	beq.n	101e432 <__utf8_mbtowc+0x1c2>
 101e332:	5d53      	ldrb	r3, [r2, r5]
 101e334:	3501      	adds	r5, #1
 101e336:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 101e33a:	2a3f      	cmp	r2, #63	; 0x3f
 101e33c:	f200 8084 	bhi.w	101e448 <__utf8_mbtowc+0x1d8>
 101e340:	0300      	lsls	r0, r0, #12
 101e342:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
 101e346:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 101e34a:	f40c 6c7c 	and.w	ip, ip, #4032	; 0xfc0
 101e34e:	b283      	uxth	r3, r0
 101e350:	4628      	mov	r0, r5
 101e352:	ea43 0c0c 	orr.w	ip, r3, ip
 101e356:	2500      	movs	r5, #0
 101e358:	ea4c 0202 	orr.w	r2, ip, r2
 101e35c:	6025      	str	r5, [r4, #0]
 101e35e:	600a      	str	r2, [r1, #0]
 101e360:	e7b8      	b.n	101e2d4 <__utf8_mbtowc+0x64>
 101e362:	2300      	movs	r3, #0
 101e364:	6023      	str	r3, [r4, #0]
 101e366:	6008      	str	r0, [r1, #0]
 101e368:	2001      	movs	r0, #1
 101e36a:	b003      	add	sp, #12
 101e36c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 101e36e:	f1a0 0cf0 	sub.w	ip, r0, #240	; 0xf0
 101e372:	f1bc 0f04 	cmp.w	ip, #4
 101e376:	d867      	bhi.n	101e448 <__utf8_mbtowc+0x1d8>
 101e378:	7120      	strb	r0, [r4, #4]
 101e37a:	2e00      	cmp	r6, #0
 101e37c:	d050      	beq.n	101e420 <__utf8_mbtowc+0x1b0>
 101e37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 101e382:	bf18      	it	ne
 101e384:	3301      	addne	r3, #1
 101e386:	2e01      	cmp	r6, #1
 101e388:	bf18      	it	ne
 101e38a:	f894 c005 	ldrbne.w	ip, [r4, #5]
 101e38e:	d04b      	beq.n	101e428 <__utf8_mbtowc+0x1b8>
 101e390:	28f0      	cmp	r0, #240	; 0xf0
 101e392:	d056      	beq.n	101e442 <__utf8_mbtowc+0x1d2>
 101e394:	f1a0 0ef4 	sub.w	lr, r0, #244	; 0xf4
 101e398:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 101e39c:	fabe fe8e 	clz	lr, lr
 101e3a0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 101e3a4:	bfd8      	it	le
 101e3a6:	f04f 0e00 	movle.w	lr, #0
 101e3aa:	f1be 0f00 	cmp.w	lr, #0
 101e3ae:	d14b      	bne.n	101e448 <__utf8_mbtowc+0x1d8>
 101e3b0:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 101e3b4:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 101e3b8:	d846      	bhi.n	101e448 <__utf8_mbtowc+0x1d8>
 101e3ba:	2e01      	cmp	r6, #1
 101e3bc:	f884 c005 	strb.w	ip, [r4, #5]
 101e3c0:	d047      	beq.n	101e452 <__utf8_mbtowc+0x1e2>
 101e3c2:	1c5e      	adds	r6, r3, #1
 101e3c4:	6826      	ldr	r6, [r4, #0]
 101e3c6:	bf18      	it	ne
 101e3c8:	3301      	addne	r3, #1
 101e3ca:	2e02      	cmp	r6, #2
 101e3cc:	d045      	beq.n	101e45a <__utf8_mbtowc+0x1ea>
 101e3ce:	79a6      	ldrb	r6, [r4, #6]
 101e3d0:	f1a6 0380 	sub.w	r3, r6, #128	; 0x80
 101e3d4:	2b3f      	cmp	r3, #63	; 0x3f
 101e3d6:	d837      	bhi.n	101e448 <__utf8_mbtowc+0x1d8>
 101e3d8:	5d52      	ldrb	r2, [r2, r5]
 101e3da:	3501      	adds	r5, #1
 101e3dc:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 101e3e0:	2b3f      	cmp	r3, #63	; 0x3f
 101e3e2:	d831      	bhi.n	101e448 <__utf8_mbtowc+0x1d8>
 101e3e4:	0483      	lsls	r3, r0, #18
 101e3e6:	ea4f 3c0c 	mov.w	ip, ip, lsl #12
 101e3ea:	f403 13e0 	and.w	r3, r3, #1835008	; 0x1c0000
 101e3ee:	f40c 3c7c 	and.w	ip, ip, #258048	; 0x3f000
 101e3f2:	01b0      	lsls	r0, r6, #6
 101e3f4:	ea43 030c 	orr.w	r3, r3, ip
 101e3f8:	f400 607c 	and.w	r0, r0, #4032	; 0xfc0
 101e3fc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 101e400:	4303      	orrs	r3, r0
 101e402:	4628      	mov	r0, r5
 101e404:	4313      	orrs	r3, r2
 101e406:	2200      	movs	r2, #0
 101e408:	600b      	str	r3, [r1, #0]
 101e40a:	6022      	str	r2, [r4, #0]
 101e40c:	e762      	b.n	101e2d4 <__utf8_mbtowc+0x64>
 101e40e:	2601      	movs	r6, #1
 101e410:	42b3      	cmp	r3, r6
 101e412:	6026      	str	r6, [r4, #0]
 101e414:	d912      	bls.n	101e43c <__utf8_mbtowc+0x1cc>
 101e416:	f812 c005 	ldrb.w	ip, [r2, r5]
 101e41a:	2601      	movs	r6, #1
 101e41c:	4435      	add	r5, r6
 101e41e:	e778      	b.n	101e312 <__utf8_mbtowc+0xa2>
 101e420:	2601      	movs	r6, #1
 101e422:	42b3      	cmp	r3, r6
 101e424:	6026      	str	r6, [r4, #0]
 101e426:	d909      	bls.n	101e43c <__utf8_mbtowc+0x1cc>
 101e428:	f812 c005 	ldrb.w	ip, [r2, r5]
 101e42c:	2601      	movs	r6, #1
 101e42e:	4435      	add	r5, r6
 101e430:	e7ae      	b.n	101e390 <__utf8_mbtowc+0x120>
 101e432:	2602      	movs	r6, #2
 101e434:	42b3      	cmp	r3, r6
 101e436:	6026      	str	r6, [r4, #0]
 101e438:	f47f af7b 	bne.w	101e332 <__utf8_mbtowc+0xc2>
 101e43c:	f06f 0001 	mvn.w	r0, #1
 101e440:	e748      	b.n	101e2d4 <__utf8_mbtowc+0x64>
 101e442:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 101e446:	dcb3      	bgt.n	101e3b0 <__utf8_mbtowc+0x140>
 101e448:	238a      	movs	r3, #138	; 0x8a
 101e44a:	f04f 30ff 	mov.w	r0, #4294967295
 101e44e:	603b      	str	r3, [r7, #0]
 101e450:	e740      	b.n	101e2d4 <__utf8_mbtowc+0x64>
 101e452:	2602      	movs	r6, #2
 101e454:	42b3      	cmp	r3, r6
 101e456:	6026      	str	r6, [r4, #0]
 101e458:	d0f0      	beq.n	101e43c <__utf8_mbtowc+0x1cc>
 101e45a:	5d56      	ldrb	r6, [r2, r5]
 101e45c:	3501      	adds	r5, #1
 101e45e:	f1a6 0e80 	sub.w	lr, r6, #128	; 0x80
 101e462:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 101e466:	d8ef      	bhi.n	101e448 <__utf8_mbtowc+0x1d8>
 101e468:	f04f 0e03 	mov.w	lr, #3
 101e46c:	4573      	cmp	r3, lr
 101e46e:	71a6      	strb	r6, [r4, #6]
 101e470:	f8c4 e000 	str.w	lr, [r4]
 101e474:	d1b0      	bne.n	101e3d8 <__utf8_mbtowc+0x168>
 101e476:	e7e1      	b.n	101e43c <__utf8_mbtowc+0x1cc>

0101e478 <__sjis_mbtowc>:
 101e478:	b4f0      	push	{r4, r5, r6, r7}
 101e47a:	b082      	sub	sp, #8
 101e47c:	4606      	mov	r6, r0
 101e47e:	9f06      	ldr	r7, [sp, #24]
 101e480:	2900      	cmp	r1, #0
 101e482:	d035      	beq.n	101e4f0 <__sjis_mbtowc+0x78>
 101e484:	4610      	mov	r0, r2
 101e486:	b332      	cbz	r2, 101e4d6 <__sjis_mbtowc+0x5e>
 101e488:	2b00      	cmp	r3, #0
 101e48a:	d033      	beq.n	101e4f4 <__sjis_mbtowc+0x7c>
 101e48c:	6838      	ldr	r0, [r7, #0]
 101e48e:	7814      	ldrb	r4, [r2, #0]
 101e490:	bb20      	cbnz	r0, 101e4dc <__sjis_mbtowc+0x64>
 101e492:	f1a4 0581 	sub.w	r5, r4, #129	; 0x81
 101e496:	f1a4 00e0 	sub.w	r0, r4, #224	; 0xe0
 101e49a:	280f      	cmp	r0, #15
 101e49c:	bf88      	it	hi
 101e49e:	2d1e      	cmphi	r5, #30
 101e4a0:	d81e      	bhi.n	101e4e0 <__sjis_mbtowc+0x68>
 101e4a2:	2001      	movs	r0, #1
 101e4a4:	4283      	cmp	r3, r0
 101e4a6:	713c      	strb	r4, [r7, #4]
 101e4a8:	6038      	str	r0, [r7, #0]
 101e4aa:	d923      	bls.n	101e4f4 <__sjis_mbtowc+0x7c>
 101e4ac:	7854      	ldrb	r4, [r2, #1]
 101e4ae:	2002      	movs	r0, #2
 101e4b0:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 101e4b4:	f1a4 0280 	sub.w	r2, r4, #128	; 0x80
 101e4b8:	2a7c      	cmp	r2, #124	; 0x7c
 101e4ba:	bf88      	it	hi
 101e4bc:	2b3e      	cmphi	r3, #62	; 0x3e
 101e4be:	bf95      	itete	ls
 101e4c0:	793a      	ldrbls	r2, [r7, #4]
 101e4c2:	f04f 30ff 	movhi.w	r0, #4294967295
 101e4c6:	2300      	movls	r3, #0
 101e4c8:	238a      	movhi	r3, #138	; 0x8a
 101e4ca:	bf8f      	iteee	hi
 101e4cc:	6033      	strhi	r3, [r6, #0]
 101e4ce:	eb04 2402 	addls.w	r4, r4, r2, lsl #8
 101e4d2:	600c      	strls	r4, [r1, #0]
 101e4d4:	603b      	strls	r3, [r7, #0]
 101e4d6:	b002      	add	sp, #8
 101e4d8:	bcf0      	pop	{r4, r5, r6, r7}
 101e4da:	4770      	bx	lr
 101e4dc:	2801      	cmp	r0, #1
 101e4de:	d0e7      	beq.n	101e4b0 <__sjis_mbtowc+0x38>
 101e4e0:	600c      	str	r4, [r1, #0]
 101e4e2:	7810      	ldrb	r0, [r2, #0]
 101e4e4:	3000      	adds	r0, #0
 101e4e6:	bf18      	it	ne
 101e4e8:	2001      	movne	r0, #1
 101e4ea:	b002      	add	sp, #8
 101e4ec:	bcf0      	pop	{r4, r5, r6, r7}
 101e4ee:	4770      	bx	lr
 101e4f0:	a901      	add	r1, sp, #4
 101e4f2:	e7c7      	b.n	101e484 <__sjis_mbtowc+0xc>
 101e4f4:	f06f 0001 	mvn.w	r0, #1
 101e4f8:	e7ed      	b.n	101e4d6 <__sjis_mbtowc+0x5e>
 101e4fa:	bf00      	nop

0101e4fc <__eucjp_mbtowc>:
 101e4fc:	b4f0      	push	{r4, r5, r6, r7}
 101e4fe:	b082      	sub	sp, #8
 101e500:	4607      	mov	r7, r0
 101e502:	9e06      	ldr	r6, [sp, #24]
 101e504:	2900      	cmp	r1, #0
 101e506:	d040      	beq.n	101e58a <__eucjp_mbtowc+0x8e>
 101e508:	4610      	mov	r0, r2
 101e50a:	b37a      	cbz	r2, 101e56c <__eucjp_mbtowc+0x70>
 101e50c:	2b00      	cmp	r3, #0
 101e50e:	d048      	beq.n	101e5a2 <__eucjp_mbtowc+0xa6>
 101e510:	6830      	ldr	r0, [r6, #0]
 101e512:	7814      	ldrb	r4, [r2, #0]
 101e514:	bb68      	cbnz	r0, 101e572 <__eucjp_mbtowc+0x76>
 101e516:	f1a4 058e 	sub.w	r5, r4, #142	; 0x8e
 101e51a:	f1a4 00a1 	sub.w	r0, r4, #161	; 0xa1
 101e51e:	285d      	cmp	r0, #93	; 0x5d
 101e520:	bf88      	it	hi
 101e522:	2d01      	cmphi	r5, #1
 101e524:	d829      	bhi.n	101e57a <__eucjp_mbtowc+0x7e>
 101e526:	2001      	movs	r0, #1
 101e528:	4283      	cmp	r3, r0
 101e52a:	7134      	strb	r4, [r6, #4]
 101e52c:	6030      	str	r0, [r6, #0]
 101e52e:	d938      	bls.n	101e5a2 <__eucjp_mbtowc+0xa6>
 101e530:	7854      	ldrb	r4, [r2, #1]
 101e532:	2002      	movs	r0, #2
 101e534:	f1a4 05a1 	sub.w	r5, r4, #161	; 0xa1
 101e538:	2d5d      	cmp	r5, #93	; 0x5d
 101e53a:	d835      	bhi.n	101e5a8 <__eucjp_mbtowc+0xac>
 101e53c:	7935      	ldrb	r5, [r6, #4]
 101e53e:	2d8f      	cmp	r5, #143	; 0x8f
 101e540:	d125      	bne.n	101e58e <__eucjp_mbtowc+0x92>
 101e542:	4298      	cmp	r0, r3
 101e544:	7174      	strb	r4, [r6, #5]
 101e546:	f04f 0402 	mov.w	r4, #2
 101e54a:	6034      	str	r4, [r6, #0]
 101e54c:	4604      	mov	r4, r0
 101e54e:	d228      	bcs.n	101e5a2 <__eucjp_mbtowc+0xa6>
 101e550:	5d14      	ldrb	r4, [r2, r4]
 101e552:	3001      	adds	r0, #1
 101e554:	f1a4 03a1 	sub.w	r3, r4, #161	; 0xa1
 101e558:	2b5d      	cmp	r3, #93	; 0x5d
 101e55a:	d825      	bhi.n	101e5a8 <__eucjp_mbtowc+0xac>
 101e55c:	7972      	ldrb	r2, [r6, #5]
 101e55e:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 101e562:	2300      	movs	r3, #0
 101e564:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 101e568:	600c      	str	r4, [r1, #0]
 101e56a:	6033      	str	r3, [r6, #0]
 101e56c:	b002      	add	sp, #8
 101e56e:	bcf0      	pop	{r4, r5, r6, r7}
 101e570:	4770      	bx	lr
 101e572:	2801      	cmp	r0, #1
 101e574:	d0de      	beq.n	101e534 <__eucjp_mbtowc+0x38>
 101e576:	2802      	cmp	r0, #2
 101e578:	d011      	beq.n	101e59e <__eucjp_mbtowc+0xa2>
 101e57a:	600c      	str	r4, [r1, #0]
 101e57c:	7810      	ldrb	r0, [r2, #0]
 101e57e:	3000      	adds	r0, #0
 101e580:	bf18      	it	ne
 101e582:	2001      	movne	r0, #1
 101e584:	b002      	add	sp, #8
 101e586:	bcf0      	pop	{r4, r5, r6, r7}
 101e588:	4770      	bx	lr
 101e58a:	a901      	add	r1, sp, #4
 101e58c:	e7bc      	b.n	101e508 <__eucjp_mbtowc+0xc>
 101e58e:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 101e592:	2300      	movs	r3, #0
 101e594:	600c      	str	r4, [r1, #0]
 101e596:	6033      	str	r3, [r6, #0]
 101e598:	b002      	add	sp, #8
 101e59a:	bcf0      	pop	{r4, r5, r6, r7}
 101e59c:	4770      	bx	lr
 101e59e:	2001      	movs	r0, #1
 101e5a0:	e7d8      	b.n	101e554 <__eucjp_mbtowc+0x58>
 101e5a2:	f06f 0001 	mvn.w	r0, #1
 101e5a6:	e7e1      	b.n	101e56c <__eucjp_mbtowc+0x70>
 101e5a8:	238a      	movs	r3, #138	; 0x8a
 101e5aa:	f04f 30ff 	mov.w	r0, #4294967295
 101e5ae:	603b      	str	r3, [r7, #0]
 101e5b0:	e7dc      	b.n	101e56c <__eucjp_mbtowc+0x70>
 101e5b2:	bf00      	nop

0101e5b4 <__jis_mbtowc>:
 101e5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101e5b8:	b083      	sub	sp, #12
 101e5ba:	4682      	mov	sl, r0
 101e5bc:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 101e5c0:	2900      	cmp	r1, #0
 101e5c2:	d042      	beq.n	101e64a <__jis_mbtowc+0x96>
 101e5c4:	2a00      	cmp	r2, #0
 101e5c6:	d043      	beq.n	101e650 <__jis_mbtowc+0x9c>
 101e5c8:	2b00      	cmp	r3, #0
 101e5ca:	d07d      	beq.n	101e6c8 <__jis_mbtowc+0x114>
 101e5cc:	f89e 4000 	ldrb.w	r4, [lr]
 101e5d0:	4610      	mov	r0, r2
 101e5d2:	f249 3710 	movw	r7, #37648	; 0x9310
 101e5d6:	3a01      	subs	r2, #1
 101e5d8:	f1c0 0801 	rsb	r8, r0, #1
 101e5dc:	f2c0 1706 	movt	r7, #262	; 0x106
 101e5e0:	7855      	ldrb	r5, [r2, #1]
 101e5e2:	eb02 0c08 	add.w	ip, r2, r8
 101e5e6:	f102 0b01 	add.w	fp, r2, #1
 101e5ea:	2d28      	cmp	r5, #40	; 0x28
 101e5ec:	d06a      	beq.n	101e6c4 <__jis_mbtowc+0x110>
 101e5ee:	d81d      	bhi.n	101e62c <__jis_mbtowc+0x78>
 101e5f0:	2d1b      	cmp	r5, #27
 101e5f2:	bf08      	it	eq
 101e5f4:	2600      	moveq	r6, #0
 101e5f6:	d00a      	beq.n	101e60e <__jis_mbtowc+0x5a>
 101e5f8:	2d24      	cmp	r5, #36	; 0x24
 101e5fa:	bf08      	it	eq
 101e5fc:	2601      	moveq	r6, #1
 101e5fe:	d006      	beq.n	101e60e <__jis_mbtowc+0x5a>
 101e600:	b30d      	cbz	r5, 101e646 <__jis_mbtowc+0x92>
 101e602:	f1a5 0621 	sub.w	r6, r5, #33	; 0x21
 101e606:	2e5e      	cmp	r6, #94	; 0x5e
 101e608:	bf34      	ite	cc
 101e60a:	2607      	movcc	r6, #7
 101e60c:	2608      	movcs	r6, #8
 101e60e:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 101e612:	443c      	add	r4, r7
 101e614:	eb04 0906 	add.w	r9, r4, r6
 101e618:	5da4      	ldrb	r4, [r4, r6]
 101e61a:	f899 6048 	ldrb.w	r6, [r9, #72]	; 0x48
 101e61e:	2e05      	cmp	r6, #5
 101e620:	d855      	bhi.n	101e6ce <__jis_mbtowc+0x11a>
 101e622:	e8df f006 	tbb	[pc, r6]
 101e626:	2d23      	.short	0x2d23
 101e628:	1b4c4839 	.word	0x1b4c4839
 101e62c:	2d42      	cmp	r5, #66	; 0x42
 101e62e:	bf08      	it	eq
 101e630:	2604      	moveq	r6, #4
 101e632:	d0ec      	beq.n	101e60e <__jis_mbtowc+0x5a>
 101e634:	2d4a      	cmp	r5, #74	; 0x4a
 101e636:	bf08      	it	eq
 101e638:	2605      	moveq	r6, #5
 101e63a:	d0e8      	beq.n	101e60e <__jis_mbtowc+0x5a>
 101e63c:	2d40      	cmp	r5, #64	; 0x40
 101e63e:	bf08      	it	eq
 101e640:	2603      	moveq	r6, #3
 101e642:	d1de      	bne.n	101e602 <__jis_mbtowc+0x4e>
 101e644:	e7e3      	b.n	101e60e <__jis_mbtowc+0x5a>
 101e646:	2606      	movs	r6, #6
 101e648:	e7e1      	b.n	101e60e <__jis_mbtowc+0x5a>
 101e64a:	a901      	add	r1, sp, #4
 101e64c:	2a00      	cmp	r2, #0
 101e64e:	d1bb      	bne.n	101e5c8 <__jis_mbtowc+0x14>
 101e650:	2001      	movs	r0, #1
 101e652:	f8ce 2000 	str.w	r2, [lr]
 101e656:	b003      	add	sp, #12
 101e658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e65c:	2300      	movs	r3, #0
 101e65e:	f8ce 3000 	str.w	r3, [lr]
 101e662:	4618      	mov	r0, r3
 101e664:	600b      	str	r3, [r1, #0]
 101e666:	b003      	add	sp, #12
 101e668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e66c:	2300      	movs	r3, #0
 101e66e:	f8ce 3000 	str.w	r3, [lr]
 101e672:	7803      	ldrb	r3, [r0, #0]
 101e674:	f10c 0001 	add.w	r0, ip, #1
 101e678:	600b      	str	r3, [r1, #0]
 101e67a:	b003      	add	sp, #12
 101e67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e680:	f88e 5004 	strb.w	r5, [lr, #4]
 101e684:	eb0b 0508 	add.w	r5, fp, r8
 101e688:	429d      	cmp	r5, r3
 101e68a:	465a      	mov	r2, fp
 101e68c:	d3a8      	bcc.n	101e5e0 <__jis_mbtowc+0x2c>
 101e68e:	f8ce 4000 	str.w	r4, [lr]
 101e692:	f06f 0001 	mvn.w	r0, #1
 101e696:	e7e6      	b.n	101e666 <__jis_mbtowc+0xb2>
 101e698:	f89e 2004 	ldrb.w	r2, [lr, #4]
 101e69c:	2301      	movs	r3, #1
 101e69e:	f8ce 3000 	str.w	r3, [lr]
 101e6a2:	eb0c 0003 	add.w	r0, ip, r3
 101e6a6:	f89b 3000 	ldrb.w	r3, [fp]
 101e6aa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 101e6ae:	600b      	str	r3, [r1, #0]
 101e6b0:	b003      	add	sp, #12
 101e6b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101e6b6:	1c90      	adds	r0, r2, #2
 101e6b8:	eb0b 0508 	add.w	r5, fp, r8
 101e6bc:	e7e4      	b.n	101e688 <__jis_mbtowc+0xd4>
 101e6be:	eb0b 0508 	add.w	r5, fp, r8
 101e6c2:	e7e1      	b.n	101e688 <__jis_mbtowc+0xd4>
 101e6c4:	2602      	movs	r6, #2
 101e6c6:	e7a2      	b.n	101e60e <__jis_mbtowc+0x5a>
 101e6c8:	f06f 0001 	mvn.w	r0, #1
 101e6cc:	e7cb      	b.n	101e666 <__jis_mbtowc+0xb2>
 101e6ce:	238a      	movs	r3, #138	; 0x8a
 101e6d0:	f04f 30ff 	mov.w	r0, #4294967295
 101e6d4:	f8ca 3000 	str.w	r3, [sl]
 101e6d8:	e7c5      	b.n	101e666 <__jis_mbtowc+0xb2>
 101e6da:	bf00      	nop
	...

0101e700 <memcpy>:
 101e700:	e1a0c000 	mov	ip, r0
 101e704:	e3520040 	cmp	r2, #64	; 0x40
 101e708:	aa000028 	bge	101e7b0 <memcpy+0xb0>
 101e70c:	e202303c 	and	r3, r2, #60	; 0x3c
 101e710:	e08cc003 	add	ip, ip, r3
 101e714:	e0811003 	add	r1, r1, r3
 101e718:	e263303a 	rsb	r3, r3, #58	; 0x3a
 101e71c:	e08ff083 	add	pc, pc, r3, lsl #1
 101e720:	e511303c 	ldr	r3, [r1, #-60]	; 0xffffffc4
 101e724:	e50c303c 	str	r3, [ip, #-60]	; 0xffffffc4
 101e728:	e5113038 	ldr	r3, [r1, #-56]	; 0xffffffc8
 101e72c:	e50c3038 	str	r3, [ip, #-56]	; 0xffffffc8
 101e730:	e5113034 	ldr	r3, [r1, #-52]	; 0xffffffcc
 101e734:	e50c3034 	str	r3, [ip, #-52]	; 0xffffffcc
 101e738:	e5113030 	ldr	r3, [r1, #-48]	; 0xffffffd0
 101e73c:	e50c3030 	str	r3, [ip, #-48]	; 0xffffffd0
 101e740:	e511302c 	ldr	r3, [r1, #-44]	; 0xffffffd4
 101e744:	e50c302c 	str	r3, [ip, #-44]	; 0xffffffd4
 101e748:	e5113028 	ldr	r3, [r1, #-40]	; 0xffffffd8
 101e74c:	e50c3028 	str	r3, [ip, #-40]	; 0xffffffd8
 101e750:	e5113024 	ldr	r3, [r1, #-36]	; 0xffffffdc
 101e754:	e50c3024 	str	r3, [ip, #-36]	; 0xffffffdc
 101e758:	e5113020 	ldr	r3, [r1, #-32]	; 0xffffffe0
 101e75c:	e50c3020 	str	r3, [ip, #-32]	; 0xffffffe0
 101e760:	e511301c 	ldr	r3, [r1, #-28]	; 0xffffffe4
 101e764:	e50c301c 	str	r3, [ip, #-28]	; 0xffffffe4
 101e768:	e5113018 	ldr	r3, [r1, #-24]	; 0xffffffe8
 101e76c:	e50c3018 	str	r3, [ip, #-24]	; 0xffffffe8
 101e770:	e5113014 	ldr	r3, [r1, #-20]	; 0xffffffec
 101e774:	e50c3014 	str	r3, [ip, #-20]	; 0xffffffec
 101e778:	e5113010 	ldr	r3, [r1, #-16]
 101e77c:	e50c3010 	str	r3, [ip, #-16]
 101e780:	e511300c 	ldr	r3, [r1, #-12]
 101e784:	e50c300c 	str	r3, [ip, #-12]
 101e788:	e5113008 	ldr	r3, [r1, #-8]
 101e78c:	e50c3008 	str	r3, [ip, #-8]
 101e790:	e5113004 	ldr	r3, [r1, #-4]
 101e794:	e50c3004 	str	r3, [ip, #-4]
 101e798:	e1b02f82 	lsls	r2, r2, #31
 101e79c:	20d130b2 	ldrhcs	r3, [r1], #2
 101e7a0:	15d11000 	ldrbne	r1, [r1]
 101e7a4:	20cc30b2 	strhcs	r3, [ip], #2
 101e7a8:	15cc1000 	strbne	r1, [ip]
 101e7ac:	e12fff1e 	bx	lr
 101e7b0:	e52da020 	str	sl, [sp, #-32]!	; 0xffffffe0
 101e7b4:	e201a007 	and	sl, r1, #7
 101e7b8:	e20c3007 	and	r3, ip, #7
 101e7bc:	e153000a 	cmp	r3, sl
 101e7c0:	1a0000f1 	bne	101eb8c <memcpy+0x48c>
 101e7c4:	eeb00a40 	vmov.f32	s0, s0
 101e7c8:	e1b0ae8c 	lsls	sl, ip, #29
 101e7cc:	0a000008 	beq	101e7f4 <memcpy+0xf4>
 101e7d0:	e27aa000 	rsbs	sl, sl, #0
 101e7d4:	e0422eaa 	sub	r2, r2, sl, lsr #29
 101e7d8:	44913004 	ldrmi	r3, [r1], #4
 101e7dc:	448c3004 	strmi	r3, [ip], #4
 101e7e0:	e1b0a10a 	lsls	sl, sl, #2
 101e7e4:	20d130b2 	ldrhcs	r3, [r1], #2
 101e7e8:	14d1a001 	ldrbne	sl, [r1], #1
 101e7ec:	20cc30b2 	strhcs	r3, [ip], #2
 101e7f0:	14cca001 	strbne	sl, [ip], #1
 101e7f4:	e252a040 	subs	sl, r2, #64	; 0x40
 101e7f8:	ba000017 	blt	101e85c <memcpy+0x15c>
 101e7fc:	e35a0c02 	cmp	sl, #512	; 0x200
 101e800:	aa000032 	bge	101e8d0 <memcpy+0x1d0>
 101e804:	ed910b00 	vldr	d0, [r1]
 101e808:	e25aa040 	subs	sl, sl, #64	; 0x40
 101e80c:	ed911b02 	vldr	d1, [r1, #8]
 101e810:	ed8c0b00 	vstr	d0, [ip]
 101e814:	ed910b04 	vldr	d0, [r1, #16]
 101e818:	ed8c1b02 	vstr	d1, [ip, #8]
 101e81c:	ed911b06 	vldr	d1, [r1, #24]
 101e820:	ed8c0b04 	vstr	d0, [ip, #16]
 101e824:	ed910b08 	vldr	d0, [r1, #32]
 101e828:	ed8c1b06 	vstr	d1, [ip, #24]
 101e82c:	ed911b0a 	vldr	d1, [r1, #40]	; 0x28
 101e830:	ed8c0b08 	vstr	d0, [ip, #32]
 101e834:	ed910b0c 	vldr	d0, [r1, #48]	; 0x30
 101e838:	ed8c1b0a 	vstr	d1, [ip, #40]	; 0x28
 101e83c:	ed911b0e 	vldr	d1, [r1, #56]	; 0x38
 101e840:	ed8c0b0c 	vstr	d0, [ip, #48]	; 0x30
 101e844:	e2811040 	add	r1, r1, #64	; 0x40
 101e848:	ed8c1b0e 	vstr	d1, [ip, #56]	; 0x38
 101e84c:	e28cc040 	add	ip, ip, #64	; 0x40
 101e850:	aaffffeb 	bge	101e804 <memcpy+0x104>
 101e854:	e31a003f 	tst	sl, #63	; 0x3f
 101e858:	0a00001a 	beq	101e8c8 <memcpy+0x1c8>
 101e85c:	e20a3038 	and	r3, sl, #56	; 0x38
 101e860:	e08cc003 	add	ip, ip, r3
 101e864:	e0811003 	add	r1, r1, r3
 101e868:	e2633034 	rsb	r3, r3, #52	; 0x34
 101e86c:	e08ff003 	add	pc, pc, r3
 101e870:	ed110b0e 	vldr	d0, [r1, #-56]	; 0xffffffc8
 101e874:	ed0c0b0e 	vstr	d0, [ip, #-56]	; 0xffffffc8
 101e878:	ed110b0c 	vldr	d0, [r1, #-48]	; 0xffffffd0
 101e87c:	ed0c0b0c 	vstr	d0, [ip, #-48]	; 0xffffffd0
 101e880:	ed110b0a 	vldr	d0, [r1, #-40]	; 0xffffffd8
 101e884:	ed0c0b0a 	vstr	d0, [ip, #-40]	; 0xffffffd8
 101e888:	ed110b08 	vldr	d0, [r1, #-32]	; 0xffffffe0
 101e88c:	ed0c0b08 	vstr	d0, [ip, #-32]	; 0xffffffe0
 101e890:	ed110b06 	vldr	d0, [r1, #-24]	; 0xffffffe8
 101e894:	ed0c0b06 	vstr	d0, [ip, #-24]	; 0xffffffe8
 101e898:	ed110b04 	vldr	d0, [r1, #-16]
 101e89c:	ed0c0b04 	vstr	d0, [ip, #-16]
 101e8a0:	ed110b02 	vldr	d0, [r1, #-8]
 101e8a4:	ed0c0b02 	vstr	d0, [ip, #-8]
 101e8a8:	e31a0004 	tst	sl, #4
 101e8ac:	14913004 	ldrne	r3, [r1], #4
 101e8b0:	148c3004 	strne	r3, [ip], #4
 101e8b4:	e1b0af8a 	lsls	sl, sl, #31
 101e8b8:	20d130b2 	ldrhcs	r3, [r1], #2
 101e8bc:	15d1a000 	ldrbne	sl, [r1]
 101e8c0:	20cc30b2 	strhcs	r3, [ip], #2
 101e8c4:	15cca000 	strbne	sl, [ip]
 101e8c8:	e49da020 	ldr	sl, [sp], #32
 101e8cc:	e12fff1e 	bx	lr
 101e8d0:	ed913b00 	vldr	d3, [r1]
 101e8d4:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 101e8d8:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 101e8dc:	ed916b30 	vldr	d6, [r1, #192]	; 0xc0
 101e8e0:	ed917b40 	vldr	d7, [r1, #256]	; 0x100
 101e8e4:	ed910b02 	vldr	d0, [r1, #8]
 101e8e8:	ed911b04 	vldr	d1, [r1, #16]
 101e8ec:	ed912b06 	vldr	d2, [r1, #24]
 101e8f0:	e2811020 	add	r1, r1, #32
 101e8f4:	e25aad0a 	subs	sl, sl, #640	; 0x280
 101e8f8:	ba000055 	blt	101ea54 <memcpy+0x354>
 101e8fc:	ed8c3b00 	vstr	d3, [ip]
 101e900:	ed913b00 	vldr	d3, [r1]
 101e904:	ed8c0b02 	vstr	d0, [ip, #8]
 101e908:	ed910b02 	vldr	d0, [r1, #8]
 101e90c:	ed8c1b04 	vstr	d1, [ip, #16]
 101e910:	ed911b04 	vldr	d1, [r1, #16]
 101e914:	ed8c2b06 	vstr	d2, [ip, #24]
 101e918:	ed912b06 	vldr	d2, [r1, #24]
 101e91c:	ed8c3b08 	vstr	d3, [ip, #32]
 101e920:	ed913b48 	vldr	d3, [r1, #288]	; 0x120
 101e924:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 101e928:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 101e92c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 101e930:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 101e934:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 101e938:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 101e93c:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 101e940:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 101e944:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 101e948:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 101e94c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 101e950:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 101e954:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 101e958:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 101e95c:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 101e960:	ed914b58 	vldr	d4, [r1, #352]	; 0x160
 101e964:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 101e968:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 101e96c:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 101e970:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 101e974:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 101e978:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 101e97c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 101e980:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 101e984:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 101e988:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 101e98c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 101e990:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 101e994:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 101e998:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 101e99c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 101e9a0:	ed915b68 	vldr	d5, [r1, #416]	; 0x1a0
 101e9a4:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 101e9a8:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 101e9ac:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 101e9b0:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 101e9b4:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 101e9b8:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 101e9bc:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 101e9c0:	e28110c0 	add	r1, r1, #192	; 0xc0
 101e9c4:	ed8c6b00 	vstr	d6, [ip]
 101e9c8:	ed916b00 	vldr	d6, [r1]
 101e9cc:	ed8c0b02 	vstr	d0, [ip, #8]
 101e9d0:	ed910b02 	vldr	d0, [r1, #8]
 101e9d4:	ed8c1b04 	vstr	d1, [ip, #16]
 101e9d8:	ed911b04 	vldr	d1, [r1, #16]
 101e9dc:	ed8c2b06 	vstr	d2, [ip, #24]
 101e9e0:	ed912b06 	vldr	d2, [r1, #24]
 101e9e4:	ed8c6b08 	vstr	d6, [ip, #32]
 101e9e8:	ed916b48 	vldr	d6, [r1, #288]	; 0x120
 101e9ec:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 101e9f0:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 101e9f4:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 101e9f8:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 101e9fc:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 101ea00:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 101ea04:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 101ea08:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 101ea0c:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 101ea10:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 101ea14:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 101ea18:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 101ea1c:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 101ea20:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 101ea24:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 101ea28:	ed917b58 	vldr	d7, [r1, #352]	; 0x160
 101ea2c:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 101ea30:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 101ea34:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 101ea38:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 101ea3c:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 101ea40:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 101ea44:	e28cc080 	add	ip, ip, #128	; 0x80
 101ea48:	e2811080 	add	r1, r1, #128	; 0x80
 101ea4c:	e25aad05 	subs	sl, sl, #320	; 0x140
 101ea50:	aaffffa9 	bge	101e8fc <memcpy+0x1fc>
 101ea54:	ed8c3b00 	vstr	d3, [ip]
 101ea58:	ed913b00 	vldr	d3, [r1]
 101ea5c:	ed8c0b02 	vstr	d0, [ip, #8]
 101ea60:	ed910b02 	vldr	d0, [r1, #8]
 101ea64:	ed8c1b04 	vstr	d1, [ip, #16]
 101ea68:	ed911b04 	vldr	d1, [r1, #16]
 101ea6c:	ed8c2b06 	vstr	d2, [ip, #24]
 101ea70:	ed912b06 	vldr	d2, [r1, #24]
 101ea74:	ed8c3b08 	vstr	d3, [ip, #32]
 101ea78:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 101ea7c:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 101ea80:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 101ea84:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 101ea88:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 101ea8c:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 101ea90:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 101ea94:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 101ea98:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 101ea9c:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 101eaa0:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 101eaa4:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 101eaa8:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 101eaac:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 101eab0:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 101eab4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 101eab8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 101eabc:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 101eac0:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 101eac4:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 101eac8:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 101eacc:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 101ead0:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 101ead4:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 101ead8:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 101eadc:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 101eae0:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 101eae4:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 101eae8:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 101eaec:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 101eaf0:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 101eaf4:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 101eaf8:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 101eafc:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 101eb00:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 101eb04:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 101eb08:	e28110c0 	add	r1, r1, #192	; 0xc0
 101eb0c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 101eb10:	ed8c6b00 	vstr	d6, [ip]
 101eb14:	ed916b00 	vldr	d6, [r1]
 101eb18:	ed8c0b02 	vstr	d0, [ip, #8]
 101eb1c:	ed910b02 	vldr	d0, [r1, #8]
 101eb20:	ed8c1b04 	vstr	d1, [ip, #16]
 101eb24:	ed911b04 	vldr	d1, [r1, #16]
 101eb28:	ed8c2b06 	vstr	d2, [ip, #24]
 101eb2c:	ed912b06 	vldr	d2, [r1, #24]
 101eb30:	ed8c6b08 	vstr	d6, [ip, #32]
 101eb34:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 101eb38:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 101eb3c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 101eb40:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 101eb44:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 101eb48:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 101eb4c:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 101eb50:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 101eb54:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 101eb58:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 101eb5c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 101eb60:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 101eb64:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 101eb68:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 101eb6c:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 101eb70:	e2811060 	add	r1, r1, #96	; 0x60
 101eb74:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 101eb78:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 101eb7c:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 101eb80:	e28cc080 	add	ip, ip, #128	; 0x80
 101eb84:	e28aad05 	add	sl, sl, #320	; 0x140
 101eb88:	eaffff1d 	b	101e804 <memcpy+0x104>
 101eb8c:	f5d1f000 	pld	[r1]
 101eb90:	f5d1f040 	pld	[r1, #64]	; 0x40
 101eb94:	e1b0ae8c 	lsls	sl, ip, #29
 101eb98:	f5d1f080 	pld	[r1, #128]	; 0x80
 101eb9c:	0a000008 	beq	101ebc4 <memcpy+0x4c4>
 101eba0:	e27aa000 	rsbs	sl, sl, #0
 101eba4:	e0422eaa 	sub	r2, r2, sl, lsr #29
 101eba8:	44913004 	ldrmi	r3, [r1], #4
 101ebac:	448c3004 	strmi	r3, [ip], #4
 101ebb0:	e1b0a10a 	lsls	sl, sl, #2
 101ebb4:	14d13001 	ldrbne	r3, [r1], #1
 101ebb8:	20d1a0b2 	ldrhcs	sl, [r1], #2
 101ebbc:	14cc3001 	strbne	r3, [ip], #1
 101ebc0:	20cca0b2 	strhcs	sl, [ip], #2
 101ebc4:	f5d1f0c0 	pld	[r1, #192]	; 0xc0
 101ebc8:	e2522040 	subs	r2, r2, #64	; 0x40
 101ebcc:	449da020 	ldrmi	sl, [sp], #32
 101ebd0:	4afffecd 	bmi	101e70c <memcpy+0xc>
 101ebd4:	f5d1f100 	pld	[r1, #256]	; 0x100
 101ebd8:	e2411004 	sub	r1, r1, #4
 101ebdc:	e24cc008 	sub	ip, ip, #8
 101ebe0:	e252a040 	subs	sl, r2, #64	; 0x40
 101ebe4:	e5912004 	ldr	r2, [r1, #4]
 101ebe8:	e5913008 	ldr	r3, [r1, #8]
 101ebec:	e1cd40f8 	strd	r4, [sp, #8]
 101ebf0:	e591400c 	ldr	r4, [r1, #12]
 101ebf4:	e5915010 	ldr	r5, [r1, #16]
 101ebf8:	e1cd61f0 	strd	r6, [sp, #16]
 101ebfc:	e5916014 	ldr	r6, [r1, #20]
 101ec00:	e5917018 	ldr	r7, [r1, #24]
 101ec04:	e1cd81f8 	strd	r8, [sp, #24]
 101ec08:	e591801c 	ldr	r8, [r1, #28]
 101ec0c:	e5b19020 	ldr	r9, [r1, #32]!
 101ec10:	ea000018 	b	101ec78 <memcpy+0x578>
 101ec14:	e1a00000 	nop			; (mov r0, r0)
 101ec18:	e1a00000 	nop			; (mov r0, r0)
 101ec1c:	e1a00000 	nop			; (mov r0, r0)
 101ec20:	e1a00000 	nop			; (mov r0, r0)
 101ec24:	e1a00000 	nop			; (mov r0, r0)
 101ec28:	e1a00000 	nop			; (mov r0, r0)
 101ec2c:	e1a00000 	nop			; (mov r0, r0)
 101ec30:	e1a00000 	nop			; (mov r0, r0)
 101ec34:	e1a00000 	nop			; (mov r0, r0)
 101ec38:	e1a00000 	nop			; (mov r0, r0)
 101ec3c:	e1a00000 	nop			; (mov r0, r0)
 101ec40:	f5d1f124 	pld	[r1, #292]	; 0x124
 101ec44:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 101ec48:	e5912024 	ldr	r2, [r1, #36]	; 0x24
 101ec4c:	e5913028 	ldr	r3, [r1, #40]	; 0x28
 101ec50:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 101ec54:	e591402c 	ldr	r4, [r1, #44]	; 0x2c
 101ec58:	e5915030 	ldr	r5, [r1, #48]	; 0x30
 101ec5c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 101ec60:	e5916034 	ldr	r6, [r1, #52]	; 0x34
 101ec64:	e5917038 	ldr	r7, [r1, #56]	; 0x38
 101ec68:	e1ec84f0 	strd	r8, [ip, #64]!	; 0x40
 101ec6c:	e591803c 	ldr	r8, [r1, #60]	; 0x3c
 101ec70:	e5b19040 	ldr	r9, [r1, #64]!	; 0x40
 101ec74:	e25aa040 	subs	sl, sl, #64	; 0x40
 101ec78:	e1cc20f8 	strd	r2, [ip, #8]
 101ec7c:	e5912004 	ldr	r2, [r1, #4]
 101ec80:	e5913008 	ldr	r3, [r1, #8]
 101ec84:	e1cc41f0 	strd	r4, [ip, #16]
 101ec88:	e591400c 	ldr	r4, [r1, #12]
 101ec8c:	e5915010 	ldr	r5, [r1, #16]
 101ec90:	e1cc61f8 	strd	r6, [ip, #24]
 101ec94:	e5916014 	ldr	r6, [r1, #20]
 101ec98:	e5917018 	ldr	r7, [r1, #24]
 101ec9c:	e1cc82f0 	strd	r8, [ip, #32]
 101eca0:	e591801c 	ldr	r8, [r1, #28]
 101eca4:	e5919020 	ldr	r9, [r1, #32]
 101eca8:	2affffe4 	bcs	101ec40 <memcpy+0x540>
 101ecac:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 101ecb0:	e2811024 	add	r1, r1, #36	; 0x24
 101ecb4:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 101ecb8:	e1cd40d8 	ldrd	r4, [sp, #8]
 101ecbc:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 101ecc0:	e1cd61d0 	ldrd	r6, [sp, #16]
 101ecc4:	e1cc84f0 	strd	r8, [ip, #64]	; 0x40
 101ecc8:	e1cd81d8 	ldrd	r8, [sp, #24]
 101eccc:	e28cc048 	add	ip, ip, #72	; 0x48
 101ecd0:	e21a203f 	ands	r2, sl, #63	; 0x3f
 101ecd4:	e49da020 	ldr	sl, [sp], #32
 101ecd8:	1afffe8b 	bne	101e70c <memcpy+0xc>
 101ecdc:	e12fff1e 	bx	lr

0101ece0 <memmove>:
 101ece0:	4288      	cmp	r0, r1
 101ece2:	b4f0      	push	{r4, r5, r6, r7}
 101ece4:	d90d      	bls.n	101ed02 <memmove+0x22>
 101ece6:	188b      	adds	r3, r1, r2
 101ece8:	4283      	cmp	r3, r0
 101ecea:	d90a      	bls.n	101ed02 <memmove+0x22>
 101ecec:	1884      	adds	r4, r0, r2
 101ecee:	b132      	cbz	r2, 101ecfe <memmove+0x1e>
 101ecf0:	4622      	mov	r2, r4
 101ecf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 101ecf6:	4299      	cmp	r1, r3
 101ecf8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 101ecfc:	d1f9      	bne.n	101ecf2 <memmove+0x12>
 101ecfe:	bcf0      	pop	{r4, r5, r6, r7}
 101ed00:	4770      	bx	lr
 101ed02:	2a0f      	cmp	r2, #15
 101ed04:	d80e      	bhi.n	101ed24 <memmove+0x44>
 101ed06:	4603      	mov	r3, r0
 101ed08:	1e54      	subs	r4, r2, #1
 101ed0a:	2a00      	cmp	r2, #0
 101ed0c:	d0f7      	beq.n	101ecfe <memmove+0x1e>
 101ed0e:	3401      	adds	r4, #1
 101ed10:	3b01      	subs	r3, #1
 101ed12:	440c      	add	r4, r1
 101ed14:	f811 2b01 	ldrb.w	r2, [r1], #1
 101ed18:	42a1      	cmp	r1, r4
 101ed1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 101ed1e:	d1f9      	bne.n	101ed14 <memmove+0x34>
 101ed20:	bcf0      	pop	{r4, r5, r6, r7}
 101ed22:	4770      	bx	lr
 101ed24:	ea40 0301 	orr.w	r3, r0, r1
 101ed28:	079b      	lsls	r3, r3, #30
 101ed2a:	d13d      	bne.n	101eda8 <memmove+0xc8>
 101ed2c:	f1a2 0510 	sub.w	r5, r2, #16
 101ed30:	f101 0420 	add.w	r4, r1, #32
 101ed34:	f101 0610 	add.w	r6, r1, #16
 101ed38:	f100 0710 	add.w	r7, r0, #16
 101ed3c:	092d      	lsrs	r5, r5, #4
 101ed3e:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 101ed42:	f856 3c10 	ldr.w	r3, [r6, #-16]
 101ed46:	3610      	adds	r6, #16
 101ed48:	3710      	adds	r7, #16
 101ed4a:	f847 3c20 	str.w	r3, [r7, #-32]
 101ed4e:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 101ed52:	f847 3c1c 	str.w	r3, [r7, #-28]
 101ed56:	f856 3c18 	ldr.w	r3, [r6, #-24]
 101ed5a:	f847 3c18 	str.w	r3, [r7, #-24]
 101ed5e:	f856 3c14 	ldr.w	r3, [r6, #-20]
 101ed62:	42a6      	cmp	r6, r4
 101ed64:	f847 3c14 	str.w	r3, [r7, #-20]
 101ed68:	d1eb      	bne.n	101ed42 <memmove+0x62>
 101ed6a:	1c6b      	adds	r3, r5, #1
 101ed6c:	f012 0f0c 	tst.w	r2, #12
 101ed70:	f002 050f 	and.w	r5, r2, #15
 101ed74:	ea4f 1303 	mov.w	r3, r3, lsl #4
 101ed78:	4419      	add	r1, r3
 101ed7a:	bf08      	it	eq
 101ed7c:	462a      	moveq	r2, r5
 101ed7e:	4403      	add	r3, r0
 101ed80:	d0c2      	beq.n	101ed08 <memmove+0x28>
 101ed82:	1f1f      	subs	r7, r3, #4
 101ed84:	460e      	mov	r6, r1
 101ed86:	f856 cb04 	ldr.w	ip, [r6], #4
 101ed8a:	1bac      	subs	r4, r5, r6
 101ed8c:	440c      	add	r4, r1
 101ed8e:	f847 cf04 	str.w	ip, [r7, #4]!
 101ed92:	2c03      	cmp	r4, #3
 101ed94:	d8f7      	bhi.n	101ed86 <memmove+0xa6>
 101ed96:	1f2c      	subs	r4, r5, #4
 101ed98:	f002 0203 	and.w	r2, r2, #3
 101ed9c:	f024 0403 	bic.w	r4, r4, #3
 101eda0:	3404      	adds	r4, #4
 101eda2:	4423      	add	r3, r4
 101eda4:	4421      	add	r1, r4
 101eda6:	e7af      	b.n	101ed08 <memmove+0x28>
 101eda8:	1e54      	subs	r4, r2, #1
 101edaa:	4603      	mov	r3, r0
 101edac:	e7af      	b.n	101ed0e <memmove+0x2e>
 101edae:	bf00      	nop

0101edb0 <memset>:
 101edb0:	b4f0      	push	{r4, r5, r6, r7}
 101edb2:	0786      	lsls	r6, r0, #30
 101edb4:	d046      	beq.n	101ee44 <memset+0x94>
 101edb6:	1e54      	subs	r4, r2, #1
 101edb8:	2a00      	cmp	r2, #0
 101edba:	d03c      	beq.n	101ee36 <memset+0x86>
 101edbc:	b2ca      	uxtb	r2, r1
 101edbe:	4603      	mov	r3, r0
 101edc0:	e002      	b.n	101edc8 <memset+0x18>
 101edc2:	f114 34ff 	adds.w	r4, r4, #4294967295
 101edc6:	d336      	bcc.n	101ee36 <memset+0x86>
 101edc8:	f803 2b01 	strb.w	r2, [r3], #1
 101edcc:	079d      	lsls	r5, r3, #30
 101edce:	d1f8      	bne.n	101edc2 <memset+0x12>
 101edd0:	2c03      	cmp	r4, #3
 101edd2:	d929      	bls.n	101ee28 <memset+0x78>
 101edd4:	b2cd      	uxtb	r5, r1
 101edd6:	2c0f      	cmp	r4, #15
 101edd8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 101eddc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 101ede0:	d933      	bls.n	101ee4a <memset+0x9a>
 101ede2:	f1a4 0610 	sub.w	r6, r4, #16
 101ede6:	f103 0720 	add.w	r7, r3, #32
 101edea:	f103 0210 	add.w	r2, r3, #16
 101edee:	0936      	lsrs	r6, r6, #4
 101edf0:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 101edf4:	e942 5504 	strd	r5, r5, [r2, #-16]
 101edf8:	e942 5502 	strd	r5, r5, [r2, #-8]
 101edfc:	3210      	adds	r2, #16
 101edfe:	42ba      	cmp	r2, r7
 101ee00:	d1f8      	bne.n	101edf4 <memset+0x44>
 101ee02:	1c72      	adds	r2, r6, #1
 101ee04:	f014 0f0c 	tst.w	r4, #12
 101ee08:	f004 060f 	and.w	r6, r4, #15
 101ee0c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 101ee10:	d013      	beq.n	101ee3a <memset+0x8a>
 101ee12:	1f33      	subs	r3, r6, #4
 101ee14:	f023 0303 	bic.w	r3, r3, #3
 101ee18:	3304      	adds	r3, #4
 101ee1a:	4413      	add	r3, r2
 101ee1c:	f842 5b04 	str.w	r5, [r2], #4
 101ee20:	4293      	cmp	r3, r2
 101ee22:	d1fb      	bne.n	101ee1c <memset+0x6c>
 101ee24:	f006 0403 	and.w	r4, r6, #3
 101ee28:	b12c      	cbz	r4, 101ee36 <memset+0x86>
 101ee2a:	b2c9      	uxtb	r1, r1
 101ee2c:	441c      	add	r4, r3
 101ee2e:	f803 1b01 	strb.w	r1, [r3], #1
 101ee32:	429c      	cmp	r4, r3
 101ee34:	d1fb      	bne.n	101ee2e <memset+0x7e>
 101ee36:	bcf0      	pop	{r4, r5, r6, r7}
 101ee38:	4770      	bx	lr
 101ee3a:	4634      	mov	r4, r6
 101ee3c:	4613      	mov	r3, r2
 101ee3e:	2c00      	cmp	r4, #0
 101ee40:	d1f3      	bne.n	101ee2a <memset+0x7a>
 101ee42:	e7f8      	b.n	101ee36 <memset+0x86>
 101ee44:	4614      	mov	r4, r2
 101ee46:	4603      	mov	r3, r0
 101ee48:	e7c2      	b.n	101edd0 <memset+0x20>
 101ee4a:	461a      	mov	r2, r3
 101ee4c:	4626      	mov	r6, r4
 101ee4e:	e7e0      	b.n	101ee12 <memset+0x62>

0101ee50 <__malloc_lock>:
 101ee50:	4770      	bx	lr
 101ee52:	bf00      	nop

0101ee54 <__malloc_unlock>:
 101ee54:	4770      	bx	lr
 101ee56:	bf00      	nop

0101ee58 <mallinfo>:
 101ee58:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ee5c:	f2c0 1306 	movt	r3, #262	; 0x106
 101ee60:	b510      	push	{r4, lr}
 101ee62:	4604      	mov	r4, r0
 101ee64:	6819      	ldr	r1, [r3, #0]
 101ee66:	f006 fca1 	bl	10257ac <_mallinfo_r>
 101ee6a:	4620      	mov	r0, r4
 101ee6c:	bd10      	pop	{r4, pc}
 101ee6e:	bf00      	nop

0101ee70 <malloc_stats>:
 101ee70:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ee74:	f2c0 1306 	movt	r3, #262	; 0x106
 101ee78:	6818      	ldr	r0, [r3, #0]
 101ee7a:	f006 bce3 	b.w	1025844 <_malloc_stats_r>
 101ee7e:	bf00      	nop

0101ee80 <mallopt>:
 101ee80:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ee84:	f2c0 1306 	movt	r3, #262	; 0x106
 101ee88:	460a      	mov	r2, r1
 101ee8a:	4601      	mov	r1, r0
 101ee8c:	6818      	ldr	r0, [r3, #0]
 101ee8e:	f006 bca7 	b.w	10257e0 <_mallopt_r>
 101ee92:	bf00      	nop

0101ee94 <_mstats_r>:
 101ee94:	b510      	push	{r4, lr}
 101ee96:	460a      	mov	r2, r1
 101ee98:	4604      	mov	r4, r0
 101ee9a:	f64d 21fc 	movw	r1, #56060	; 0xdafc
 101ee9e:	68c0      	ldr	r0, [r0, #12]
 101eea0:	f2c0 1106 	movt	r1, #262	; 0x106
 101eea4:	f006 f826 	bl	1024ef4 <fiprintf>
 101eea8:	4620      	mov	r0, r4
 101eeaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 101eeae:	f006 bcc9 	b.w	1025844 <_malloc_stats_r>
 101eeb2:	bf00      	nop

0101eeb4 <mstats>:
 101eeb4:	f24e 0380 	movw	r3, #57472	; 0xe080
 101eeb8:	f2c0 1306 	movt	r3, #262	; 0x106
 101eebc:	b510      	push	{r4, lr}
 101eebe:	4602      	mov	r2, r0
 101eec0:	681c      	ldr	r4, [r3, #0]
 101eec2:	f64d 21fc 	movw	r1, #56060	; 0xdafc
 101eec6:	f2c0 1106 	movt	r1, #262	; 0x106
 101eeca:	68e0      	ldr	r0, [r4, #12]
 101eecc:	f006 f812 	bl	1024ef4 <fiprintf>
 101eed0:	4620      	mov	r0, r4
 101eed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 101eed6:	f006 bcb5 	b.w	1025844 <_malloc_stats_r>
 101eeda:	bf00      	nop

0101eedc <_printf_r>:
 101eedc:	b40e      	push	{r1, r2, r3}
 101eede:	b510      	push	{r4, lr}
 101eee0:	b083      	sub	sp, #12
 101eee2:	ac05      	add	r4, sp, #20
 101eee4:	6881      	ldr	r1, [r0, #8]
 101eee6:	f854 2b04 	ldr.w	r2, [r4], #4
 101eeea:	4623      	mov	r3, r4
 101eeec:	9401      	str	r4, [sp, #4]
 101eeee:	f002 fe2b 	bl	1021b48 <_vfprintf_r>
 101eef2:	b003      	add	sp, #12
 101eef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 101eef8:	b003      	add	sp, #12
 101eefa:	4770      	bx	lr

0101eefc <printf>:
 101eefc:	b40f      	push	{r0, r1, r2, r3}
 101eefe:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ef02:	b510      	push	{r4, lr}
 101ef04:	b082      	sub	sp, #8
 101ef06:	ac04      	add	r4, sp, #16
 101ef08:	f2c0 1306 	movt	r3, #262	; 0x106
 101ef0c:	f854 2b04 	ldr.w	r2, [r4], #4
 101ef10:	6818      	ldr	r0, [r3, #0]
 101ef12:	4623      	mov	r3, r4
 101ef14:	9401      	str	r4, [sp, #4]
 101ef16:	6881      	ldr	r1, [r0, #8]
 101ef18:	f002 fe16 	bl	1021b48 <_vfprintf_r>
 101ef1c:	b002      	add	sp, #8
 101ef1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 101ef22:	b004      	add	sp, #16
 101ef24:	4770      	bx	lr
 101ef26:	bf00      	nop

0101ef28 <_puts_r>:
 101ef28:	b530      	push	{r4, r5, lr}
 101ef2a:	4605      	mov	r5, r0
 101ef2c:	b089      	sub	sp, #36	; 0x24
 101ef2e:	4608      	mov	r0, r1
 101ef30:	460c      	mov	r4, r1
 101ef32:	f000 fe65 	bl	101fc00 <strlen>
 101ef36:	6baa      	ldr	r2, [r5, #56]	; 0x38
 101ef38:	f24b 4338 	movw	r3, #46136	; 0xb438
 101ef3c:	9404      	str	r4, [sp, #16]
 101ef3e:	f2c0 1306 	movt	r3, #262	; 0x106
 101ef42:	68ac      	ldr	r4, [r5, #8]
 101ef44:	9306      	str	r3, [sp, #24]
 101ef46:	2302      	movs	r3, #2
 101ef48:	1c41      	adds	r1, r0, #1
 101ef4a:	9005      	str	r0, [sp, #20]
 101ef4c:	9103      	str	r1, [sp, #12]
 101ef4e:	2001      	movs	r0, #1
 101ef50:	a904      	add	r1, sp, #16
 101ef52:	9007      	str	r0, [sp, #28]
 101ef54:	e9cd 1301 	strd	r1, r3, [sp, #4]
 101ef58:	b1b2      	cbz	r2, 101ef88 <_puts_r+0x60>
 101ef5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 101ef5e:	049a      	lsls	r2, r3, #18
 101ef60:	d406      	bmi.n	101ef70 <_puts_r+0x48>
 101ef62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 101ef64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 101ef68:	81a3      	strh	r3, [r4, #12]
 101ef6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 101ef6e:	6662      	str	r2, [r4, #100]	; 0x64
 101ef70:	4621      	mov	r1, r4
 101ef72:	4628      	mov	r0, r5
 101ef74:	aa01      	add	r2, sp, #4
 101ef76:	f006 f921 	bl	10251bc <__sfvwrite_r>
 101ef7a:	2800      	cmp	r0, #0
 101ef7c:	bf14      	ite	ne
 101ef7e:	f04f 30ff 	movne.w	r0, #4294967295
 101ef82:	200a      	moveq	r0, #10
 101ef84:	b009      	add	sp, #36	; 0x24
 101ef86:	bd30      	pop	{r4, r5, pc}
 101ef88:	4628      	mov	r0, r5
 101ef8a:	f005 ff7f 	bl	1024e8c <__sinit>
 101ef8e:	e7e4      	b.n	101ef5a <_puts_r+0x32>

0101ef90 <puts>:
 101ef90:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ef94:	f2c0 1306 	movt	r3, #262	; 0x106
 101ef98:	4601      	mov	r1, r0
 101ef9a:	6818      	ldr	r0, [r3, #0]
 101ef9c:	f7ff bfc4 	b.w	101ef28 <_puts_r>

0101efa0 <qsort>:
 101efa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101efa4:	b089      	sub	sp, #36	; 0x24
 101efa6:	4680      	mov	r8, r0
 101efa8:	460f      	mov	r7, r1
 101efaa:	469a      	mov	sl, r3
 101efac:	9200      	str	r2, [sp, #0]
 101efae:	0892      	lsrs	r2, r2, #2
 101efb0:	9203      	str	r2, [sp, #12]
 101efb2:	9a00      	ldr	r2, [sp, #0]
 101efb4:	ea48 0302 	orr.w	r3, r8, r2
 101efb8:	079b      	lsls	r3, r3, #30
 101efba:	bf18      	it	ne
 101efbc:	f04f 0b02 	movne.w	fp, #2
 101efc0:	d104      	bne.n	101efcc <qsort+0x2c>
 101efc2:	f1b2 0b04 	subs.w	fp, r2, #4
 101efc6:	bf18      	it	ne
 101efc8:	f04f 0b01 	movne.w	fp, #1
 101efcc:	2f06      	cmp	r7, #6
 101efce:	f240 824c 	bls.w	101f46a <qsort+0x4ca>
 101efd2:	9a00      	ldr	r2, [sp, #0]
 101efd4:	1e7b      	subs	r3, r7, #1
 101efd6:	087c      	lsrs	r4, r7, #1
 101efd8:	2f07      	cmp	r7, #7
 101efda:	fb02 f303 	mul.w	r3, r2, r3
 101efde:	fb02 8404 	mla	r4, r2, r4, r8
 101efe2:	eb08 0903 	add.w	r9, r8, r3
 101efe6:	9306      	str	r3, [sp, #24]
 101efe8:	d010      	beq.n	101f00c <qsort+0x6c>
 101efea:	2f28      	cmp	r7, #40	; 0x28
 101efec:	bf9c      	itt	ls
 101efee:	464d      	movls	r5, r9
 101eff0:	4646      	movls	r6, r8
 101eff2:	f200 81a2 	bhi.w	101f33a <qsort+0x39a>
 101eff6:	4621      	mov	r1, r4
 101eff8:	4630      	mov	r0, r6
 101effa:	47d0      	blx	sl
 101effc:	4629      	mov	r1, r5
 101effe:	2800      	cmp	r0, #0
 101f000:	4620      	mov	r0, r4
 101f002:	f2c0 817e 	blt.w	101f302 <qsort+0x362>
 101f006:	47d0      	blx	sl
 101f008:	2800      	cmp	r0, #0
 101f00a:	dd52      	ble.n	101f0b2 <qsort+0x112>
 101f00c:	f1bb 0f00 	cmp.w	fp, #0
 101f010:	d159      	bne.n	101f0c6 <qsort+0x126>
 101f012:	f8d8 2000 	ldr.w	r2, [r8]
 101f016:	6821      	ldr	r1, [r4, #0]
 101f018:	9b00      	ldr	r3, [sp, #0]
 101f01a:	f8c8 1000 	str.w	r1, [r8]
 101f01e:	4443      	add	r3, r8
 101f020:	6022      	str	r2, [r4, #0]
 101f022:	9305      	str	r3, [sp, #20]
 101f024:	9b05      	ldr	r3, [sp, #20]
 101f026:	4599      	cmp	r9, r3
 101f028:	9307      	str	r3, [sp, #28]
 101f02a:	d362      	bcc.n	101f0f2 <qsort+0x152>
 101f02c:	461d      	mov	r5, r3
 101f02e:	9304      	str	r3, [sp, #16]
 101f030:	2300      	movs	r3, #0
 101f032:	9301      	str	r3, [sp, #4]
 101f034:	9b00      	ldr	r3, [sp, #0]
 101f036:	464c      	mov	r4, r9
 101f038:	425f      	negs	r7, r3
 101f03a:	4641      	mov	r1, r8
 101f03c:	4628      	mov	r0, r5
 101f03e:	47d0      	blx	sl
 101f040:	462e      	mov	r6, r5
 101f042:	2800      	cmp	r0, #0
 101f044:	f340 80f7 	ble.w	101f236 <qsort+0x296>
 101f048:	45a9      	cmp	r9, r5
 101f04a:	f0c0 80b9 	bcc.w	101f1c0 <qsort+0x220>
 101f04e:	4653      	mov	r3, sl
 101f050:	465e      	mov	r6, fp
 101f052:	46a2      	mov	sl, r4
 101f054:	9502      	str	r5, [sp, #8]
 101f056:	f8dd b004 	ldr.w	fp, [sp, #4]
 101f05a:	461c      	mov	r4, r3
 101f05c:	e00e      	b.n	101f07c <qsort+0xdc>
 101f05e:	f8d9 3000 	ldr.w	r3, [r9]
 101f062:	f8da 1000 	ldr.w	r1, [sl]
 101f066:	f8c9 1000 	str.w	r1, [r9]
 101f06a:	f8ca 3000 	str.w	r3, [sl]
 101f06e:	44ba      	add	sl, r7
 101f070:	f04f 0b01 	mov.w	fp, #1
 101f074:	44b9      	add	r9, r7
 101f076:	454d      	cmp	r5, r9
 101f078:	f200 8264 	bhi.w	101f544 <qsort+0x5a4>
 101f07c:	4641      	mov	r1, r8
 101f07e:	4648      	mov	r0, r9
 101f080:	47a0      	blx	r4
 101f082:	2800      	cmp	r0, #0
 101f084:	f2c0 8084 	blt.w	101f190 <qsort+0x1f0>
 101f088:	d1f4      	bne.n	101f074 <qsort+0xd4>
 101f08a:	2e00      	cmp	r6, #0
 101f08c:	d0e7      	beq.n	101f05e <qsort+0xbe>
 101f08e:	2e01      	cmp	r6, #1
 101f090:	d070      	beq.n	101f174 <qsort+0x1d4>
 101f092:	9b00      	ldr	r3, [sp, #0]
 101f094:	4651      	mov	r1, sl
 101f096:	eb09 0e03 	add.w	lr, r9, r3
 101f09a:	464b      	mov	r3, r9
 101f09c:	780a      	ldrb	r2, [r1, #0]
 101f09e:	7818      	ldrb	r0, [r3, #0]
 101f0a0:	f803 2b01 	strb.w	r2, [r3], #1
 101f0a4:	ebae 0203 	sub.w	r2, lr, r3
 101f0a8:	2a00      	cmp	r2, #0
 101f0aa:	f801 0b01 	strb.w	r0, [r1], #1
 101f0ae:	dcf5      	bgt.n	101f09c <qsort+0xfc>
 101f0b0:	e7dd      	b.n	101f06e <qsort+0xce>
 101f0b2:	4629      	mov	r1, r5
 101f0b4:	4630      	mov	r0, r6
 101f0b6:	47d0      	blx	sl
 101f0b8:	ea16 0420 	ands.w	r4, r6, r0, asr #32
 101f0bc:	bf38      	it	cc
 101f0be:	462c      	movcc	r4, r5
 101f0c0:	f1bb 0f00 	cmp.w	fp, #0
 101f0c4:	d0a5      	beq.n	101f012 <qsort+0x72>
 101f0c6:	f1bb 0f01 	cmp.w	fp, #1
 101f0ca:	f000 8188 	beq.w	101f3de <qsort+0x43e>
 101f0ce:	9b00      	ldr	r3, [sp, #0]
 101f0d0:	4642      	mov	r2, r8
 101f0d2:	eb08 0003 	add.w	r0, r8, r3
 101f0d6:	9005      	str	r0, [sp, #20]
 101f0d8:	7823      	ldrb	r3, [r4, #0]
 101f0da:	7811      	ldrb	r1, [r2, #0]
 101f0dc:	f802 3b01 	strb.w	r3, [r2], #1
 101f0e0:	1a83      	subs	r3, r0, r2
 101f0e2:	2b00      	cmp	r3, #0
 101f0e4:	f804 1b01 	strb.w	r1, [r4], #1
 101f0e8:	dcf6      	bgt.n	101f0d8 <qsort+0x138>
 101f0ea:	9b05      	ldr	r3, [sp, #20]
 101f0ec:	4599      	cmp	r9, r3
 101f0ee:	9307      	str	r3, [sp, #28]
 101f0f0:	d29c      	bcs.n	101f02c <qsort+0x8c>
 101f0f2:	9b00      	ldr	r3, [sp, #0]
 101f0f4:	fb03 8507 	mla	r5, r3, r7, r8
 101f0f8:	9b05      	ldr	r3, [sp, #20]
 101f0fa:	42ab      	cmp	r3, r5
 101f0fc:	d237      	bcs.n	101f16e <qsort+0x1ce>
 101f0fe:	9b00      	ldr	r3, [sp, #0]
 101f100:	465f      	mov	r7, fp
 101f102:	9501      	str	r5, [sp, #4]
 101f104:	425c      	negs	r4, r3
 101f106:	005e      	lsls	r6, r3, #1
 101f108:	46a1      	mov	r9, r4
 101f10a:	4654      	mov	r4, sl
 101f10c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 101f110:	45d0      	cmp	r8, sl
 101f112:	d227      	bcs.n	101f164 <qsort+0x1c4>
 101f114:	46d3      	mov	fp, sl
 101f116:	e008      	b.n	101f12a <qsort+0x18a>
 101f118:	f8db 3000 	ldr.w	r3, [fp]
 101f11c:	682a      	ldr	r2, [r5, #0]
 101f11e:	f8cb 2000 	str.w	r2, [fp]
 101f122:	602b      	str	r3, [r5, #0]
 101f124:	4545      	cmp	r5, r8
 101f126:	46ab      	mov	fp, r5
 101f128:	d91c      	bls.n	101f164 <qsort+0x1c4>
 101f12a:	eb0b 0509 	add.w	r5, fp, r9
 101f12e:	4659      	mov	r1, fp
 101f130:	4628      	mov	r0, r5
 101f132:	47a0      	blx	r4
 101f134:	2800      	cmp	r0, #0
 101f136:	dd15      	ble.n	101f164 <qsort+0x1c4>
 101f138:	2f00      	cmp	r7, #0
 101f13a:	d0ed      	beq.n	101f118 <qsort+0x178>
 101f13c:	2f01      	cmp	r7, #1
 101f13e:	bf1c      	itt	ne
 101f140:	19a8      	addne	r0, r5, r6
 101f142:	462b      	movne	r3, r5
 101f144:	f000 8184 	beq.w	101f450 <qsort+0x4b0>
 101f148:	781a      	ldrb	r2, [r3, #0]
 101f14a:	f89b 1000 	ldrb.w	r1, [fp]
 101f14e:	f80b 2b01 	strb.w	r2, [fp], #1
 101f152:	eba0 020b 	sub.w	r2, r0, fp
 101f156:	2a00      	cmp	r2, #0
 101f158:	f803 1b01 	strb.w	r1, [r3], #1
 101f15c:	dcf4      	bgt.n	101f148 <qsort+0x1a8>
 101f15e:	4545      	cmp	r5, r8
 101f160:	46ab      	mov	fp, r5
 101f162:	d8e2      	bhi.n	101f12a <qsort+0x18a>
 101f164:	9b00      	ldr	r3, [sp, #0]
 101f166:	449a      	add	sl, r3
 101f168:	9b01      	ldr	r3, [sp, #4]
 101f16a:	459a      	cmp	sl, r3
 101f16c:	d3d0      	bcc.n	101f110 <qsort+0x170>
 101f16e:	b009      	add	sp, #36	; 0x24
 101f170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101f174:	9b03      	ldr	r3, [sp, #12]
 101f176:	46d4      	mov	ip, sl
 101f178:	4648      	mov	r0, r9
 101f17a:	6802      	ldr	r2, [r0, #0]
 101f17c:	3b01      	subs	r3, #1
 101f17e:	f8dc 1000 	ldr.w	r1, [ip]
 101f182:	2b00      	cmp	r3, #0
 101f184:	f840 1b04 	str.w	r1, [r0], #4
 101f188:	f84c 2b04 	str.w	r2, [ip], #4
 101f18c:	dcf5      	bgt.n	101f17a <qsort+0x1da>
 101f18e:	e76e      	b.n	101f06e <qsort+0xce>
 101f190:	4623      	mov	r3, r4
 101f192:	46b3      	mov	fp, r6
 101f194:	4654      	mov	r4, sl
 101f196:	9e02      	ldr	r6, [sp, #8]
 101f198:	469a      	mov	sl, r3
 101f19a:	f1bb 0f00 	cmp.w	fp, #0
 101f19e:	d13a      	bne.n	101f216 <qsort+0x276>
 101f1a0:	9b00      	ldr	r3, [sp, #0]
 101f1a2:	6829      	ldr	r1, [r5, #0]
 101f1a4:	f8d9 0000 	ldr.w	r0, [r9]
 101f1a8:	195a      	adds	r2, r3, r5
 101f1aa:	6028      	str	r0, [r5, #0]
 101f1ac:	f8c9 1000 	str.w	r1, [r9]
 101f1b0:	44b9      	add	r9, r7
 101f1b2:	4616      	mov	r6, r2
 101f1b4:	2301      	movs	r3, #1
 101f1b6:	9301      	str	r3, [sp, #4]
 101f1b8:	454a      	cmp	r2, r9
 101f1ba:	4615      	mov	r5, r2
 101f1bc:	f67f af3d 	bls.w	101f03a <qsort+0x9a>
 101f1c0:	9b06      	ldr	r3, [sp, #24]
 101f1c2:	9a00      	ldr	r2, [sp, #0]
 101f1c4:	4413      	add	r3, r2
 101f1c6:	461d      	mov	r5, r3
 101f1c8:	9b01      	ldr	r3, [sp, #4]
 101f1ca:	4445      	add	r5, r8
 101f1cc:	2b00      	cmp	r3, #0
 101f1ce:	d093      	beq.n	101f0f8 <qsort+0x158>
 101f1d0:	9b04      	ldr	r3, [sp, #16]
 101f1d2:	1b2a      	subs	r2, r5, r4
 101f1d4:	eba4 0409 	sub.w	r4, r4, r9
 101f1d8:	1af0      	subs	r0, r6, r3
 101f1da:	eba3 0c08 	sub.w	ip, r3, r8
 101f1de:	9b00      	ldr	r3, [sp, #0]
 101f1e0:	4584      	cmp	ip, r0
 101f1e2:	4667      	mov	r7, ip
 101f1e4:	eba2 0203 	sub.w	r2, r2, r3
 101f1e8:	bfa8      	it	ge
 101f1ea:	4607      	movge	r7, r0
 101f1ec:	42a2      	cmp	r2, r4
 101f1ee:	bf28      	it	cs
 101f1f0:	4622      	movcs	r2, r4
 101f1f2:	4611      	mov	r1, r2
 101f1f4:	2f00      	cmp	r7, #0
 101f1f6:	d159      	bne.n	101f2ac <qsort+0x30c>
 101f1f8:	2a00      	cmp	r2, #0
 101f1fa:	d171      	bne.n	101f2e0 <qsort+0x340>
 101f1fc:	9b00      	ldr	r3, [sp, #0]
 101f1fe:	4283      	cmp	r3, r0
 101f200:	d349      	bcc.n	101f296 <qsort+0x2f6>
 101f202:	9900      	ldr	r1, [sp, #0]
 101f204:	42a1      	cmp	r1, r4
 101f206:	d2b2      	bcs.n	101f16e <qsort+0x1ce>
 101f208:	4620      	mov	r0, r4
 101f20a:	eba5 0804 	sub.w	r8, r5, r4
 101f20e:	f7fd f8ef 	bl	101c3f0 <__udivsi3>
 101f212:	4607      	mov	r7, r0
 101f214:	e6cd      	b.n	101efb2 <qsort+0x12>
 101f216:	f1bb 0f01 	cmp.w	fp, #1
 101f21a:	d01e      	beq.n	101f25a <qsort+0x2ba>
 101f21c:	9b00      	ldr	r3, [sp, #0]
 101f21e:	4649      	mov	r1, r9
 101f220:	195a      	adds	r2, r3, r5
 101f222:	780b      	ldrb	r3, [r1, #0]
 101f224:	7830      	ldrb	r0, [r6, #0]
 101f226:	f806 3b01 	strb.w	r3, [r6], #1
 101f22a:	1b93      	subs	r3, r2, r6
 101f22c:	2b00      	cmp	r3, #0
 101f22e:	f801 0b01 	strb.w	r0, [r1], #1
 101f232:	dcf6      	bgt.n	101f222 <qsort+0x282>
 101f234:	e7bc      	b.n	101f1b0 <qsort+0x210>
 101f236:	d10c      	bne.n	101f252 <qsort+0x2b2>
 101f238:	f1bb 0f00 	cmp.w	fp, #0
 101f23c:	d11b      	bne.n	101f276 <qsort+0x2d6>
 101f23e:	9b04      	ldr	r3, [sp, #16]
 101f240:	9900      	ldr	r1, [sp, #0]
 101f242:	6828      	ldr	r0, [r5, #0]
 101f244:	681a      	ldr	r2, [r3, #0]
 101f246:	1859      	adds	r1, r3, r1
 101f248:	6018      	str	r0, [r3, #0]
 101f24a:	602a      	str	r2, [r5, #0]
 101f24c:	2301      	movs	r3, #1
 101f24e:	9104      	str	r1, [sp, #16]
 101f250:	9301      	str	r3, [sp, #4]
 101f252:	9b00      	ldr	r3, [sp, #0]
 101f254:	195a      	adds	r2, r3, r5
 101f256:	4616      	mov	r6, r2
 101f258:	e7ae      	b.n	101f1b8 <qsort+0x218>
 101f25a:	9a03      	ldr	r2, [sp, #12]
 101f25c:	4649      	mov	r1, r9
 101f25e:	6833      	ldr	r3, [r6, #0]
 101f260:	3a01      	subs	r2, #1
 101f262:	6808      	ldr	r0, [r1, #0]
 101f264:	2a00      	cmp	r2, #0
 101f266:	f846 0b04 	str.w	r0, [r6], #4
 101f26a:	f841 3b04 	str.w	r3, [r1], #4
 101f26e:	dcf6      	bgt.n	101f25e <qsort+0x2be>
 101f270:	9b00      	ldr	r3, [sp, #0]
 101f272:	195a      	adds	r2, r3, r5
 101f274:	e79c      	b.n	101f1b0 <qsort+0x210>
 101f276:	f1bb 0f01 	cmp.w	fp, #1
 101f27a:	d04e      	beq.n	101f31a <qsort+0x37a>
 101f27c:	9a04      	ldr	r2, [sp, #16]
 101f27e:	9b00      	ldr	r3, [sp, #0]
 101f280:	18d1      	adds	r1, r2, r3
 101f282:	7833      	ldrb	r3, [r6, #0]
 101f284:	7810      	ldrb	r0, [r2, #0]
 101f286:	f802 3b01 	strb.w	r3, [r2], #1
 101f28a:	1a8b      	subs	r3, r1, r2
 101f28c:	2b00      	cmp	r3, #0
 101f28e:	f806 0b01 	strb.w	r0, [r6], #1
 101f292:	dcf6      	bgt.n	101f282 <qsort+0x2e2>
 101f294:	e7da      	b.n	101f24c <qsort+0x2ac>
 101f296:	9e00      	ldr	r6, [sp, #0]
 101f298:	4631      	mov	r1, r6
 101f29a:	f7fd f8a9 	bl	101c3f0 <__udivsi3>
 101f29e:	4653      	mov	r3, sl
 101f2a0:	4632      	mov	r2, r6
 101f2a2:	4601      	mov	r1, r0
 101f2a4:	4640      	mov	r0, r8
 101f2a6:	f7ff fe7b 	bl	101efa0 <qsort>
 101f2aa:	e7aa      	b.n	101f202 <qsort+0x262>
 101f2ac:	f1bb 0f02 	cmp.w	fp, #2
 101f2b0:	eba6 0307 	sub.w	r3, r6, r7
 101f2b4:	bf04      	itt	eq
 101f2b6:	4447      	addeq	r7, r8
 101f2b8:	4642      	moveq	r2, r8
 101f2ba:	f040 809f 	bne.w	101f3fc <qsort+0x45c>
 101f2be:	f893 c000 	ldrb.w	ip, [r3]
 101f2c2:	f892 e000 	ldrb.w	lr, [r2]
 101f2c6:	f802 cb01 	strb.w	ip, [r2], #1
 101f2ca:	eba7 0c02 	sub.w	ip, r7, r2
 101f2ce:	f1bc 0f00 	cmp.w	ip, #0
 101f2d2:	f803 eb01 	strb.w	lr, [r3], #1
 101f2d6:	dcf2      	bgt.n	101f2be <qsort+0x31e>
 101f2d8:	2900      	cmp	r1, #0
 101f2da:	d08f      	beq.n	101f1fc <qsort+0x25c>
 101f2dc:	1a6b      	subs	r3, r5, r1
 101f2de:	e005      	b.n	101f2ec <qsort+0x34c>
 101f2e0:	f1bb 0f02 	cmp.w	fp, #2
 101f2e4:	eba5 0302 	sub.w	r3, r5, r2
 101f2e8:	f040 809c 	bne.w	101f424 <qsort+0x484>
 101f2ec:	1872      	adds	r2, r6, r1
 101f2ee:	7819      	ldrb	r1, [r3, #0]
 101f2f0:	7837      	ldrb	r7, [r6, #0]
 101f2f2:	f806 1b01 	strb.w	r1, [r6], #1
 101f2f6:	1b91      	subs	r1, r2, r6
 101f2f8:	2900      	cmp	r1, #0
 101f2fa:	f803 7b01 	strb.w	r7, [r3], #1
 101f2fe:	dcf6      	bgt.n	101f2ee <qsort+0x34e>
 101f300:	e77c      	b.n	101f1fc <qsort+0x25c>
 101f302:	47d0      	blx	sl
 101f304:	2800      	cmp	r0, #0
 101f306:	f6ff ae81 	blt.w	101f00c <qsort+0x6c>
 101f30a:	4629      	mov	r1, r5
 101f30c:	4630      	mov	r0, r6
 101f30e:	47d0      	blx	sl
 101f310:	ea15 0420 	ands.w	r4, r5, r0, asr #32
 101f314:	bf38      	it	cc
 101f316:	4634      	movcc	r4, r6
 101f318:	e678      	b.n	101f00c <qsort+0x6c>
 101f31a:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 101f31e:	680b      	ldr	r3, [r1, #0]
 101f320:	3a01      	subs	r2, #1
 101f322:	6830      	ldr	r0, [r6, #0]
 101f324:	2a00      	cmp	r2, #0
 101f326:	f841 0b04 	str.w	r0, [r1], #4
 101f32a:	f846 3b04 	str.w	r3, [r6], #4
 101f32e:	dcf6      	bgt.n	101f31e <qsort+0x37e>
 101f330:	9b04      	ldr	r3, [sp, #16]
 101f332:	9a00      	ldr	r2, [sp, #0]
 101f334:	4413      	add	r3, r2
 101f336:	4619      	mov	r1, r3
 101f338:	e788      	b.n	101f24c <qsort+0x2ac>
 101f33a:	08fd      	lsrs	r5, r7, #3
 101f33c:	4613      	mov	r3, r2
 101f33e:	4640      	mov	r0, r8
 101f340:	fb03 f305 	mul.w	r3, r3, r5
 101f344:	eb08 0603 	add.w	r6, r8, r3
 101f348:	18f5      	adds	r5, r6, r3
 101f34a:	4631      	mov	r1, r6
 101f34c:	9302      	str	r3, [sp, #8]
 101f34e:	005b      	lsls	r3, r3, #1
 101f350:	9304      	str	r3, [sp, #16]
 101f352:	47d0      	blx	sl
 101f354:	4629      	mov	r1, r5
 101f356:	2800      	cmp	r0, #0
 101f358:	4630      	mov	r0, r6
 101f35a:	db6e      	blt.n	101f43a <qsort+0x49a>
 101f35c:	47d0      	blx	sl
 101f35e:	2800      	cmp	r0, #0
 101f360:	dc06      	bgt.n	101f370 <qsort+0x3d0>
 101f362:	4629      	mov	r1, r5
 101f364:	4640      	mov	r0, r8
 101f366:	47d0      	blx	sl
 101f368:	ea18 0620 	ands.w	r6, r8, r0, asr #32
 101f36c:	bf38      	it	cc
 101f36e:	462e      	movcc	r6, r5
 101f370:	9a02      	ldr	r2, [sp, #8]
 101f372:	4621      	mov	r1, r4
 101f374:	1aa3      	subs	r3, r4, r2
 101f376:	18a5      	adds	r5, r4, r2
 101f378:	9301      	str	r3, [sp, #4]
 101f37a:	4618      	mov	r0, r3
 101f37c:	47d0      	blx	sl
 101f37e:	4629      	mov	r1, r5
 101f380:	2800      	cmp	r0, #0
 101f382:	4620      	mov	r0, r4
 101f384:	f2c0 80c0 	blt.w	101f508 <qsort+0x568>
 101f388:	47d0      	blx	sl
 101f38a:	2800      	cmp	r0, #0
 101f38c:	dc09      	bgt.n	101f3a2 <qsort+0x402>
 101f38e:	9c01      	ldr	r4, [sp, #4]
 101f390:	4629      	mov	r1, r5
 101f392:	4620      	mov	r0, r4
 101f394:	47d0      	blx	sl
 101f396:	4623      	mov	r3, r4
 101f398:	ea13 0320 	ands.w	r3, r3, r0, asr #32
 101f39c:	bf38      	it	cc
 101f39e:	462b      	movcc	r3, r5
 101f3a0:	461c      	mov	r4, r3
 101f3a2:	9b04      	ldr	r3, [sp, #16]
 101f3a4:	9a02      	ldr	r2, [sp, #8]
 101f3a6:	eba9 0303 	sub.w	r3, r9, r3
 101f3aa:	9301      	str	r3, [sp, #4]
 101f3ac:	4615      	mov	r5, r2
 101f3ae:	441d      	add	r5, r3
 101f3b0:	4618      	mov	r0, r3
 101f3b2:	4629      	mov	r1, r5
 101f3b4:	47d0      	blx	sl
 101f3b6:	4649      	mov	r1, r9
 101f3b8:	2800      	cmp	r0, #0
 101f3ba:	4628      	mov	r0, r5
 101f3bc:	f2c0 80b3 	blt.w	101f526 <qsort+0x586>
 101f3c0:	47d0      	blx	sl
 101f3c2:	2800      	cmp	r0, #0
 101f3c4:	f73f ae17 	bgt.w	101eff6 <qsort+0x56>
 101f3c8:	9d01      	ldr	r5, [sp, #4]
 101f3ca:	4649      	mov	r1, r9
 101f3cc:	4628      	mov	r0, r5
 101f3ce:	47d0      	blx	sl
 101f3d0:	462b      	mov	r3, r5
 101f3d2:	ea13 0320 	ands.w	r3, r3, r0, asr #32
 101f3d6:	bf38      	it	cc
 101f3d8:	464b      	movcc	r3, r9
 101f3da:	461d      	mov	r5, r3
 101f3dc:	e60b      	b.n	101eff6 <qsort+0x56>
 101f3de:	9a03      	ldr	r2, [sp, #12]
 101f3e0:	4640      	mov	r0, r8
 101f3e2:	6803      	ldr	r3, [r0, #0]
 101f3e4:	3a01      	subs	r2, #1
 101f3e6:	6821      	ldr	r1, [r4, #0]
 101f3e8:	2a00      	cmp	r2, #0
 101f3ea:	f840 1b04 	str.w	r1, [r0], #4
 101f3ee:	f844 3b04 	str.w	r3, [r4], #4
 101f3f2:	dcf6      	bgt.n	101f3e2 <qsort+0x442>
 101f3f4:	9b00      	ldr	r3, [sp, #0]
 101f3f6:	4443      	add	r3, r8
 101f3f8:	9305      	str	r3, [sp, #20]
 101f3fa:	e613      	b.n	101f024 <qsort+0x84>
 101f3fc:	ea4f 0c97 	mov.w	ip, r7, lsr #2
 101f400:	468e      	mov	lr, r1
 101f402:	4647      	mov	r7, r8
 101f404:	683a      	ldr	r2, [r7, #0]
 101f406:	f10c 3cff 	add.w	ip, ip, #4294967295
 101f40a:	6819      	ldr	r1, [r3, #0]
 101f40c:	f1bc 0f00 	cmp.w	ip, #0
 101f410:	f847 1b04 	str.w	r1, [r7], #4
 101f414:	f843 2b04 	str.w	r2, [r3], #4
 101f418:	dcf4      	bgt.n	101f404 <qsort+0x464>
 101f41a:	4671      	mov	r1, lr
 101f41c:	2900      	cmp	r1, #0
 101f41e:	f43f aeed 	beq.w	101f1fc <qsort+0x25c>
 101f422:	1a6b      	subs	r3, r5, r1
 101f424:	088a      	lsrs	r2, r1, #2
 101f426:	6831      	ldr	r1, [r6, #0]
 101f428:	3a01      	subs	r2, #1
 101f42a:	681f      	ldr	r7, [r3, #0]
 101f42c:	2a00      	cmp	r2, #0
 101f42e:	f846 7b04 	str.w	r7, [r6], #4
 101f432:	f843 1b04 	str.w	r1, [r3], #4
 101f436:	dcf6      	bgt.n	101f426 <qsort+0x486>
 101f438:	e6e0      	b.n	101f1fc <qsort+0x25c>
 101f43a:	47d0      	blx	sl
 101f43c:	2800      	cmp	r0, #0
 101f43e:	db97      	blt.n	101f370 <qsort+0x3d0>
 101f440:	4629      	mov	r1, r5
 101f442:	4640      	mov	r0, r8
 101f444:	47d0      	blx	sl
 101f446:	ea15 0620 	ands.w	r6, r5, r0, asr #32
 101f44a:	bf38      	it	cc
 101f44c:	4646      	movcc	r6, r8
 101f44e:	e78f      	b.n	101f370 <qsort+0x3d0>
 101f450:	9b03      	ldr	r3, [sp, #12]
 101f452:	4629      	mov	r1, r5
 101f454:	f8db 2000 	ldr.w	r2, [fp]
 101f458:	3b01      	subs	r3, #1
 101f45a:	6808      	ldr	r0, [r1, #0]
 101f45c:	2b00      	cmp	r3, #0
 101f45e:	f84b 0b04 	str.w	r0, [fp], #4
 101f462:	f841 2b04 	str.w	r2, [r1], #4
 101f466:	dcf5      	bgt.n	101f454 <qsort+0x4b4>
 101f468:	e65c      	b.n	101f124 <qsort+0x184>
 101f46a:	9b00      	ldr	r3, [sp, #0]
 101f46c:	eb08 0503 	add.w	r5, r8, r3
 101f470:	fb03 8107 	mla	r1, r3, r7, r8
 101f474:	42a9      	cmp	r1, r5
 101f476:	9101      	str	r1, [sp, #4]
 101f478:	f67f ae79 	bls.w	101f16e <qsort+0x1ce>
 101f47c:	425c      	negs	r4, r3
 101f47e:	005e      	lsls	r6, r3, #1
 101f480:	465f      	mov	r7, fp
 101f482:	46a1      	mov	r9, r4
 101f484:	4654      	mov	r4, sl
 101f486:	45a8      	cmp	r8, r5
 101f488:	d229      	bcs.n	101f4de <qsort+0x53e>
 101f48a:	46ab      	mov	fp, r5
 101f48c:	e00a      	b.n	101f4a4 <qsort+0x504>
 101f48e:	f8db 3000 	ldr.w	r3, [fp]
 101f492:	f8da 2000 	ldr.w	r2, [sl]
 101f496:	f8cb 2000 	str.w	r2, [fp]
 101f49a:	f8ca 3000 	str.w	r3, [sl]
 101f49e:	45c2      	cmp	sl, r8
 101f4a0:	46d3      	mov	fp, sl
 101f4a2:	d91c      	bls.n	101f4de <qsort+0x53e>
 101f4a4:	eb0b 0a09 	add.w	sl, fp, r9
 101f4a8:	4659      	mov	r1, fp
 101f4aa:	4650      	mov	r0, sl
 101f4ac:	47a0      	blx	r4
 101f4ae:	2800      	cmp	r0, #0
 101f4b0:	dd15      	ble.n	101f4de <qsort+0x53e>
 101f4b2:	2f00      	cmp	r7, #0
 101f4b4:	d0eb      	beq.n	101f48e <qsort+0x4ee>
 101f4b6:	2f01      	cmp	r7, #1
 101f4b8:	bf1c      	itt	ne
 101f4ba:	eb0a 0006 	addne.w	r0, sl, r6
 101f4be:	4653      	movne	r3, sl
 101f4c0:	d015      	beq.n	101f4ee <qsort+0x54e>
 101f4c2:	781a      	ldrb	r2, [r3, #0]
 101f4c4:	f89b 1000 	ldrb.w	r1, [fp]
 101f4c8:	f80b 2b01 	strb.w	r2, [fp], #1
 101f4cc:	eba0 020b 	sub.w	r2, r0, fp
 101f4d0:	2a00      	cmp	r2, #0
 101f4d2:	f803 1b01 	strb.w	r1, [r3], #1
 101f4d6:	dcf4      	bgt.n	101f4c2 <qsort+0x522>
 101f4d8:	45c2      	cmp	sl, r8
 101f4da:	46d3      	mov	fp, sl
 101f4dc:	d8e2      	bhi.n	101f4a4 <qsort+0x504>
 101f4de:	9b00      	ldr	r3, [sp, #0]
 101f4e0:	441d      	add	r5, r3
 101f4e2:	9b01      	ldr	r3, [sp, #4]
 101f4e4:	42ab      	cmp	r3, r5
 101f4e6:	d8ce      	bhi.n	101f486 <qsort+0x4e6>
 101f4e8:	b009      	add	sp, #36	; 0x24
 101f4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101f4ee:	9b03      	ldr	r3, [sp, #12]
 101f4f0:	4651      	mov	r1, sl
 101f4f2:	f8db 2000 	ldr.w	r2, [fp]
 101f4f6:	3b01      	subs	r3, #1
 101f4f8:	6808      	ldr	r0, [r1, #0]
 101f4fa:	2b00      	cmp	r3, #0
 101f4fc:	f84b 0b04 	str.w	r0, [fp], #4
 101f500:	f841 2b04 	str.w	r2, [r1], #4
 101f504:	dcf5      	bgt.n	101f4f2 <qsort+0x552>
 101f506:	e7ca      	b.n	101f49e <qsort+0x4fe>
 101f508:	47d0      	blx	sl
 101f50a:	2800      	cmp	r0, #0
 101f50c:	f6ff af49 	blt.w	101f3a2 <qsort+0x402>
 101f510:	9c01      	ldr	r4, [sp, #4]
 101f512:	4629      	mov	r1, r5
 101f514:	4620      	mov	r0, r4
 101f516:	47d0      	blx	sl
 101f518:	4623      	mov	r3, r4
 101f51a:	ea33 0320 	bics.w	r3, r3, r0, asr #32
 101f51e:	bf28      	it	cs
 101f520:	462b      	movcs	r3, r5
 101f522:	461c      	mov	r4, r3
 101f524:	e73d      	b.n	101f3a2 <qsort+0x402>
 101f526:	47d0      	blx	sl
 101f528:	2800      	cmp	r0, #0
 101f52a:	f6ff ad64 	blt.w	101eff6 <qsort+0x56>
 101f52e:	9d01      	ldr	r5, [sp, #4]
 101f530:	4649      	mov	r1, r9
 101f532:	4628      	mov	r0, r5
 101f534:	47d0      	blx	sl
 101f536:	462b      	mov	r3, r5
 101f538:	ea33 0320 	bics.w	r3, r3, r0, asr #32
 101f53c:	bf28      	it	cs
 101f53e:	464b      	movcs	r3, r9
 101f540:	461d      	mov	r5, r3
 101f542:	e558      	b.n	101eff6 <qsort+0x56>
 101f544:	4623      	mov	r3, r4
 101f546:	f8cd b004 	str.w	fp, [sp, #4]
 101f54a:	4654      	mov	r4, sl
 101f54c:	46b3      	mov	fp, r6
 101f54e:	469a      	mov	sl, r3
 101f550:	9e02      	ldr	r6, [sp, #8]
 101f552:	e635      	b.n	101f1c0 <qsort+0x220>

0101f554 <_sbrk_r>:
 101f554:	b538      	push	{r3, r4, r5, lr}
 101f556:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 101f55a:	f2c0 140c 	movt	r4, #268	; 0x10c
 101f55e:	4605      	mov	r5, r0
 101f560:	4608      	mov	r0, r1
 101f562:	2300      	movs	r3, #0
 101f564:	6023      	str	r3, [r4, #0]
 101f566:	f009 eb04 	blx	1028b70 <_sbrk>
 101f56a:	1c43      	adds	r3, r0, #1
 101f56c:	d000      	beq.n	101f570 <_sbrk_r+0x1c>
 101f56e:	bd38      	pop	{r3, r4, r5, pc}
 101f570:	6823      	ldr	r3, [r4, #0]
 101f572:	2b00      	cmp	r3, #0
 101f574:	d0fb      	beq.n	101f56e <_sbrk_r+0x1a>
 101f576:	602b      	str	r3, [r5, #0]
 101f578:	bd38      	pop	{r3, r4, r5, pc}
 101f57a:	bf00      	nop

0101f57c <_snprintf_r>:
 101f57c:	b408      	push	{r3}
 101f57e:	b570      	push	{r4, r5, r6, lr}
 101f580:	1e14      	subs	r4, r2, #0
 101f582:	4605      	mov	r5, r0
 101f584:	b09d      	sub	sp, #116	; 0x74
 101f586:	bfbe      	ittt	lt
 101f588:	228b      	movlt	r2, #139	; 0x8b
 101f58a:	f04f 30ff 	movlt.w	r0, #4294967295
 101f58e:	602a      	strlt	r2, [r5, #0]
 101f590:	db17      	blt.n	101f5c2 <_snprintf_r+0x46>
 101f592:	f44f 7302 	mov.w	r3, #520	; 0x208
 101f596:	9102      	str	r1, [sp, #8]
 101f598:	9106      	str	r1, [sp, #24]
 101f59a:	f8ad 3014 	strh.w	r3, [sp, #20]
 101f59e:	d115      	bne.n	101f5cc <_snprintf_r+0x50>
 101f5a0:	ae22      	add	r6, sp, #136	; 0x88
 101f5a2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 101f5a4:	a902      	add	r1, sp, #8
 101f5a6:	9404      	str	r4, [sp, #16]
 101f5a8:	4633      	mov	r3, r6
 101f5aa:	9407      	str	r4, [sp, #28]
 101f5ac:	9601      	str	r6, [sp, #4]
 101f5ae:	f64f 74ff 	movw	r4, #65535	; 0xffff
 101f5b2:	f8ad 4016 	strh.w	r4, [sp, #22]
 101f5b6:	f000 fd1f 	bl	101fff8 <_svfprintf_r>
 101f5ba:	1c43      	adds	r3, r0, #1
 101f5bc:	da01      	bge.n	101f5c2 <_snprintf_r+0x46>
 101f5be:	238b      	movs	r3, #139	; 0x8b
 101f5c0:	602b      	str	r3, [r5, #0]
 101f5c2:	b01d      	add	sp, #116	; 0x74
 101f5c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 101f5c8:	b001      	add	sp, #4
 101f5ca:	4770      	bx	lr
 101f5cc:	ab22      	add	r3, sp, #136	; 0x88
 101f5ce:	9a21      	ldr	r2, [sp, #132]	; 0x84
 101f5d0:	a902      	add	r1, sp, #8
 101f5d2:	9301      	str	r3, [sp, #4]
 101f5d4:	3c01      	subs	r4, #1
 101f5d6:	9404      	str	r4, [sp, #16]
 101f5d8:	9407      	str	r4, [sp, #28]
 101f5da:	f64f 74ff 	movw	r4, #65535	; 0xffff
 101f5de:	f8ad 4016 	strh.w	r4, [sp, #22]
 101f5e2:	f000 fd09 	bl	101fff8 <_svfprintf_r>
 101f5e6:	1c42      	adds	r2, r0, #1
 101f5e8:	f04f 0200 	mov.w	r2, #0
 101f5ec:	bfbc      	itt	lt
 101f5ee:	238b      	movlt	r3, #139	; 0x8b
 101f5f0:	602b      	strlt	r3, [r5, #0]
 101f5f2:	9b02      	ldr	r3, [sp, #8]
 101f5f4:	701a      	strb	r2, [r3, #0]
 101f5f6:	b01d      	add	sp, #116	; 0x74
 101f5f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 101f5fc:	b001      	add	sp, #4
 101f5fe:	4770      	bx	lr

0101f600 <snprintf>:
 101f600:	b40c      	push	{r2, r3}
 101f602:	f24e 0380 	movw	r3, #57472	; 0xe080
 101f606:	f2c0 1306 	movt	r3, #262	; 0x106
 101f60a:	b570      	push	{r4, r5, r6, lr}
 101f60c:	1e0c      	subs	r4, r1, #0
 101f60e:	681d      	ldr	r5, [r3, #0]
 101f610:	b09c      	sub	sp, #112	; 0x70
 101f612:	bfbe      	ittt	lt
 101f614:	238b      	movlt	r3, #139	; 0x8b
 101f616:	f04f 30ff 	movlt.w	r0, #4294967295
 101f61a:	602b      	strlt	r3, [r5, #0]
 101f61c:	db18      	blt.n	101f650 <snprintf+0x50>
 101f61e:	f44f 7302 	mov.w	r3, #520	; 0x208
 101f622:	9002      	str	r0, [sp, #8]
 101f624:	9006      	str	r0, [sp, #24]
 101f626:	f8ad 3014 	strh.w	r3, [sp, #20]
 101f62a:	d116      	bne.n	101f65a <snprintf+0x5a>
 101f62c:	ae21      	add	r6, sp, #132	; 0x84
 101f62e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 101f630:	a902      	add	r1, sp, #8
 101f632:	4628      	mov	r0, r5
 101f634:	4633      	mov	r3, r6
 101f636:	9404      	str	r4, [sp, #16]
 101f638:	9407      	str	r4, [sp, #28]
 101f63a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 101f63e:	9601      	str	r6, [sp, #4]
 101f640:	f8ad 4016 	strh.w	r4, [sp, #22]
 101f644:	f000 fcd8 	bl	101fff8 <_svfprintf_r>
 101f648:	1c43      	adds	r3, r0, #1
 101f64a:	da01      	bge.n	101f650 <snprintf+0x50>
 101f64c:	238b      	movs	r3, #139	; 0x8b
 101f64e:	602b      	str	r3, [r5, #0]
 101f650:	b01c      	add	sp, #112	; 0x70
 101f652:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 101f656:	b002      	add	sp, #8
 101f658:	4770      	bx	lr
 101f65a:	ab21      	add	r3, sp, #132	; 0x84
 101f65c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 101f65e:	a902      	add	r1, sp, #8
 101f660:	4628      	mov	r0, r5
 101f662:	9301      	str	r3, [sp, #4]
 101f664:	3c01      	subs	r4, #1
 101f666:	9404      	str	r4, [sp, #16]
 101f668:	9407      	str	r4, [sp, #28]
 101f66a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 101f66e:	f8ad 4016 	strh.w	r4, [sp, #22]
 101f672:	f000 fcc1 	bl	101fff8 <_svfprintf_r>
 101f676:	1c42      	adds	r2, r0, #1
 101f678:	f04f 0200 	mov.w	r2, #0
 101f67c:	bfbc      	itt	lt
 101f67e:	238b      	movlt	r3, #139	; 0x8b
 101f680:	602b      	strlt	r3, [r5, #0]
 101f682:	9b02      	ldr	r3, [sp, #8]
 101f684:	701a      	strb	r2, [r3, #0]
 101f686:	b01c      	add	sp, #112	; 0x70
 101f688:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 101f68c:	b002      	add	sp, #8
 101f68e:	4770      	bx	lr

0101f690 <strcasecmp>:
 101f690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 101f692:	4607      	mov	r7, r0
 101f694:	460e      	mov	r6, r1
 101f696:	f817 4b01 	ldrb.w	r4, [r7], #1
 101f69a:	f7fe fa63 	bl	101db64 <__locale_ctype_ptr>
 101f69e:	f816 5b01 	ldrb.w	r5, [r6], #1
 101f6a2:	4420      	add	r0, r4
 101f6a4:	7843      	ldrb	r3, [r0, #1]
 101f6a6:	f003 0303 	and.w	r3, r3, #3
 101f6aa:	2b01      	cmp	r3, #1
 101f6ac:	bf08      	it	eq
 101f6ae:	3420      	addeq	r4, #32
 101f6b0:	f7fe fa58 	bl	101db64 <__locale_ctype_ptr>
 101f6b4:	4428      	add	r0, r5
 101f6b6:	7843      	ldrb	r3, [r0, #1]
 101f6b8:	f003 0303 	and.w	r3, r3, #3
 101f6bc:	2b01      	cmp	r3, #1
 101f6be:	d004      	beq.n	101f6ca <strcasecmp+0x3a>
 101f6c0:	1b60      	subs	r0, r4, r5
 101f6c2:	d101      	bne.n	101f6c8 <strcasecmp+0x38>
 101f6c4:	2d00      	cmp	r5, #0
 101f6c6:	d1e6      	bne.n	101f696 <strcasecmp+0x6>
 101f6c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 101f6ca:	f105 0020 	add.w	r0, r5, #32
 101f6ce:	1a20      	subs	r0, r4, r0
 101f6d0:	d0e1      	beq.n	101f696 <strcasecmp+0x6>
 101f6d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0101f6d4 <strcat>:
 101f6d4:	0783      	lsls	r3, r0, #30
 101f6d6:	b510      	push	{r4, lr}
 101f6d8:	4604      	mov	r4, r0
 101f6da:	d111      	bne.n	101f700 <strcat+0x2c>
 101f6dc:	6822      	ldr	r2, [r4, #0]
 101f6de:	4620      	mov	r0, r4
 101f6e0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 101f6e4:	ea23 0302 	bic.w	r3, r3, r2
 101f6e8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f6ec:	d108      	bne.n	101f700 <strcat+0x2c>
 101f6ee:	f850 2f04 	ldr.w	r2, [r0, #4]!
 101f6f2:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 101f6f6:	ea23 0302 	bic.w	r3, r3, r2
 101f6fa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f6fe:	d0f6      	beq.n	101f6ee <strcat+0x1a>
 101f700:	7803      	ldrb	r3, [r0, #0]
 101f702:	b11b      	cbz	r3, 101f70c <strcat+0x38>
 101f704:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 101f708:	2b00      	cmp	r3, #0
 101f70a:	d1fb      	bne.n	101f704 <strcat+0x30>
 101f70c:	f000 f9e6 	bl	101fadc <strcpy>
 101f710:	4620      	mov	r0, r4
 101f712:	bd10      	pop	{r4, pc}

0101f714 <strchr>:
 101f714:	b2c9      	uxtb	r1, r1
 101f716:	f000 0303 	and.w	r3, r0, #3
 101f71a:	2900      	cmp	r1, #0
 101f71c:	d042      	beq.n	101f7a4 <strchr+0x90>
 101f71e:	b17b      	cbz	r3, 101f740 <strchr+0x2c>
 101f720:	7803      	ldrb	r3, [r0, #0]
 101f722:	2b00      	cmp	r3, #0
 101f724:	d066      	beq.n	101f7f4 <strchr+0xe0>
 101f726:	4299      	cmp	r1, r3
 101f728:	d061      	beq.n	101f7ee <strchr+0xda>
 101f72a:	1c43      	adds	r3, r0, #1
 101f72c:	e005      	b.n	101f73a <strchr+0x26>
 101f72e:	f813 2b01 	ldrb.w	r2, [r3], #1
 101f732:	2a00      	cmp	r2, #0
 101f734:	d05c      	beq.n	101f7f0 <strchr+0xdc>
 101f736:	428a      	cmp	r2, r1
 101f738:	d059      	beq.n	101f7ee <strchr+0xda>
 101f73a:	079a      	lsls	r2, r3, #30
 101f73c:	4618      	mov	r0, r3
 101f73e:	d1f6      	bne.n	101f72e <strchr+0x1a>
 101f740:	b470      	push	{r4, r5, r6}
 101f742:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 101f746:	6804      	ldr	r4, [r0, #0]
 101f748:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 101f74c:	ea86 0504 	eor.w	r5, r6, r4
 101f750:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 101f754:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 101f758:	ea23 0304 	bic.w	r3, r3, r4
 101f75c:	ea22 0205 	bic.w	r2, r2, r5
 101f760:	4313      	orrs	r3, r2
 101f762:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f766:	d10f      	bne.n	101f788 <strchr+0x74>
 101f768:	f850 4f04 	ldr.w	r4, [r0, #4]!
 101f76c:	ea84 0506 	eor.w	r5, r4, r6
 101f770:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 101f774:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 101f778:	ea23 0304 	bic.w	r3, r3, r4
 101f77c:	ea22 0205 	bic.w	r2, r2, r5
 101f780:	4313      	orrs	r3, r2
 101f782:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f786:	d0ef      	beq.n	101f768 <strchr+0x54>
 101f788:	7803      	ldrb	r3, [r0, #0]
 101f78a:	b143      	cbz	r3, 101f79e <strchr+0x8a>
 101f78c:	4299      	cmp	r1, r3
 101f78e:	d102      	bne.n	101f796 <strchr+0x82>
 101f790:	e006      	b.n	101f7a0 <strchr+0x8c>
 101f792:	428b      	cmp	r3, r1
 101f794:	d004      	beq.n	101f7a0 <strchr+0x8c>
 101f796:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 101f79a:	2b00      	cmp	r3, #0
 101f79c:	d1f9      	bne.n	101f792 <strchr+0x7e>
 101f79e:	4618      	mov	r0, r3
 101f7a0:	bc70      	pop	{r4, r5, r6}
 101f7a2:	4770      	bx	lr
 101f7a4:	b15b      	cbz	r3, 101f7be <strchr+0xaa>
 101f7a6:	7803      	ldrb	r3, [r0, #0]
 101f7a8:	b30b      	cbz	r3, 101f7ee <strchr+0xda>
 101f7aa:	1c43      	adds	r3, r0, #1
 101f7ac:	e001      	b.n	101f7b2 <strchr+0x9e>
 101f7ae:	7802      	ldrb	r2, [r0, #0]
 101f7b0:	b1ea      	cbz	r2, 101f7ee <strchr+0xda>
 101f7b2:	f013 0f03 	tst.w	r3, #3
 101f7b6:	4618      	mov	r0, r3
 101f7b8:	f103 0301 	add.w	r3, r3, #1
 101f7bc:	d1f7      	bne.n	101f7ae <strchr+0x9a>
 101f7be:	6802      	ldr	r2, [r0, #0]
 101f7c0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 101f7c4:	ea23 0302 	bic.w	r3, r3, r2
 101f7c8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f7cc:	d108      	bne.n	101f7e0 <strchr+0xcc>
 101f7ce:	f850 2f04 	ldr.w	r2, [r0, #4]!
 101f7d2:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 101f7d6:	ea23 0302 	bic.w	r3, r3, r2
 101f7da:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 101f7de:	d0f6      	beq.n	101f7ce <strchr+0xba>
 101f7e0:	7803      	ldrb	r3, [r0, #0]
 101f7e2:	b123      	cbz	r3, 101f7ee <strchr+0xda>
 101f7e4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 101f7e8:	2b00      	cmp	r3, #0
 101f7ea:	d1fb      	bne.n	101f7e4 <strchr+0xd0>
 101f7ec:	4770      	bx	lr
 101f7ee:	4770      	bx	lr
 101f7f0:	4610      	mov	r0, r2
 101f7f2:	4770      	bx	lr
 101f7f4:	4618      	mov	r0, r3
 101f7f6:	4770      	bx	lr
	...
 101f800:	eba2 0003 	sub.w	r0, r2, r3
 101f804:	4770      	bx	lr
 101f806:	bf00      	nop

0101f808 <strcmp>:
 101f808:	7802      	ldrb	r2, [r0, #0]
 101f80a:	780b      	ldrb	r3, [r1, #0]
 101f80c:	2a01      	cmp	r2, #1
 101f80e:	bf28      	it	cs
 101f810:	429a      	cmpcs	r2, r3
 101f812:	d1f5      	bne.n	101f800 <strchr+0xec>
 101f814:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 101f818:	ea40 0401 	orr.w	r4, r0, r1
 101f81c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 101f820:	f06f 0c00 	mvn.w	ip, #0
 101f824:	ea4f 7244 	mov.w	r2, r4, lsl #29
 101f828:	b312      	cbz	r2, 101f870 <strcmp+0x68>
 101f82a:	ea80 0401 	eor.w	r4, r0, r1
 101f82e:	f014 0f07 	tst.w	r4, #7
 101f832:	d16a      	bne.n	101f90a <strcmp+0x102>
 101f834:	f000 0407 	and.w	r4, r0, #7
 101f838:	f020 0007 	bic.w	r0, r0, #7
 101f83c:	f004 0503 	and.w	r5, r4, #3
 101f840:	f021 0107 	bic.w	r1, r1, #7
 101f844:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 101f848:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 101f84c:	f014 0f04 	tst.w	r4, #4
 101f850:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 101f854:	fa0c f405 	lsl.w	r4, ip, r5
 101f858:	ea62 0204 	orn	r2, r2, r4
 101f85c:	ea66 0604 	orn	r6, r6, r4
 101f860:	d00a      	beq.n	101f878 <strcmp+0x70>
 101f862:	ea63 0304 	orn	r3, r3, r4
 101f866:	4662      	mov	r2, ip
 101f868:	ea67 0704 	orn	r7, r7, r4
 101f86c:	4666      	mov	r6, ip
 101f86e:	e003      	b.n	101f878 <strcmp+0x70>
 101f870:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 101f874:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 101f878:	fa82 f54c 	uadd8	r5, r2, ip
 101f87c:	ea82 0406 	eor.w	r4, r2, r6
 101f880:	faa4 f48c 	sel	r4, r4, ip
 101f884:	bb6c      	cbnz	r4, 101f8e2 <strcmp+0xda>
 101f886:	fa83 f54c 	uadd8	r5, r3, ip
 101f88a:	ea83 0507 	eor.w	r5, r3, r7
 101f88e:	faa5 f58c 	sel	r5, r5, ip
 101f892:	b995      	cbnz	r5, 101f8ba <strcmp+0xb2>
 101f894:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 101f898:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 101f89c:	fa82 f54c 	uadd8	r5, r2, ip
 101f8a0:	ea82 0406 	eor.w	r4, r2, r6
 101f8a4:	faa4 f48c 	sel	r4, r4, ip
 101f8a8:	fa83 f54c 	uadd8	r5, r3, ip
 101f8ac:	ea83 0507 	eor.w	r5, r3, r7
 101f8b0:	faa5 f58c 	sel	r5, r5, ip
 101f8b4:	4325      	orrs	r5, r4
 101f8b6:	d0db      	beq.n	101f870 <strcmp+0x68>
 101f8b8:	b99c      	cbnz	r4, 101f8e2 <strcmp+0xda>
 101f8ba:	ba2d      	rev	r5, r5
 101f8bc:	fab5 f485 	clz	r4, r5
 101f8c0:	f024 0407 	bic.w	r4, r4, #7
 101f8c4:	fa27 f104 	lsr.w	r1, r7, r4
 101f8c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 101f8cc:	fa23 f304 	lsr.w	r3, r3, r4
 101f8d0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 101f8d4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 101f8d8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101f8dc:	eba0 0001 	sub.w	r0, r0, r1
 101f8e0:	4770      	bx	lr
 101f8e2:	ba24      	rev	r4, r4
 101f8e4:	fab4 f484 	clz	r4, r4
 101f8e8:	f024 0407 	bic.w	r4, r4, #7
 101f8ec:	fa26 f104 	lsr.w	r1, r6, r4
 101f8f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 101f8f4:	fa22 f204 	lsr.w	r2, r2, r4
 101f8f8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 101f8fc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 101f900:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101f904:	eba0 0001 	sub.w	r0, r0, r1
 101f908:	4770      	bx	lr
 101f90a:	f014 0f03 	tst.w	r4, #3
 101f90e:	d13c      	bne.n	101f98a <strcmp+0x182>
 101f910:	f010 0403 	ands.w	r4, r0, #3
 101f914:	d128      	bne.n	101f968 <strcmp+0x160>
 101f916:	f850 2b08 	ldr.w	r2, [r0], #8
 101f91a:	f851 3b08 	ldr.w	r3, [r1], #8
 101f91e:	fa82 f54c 	uadd8	r5, r2, ip
 101f922:	ea82 0503 	eor.w	r5, r2, r3
 101f926:	faa5 f58c 	sel	r5, r5, ip
 101f92a:	b95d      	cbnz	r5, 101f944 <strcmp+0x13c>
 101f92c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 101f930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 101f934:	fa82 f54c 	uadd8	r5, r2, ip
 101f938:	ea82 0503 	eor.w	r5, r2, r3
 101f93c:	faa5 f58c 	sel	r5, r5, ip
 101f940:	2d00      	cmp	r5, #0
 101f942:	d0e8      	beq.n	101f916 <strcmp+0x10e>
 101f944:	ba2d      	rev	r5, r5
 101f946:	fab5 f485 	clz	r4, r5
 101f94a:	f024 0407 	bic.w	r4, r4, #7
 101f94e:	fa23 f104 	lsr.w	r1, r3, r4
 101f952:	fa22 f204 	lsr.w	r2, r2, r4
 101f956:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 101f95a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 101f95e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101f962:	eba0 0001 	sub.w	r0, r0, r1
 101f966:	4770      	bx	lr
 101f968:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 101f96c:	f020 0003 	bic.w	r0, r0, #3
 101f970:	f850 2b08 	ldr.w	r2, [r0], #8
 101f974:	f021 0103 	bic.w	r1, r1, #3
 101f978:	f851 3b08 	ldr.w	r3, [r1], #8
 101f97c:	fa0c f404 	lsl.w	r4, ip, r4
 101f980:	ea62 0204 	orn	r2, r2, r4
 101f984:	ea63 0304 	orn	r3, r3, r4
 101f988:	e7c9      	b.n	101f91e <strcmp+0x116>
 101f98a:	f010 0403 	ands.w	r4, r0, #3
 101f98e:	d01a      	beq.n	101f9c6 <strcmp+0x1be>
 101f990:	eba1 0104 	sub.w	r1, r1, r4
 101f994:	f020 0003 	bic.w	r0, r0, #3
 101f998:	07e4      	lsls	r4, r4, #31
 101f99a:	f850 2b04 	ldr.w	r2, [r0], #4
 101f99e:	d006      	beq.n	101f9ae <strcmp+0x1a6>
 101f9a0:	d20f      	bcs.n	101f9c2 <strcmp+0x1ba>
 101f9a2:	788b      	ldrb	r3, [r1, #2]
 101f9a4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 101f9a8:	1ae4      	subs	r4, r4, r3
 101f9aa:	d106      	bne.n	101f9ba <strcmp+0x1b2>
 101f9ac:	b12b      	cbz	r3, 101f9ba <strcmp+0x1b2>
 101f9ae:	78cb      	ldrb	r3, [r1, #3]
 101f9b0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 101f9b4:	1ae4      	subs	r4, r4, r3
 101f9b6:	d100      	bne.n	101f9ba <strcmp+0x1b2>
 101f9b8:	b91b      	cbnz	r3, 101f9c2 <strcmp+0x1ba>
 101f9ba:	4620      	mov	r0, r4
 101f9bc:	f85d 4b10 	ldr.w	r4, [sp], #16
 101f9c0:	4770      	bx	lr
 101f9c2:	f101 0104 	add.w	r1, r1, #4
 101f9c6:	f850 2b04 	ldr.w	r2, [r0], #4
 101f9ca:	07cc      	lsls	r4, r1, #31
 101f9cc:	f021 0103 	bic.w	r1, r1, #3
 101f9d0:	f851 3b04 	ldr.w	r3, [r1], #4
 101f9d4:	d848      	bhi.n	101fa68 <strcmp+0x260>
 101f9d6:	d224      	bcs.n	101fa22 <strcmp+0x21a>
 101f9d8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 101f9dc:	fa82 f54c 	uadd8	r5, r2, ip
 101f9e0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 101f9e4:	faa5 f58c 	sel	r5, r5, ip
 101f9e8:	d10a      	bne.n	101fa00 <strcmp+0x1f8>
 101f9ea:	b965      	cbnz	r5, 101fa06 <strcmp+0x1fe>
 101f9ec:	f851 3b04 	ldr.w	r3, [r1], #4
 101f9f0:	ea84 0402 	eor.w	r4, r4, r2
 101f9f4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 101f9f8:	d10e      	bne.n	101fa18 <strcmp+0x210>
 101f9fa:	f850 2b04 	ldr.w	r2, [r0], #4
 101f9fe:	e7eb      	b.n	101f9d8 <strcmp+0x1d0>
 101fa00:	ea4f 2313 	mov.w	r3, r3, lsr #8
 101fa04:	e055      	b.n	101fab2 <strcmp+0x2aa>
 101fa06:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 101fa0a:	d14d      	bne.n	101faa8 <strcmp+0x2a0>
 101fa0c:	7808      	ldrb	r0, [r1, #0]
 101fa0e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101fa12:	f1c0 0000 	rsb	r0, r0, #0
 101fa16:	4770      	bx	lr
 101fa18:	ea4f 6212 	mov.w	r2, r2, lsr #24
 101fa1c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 101fa20:	e047      	b.n	101fab2 <strcmp+0x2aa>
 101fa22:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 101fa26:	fa82 f54c 	uadd8	r5, r2, ip
 101fa2a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 101fa2e:	faa5 f58c 	sel	r5, r5, ip
 101fa32:	d10a      	bne.n	101fa4a <strcmp+0x242>
 101fa34:	b965      	cbnz	r5, 101fa50 <strcmp+0x248>
 101fa36:	f851 3b04 	ldr.w	r3, [r1], #4
 101fa3a:	ea84 0402 	eor.w	r4, r4, r2
 101fa3e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 101fa42:	d10c      	bne.n	101fa5e <strcmp+0x256>
 101fa44:	f850 2b04 	ldr.w	r2, [r0], #4
 101fa48:	e7eb      	b.n	101fa22 <strcmp+0x21a>
 101fa4a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 101fa4e:	e030      	b.n	101fab2 <strcmp+0x2aa>
 101fa50:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 101fa54:	d128      	bne.n	101faa8 <strcmp+0x2a0>
 101fa56:	880b      	ldrh	r3, [r1, #0]
 101fa58:	ea4f 4212 	mov.w	r2, r2, lsr #16
 101fa5c:	e029      	b.n	101fab2 <strcmp+0x2aa>
 101fa5e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 101fa62:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 101fa66:	e024      	b.n	101fab2 <strcmp+0x2aa>
 101fa68:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 101fa6c:	fa82 f54c 	uadd8	r5, r2, ip
 101fa70:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 101fa74:	faa5 f58c 	sel	r5, r5, ip
 101fa78:	d10a      	bne.n	101fa90 <strcmp+0x288>
 101fa7a:	b965      	cbnz	r5, 101fa96 <strcmp+0x28e>
 101fa7c:	f851 3b04 	ldr.w	r3, [r1], #4
 101fa80:	ea84 0402 	eor.w	r4, r4, r2
 101fa84:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 101fa88:	d109      	bne.n	101fa9e <strcmp+0x296>
 101fa8a:	f850 2b04 	ldr.w	r2, [r0], #4
 101fa8e:	e7eb      	b.n	101fa68 <strcmp+0x260>
 101fa90:	ea4f 6313 	mov.w	r3, r3, lsr #24
 101fa94:	e00d      	b.n	101fab2 <strcmp+0x2aa>
 101fa96:	f015 0fff 	tst.w	r5, #255	; 0xff
 101fa9a:	d105      	bne.n	101faa8 <strcmp+0x2a0>
 101fa9c:	680b      	ldr	r3, [r1, #0]
 101fa9e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 101faa2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 101faa6:	e004      	b.n	101fab2 <strcmp+0x2aa>
 101faa8:	f04f 0000 	mov.w	r0, #0
 101faac:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101fab0:	4770      	bx	lr
 101fab2:	ba12      	rev	r2, r2
 101fab4:	ba1b      	rev	r3, r3
 101fab6:	fa82 f44c 	uadd8	r4, r2, ip
 101faba:	ea82 0403 	eor.w	r4, r2, r3
 101fabe:	faa4 f58c 	sel	r5, r4, ip
 101fac2:	fab5 f485 	clz	r4, r5
 101fac6:	fa02 f204 	lsl.w	r2, r2, r4
 101faca:	fa03 f304 	lsl.w	r3, r3, r4
 101face:	ea4f 6012 	mov.w	r0, r2, lsr #24
 101fad2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 101fad6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 101fada:	4770      	bx	lr

0101fadc <strcpy>:
 101fadc:	f891 f000 	pld	[r1]
 101fae0:	ea80 0201 	eor.w	r2, r0, r1
 101fae4:	4684      	mov	ip, r0
 101fae6:	f012 0f03 	tst.w	r2, #3
 101faea:	d151      	bne.n	101fb90 <strcpy+0xb4>
 101faec:	f011 0f03 	tst.w	r1, #3
 101faf0:	d134      	bne.n	101fb5c <strcpy+0x80>
 101faf2:	f84d 4d04 	str.w	r4, [sp, #-4]!
 101faf6:	f011 0f04 	tst.w	r1, #4
 101fafa:	f851 3b04 	ldr.w	r3, [r1], #4
 101fafe:	d00b      	beq.n	101fb18 <strcpy+0x3c>
 101fb00:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 101fb04:	439a      	bics	r2, r3
 101fb06:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 101fb0a:	bf04      	itt	eq
 101fb0c:	f84c 3b04 	streq.w	r3, [ip], #4
 101fb10:	f851 3b04 	ldreq.w	r3, [r1], #4
 101fb14:	d118      	bne.n	101fb48 <strcpy+0x6c>
 101fb16:	bf00      	nop
 101fb18:	f891 f008 	pld	[r1, #8]
 101fb1c:	f851 4b04 	ldr.w	r4, [r1], #4
 101fb20:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 101fb24:	439a      	bics	r2, r3
 101fb26:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 101fb2a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 101fb2e:	d10b      	bne.n	101fb48 <strcpy+0x6c>
 101fb30:	f84c 3b04 	str.w	r3, [ip], #4
 101fb34:	43a2      	bics	r2, r4
 101fb36:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 101fb3a:	bf04      	itt	eq
 101fb3c:	f851 3b04 	ldreq.w	r3, [r1], #4
 101fb40:	f84c 4b04 	streq.w	r4, [ip], #4
 101fb44:	d0e8      	beq.n	101fb18 <strcpy+0x3c>
 101fb46:	4623      	mov	r3, r4
 101fb48:	f80c 3b01 	strb.w	r3, [ip], #1
 101fb4c:	f013 0fff 	tst.w	r3, #255	; 0xff
 101fb50:	ea4f 2333 	mov.w	r3, r3, ror #8
 101fb54:	d1f8      	bne.n	101fb48 <strcpy+0x6c>
 101fb56:	f85d 4b04 	ldr.w	r4, [sp], #4
 101fb5a:	4770      	bx	lr
 101fb5c:	f011 0f01 	tst.w	r1, #1
 101fb60:	d006      	beq.n	101fb70 <strcpy+0x94>
 101fb62:	f811 2b01 	ldrb.w	r2, [r1], #1
 101fb66:	f80c 2b01 	strb.w	r2, [ip], #1
 101fb6a:	2a00      	cmp	r2, #0
 101fb6c:	bf08      	it	eq
 101fb6e:	4770      	bxeq	lr
 101fb70:	f011 0f02 	tst.w	r1, #2
 101fb74:	d0bd      	beq.n	101faf2 <strcpy+0x16>
 101fb76:	f831 2b02 	ldrh.w	r2, [r1], #2
 101fb7a:	f012 0fff 	tst.w	r2, #255	; 0xff
 101fb7e:	bf16      	itet	ne
 101fb80:	f82c 2b02 	strhne.w	r2, [ip], #2
 101fb84:	f88c 2000 	strbeq.w	r2, [ip]
 101fb88:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 101fb8c:	d1b1      	bne.n	101faf2 <strcpy+0x16>
 101fb8e:	4770      	bx	lr
 101fb90:	f811 2b01 	ldrb.w	r2, [r1], #1
 101fb94:	f80c 2b01 	strb.w	r2, [ip], #1
 101fb98:	2a00      	cmp	r2, #0
 101fb9a:	d1f9      	bne.n	101fb90 <strcpy+0xb4>
 101fb9c:	4770      	bx	lr
 101fb9e:	bf00      	nop

0101fba0 <strlcpy>:
 101fba0:	b19a      	cbz	r2, 101fbca <strlcpy+0x2a>
 101fba2:	2a01      	cmp	r2, #1
 101fba4:	d019      	beq.n	101fbda <strlcpy+0x3a>
 101fba6:	b470      	push	{r4, r5, r6}
 101fba8:	460b      	mov	r3, r1
 101fbaa:	4605      	mov	r5, r0
 101fbac:	e001      	b.n	101fbb2 <strlcpy+0x12>
 101fbae:	42e0      	cmn	r0, r4
 101fbb0:	d017      	beq.n	101fbe2 <strlcpy+0x42>
 101fbb2:	f813 6b01 	ldrb.w	r6, [r3], #1
 101fbb6:	f805 6b01 	strb.w	r6, [r5], #1
 101fbba:	43ec      	mvns	r4, r5
 101fbbc:	4414      	add	r4, r2
 101fbbe:	2e00      	cmp	r6, #0
 101fbc0:	d1f5      	bne.n	101fbae <strlcpy+0xe>
 101fbc2:	1a58      	subs	r0, r3, r1
 101fbc4:	3801      	subs	r0, #1
 101fbc6:	bc70      	pop	{r4, r5, r6}
 101fbc8:	4770      	bx	lr
 101fbca:	460b      	mov	r3, r1
 101fbcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 101fbd0:	2a00      	cmp	r2, #0
 101fbd2:	d1fb      	bne.n	101fbcc <strlcpy+0x2c>
 101fbd4:	1a58      	subs	r0, r3, r1
 101fbd6:	3801      	subs	r0, #1
 101fbd8:	4770      	bx	lr
 101fbda:	2200      	movs	r2, #0
 101fbdc:	460b      	mov	r3, r1
 101fbde:	7002      	strb	r2, [r0, #0]
 101fbe0:	e7f4      	b.n	101fbcc <strlcpy+0x2c>
 101fbe2:	2200      	movs	r2, #0
 101fbe4:	702a      	strb	r2, [r5, #0]
 101fbe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 101fbea:	2a00      	cmp	r2, #0
 101fbec:	d1fb      	bne.n	101fbe6 <strlcpy+0x46>
 101fbee:	1a58      	subs	r0, r3, r1
 101fbf0:	3801      	subs	r0, #1
 101fbf2:	bc70      	pop	{r4, r5, r6}
 101fbf4:	4770      	bx	lr
 101fbf6:	bf00      	nop
	...

0101fc00 <strlen>:
 101fc00:	f890 f000 	pld	[r0]
 101fc04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 101fc08:	f020 0107 	bic.w	r1, r0, #7
 101fc0c:	f06f 0c00 	mvn.w	ip, #0
 101fc10:	f010 0407 	ands.w	r4, r0, #7
 101fc14:	f891 f020 	pld	[r1, #32]
 101fc18:	f040 8049 	bne.w	101fcae <strlen+0xae>
 101fc1c:	f04f 0400 	mov.w	r4, #0
 101fc20:	f06f 0007 	mvn.w	r0, #7
 101fc24:	e9d1 2300 	ldrd	r2, r3, [r1]
 101fc28:	f891 f040 	pld	[r1, #64]	; 0x40
 101fc2c:	f100 0008 	add.w	r0, r0, #8
 101fc30:	fa82 f24c 	uadd8	r2, r2, ip
 101fc34:	faa4 f28c 	sel	r2, r4, ip
 101fc38:	fa83 f34c 	uadd8	r3, r3, ip
 101fc3c:	faa2 f38c 	sel	r3, r2, ip
 101fc40:	bb4b      	cbnz	r3, 101fc96 <strlen+0x96>
 101fc42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 101fc46:	fa82 f24c 	uadd8	r2, r2, ip
 101fc4a:	f100 0008 	add.w	r0, r0, #8
 101fc4e:	faa4 f28c 	sel	r2, r4, ip
 101fc52:	fa83 f34c 	uadd8	r3, r3, ip
 101fc56:	faa2 f38c 	sel	r3, r2, ip
 101fc5a:	b9e3      	cbnz	r3, 101fc96 <strlen+0x96>
 101fc5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 101fc60:	fa82 f24c 	uadd8	r2, r2, ip
 101fc64:	f100 0008 	add.w	r0, r0, #8
 101fc68:	faa4 f28c 	sel	r2, r4, ip
 101fc6c:	fa83 f34c 	uadd8	r3, r3, ip
 101fc70:	faa2 f38c 	sel	r3, r2, ip
 101fc74:	b97b      	cbnz	r3, 101fc96 <strlen+0x96>
 101fc76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 101fc7a:	f101 0120 	add.w	r1, r1, #32
 101fc7e:	fa82 f24c 	uadd8	r2, r2, ip
 101fc82:	f100 0008 	add.w	r0, r0, #8
 101fc86:	faa4 f28c 	sel	r2, r4, ip
 101fc8a:	fa83 f34c 	uadd8	r3, r3, ip
 101fc8e:	faa2 f38c 	sel	r3, r2, ip
 101fc92:	2b00      	cmp	r3, #0
 101fc94:	d0c6      	beq.n	101fc24 <strlen+0x24>
 101fc96:	2a00      	cmp	r2, #0
 101fc98:	bf04      	itt	eq
 101fc9a:	3004      	addeq	r0, #4
 101fc9c:	461a      	moveq	r2, r3
 101fc9e:	ba12      	rev	r2, r2
 101fca0:	fab2 f282 	clz	r2, r2
 101fca4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 101fca8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 101fcac:	4770      	bx	lr
 101fcae:	e9d1 2300 	ldrd	r2, r3, [r1]
 101fcb2:	f004 0503 	and.w	r5, r4, #3
 101fcb6:	f1c4 0000 	rsb	r0, r4, #0
 101fcba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 101fcbe:	f014 0f04 	tst.w	r4, #4
 101fcc2:	f891 f040 	pld	[r1, #64]	; 0x40
 101fcc6:	fa0c f505 	lsl.w	r5, ip, r5
 101fcca:	ea62 0205 	orn	r2, r2, r5
 101fcce:	bf1c      	itt	ne
 101fcd0:	ea63 0305 	ornne	r3, r3, r5
 101fcd4:	4662      	movne	r2, ip
 101fcd6:	f04f 0400 	mov.w	r4, #0
 101fcda:	e7a9      	b.n	101fc30 <strlen+0x30>

0101fcdc <strncasecmp>:
 101fcdc:	b34a      	cbz	r2, 101fd32 <strncasecmp+0x56>
 101fcde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 101fce2:	4606      	mov	r6, r0
 101fce4:	460f      	mov	r7, r1
 101fce6:	eb00 0802 	add.w	r8, r0, r2
 101fcea:	e004      	b.n	101fcf6 <strncasecmp+0x1a>
 101fcec:	1b60      	subs	r0, r4, r5
 101fcee:	d11b      	bne.n	101fd28 <strncasecmp+0x4c>
 101fcf0:	b1e5      	cbz	r5, 101fd2c <strncasecmp+0x50>
 101fcf2:	45b0      	cmp	r8, r6
 101fcf4:	d01a      	beq.n	101fd2c <strncasecmp+0x50>
 101fcf6:	f816 4b01 	ldrb.w	r4, [r6], #1
 101fcfa:	f7fd ff33 	bl	101db64 <__locale_ctype_ptr>
 101fcfe:	f817 5b01 	ldrb.w	r5, [r7], #1
 101fd02:	4420      	add	r0, r4
 101fd04:	7843      	ldrb	r3, [r0, #1]
 101fd06:	f003 0303 	and.w	r3, r3, #3
 101fd0a:	2b01      	cmp	r3, #1
 101fd0c:	bf08      	it	eq
 101fd0e:	3420      	addeq	r4, #32
 101fd10:	f7fd ff28 	bl	101db64 <__locale_ctype_ptr>
 101fd14:	4428      	add	r0, r5
 101fd16:	7843      	ldrb	r3, [r0, #1]
 101fd18:	f003 0303 	and.w	r3, r3, #3
 101fd1c:	2b01      	cmp	r3, #1
 101fd1e:	d1e5      	bne.n	101fcec <strncasecmp+0x10>
 101fd20:	f105 0020 	add.w	r0, r5, #32
 101fd24:	1a20      	subs	r0, r4, r0
 101fd26:	d0e4      	beq.n	101fcf2 <strncasecmp+0x16>
 101fd28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101fd2c:	2000      	movs	r0, #0
 101fd2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101fd32:	2000      	movs	r0, #0
 101fd34:	4770      	bx	lr
 101fd36:	bf00      	nop

0101fd38 <strncmp>:
 101fd38:	2a00      	cmp	r2, #0
 101fd3a:	d049      	beq.n	101fdd0 <strncmp+0x98>
 101fd3c:	ea40 0301 	orr.w	r3, r0, r1
 101fd40:	f013 0303 	ands.w	r3, r3, #3
 101fd44:	b4f0      	push	{r4, r5, r6, r7}
 101fd46:	d125      	bne.n	101fd94 <strncmp+0x5c>
 101fd48:	2a03      	cmp	r2, #3
 101fd4a:	d923      	bls.n	101fd94 <strncmp+0x5c>
 101fd4c:	6804      	ldr	r4, [r0, #0]
 101fd4e:	680d      	ldr	r5, [r1, #0]
 101fd50:	42ac      	cmp	r4, r5
 101fd52:	d11f      	bne.n	101fd94 <strncmp+0x5c>
 101fd54:	3a04      	subs	r2, #4
 101fd56:	d038      	beq.n	101fdca <strncmp+0x92>
 101fd58:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 101fd5c:	ea25 0404 	bic.w	r4, r5, r4
 101fd60:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 101fd64:	d131      	bne.n	101fdca <strncmp+0x92>
 101fd66:	1d07      	adds	r7, r0, #4
 101fd68:	1d0d      	adds	r5, r1, #4
 101fd6a:	e00d      	b.n	101fd88 <strncmp+0x50>
 101fd6c:	f857 3b04 	ldr.w	r3, [r7], #4
 101fd70:	680e      	ldr	r6, [r1, #0]
 101fd72:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
 101fd76:	42b3      	cmp	r3, r6
 101fd78:	ea24 0403 	bic.w	r4, r4, r3
 101fd7c:	d10a      	bne.n	101fd94 <strncmp+0x5c>
 101fd7e:	3a04      	subs	r2, #4
 101fd80:	d023      	beq.n	101fdca <strncmp+0x92>
 101fd82:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 101fd86:	d120      	bne.n	101fdca <strncmp+0x92>
 101fd88:	2a03      	cmp	r2, #3
 101fd8a:	4629      	mov	r1, r5
 101fd8c:	4638      	mov	r0, r7
 101fd8e:	f105 0504 	add.w	r5, r5, #4
 101fd92:	d8eb      	bhi.n	101fd6c <strncmp+0x34>
 101fd94:	7804      	ldrb	r4, [r0, #0]
 101fd96:	780e      	ldrb	r6, [r1, #0]
 101fd98:	42a6      	cmp	r6, r4
 101fd9a:	d11b      	bne.n	101fdd4 <strncmp+0x9c>
 101fd9c:	2a01      	cmp	r2, #1
 101fd9e:	bf18      	it	ne
 101fda0:	2e00      	cmpne	r6, #0
 101fda2:	d012      	beq.n	101fdca <strncmp+0x92>
 101fda4:	4605      	mov	r5, r0
 101fda6:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 101fdaa:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 101fdae:	42b4      	cmp	r4, r6
 101fdb0:	ea6f 0305 	mvn.w	r3, r5
 101fdb4:	4413      	add	r3, r2
 101fdb6:	d10d      	bne.n	101fdd4 <strncmp+0x9c>
 101fdb8:	42d8      	cmn	r0, r3
 101fdba:	bf0c      	ite	eq
 101fdbc:	2301      	moveq	r3, #1
 101fdbe:	2300      	movne	r3, #0
 101fdc0:	2c00      	cmp	r4, #0
 101fdc2:	bf08      	it	eq
 101fdc4:	2301      	moveq	r3, #1
 101fdc6:	2b00      	cmp	r3, #0
 101fdc8:	d0ed      	beq.n	101fda6 <strncmp+0x6e>
 101fdca:	2000      	movs	r0, #0
 101fdcc:	bcf0      	pop	{r4, r5, r6, r7}
 101fdce:	4770      	bx	lr
 101fdd0:	4610      	mov	r0, r2
 101fdd2:	4770      	bx	lr
 101fdd4:	1ba0      	subs	r0, r4, r6
 101fdd6:	bcf0      	pop	{r4, r5, r6, r7}
 101fdd8:	4770      	bx	lr
 101fdda:	bf00      	nop

0101fddc <strncpy>:
 101fddc:	2a03      	cmp	r2, #3
 101fdde:	ea40 0301 	orr.w	r3, r0, r1
 101fde2:	b470      	push	{r4, r5, r6}
 101fde4:	f3c3 0401 	ubfx	r4, r3, #0, #2
 101fde8:	bf94      	ite	ls
 101fdea:	2500      	movls	r5, #0
 101fdec:	2501      	movhi	r5, #1
 101fdee:	2c00      	cmp	r4, #0
 101fdf0:	4606      	mov	r6, r0
 101fdf2:	bf18      	it	ne
 101fdf4:	2500      	movne	r5, #0
 101fdf6:	b9a5      	cbnz	r5, 101fe22 <strncpy+0x46>
 101fdf8:	b18a      	cbz	r2, 101fe1e <strncpy+0x42>
 101fdfa:	780c      	ldrb	r4, [r1, #0]
 101fdfc:	4633      	mov	r3, r6
 101fdfe:	1e55      	subs	r5, r2, #1
 101fe00:	f803 4b01 	strb.w	r4, [r3], #1
 101fe04:	b1fc      	cbz	r4, 101fe46 <strncpy+0x6a>
 101fe06:	4432      	add	r2, r6
 101fe08:	442e      	add	r6, r5
 101fe0a:	e004      	b.n	101fe16 <strncpy+0x3a>
 101fe0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 101fe10:	f803 4b01 	strb.w	r4, [r3], #1
 101fe14:	b1bc      	cbz	r4, 101fe46 <strncpy+0x6a>
 101fe16:	429a      	cmp	r2, r3
 101fe18:	eba6 0503 	sub.w	r5, r6, r3
 101fe1c:	d1f6      	bne.n	101fe0c <strncpy+0x30>
 101fe1e:	bc70      	pop	{r4, r5, r6}
 101fe20:	4770      	bx	lr
 101fe22:	460b      	mov	r3, r1
 101fe24:	4619      	mov	r1, r3
 101fe26:	f853 5b04 	ldr.w	r5, [r3], #4
 101fe2a:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 101fe2e:	ea24 0405 	bic.w	r4, r4, r5
 101fe32:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 101fe36:	d1e0      	bne.n	101fdfa <strncpy+0x1e>
 101fe38:	3a04      	subs	r2, #4
 101fe3a:	f846 5b04 	str.w	r5, [r6], #4
 101fe3e:	2a03      	cmp	r2, #3
 101fe40:	4619      	mov	r1, r3
 101fe42:	d8ef      	bhi.n	101fe24 <strncpy+0x48>
 101fe44:	e7d8      	b.n	101fdf8 <strncpy+0x1c>
 101fe46:	2d00      	cmp	r5, #0
 101fe48:	d0e9      	beq.n	101fe1e <strncpy+0x42>
 101fe4a:	441d      	add	r5, r3
 101fe4c:	2200      	movs	r2, #0
 101fe4e:	f803 2b01 	strb.w	r2, [r3], #1
 101fe52:	42ab      	cmp	r3, r5
 101fe54:	d1fb      	bne.n	101fe4e <strncpy+0x72>
 101fe56:	bc70      	pop	{r4, r5, r6}
 101fe58:	4770      	bx	lr
 101fe5a:	bf00      	nop

0101fe5c <_strtol_l.isra.0>:
 101fe5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101fe60:	b083      	sub	sp, #12
 101fe62:	460f      	mov	r7, r1
 101fe64:	4690      	mov	r8, r2
 101fe66:	9001      	str	r0, [sp, #4]
 101fe68:	461e      	mov	r6, r3
 101fe6a:	468b      	mov	fp, r1
 101fe6c:	e000      	b.n	101fe70 <_strtol_l.isra.0+0x14>
 101fe6e:	46ab      	mov	fp, r5
 101fe70:	465d      	mov	r5, fp
 101fe72:	980c      	ldr	r0, [sp, #48]	; 0x30
 101fe74:	f815 4b01 	ldrb.w	r4, [r5], #1
 101fe78:	f7fd fe70 	bl	101db5c <__locale_ctype_ptr_l>
 101fe7c:	4420      	add	r0, r4
 101fe7e:	7842      	ldrb	r2, [r0, #1]
 101fe80:	f012 0208 	ands.w	r2, r2, #8
 101fe84:	d1f3      	bne.n	101fe6e <_strtol_l.isra.0+0x12>
 101fe86:	2c2d      	cmp	r4, #45	; 0x2d
 101fe88:	d061      	beq.n	101ff4e <_strtol_l.isra.0+0xf2>
 101fe8a:	2c2b      	cmp	r4, #43	; 0x2b
 101fe8c:	4692      	mov	sl, r2
 101fe8e:	bf04      	itt	eq
 101fe90:	782c      	ldrbeq	r4, [r5, #0]
 101fe92:	f10b 0502 	addeq.w	r5, fp, #2
 101fe96:	f036 0310 	bics.w	r3, r6, #16
 101fe9a:	d103      	bne.n	101fea4 <_strtol_l.isra.0+0x48>
 101fe9c:	2c30      	cmp	r4, #48	; 0x30
 101fe9e:	d05c      	beq.n	101ff5a <_strtol_l.isra.0+0xfe>
 101fea0:	b906      	cbnz	r6, 101fea4 <_strtol_l.isra.0+0x48>
 101fea2:	260a      	movs	r6, #10
 101fea4:	46b3      	mov	fp, r6
 101fea6:	f1ba 0f00 	cmp.w	sl, #0
 101feaa:	4659      	mov	r1, fp
 101feac:	bf14      	ite	ne
 101feae:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
 101feb2:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
 101feb6:	4648      	mov	r0, r9
 101feb8:	f7fc fbc8 	bl	101c64c <__aeabi_uidivmod>
 101febc:	2200      	movs	r2, #0
 101febe:	4686      	mov	lr, r0
 101fec0:	4610      	mov	r0, r2
 101fec2:	e00e      	b.n	101fee2 <_strtol_l.isra.0+0x86>
 101fec4:	ebae 0400 	sub.w	r4, lr, r0
 101fec8:	4299      	cmp	r1, r3
 101feca:	fab4 f484 	clz	r4, r4
 101fece:	ea4f 1454 	mov.w	r4, r4, lsr #5
 101fed2:	bfa8      	it	ge
 101fed4:	2400      	movge	r4, #0
 101fed6:	b9f4      	cbnz	r4, 101ff16 <_strtol_l.isra.0+0xba>
 101fed8:	fb0b 3000 	mla	r0, fp, r0, r3
 101fedc:	2201      	movs	r2, #1
 101fede:	f815 4b01 	ldrb.w	r4, [r5], #1
 101fee2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 101fee6:	2b09      	cmp	r3, #9
 101fee8:	d90c      	bls.n	101ff04 <_strtol_l.isra.0+0xa8>
 101feea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 101feee:	2b19      	cmp	r3, #25
 101fef0:	bf98      	it	ls
 101fef2:	f1a4 0337 	subls.w	r3, r4, #55	; 0x37
 101fef6:	d905      	bls.n	101ff04 <_strtol_l.isra.0+0xa8>
 101fef8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 101fefc:	2b19      	cmp	r3, #25
 101fefe:	d80d      	bhi.n	101ff1c <_strtol_l.isra.0+0xc0>
 101ff00:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 101ff04:	429e      	cmp	r6, r3
 101ff06:	dd09      	ble.n	101ff1c <_strtol_l.isra.0+0xc0>
 101ff08:	4586      	cmp	lr, r0
 101ff0a:	bf2c      	ite	cs
 101ff0c:	2400      	movcs	r4, #0
 101ff0e:	2401      	movcc	r4, #1
 101ff10:	ea54 72d2 	orrs.w	r2, r4, r2, lsr #31
 101ff14:	d0d6      	beq.n	101fec4 <_strtol_l.isra.0+0x68>
 101ff16:	f04f 32ff 	mov.w	r2, #4294967295
 101ff1a:	e7e0      	b.n	101fede <_strtol_l.isra.0+0x82>
 101ff1c:	1c53      	adds	r3, r2, #1
 101ff1e:	d00c      	beq.n	101ff3a <_strtol_l.isra.0+0xde>
 101ff20:	f1ba 0f00 	cmp.w	sl, #0
 101ff24:	d000      	beq.n	101ff28 <_strtol_l.isra.0+0xcc>
 101ff26:	4240      	negs	r0, r0
 101ff28:	f1b8 0f00 	cmp.w	r8, #0
 101ff2c:	d002      	beq.n	101ff34 <_strtol_l.isra.0+0xd8>
 101ff2e:	bb1a      	cbnz	r2, 101ff78 <_strtol_l.isra.0+0x11c>
 101ff30:	f8c8 7000 	str.w	r7, [r8]
 101ff34:	b003      	add	sp, #12
 101ff36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101ff3a:	9a01      	ldr	r2, [sp, #4]
 101ff3c:	2322      	movs	r3, #34	; 0x22
 101ff3e:	4648      	mov	r0, r9
 101ff40:	6013      	str	r3, [r2, #0]
 101ff42:	f1b8 0f00 	cmp.w	r8, #0
 101ff46:	d0f5      	beq.n	101ff34 <_strtol_l.isra.0+0xd8>
 101ff48:	1e6f      	subs	r7, r5, #1
 101ff4a:	4648      	mov	r0, r9
 101ff4c:	e7f0      	b.n	101ff30 <_strtol_l.isra.0+0xd4>
 101ff4e:	782c      	ldrb	r4, [r5, #0]
 101ff50:	f04f 0a01 	mov.w	sl, #1
 101ff54:	f10b 0502 	add.w	r5, fp, #2
 101ff58:	e79d      	b.n	101fe96 <_strtol_l.isra.0+0x3a>
 101ff5a:	782b      	ldrb	r3, [r5, #0]
 101ff5c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 101ff60:	2b58      	cmp	r3, #88	; 0x58
 101ff62:	d104      	bne.n	101ff6e <_strtol_l.isra.0+0x112>
 101ff64:	2610      	movs	r6, #16
 101ff66:	786c      	ldrb	r4, [r5, #1]
 101ff68:	46b3      	mov	fp, r6
 101ff6a:	3502      	adds	r5, #2
 101ff6c:	e79b      	b.n	101fea6 <_strtol_l.isra.0+0x4a>
 101ff6e:	2e00      	cmp	r6, #0
 101ff70:	d198      	bne.n	101fea4 <_strtol_l.isra.0+0x48>
 101ff72:	2608      	movs	r6, #8
 101ff74:	46b3      	mov	fp, r6
 101ff76:	e796      	b.n	101fea6 <_strtol_l.isra.0+0x4a>
 101ff78:	4681      	mov	r9, r0
 101ff7a:	e7e5      	b.n	101ff48 <_strtol_l.isra.0+0xec>

0101ff7c <_strtol_r>:
 101ff7c:	b530      	push	{r4, r5, lr}
 101ff7e:	f24e 0480 	movw	r4, #57472	; 0xe080
 101ff82:	f2c0 1406 	movt	r4, #262	; 0x106
 101ff86:	b083      	sub	sp, #12
 101ff88:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 101ff8c:	f2c0 1506 	movt	r5, #262	; 0x106
 101ff90:	6824      	ldr	r4, [r4, #0]
 101ff92:	6b64      	ldr	r4, [r4, #52]	; 0x34
 101ff94:	2c00      	cmp	r4, #0
 101ff96:	bf08      	it	eq
 101ff98:	462c      	moveq	r4, r5
 101ff9a:	9400      	str	r4, [sp, #0]
 101ff9c:	f7ff ff5e 	bl	101fe5c <_strtol_l.isra.0>
 101ffa0:	b003      	add	sp, #12
 101ffa2:	bd30      	pop	{r4, r5, pc}

0101ffa4 <strtol_l>:
 101ffa4:	b510      	push	{r4, lr}
 101ffa6:	f24e 0480 	movw	r4, #57472	; 0xe080
 101ffaa:	b082      	sub	sp, #8
 101ffac:	f2c0 1406 	movt	r4, #262	; 0x106
 101ffb0:	9300      	str	r3, [sp, #0]
 101ffb2:	4613      	mov	r3, r2
 101ffb4:	460a      	mov	r2, r1
 101ffb6:	4601      	mov	r1, r0
 101ffb8:	6820      	ldr	r0, [r4, #0]
 101ffba:	f7ff ff4f 	bl	101fe5c <_strtol_l.isra.0>
 101ffbe:	b002      	add	sp, #8
 101ffc0:	bd10      	pop	{r4, pc}
 101ffc2:	bf00      	nop

0101ffc4 <strtol>:
 101ffc4:	f24e 0380 	movw	r3, #57472	; 0xe080
 101ffc8:	f2c0 1306 	movt	r3, #262	; 0x106
 101ffcc:	b570      	push	{r4, r5, r6, lr}
 101ffce:	b082      	sub	sp, #8
 101ffd0:	681e      	ldr	r6, [r3, #0]
 101ffd2:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 101ffd6:	f2c0 1506 	movt	r5, #262	; 0x106
 101ffda:	4613      	mov	r3, r2
 101ffdc:	460a      	mov	r2, r1
 101ffde:	4601      	mov	r1, r0
 101ffe0:	6b74      	ldr	r4, [r6, #52]	; 0x34
 101ffe2:	4630      	mov	r0, r6
 101ffe4:	2c00      	cmp	r4, #0
 101ffe6:	bf08      	it	eq
 101ffe8:	462c      	moveq	r4, r5
 101ffea:	9400      	str	r4, [sp, #0]
 101ffec:	f7ff ff36 	bl	101fe5c <_strtol_l.isra.0>
 101fff0:	b002      	add	sp, #8
 101fff2:	bd70      	pop	{r4, r5, r6, pc}
 101fff4:	0000      	movs	r0, r0
	...

0101fff8 <_svfprintf_r>:
 101fff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101fffc:	460c      	mov	r4, r1
 101fffe:	ed2d 8b0a 	vpush	{d8-d12}
 1020002:	4615      	mov	r5, r2
 1020004:	4682      	mov	sl, r0
 1020006:	b0d5      	sub	sp, #340	; 0x154
 1020008:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 102000c:	9108      	str	r1, [sp, #32]
 102000e:	9309      	str	r3, [sp, #36]	; 0x24
 1020010:	f005 fb04 	bl	102561c <_localeconv_r>
 1020014:	6803      	ldr	r3, [r0, #0]
 1020016:	4618      	mov	r0, r3
 1020018:	9317      	str	r3, [sp, #92]	; 0x5c
 102001a:	f7ff fdf1 	bl	101fc00 <strlen>
 102001e:	2208      	movs	r2, #8
 1020020:	2100      	movs	r1, #0
 1020022:	9016      	str	r0, [sp, #88]	; 0x58
 1020024:	4658      	mov	r0, fp
 1020026:	f7fe fec3 	bl	101edb0 <memset>
 102002a:	89a3      	ldrh	r3, [r4, #12]
 102002c:	061a      	lsls	r2, r3, #24
 102002e:	d503      	bpl.n	1020038 <_svfprintf_r+0x40>
 1020030:	6923      	ldr	r3, [r4, #16]
 1020032:	2b00      	cmp	r3, #0
 1020034:	f000 87d7 	beq.w	1020fe6 <_svfprintf_r+0xfee>
 1020038:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 102003c:	f24e 0880 	movw	r8, #57472	; 0xe080
 1020040:	ed9f 8b75 	vldr	d8, [pc, #468]	; 1020218 <_svfprintf_r+0x220>
 1020044:	f2c0 1806 	movt	r8, #262	; 0x106
 1020048:	462f      	mov	r7, r5
 102004a:	2300      	movs	r3, #0
 102004c:	f24e 41b0 	movw	r1, #58544	; 0xe4b0
 1020050:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020054:	f2c0 1106 	movt	r1, #262	; 0x106
 1020058:	9312      	str	r3, [sp, #72]	; 0x48
 102005a:	910f      	str	r1, [sp, #60]	; 0x3c
 102005c:	9315      	str	r3, [sp, #84]	; 0x54
 102005e:	9318      	str	r3, [sp, #96]	; 0x60
 1020060:	9314      	str	r3, [sp, #80]	; 0x50
 1020062:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 1020066:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 102006a:	9305      	str	r3, [sp, #20]
 102006c:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 1020070:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 1020074:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 1020078:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 102007a:	463c      	mov	r4, r7
 102007c:	f8d8 3000 	ldr.w	r3, [r8]
 1020080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1020082:	2b00      	cmp	r3, #0
 1020084:	bf08      	it	eq
 1020086:	4633      	moveq	r3, r6
 1020088:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 102008c:	f7fd fd56 	bl	101db3c <__locale_mb_cur_max>
 1020090:	f8cd b000 	str.w	fp, [sp]
 1020094:	4622      	mov	r2, r4
 1020096:	a920      	add	r1, sp, #128	; 0x80
 1020098:	4603      	mov	r3, r0
 102009a:	4650      	mov	r0, sl
 102009c:	47a8      	blx	r5
 102009e:	2800      	cmp	r0, #0
 10200a0:	4603      	mov	r3, r0
 10200a2:	f000 8083 	beq.w	10201ac <_svfprintf_r+0x1b4>
 10200a6:	db79      	blt.n	102019c <_svfprintf_r+0x1a4>
 10200a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 10200aa:	2a25      	cmp	r2, #37	; 0x25
 10200ac:	d001      	beq.n	10200b2 <_svfprintf_r+0xba>
 10200ae:	441c      	add	r4, r3
 10200b0:	e7e4      	b.n	102007c <_svfprintf_r+0x84>
 10200b2:	1be6      	subs	r6, r4, r7
 10200b4:	4605      	mov	r5, r0
 10200b6:	d17c      	bne.n	10201b2 <_svfprintf_r+0x1ba>
 10200b8:	2300      	movs	r3, #0
 10200ba:	1c67      	adds	r7, r4, #1
 10200bc:	461e      	mov	r6, r3
 10200be:	9306      	str	r3, [sp, #24]
 10200c0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 10200c4:	f04f 32ff 	mov.w	r2, #4294967295
 10200c8:	7863      	ldrb	r3, [r4, #1]
 10200ca:	240a      	movs	r4, #10
 10200cc:	9204      	str	r2, [sp, #16]
 10200ce:	3701      	adds	r7, #1
 10200d0:	f1a3 0220 	sub.w	r2, r3, #32
 10200d4:	2a5a      	cmp	r2, #90	; 0x5a
 10200d6:	f200 83b7 	bhi.w	1020848 <_svfprintf_r+0x850>
 10200da:	e8df f012 	tbh	[pc, r2, lsl #1]
 10200de:	01f3      	.short	0x01f3
 10200e0:	03b503b5 	.word	0x03b503b5
 10200e4:	03b501ef 	.word	0x03b501ef
 10200e8:	03b503b5 	.word	0x03b503b5
 10200ec:	03b501d2 	.word	0x03b501d2
 10200f0:	01c403b5 	.word	0x01c403b5
 10200f4:	03b5037a 	.word	0x03b5037a
 10200f8:	020f0229 	.word	0x020f0229
 10200fc:	020b03b5 	.word	0x020b03b5
 1020100:	01a201a2 	.word	0x01a201a2
 1020104:	01a201a2 	.word	0x01a201a2
 1020108:	01a201a2 	.word	0x01a201a2
 102010c:	01a201a2 	.word	0x01a201a2
 1020110:	03b501a2 	.word	0x03b501a2
 1020114:	03b503b5 	.word	0x03b503b5
 1020118:	03b503b5 	.word	0x03b503b5
 102011c:	03b503b5 	.word	0x03b503b5
 1020120:	03b5037f 	.word	0x03b5037f
 1020124:	03100350 	.word	0x03100350
 1020128:	037f037f 	.word	0x037f037f
 102012c:	03b5037f 	.word	0x03b5037f
 1020130:	03b503b5 	.word	0x03b503b5
 1020134:	02e603b5 	.word	0x02e603b5
 1020138:	03b503b5 	.word	0x03b503b5
 102013c:	03b502da 	.word	0x03b502da
 1020140:	03b503b5 	.word	0x03b503b5
 1020144:	03b502aa 	.word	0x03b502aa
 1020148:	03b5029b 	.word	0x03b5029b
 102014c:	026d03b5 	.word	0x026d03b5
 1020150:	03b503b5 	.word	0x03b503b5
 1020154:	03b503b5 	.word	0x03b503b5
 1020158:	03b503b5 	.word	0x03b503b5
 102015c:	03b503b5 	.word	0x03b503b5
 1020160:	03b5037f 	.word	0x03b5037f
 1020164:	02410350 	.word	0x02410350
 1020168:	037f037f 	.word	0x037f037f
 102016c:	0237037f 	.word	0x0237037f
 1020170:	005b0241 	.word	0x005b0241
 1020174:	022d03b5 	.word	0x022d03b5
 1020178:	02fb03b5 	.word	0x02fb03b5
 102017c:	01af02ea 	.word	0x01af02ea
 1020180:	03b5005b 	.word	0x03b5005b
 1020184:	005d02aa 	.word	0x005d02aa
 1020188:	03b501fd 	.word	0x03b501fd
 102018c:	00a103b5 	.word	0x00a103b5
 1020190:	005d03b5 	.word	0x005d03b5
 1020194:	f046 0620 	orr.w	r6, r6, #32
 1020198:	783b      	ldrb	r3, [r7, #0]
 102019a:	e798      	b.n	10200ce <_svfprintf_r+0xd6>
 102019c:	2208      	movs	r2, #8
 102019e:	2100      	movs	r1, #0
 10201a0:	4658      	mov	r0, fp
 10201a2:	f7fe fe05 	bl	101edb0 <memset>
 10201a6:	2301      	movs	r3, #1
 10201a8:	441c      	add	r4, r3
 10201aa:	e767      	b.n	102007c <_svfprintf_r+0x84>
 10201ac:	1be6      	subs	r6, r4, r7
 10201ae:	4605      	mov	r5, r0
 10201b0:	d012      	beq.n	10201d8 <_svfprintf_r+0x1e0>
 10201b2:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10201b6:	e9c9 7600 	strd	r7, r6, [r9]
 10201ba:	3301      	adds	r3, #1
 10201bc:	4432      	add	r2, r6
 10201be:	2b07      	cmp	r3, #7
 10201c0:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10201c4:	bfd8      	it	le
 10201c6:	f109 0908 	addle.w	r9, r9, #8
 10201ca:	dc19      	bgt.n	1020200 <_svfprintf_r+0x208>
 10201cc:	9b05      	ldr	r3, [sp, #20]
 10201ce:	4433      	add	r3, r6
 10201d0:	9305      	str	r3, [sp, #20]
 10201d2:	2d00      	cmp	r5, #0
 10201d4:	f47f af70 	bne.w	10200b8 <_svfprintf_r+0xc0>
 10201d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 10201da:	2b00      	cmp	r3, #0
 10201dc:	f041 826d 	bne.w	10216ba <_svfprintf_r+0x16c2>
 10201e0:	9b08      	ldr	r3, [sp, #32]
 10201e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 10201e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 10201ea:	9b05      	ldr	r3, [sp, #20]
 10201ec:	bf18      	it	ne
 10201ee:	f04f 33ff 	movne.w	r3, #4294967295
 10201f2:	9305      	str	r3, [sp, #20]
 10201f4:	9805      	ldr	r0, [sp, #20]
 10201f6:	b055      	add	sp, #340	; 0x154
 10201f8:	ecbd 8b0a 	vpop	{d8-d12}
 10201fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1020200:	aa28      	add	r2, sp, #160	; 0xa0
 1020202:	9908      	ldr	r1, [sp, #32]
 1020204:	4650      	mov	r0, sl
 1020206:	f006 fab7 	bl	1026778 <__ssprint_r>
 102020a:	2800      	cmp	r0, #0
 102020c:	d1e8      	bne.n	10201e0 <_svfprintf_r+0x1e8>
 102020e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020212:	e7db      	b.n	10201cc <_svfprintf_r+0x1d4>
 1020214:	f3af 8000 	nop.w
	...
 1020220:	06b0      	lsls	r0, r6, #26
 1020222:	930e      	str	r3, [sp, #56]	; 0x38
 1020224:	f64d 3330 	movw	r3, #56112	; 0xdb30
 1020228:	f2c0 1306 	movt	r3, #262	; 0x106
 102022c:	9315      	str	r3, [sp, #84]	; 0x54
 102022e:	f140 81cc 	bpl.w	10205ca <_svfprintf_r+0x5d2>
 1020232:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1020234:	3507      	adds	r5, #7
 1020236:	f025 0307 	bic.w	r3, r5, #7
 102023a:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 102023e:	9309      	str	r3, [sp, #36]	; 0x24
 1020240:	ea54 0305 	orrs.w	r3, r4, r5
 1020244:	f006 0301 	and.w	r3, r6, #1
 1020248:	bf08      	it	eq
 102024a:	2300      	moveq	r3, #0
 102024c:	2b00      	cmp	r3, #0
 102024e:	f040 81d8 	bne.w	1020602 <_svfprintf_r+0x60a>
 1020252:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1020256:	9303      	str	r3, [sp, #12]
 1020258:	2302      	movs	r3, #2
 102025a:	9904      	ldr	r1, [sp, #16]
 102025c:	2200      	movs	r2, #0
 102025e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 1020262:	1c4a      	adds	r2, r1, #1
 1020264:	f000 826c 	beq.w	1020740 <_svfprintf_r+0x748>
 1020268:	ea54 0205 	orrs.w	r2, r4, r5
 102026c:	9a03      	ldr	r2, [sp, #12]
 102026e:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 1020272:	bf14      	ite	ne
 1020274:	2201      	movne	r2, #1
 1020276:	2200      	moveq	r2, #0
 1020278:	2900      	cmp	r1, #0
 102027a:	bf18      	it	ne
 102027c:	2201      	movne	r2, #1
 102027e:	2a00      	cmp	r2, #0
 1020280:	f040 873e 	bne.w	1021100 <_svfprintf_r+0x1108>
 1020284:	2b00      	cmp	r3, #0
 1020286:	f040 84da 	bne.w	1020c3e <_svfprintf_r+0xc46>
 102028a:	9a03      	ldr	r2, [sp, #12]
 102028c:	9304      	str	r3, [sp, #16]
 102028e:	f012 0201 	ands.w	r2, r2, #1
 1020292:	9207      	str	r2, [sp, #28]
 1020294:	bf04      	itt	eq
 1020296:	ab54      	addeq	r3, sp, #336	; 0x150
 1020298:	930b      	streq	r3, [sp, #44]	; 0x2c
 102029a:	d005      	beq.n	10202a8 <_svfprintf_r+0x2b0>
 102029c:	2330      	movs	r3, #48	; 0x30
 102029e:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 10202a2:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 10202a6:	930b      	str	r3, [sp, #44]	; 0x2c
 10202a8:	2300      	movs	r3, #0
 10202aa:	9a04      	ldr	r2, [sp, #16]
 10202ac:	930a      	str	r3, [sp, #40]	; 0x28
 10202ae:	9313      	str	r3, [sp, #76]	; 0x4c
 10202b0:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 10202b4:	9b07      	ldr	r3, [sp, #28]
 10202b6:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10202ba:	4293      	cmp	r3, r2
 10202bc:	bfb8      	it	lt
 10202be:	4613      	movlt	r3, r2
 10202c0:	9303      	str	r3, [sp, #12]
 10202c2:	b111      	cbz	r1, 10202ca <_svfprintf_r+0x2d2>
 10202c4:	9b03      	ldr	r3, [sp, #12]
 10202c6:	3301      	adds	r3, #1
 10202c8:	9303      	str	r3, [sp, #12]
 10202ca:	f016 0302 	ands.w	r3, r6, #2
 10202ce:	930c      	str	r3, [sp, #48]	; 0x30
 10202d0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10202d2:	bf1e      	ittt	ne
 10202d4:	9b03      	ldrne	r3, [sp, #12]
 10202d6:	3302      	addne	r3, #2
 10202d8:	9303      	strne	r3, [sp, #12]
 10202da:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 10202de:	930d      	str	r3, [sp, #52]	; 0x34
 10202e0:	d104      	bne.n	10202ec <_svfprintf_r+0x2f4>
 10202e2:	9b06      	ldr	r3, [sp, #24]
 10202e4:	9803      	ldr	r0, [sp, #12]
 10202e6:	1a1c      	subs	r4, r3, r0
 10202e8:	2c00      	cmp	r4, #0
 10202ea:	dc60      	bgt.n	10203ae <_svfprintf_r+0x3b6>
 10202ec:	b189      	cbz	r1, 1020312 <_svfprintf_r+0x31a>
 10202ee:	9929      	ldr	r1, [sp, #164]	; 0xa4
 10202f0:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 10202f4:	3201      	adds	r2, #1
 10202f6:	f8c9 0000 	str.w	r0, [r9]
 10202fa:	3101      	adds	r1, #1
 10202fc:	2001      	movs	r0, #1
 10202fe:	2907      	cmp	r1, #7
 1020300:	f8c9 0004 	str.w	r0, [r9, #4]
 1020304:	922a      	str	r2, [sp, #168]	; 0xa8
 1020306:	bfd8      	it	le
 1020308:	f109 0908 	addle.w	r9, r9, #8
 102030c:	9129      	str	r1, [sp, #164]	; 0xa4
 102030e:	f300 843e 	bgt.w	1020b8e <_svfprintf_r+0xb96>
 1020312:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1020314:	b183      	cbz	r3, 1020338 <_svfprintf_r+0x340>
 1020316:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020318:	a91e      	add	r1, sp, #120	; 0x78
 102031a:	3202      	adds	r2, #2
 102031c:	f8c9 1000 	str.w	r1, [r9]
 1020320:	3301      	adds	r3, #1
 1020322:	2102      	movs	r1, #2
 1020324:	2b07      	cmp	r3, #7
 1020326:	f8c9 1004 	str.w	r1, [r9, #4]
 102032a:	922a      	str	r2, [sp, #168]	; 0xa8
 102032c:	bfd8      	it	le
 102032e:	f109 0908 	addle.w	r9, r9, #8
 1020332:	9329      	str	r3, [sp, #164]	; 0xa4
 1020334:	f300 8437 	bgt.w	1020ba6 <_svfprintf_r+0xbae>
 1020338:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 102033a:	2b80      	cmp	r3, #128	; 0x80
 102033c:	f000 8309 	beq.w	1020952 <_svfprintf_r+0x95a>
 1020340:	9b04      	ldr	r3, [sp, #16]
 1020342:	9907      	ldr	r1, [sp, #28]
 1020344:	1a5c      	subs	r4, r3, r1
 1020346:	2c00      	cmp	r4, #0
 1020348:	f300 8350 	bgt.w	10209ec <_svfprintf_r+0x9f4>
 102034c:	05f5      	lsls	r5, r6, #23
 102034e:	f100 82a1 	bmi.w	1020894 <_svfprintf_r+0x89c>
 1020352:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020354:	9907      	ldr	r1, [sp, #28]
 1020356:	3301      	adds	r3, #1
 1020358:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102035a:	2b07      	cmp	r3, #7
 102035c:	440a      	add	r2, r1
 102035e:	f8c9 1004 	str.w	r1, [r9, #4]
 1020362:	f8c9 0000 	str.w	r0, [r9]
 1020366:	922a      	str	r2, [sp, #168]	; 0xa8
 1020368:	9329      	str	r3, [sp, #164]	; 0xa4
 102036a:	f300 8404 	bgt.w	1020b76 <_svfprintf_r+0xb7e>
 102036e:	f109 0908 	add.w	r9, r9, #8
 1020372:	0771      	lsls	r1, r6, #29
 1020374:	d505      	bpl.n	1020382 <_svfprintf_r+0x38a>
 1020376:	9b06      	ldr	r3, [sp, #24]
 1020378:	9903      	ldr	r1, [sp, #12]
 102037a:	1a5c      	subs	r4, r3, r1
 102037c:	2c00      	cmp	r4, #0
 102037e:	f300 841e 	bgt.w	1020bbe <_svfprintf_r+0xbc6>
 1020382:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 1020386:	9803      	ldr	r0, [sp, #12]
 1020388:	4281      	cmp	r1, r0
 102038a:	bfac      	ite	ge
 102038c:	185b      	addge	r3, r3, r1
 102038e:	181b      	addlt	r3, r3, r0
 1020390:	9305      	str	r3, [sp, #20]
 1020392:	2a00      	cmp	r2, #0
 1020394:	f040 838b 	bne.w	1020aae <_svfprintf_r+0xab6>
 1020398:	2300      	movs	r3, #0
 102039a:	9329      	str	r3, [sp, #164]	; 0xa4
 102039c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 102039e:	b11b      	cbz	r3, 10203a8 <_svfprintf_r+0x3b0>
 10203a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 10203a2:	4650      	mov	r0, sl
 10203a4:	f004 fe12 	bl	1024fcc <_free_r>
 10203a8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10203ac:	e664      	b.n	1020078 <_svfprintf_r+0x80>
 10203ae:	2c10      	cmp	r4, #16
 10203b0:	f249 35a0 	movw	r5, #37792	; 0x93a0
 10203b4:	bfc8      	it	gt
 10203b6:	961b      	strgt	r6, [sp, #108]	; 0x6c
 10203b8:	f2c0 1506 	movt	r5, #262	; 0x106
 10203bc:	9929      	ldr	r1, [sp, #164]	; 0xa4
 10203be:	bfc4      	itt	gt
 10203c0:	2310      	movgt	r3, #16
 10203c2:	9e08      	ldrgt	r6, [sp, #32]
 10203c4:	dc03      	bgt.n	10203ce <_svfprintf_r+0x3d6>
 10203c6:	e01e      	b.n	1020406 <_svfprintf_r+0x40e>
 10203c8:	3c10      	subs	r4, #16
 10203ca:	2c10      	cmp	r4, #16
 10203cc:	dd1a      	ble.n	1020404 <_svfprintf_r+0x40c>
 10203ce:	3101      	adds	r1, #1
 10203d0:	3210      	adds	r2, #16
 10203d2:	2907      	cmp	r1, #7
 10203d4:	e9c9 5300 	strd	r5, r3, [r9]
 10203d8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10203dc:	f109 0908 	add.w	r9, r9, #8
 10203e0:	ddf2      	ble.n	10203c8 <_svfprintf_r+0x3d0>
 10203e2:	aa28      	add	r2, sp, #160	; 0xa0
 10203e4:	4631      	mov	r1, r6
 10203e6:	4650      	mov	r0, sl
 10203e8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10203ec:	f006 f9c4 	bl	1026778 <__ssprint_r>
 10203f0:	2800      	cmp	r0, #0
 10203f2:	f040 8364 	bne.w	1020abe <_svfprintf_r+0xac6>
 10203f6:	3c10      	subs	r4, #16
 10203f8:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10203fc:	2c10      	cmp	r4, #16
 10203fe:	f04f 0310 	mov.w	r3, #16
 1020402:	dce4      	bgt.n	10203ce <_svfprintf_r+0x3d6>
 1020404:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 1020406:	3101      	adds	r1, #1
 1020408:	4422      	add	r2, r4
 102040a:	2907      	cmp	r1, #7
 102040c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020410:	e9c9 5400 	strd	r5, r4, [r9]
 1020414:	f300 86f5 	bgt.w	1021202 <_svfprintf_r+0x120a>
 1020418:	f109 0908 	add.w	r9, r9, #8
 102041c:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1020420:	e764      	b.n	10202ec <_svfprintf_r+0x2f4>
 1020422:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1020426:	2100      	movs	r1, #0
 1020428:	f817 3b01 	ldrb.w	r3, [r7], #1
 102042c:	fb04 2101 	mla	r1, r4, r1, r2
 1020430:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1020434:	2a09      	cmp	r2, #9
 1020436:	d9f7      	bls.n	1020428 <_svfprintf_r+0x430>
 1020438:	9106      	str	r1, [sp, #24]
 102043a:	e649      	b.n	10200d0 <_svfprintf_r+0xd8>
 102043c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102043e:	f046 0202 	orr.w	r2, r6, #2
 1020442:	f64d 3130 	movw	r1, #56112	; 0xdb30
 1020446:	9203      	str	r2, [sp, #12]
 1020448:	f2c0 1106 	movt	r1, #262	; 0x106
 102044c:	f647 0230 	movw	r2, #30768	; 0x7830
 1020450:	f853 4b04 	ldr.w	r4, [r3], #4
 1020454:	2500      	movs	r5, #0
 1020456:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 102045a:	2278      	movs	r2, #120	; 0x78
 102045c:	9115      	str	r1, [sp, #84]	; 0x54
 102045e:	9309      	str	r3, [sp, #36]	; 0x24
 1020460:	2302      	movs	r3, #2
 1020462:	920e      	str	r2, [sp, #56]	; 0x38
 1020464:	e6f9      	b.n	102025a <_svfprintf_r+0x262>
 1020466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1020468:	783b      	ldrb	r3, [r7, #0]
 102046a:	f852 1b04 	ldr.w	r1, [r2], #4
 102046e:	2900      	cmp	r1, #0
 1020470:	9106      	str	r1, [sp, #24]
 1020472:	bfa8      	it	ge
 1020474:	9209      	strge	r2, [sp, #36]	; 0x24
 1020476:	f6bf ae2a 	bge.w	10200ce <_svfprintf_r+0xd6>
 102047a:	4249      	negs	r1, r1
 102047c:	9209      	str	r2, [sp, #36]	; 0x24
 102047e:	9106      	str	r1, [sp, #24]
 1020480:	e057      	b.n	1020532 <_svfprintf_r+0x53a>
 1020482:	4650      	mov	r0, sl
 1020484:	f005 f8ca 	bl	102561c <_localeconv_r>
 1020488:	6843      	ldr	r3, [r0, #4]
 102048a:	4618      	mov	r0, r3
 102048c:	931a      	str	r3, [sp, #104]	; 0x68
 102048e:	f7ff fbb7 	bl	101fc00 <strlen>
 1020492:	4605      	mov	r5, r0
 1020494:	9019      	str	r0, [sp, #100]	; 0x64
 1020496:	4650      	mov	r0, sl
 1020498:	f005 f8c0 	bl	102561c <_localeconv_r>
 102049c:	6883      	ldr	r3, [r0, #8]
 102049e:	2d00      	cmp	r5, #0
 10204a0:	bf18      	it	ne
 10204a2:	2b00      	cmpne	r3, #0
 10204a4:	9314      	str	r3, [sp, #80]	; 0x50
 10204a6:	f43f ae77 	beq.w	1020198 <_svfprintf_r+0x1a0>
 10204aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10204ac:	781a      	ldrb	r2, [r3, #0]
 10204ae:	783b      	ldrb	r3, [r7, #0]
 10204b0:	2a00      	cmp	r2, #0
 10204b2:	f43f ae0c 	beq.w	10200ce <_svfprintf_r+0xd6>
 10204b6:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 10204ba:	e608      	b.n	10200ce <_svfprintf_r+0xd6>
 10204bc:	f046 0601 	orr.w	r6, r6, #1
 10204c0:	783b      	ldrb	r3, [r7, #0]
 10204c2:	e604      	b.n	10200ce <_svfprintf_r+0xd6>
 10204c4:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 10204c8:	783b      	ldrb	r3, [r7, #0]
 10204ca:	2a00      	cmp	r2, #0
 10204cc:	f47f adff 	bne.w	10200ce <_svfprintf_r+0xd6>
 10204d0:	2220      	movs	r2, #32
 10204d2:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 10204d6:	e5fa      	b.n	10200ce <_svfprintf_r+0xd6>
 10204d8:	06b0      	lsls	r0, r6, #26
 10204da:	930e      	str	r3, [sp, #56]	; 0x38
 10204dc:	f140 8531 	bpl.w	1020f42 <_svfprintf_r+0xf4a>
 10204e0:	9603      	str	r6, [sp, #12]
 10204e2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10204e4:	2301      	movs	r3, #1
 10204e6:	3507      	adds	r5, #7
 10204e8:	f025 0207 	bic.w	r2, r5, #7
 10204ec:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 10204f0:	9209      	str	r2, [sp, #36]	; 0x24
 10204f2:	e6b2      	b.n	102025a <_svfprintf_r+0x262>
 10204f4:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 10204f8:	783b      	ldrb	r3, [r7, #0]
 10204fa:	e5e8      	b.n	10200ce <_svfprintf_r+0xd6>
 10204fc:	4639      	mov	r1, r7
 10204fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 1020502:	2b2a      	cmp	r3, #42	; 0x2a
 1020504:	f001 82e5 	beq.w	1021ad2 <_svfprintf_r+0x1ada>
 1020508:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 102050c:	460f      	mov	r7, r1
 102050e:	2a09      	cmp	r2, #9
 1020510:	bf84      	itt	hi
 1020512:	2200      	movhi	r2, #0
 1020514:	9204      	strhi	r2, [sp, #16]
 1020516:	f63f addb 	bhi.w	10200d0 <_svfprintf_r+0xd8>
 102051a:	2100      	movs	r1, #0
 102051c:	f817 3b01 	ldrb.w	r3, [r7], #1
 1020520:	fb04 2101 	mla	r1, r4, r1, r2
 1020524:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1020528:	2a09      	cmp	r2, #9
 102052a:	d9f7      	bls.n	102051c <_svfprintf_r+0x524>
 102052c:	9104      	str	r1, [sp, #16]
 102052e:	e5cf      	b.n	10200d0 <_svfprintf_r+0xd8>
 1020530:	783b      	ldrb	r3, [r7, #0]
 1020532:	f046 0604 	orr.w	r6, r6, #4
 1020536:	e5ca      	b.n	10200ce <_svfprintf_r+0xd6>
 1020538:	783b      	ldrb	r3, [r7, #0]
 102053a:	2b6c      	cmp	r3, #108	; 0x6c
 102053c:	bf09      	itett	eq
 102053e:	f046 0620 	orreq.w	r6, r6, #32
 1020542:	f046 0610 	orrne.w	r6, r6, #16
 1020546:	787b      	ldrbeq	r3, [r7, #1]
 1020548:	3701      	addeq	r7, #1
 102054a:	e5c0      	b.n	10200ce <_svfprintf_r+0xd6>
 102054c:	783b      	ldrb	r3, [r7, #0]
 102054e:	2b68      	cmp	r3, #104	; 0x68
 1020550:	bf09      	itett	eq
 1020552:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 1020556:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 102055a:	787b      	ldrbeq	r3, [r7, #1]
 102055c:	3701      	addeq	r7, #1
 102055e:	e5b6      	b.n	10200ce <_svfprintf_r+0xd6>
 1020560:	06b5      	lsls	r5, r6, #26
 1020562:	930e      	str	r3, [sp, #56]	; 0x38
 1020564:	f140 84d5 	bpl.w	1020f12 <_svfprintf_r+0xf1a>
 1020568:	9603      	str	r6, [sp, #12]
 102056a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 102056c:	3507      	adds	r5, #7
 102056e:	f025 0307 	bic.w	r3, r5, #7
 1020572:	4619      	mov	r1, r3
 1020574:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 1020578:	4614      	mov	r4, r2
 102057a:	461d      	mov	r5, r3
 102057c:	9109      	str	r1, [sp, #36]	; 0x24
 102057e:	2a00      	cmp	r2, #0
 1020580:	f173 0300 	sbcs.w	r3, r3, #0
 1020584:	f2c0 80cf 	blt.w	1020726 <_svfprintf_r+0x72e>
 1020588:	9b04      	ldr	r3, [sp, #16]
 102058a:	3301      	adds	r3, #1
 102058c:	f000 8173 	beq.w	1020876 <_svfprintf_r+0x87e>
 1020590:	ea54 0305 	orrs.w	r3, r4, r5
 1020594:	9a04      	ldr	r2, [sp, #16]
 1020596:	9b03      	ldr	r3, [sp, #12]
 1020598:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 102059c:	bf14      	ite	ne
 102059e:	2301      	movne	r3, #1
 10205a0:	2300      	moveq	r3, #0
 10205a2:	2a00      	cmp	r2, #0
 10205a4:	bf18      	it	ne
 10205a6:	2301      	movne	r3, #1
 10205a8:	2b00      	cmp	r3, #0
 10205aa:	f040 8163 	bne.w	1020874 <_svfprintf_r+0x87c>
 10205ae:	aa54      	add	r2, sp, #336	; 0x150
 10205b0:	9304      	str	r3, [sp, #16]
 10205b2:	920b      	str	r2, [sp, #44]	; 0x2c
 10205b4:	9307      	str	r3, [sp, #28]
 10205b6:	e677      	b.n	10202a8 <_svfprintf_r+0x2b0>
 10205b8:	06b0      	lsls	r0, r6, #26
 10205ba:	930e      	str	r3, [sp, #56]	; 0x38
 10205bc:	f64d 038c 	movw	r3, #55436	; 0xd88c
 10205c0:	f2c0 1306 	movt	r3, #262	; 0x106
 10205c4:	9315      	str	r3, [sp, #84]	; 0x54
 10205c6:	f53f ae34 	bmi.w	1020232 <_svfprintf_r+0x23a>
 10205ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10205cc:	06f1      	lsls	r1, r6, #27
 10205ce:	f853 4b04 	ldr.w	r4, [r3], #4
 10205d2:	9309      	str	r3, [sp, #36]	; 0x24
 10205d4:	d40b      	bmi.n	10205ee <_svfprintf_r+0x5f6>
 10205d6:	0672      	lsls	r2, r6, #25
 10205d8:	bf44      	itt	mi
 10205da:	b2a4      	uxthmi	r4, r4
 10205dc:	2500      	movmi	r5, #0
 10205de:	f53f ae2f 	bmi.w	1020240 <_svfprintf_r+0x248>
 10205e2:	05b3      	lsls	r3, r6, #22
 10205e4:	bf44      	itt	mi
 10205e6:	b2e4      	uxtbmi	r4, r4
 10205e8:	2500      	movmi	r5, #0
 10205ea:	f53f ae29 	bmi.w	1020240 <_svfprintf_r+0x248>
 10205ee:	2500      	movs	r5, #0
 10205f0:	ea54 0305 	orrs.w	r3, r4, r5
 10205f4:	f006 0301 	and.w	r3, r6, #1
 10205f8:	bf08      	it	eq
 10205fa:	2300      	moveq	r3, #0
 10205fc:	2b00      	cmp	r3, #0
 10205fe:	f43f ae28 	beq.w	1020252 <_svfprintf_r+0x25a>
 1020602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1020604:	f046 0602 	orr.w	r6, r6, #2
 1020608:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 102060c:	2330      	movs	r3, #48	; 0x30
 102060e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 1020612:	e61e      	b.n	1020252 <_svfprintf_r+0x25a>
 1020614:	06b4      	lsls	r4, r6, #26
 1020616:	930e      	str	r3, [sp, #56]	; 0x38
 1020618:	f046 0310 	orr.w	r3, r6, #16
 102061c:	9303      	str	r3, [sp, #12]
 102061e:	f53f af60 	bmi.w	10204e2 <_svfprintf_r+0x4ea>
 1020622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020624:	1d1a      	adds	r2, r3, #4
 1020626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020628:	2500      	movs	r5, #0
 102062a:	9209      	str	r2, [sp, #36]	; 0x24
 102062c:	681c      	ldr	r4, [r3, #0]
 102062e:	2301      	movs	r3, #1
 1020630:	e613      	b.n	102025a <_svfprintf_r+0x262>
 1020632:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1020634:	930e      	str	r3, [sp, #56]	; 0x38
 1020636:	2300      	movs	r3, #0
 1020638:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 102063c:	f855 2b04 	ldr.w	r2, [r5], #4
 1020640:	920b      	str	r2, [sp, #44]	; 0x2c
 1020642:	2a00      	cmp	r2, #0
 1020644:	f000 84bb 	beq.w	1020fbe <_svfprintf_r+0xfc6>
 1020648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 102064a:	2b53      	cmp	r3, #83	; 0x53
 102064c:	f000 8600 	beq.w	1021250 <_svfprintf_r+0x1258>
 1020650:	f016 0310 	ands.w	r3, r6, #16
 1020654:	9310      	str	r3, [sp, #64]	; 0x40
 1020656:	f040 85fb 	bne.w	1021250 <_svfprintf_r+0x1258>
 102065a:	9a04      	ldr	r2, [sp, #16]
 102065c:	1c53      	adds	r3, r2, #1
 102065e:	f001 801b 	beq.w	1021698 <_svfprintf_r+0x16a0>
 1020662:	9910      	ldr	r1, [sp, #64]	; 0x40
 1020664:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1020666:	f005 f923 	bl	10258b0 <memchr>
 102066a:	900a      	str	r0, [sp, #40]	; 0x28
 102066c:	2800      	cmp	r0, #0
 102066e:	f001 81dc 	beq.w	1021a2a <_svfprintf_r+0x1a32>
 1020672:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 1020676:	9509      	str	r5, [sp, #36]	; 0x24
 1020678:	1a9a      	subs	r2, r3, r2
 102067a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 102067c:	9207      	str	r2, [sp, #28]
 102067e:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1020682:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 1020686:	9304      	str	r3, [sp, #16]
 1020688:	9313      	str	r3, [sp, #76]	; 0x4c
 102068a:	9203      	str	r2, [sp, #12]
 102068c:	9311      	str	r3, [sp, #68]	; 0x44
 102068e:	930a      	str	r3, [sp, #40]	; 0x28
 1020690:	e617      	b.n	10202c2 <_svfprintf_r+0x2ca>
 1020692:	06b4      	lsls	r4, r6, #26
 1020694:	930e      	str	r3, [sp, #56]	; 0x38
 1020696:	f046 0310 	orr.w	r3, r6, #16
 102069a:	d40f      	bmi.n	10206bc <_svfprintf_r+0x6c4>
 102069c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102069e:	3204      	adds	r2, #4
 10206a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 10206a2:	2500      	movs	r5, #0
 10206a4:	9209      	str	r2, [sp, #36]	; 0x24
 10206a6:	680c      	ldr	r4, [r1, #0]
 10206a8:	e00f      	b.n	10206ca <_svfprintf_r+0x6d2>
 10206aa:	f046 0608 	orr.w	r6, r6, #8
 10206ae:	783b      	ldrb	r3, [r7, #0]
 10206b0:	e50d      	b.n	10200ce <_svfprintf_r+0xd6>
 10206b2:	06b0      	lsls	r0, r6, #26
 10206b4:	930e      	str	r3, [sp, #56]	; 0x38
 10206b6:	f140 845e 	bpl.w	1020f76 <_svfprintf_r+0xf7e>
 10206ba:	4633      	mov	r3, r6
 10206bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10206be:	3507      	adds	r5, #7
 10206c0:	f025 0207 	bic.w	r2, r5, #7
 10206c4:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 10206c8:	9209      	str	r2, [sp, #36]	; 0x24
 10206ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 10206ce:	9303      	str	r3, [sp, #12]
 10206d0:	2300      	movs	r3, #0
 10206d2:	e5c2      	b.n	102025a <_svfprintf_r+0x262>
 10206d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10206d6:	06b0      	lsls	r0, r6, #26
 10206d8:	f102 0304 	add.w	r3, r2, #4
 10206dc:	f100 8441 	bmi.w	1020f62 <_svfprintf_r+0xf6a>
 10206e0:	06f1      	lsls	r1, r6, #27
 10206e2:	f100 8608 	bmi.w	10212f6 <_svfprintf_r+0x12fe>
 10206e6:	0672      	lsls	r2, r6, #25
 10206e8:	f100 87c4 	bmi.w	1021674 <_svfprintf_r+0x167c>
 10206ec:	05b5      	lsls	r5, r6, #22
 10206ee:	f140 8602 	bpl.w	10212f6 <_svfprintf_r+0x12fe>
 10206f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10206f4:	9309      	str	r3, [sp, #36]	; 0x24
 10206f6:	9b05      	ldr	r3, [sp, #20]
 10206f8:	6812      	ldr	r2, [r2, #0]
 10206fa:	7013      	strb	r3, [r2, #0]
 10206fc:	e4bc      	b.n	1020078 <_svfprintf_r+0x80>
 10206fe:	930e      	str	r3, [sp, #56]	; 0x38
 1020700:	f046 0310 	orr.w	r3, r6, #16
 1020704:	06b6      	lsls	r6, r6, #26
 1020706:	9303      	str	r3, [sp, #12]
 1020708:	f53f af2f 	bmi.w	102056a <_svfprintf_r+0x572>
 102070c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102070e:	1d1a      	adds	r2, r3, #4
 1020710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020712:	9209      	str	r2, [sp, #36]	; 0x24
 1020714:	681c      	ldr	r4, [r3, #0]
 1020716:	17e5      	asrs	r5, r4, #31
 1020718:	4622      	mov	r2, r4
 102071a:	2a00      	cmp	r2, #0
 102071c:	462b      	mov	r3, r5
 102071e:	f173 0300 	sbcs.w	r3, r3, #0
 1020722:	f6bf af31 	bge.w	1020588 <_svfprintf_r+0x590>
 1020726:	4264      	negs	r4, r4
 1020728:	9904      	ldr	r1, [sp, #16]
 102072a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 102072e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1020732:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 1020736:	1c4a      	adds	r2, r1, #1
 1020738:	f04f 0301 	mov.w	r3, #1
 102073c:	f47f ad94 	bne.w	1020268 <_svfprintf_r+0x270>
 1020740:	2b01      	cmp	r3, #1
 1020742:	f000 8098 	beq.w	1020876 <_svfprintf_r+0x87e>
 1020746:	2b02      	cmp	r3, #2
 1020748:	bf18      	it	ne
 102074a:	a954      	addne	r1, sp, #336	; 0x150
 102074c:	f040 818f 	bne.w	1020a6e <_svfprintf_r+0xa76>
 1020750:	ab54      	add	r3, sp, #336	; 0x150
 1020752:	9e15      	ldr	r6, [sp, #84]	; 0x54
 1020754:	461a      	mov	r2, r3
 1020756:	f004 010f 	and.w	r1, r4, #15
 102075a:	0923      	lsrs	r3, r4, #4
 102075c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 1020760:	0928      	lsrs	r0, r5, #4
 1020762:	5c71      	ldrb	r1, [r6, r1]
 1020764:	461c      	mov	r4, r3
 1020766:	4605      	mov	r5, r0
 1020768:	ea54 0305 	orrs.w	r3, r4, r5
 102076c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 1020770:	d1f1      	bne.n	1020756 <_svfprintf_r+0x75e>
 1020772:	ab54      	add	r3, sp, #336	; 0x150
 1020774:	920b      	str	r2, [sp, #44]	; 0x2c
 1020776:	1a9b      	subs	r3, r3, r2
 1020778:	9e03      	ldr	r6, [sp, #12]
 102077a:	9307      	str	r3, [sp, #28]
 102077c:	e594      	b.n	10202a8 <_svfprintf_r+0x2b0>
 102077e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1020780:	2b43      	cmp	r3, #67	; 0x43
 1020782:	930e      	str	r3, [sp, #56]	; 0x38
 1020784:	f102 0504 	add.w	r5, r2, #4
 1020788:	d002      	beq.n	1020790 <_svfprintf_r+0x798>
 102078a:	06f3      	lsls	r3, r6, #27
 102078c:	f140 8402 	bpl.w	1020f94 <_svfprintf_r+0xf9c>
 1020790:	2208      	movs	r2, #8
 1020792:	2100      	movs	r1, #0
 1020794:	a826      	add	r0, sp, #152	; 0x98
 1020796:	ac3b      	add	r4, sp, #236	; 0xec
 1020798:	f7fe fb0a 	bl	101edb0 <memset>
 102079c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102079e:	ab26      	add	r3, sp, #152	; 0x98
 10207a0:	4621      	mov	r1, r4
 10207a2:	4650      	mov	r0, sl
 10207a4:	6812      	ldr	r2, [r2, #0]
 10207a6:	f003 f829 	bl	10237fc <_wcrtomb_r>
 10207aa:	1c43      	adds	r3, r0, #1
 10207ac:	9007      	str	r0, [sp, #28]
 10207ae:	f001 80eb 	beq.w	1021988 <_svfprintf_r+0x1990>
 10207b2:	9b07      	ldr	r3, [sp, #28]
 10207b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10207b8:	9303      	str	r3, [sp, #12]
 10207ba:	2300      	movs	r3, #0
 10207bc:	9509      	str	r5, [sp, #36]	; 0x24
 10207be:	4619      	mov	r1, r3
 10207c0:	940b      	str	r4, [sp, #44]	; 0x2c
 10207c2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 10207c6:	930a      	str	r3, [sp, #40]	; 0x28
 10207c8:	9304      	str	r3, [sp, #16]
 10207ca:	9313      	str	r3, [sp, #76]	; 0x4c
 10207cc:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 10207d0:	e57b      	b.n	10202ca <_svfprintf_r+0x2d2>
 10207d2:	232b      	movs	r3, #43	; 0x2b
 10207d4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 10207d8:	783b      	ldrb	r3, [r7, #0]
 10207da:	e478      	b.n	10200ce <_svfprintf_r+0xd6>
 10207dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10207de:	930e      	str	r3, [sp, #56]	; 0x38
 10207e0:	3507      	adds	r5, #7
 10207e2:	ed9f 7bbd 	vldr	d7, [pc, #756]	; 1020ad8 <_svfprintf_r+0xae0>
 10207e6:	f025 0307 	bic.w	r3, r5, #7
 10207ea:	ecb3 8b02 	vldmia	r3!, {d8}
 10207ee:	eeb0 6bc8 	vabs.f64	d6, d8
 10207f2:	9309      	str	r3, [sp, #36]	; 0x24
 10207f4:	eeb4 6b47 	vcmp.f64	d6, d7
 10207f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10207fc:	f340 8309 	ble.w	1020e12 <_svfprintf_r+0xe1a>
 1020800:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 1020804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020808:	bf58      	it	pl
 102080a:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 102080e:	d502      	bpl.n	1020816 <_svfprintf_r+0x81e>
 1020810:	212d      	movs	r1, #45	; 0x2d
 1020812:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 1020816:	f64d 3320 	movw	r3, #56096	; 0xdb20
 102081a:	f64d 3424 	movw	r4, #56100	; 0xdb24
 102081e:	f2c0 1306 	movt	r3, #262	; 0x106
 1020822:	f2c0 1406 	movt	r4, #262	; 0x106
 1020826:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 1020828:	2200      	movs	r2, #0
 102082a:	2003      	movs	r0, #3
 102082c:	920a      	str	r2, [sp, #40]	; 0x28
 102082e:	2d47      	cmp	r5, #71	; 0x47
 1020830:	bfc8      	it	gt
 1020832:	4623      	movgt	r3, r4
 1020834:	9003      	str	r0, [sp, #12]
 1020836:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 102083a:	930b      	str	r3, [sp, #44]	; 0x2c
 102083c:	9007      	str	r0, [sp, #28]
 102083e:	9204      	str	r2, [sp, #16]
 1020840:	9213      	str	r2, [sp, #76]	; 0x4c
 1020842:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1020846:	e53c      	b.n	10202c2 <_svfprintf_r+0x2ca>
 1020848:	461a      	mov	r2, r3
 102084a:	930e      	str	r3, [sp, #56]	; 0x38
 102084c:	2b00      	cmp	r3, #0
 102084e:	f43f acc3 	beq.w	10201d8 <_svfprintf_r+0x1e0>
 1020852:	2300      	movs	r3, #0
 1020854:	2001      	movs	r0, #1
 1020856:	4619      	mov	r1, r3
 1020858:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 102085c:	930a      	str	r3, [sp, #40]	; 0x28
 102085e:	9304      	str	r3, [sp, #16]
 1020860:	9313      	str	r3, [sp, #76]	; 0x4c
 1020862:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1020866:	ab3b      	add	r3, sp, #236	; 0xec
 1020868:	9003      	str	r0, [sp, #12]
 102086a:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 102086e:	9007      	str	r0, [sp, #28]
 1020870:	930b      	str	r3, [sp, #44]	; 0x2c
 1020872:	e52a      	b.n	10202ca <_svfprintf_r+0x2d2>
 1020874:	9603      	str	r6, [sp, #12]
 1020876:	2d00      	cmp	r5, #0
 1020878:	bf08      	it	eq
 102087a:	2c0a      	cmpeq	r4, #10
 102087c:	f080 8544 	bcs.w	1021308 <_svfprintf_r+0x1310>
 1020880:	2301      	movs	r3, #1
 1020882:	3430      	adds	r4, #48	; 0x30
 1020884:	9307      	str	r3, [sp, #28]
 1020886:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 102088a:	9e03      	ldr	r6, [sp, #12]
 102088c:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 1020890:	930b      	str	r3, [sp, #44]	; 0x2c
 1020892:	e509      	b.n	10202a8 <_svfprintf_r+0x2b0>
 1020894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1020896:	2b65      	cmp	r3, #101	; 0x65
 1020898:	f340 8124 	ble.w	1020ae4 <_svfprintf_r+0xaec>
 102089c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 10208a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10208a4:	f040 81d1 	bne.w	1020c4a <_svfprintf_r+0xc52>
 10208a8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10208aa:	3201      	adds	r2, #1
 10208ac:	2101      	movs	r1, #1
 10208ae:	922a      	str	r2, [sp, #168]	; 0xa8
 10208b0:	3301      	adds	r3, #1
 10208b2:	f24b 3234 	movw	r2, #45876	; 0xb334
 10208b6:	2b07      	cmp	r3, #7
 10208b8:	f2c0 1206 	movt	r2, #262	; 0x106
 10208bc:	9329      	str	r3, [sp, #164]	; 0xa4
 10208be:	e9c9 2100 	strd	r2, r1, [r9]
 10208c2:	bfd8      	it	le
 10208c4:	f109 0908 	addle.w	r9, r9, #8
 10208c8:	f300 84b6 	bgt.w	1021238 <_svfprintf_r+0x1240>
 10208cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 10208ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 10208d0:	4293      	cmp	r3, r2
 10208d2:	f280 8298 	bge.w	1020e06 <_svfprintf_r+0xe0e>
 10208d6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 10208d8:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10208dc:	f8c9 1000 	str.w	r1, [r9]
 10208e0:	3301      	adds	r3, #1
 10208e2:	9916      	ldr	r1, [sp, #88]	; 0x58
 10208e4:	2b07      	cmp	r3, #7
 10208e6:	440a      	add	r2, r1
 10208e8:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10208ec:	f8c9 1004 	str.w	r1, [r9, #4]
 10208f0:	bfd8      	it	le
 10208f2:	f109 0908 	addle.w	r9, r9, #8
 10208f6:	f300 8356 	bgt.w	1020fa6 <_svfprintf_r+0xfae>
 10208fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10208fc:	1e5c      	subs	r4, r3, #1
 10208fe:	2c00      	cmp	r4, #0
 1020900:	f77f ad37 	ble.w	1020372 <_svfprintf_r+0x37a>
 1020904:	2c10      	cmp	r4, #16
 1020906:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020908:	f340 84d0 	ble.w	10212ac <_svfprintf_r+0x12b4>
 102090c:	9604      	str	r6, [sp, #16]
 102090e:	2510      	movs	r5, #16
 1020910:	4626      	mov	r6, r4
 1020912:	4619      	mov	r1, r3
 1020914:	9c08      	ldr	r4, [sp, #32]
 1020916:	e003      	b.n	1020920 <_svfprintf_r+0x928>
 1020918:	3e10      	subs	r6, #16
 102091a:	2e10      	cmp	r6, #16
 102091c:	f340 84c3 	ble.w	10212a6 <_svfprintf_r+0x12ae>
 1020920:	3101      	adds	r1, #1
 1020922:	4b6f      	ldr	r3, [pc, #444]	; (1020ae0 <_svfprintf_r+0xae8>)
 1020924:	2907      	cmp	r1, #7
 1020926:	f102 0210 	add.w	r2, r2, #16
 102092a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 102092e:	e9c9 3500 	strd	r3, r5, [r9]
 1020932:	f109 0908 	add.w	r9, r9, #8
 1020936:	ddef      	ble.n	1020918 <_svfprintf_r+0x920>
 1020938:	aa28      	add	r2, sp, #160	; 0xa0
 102093a:	4621      	mov	r1, r4
 102093c:	4650      	mov	r0, sl
 102093e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020942:	f005 ff19 	bl	1026778 <__ssprint_r>
 1020946:	2800      	cmp	r0, #0
 1020948:	f040 80b9 	bne.w	1020abe <_svfprintf_r+0xac6>
 102094c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1020950:	e7e2      	b.n	1020918 <_svfprintf_r+0x920>
 1020952:	9b06      	ldr	r3, [sp, #24]
 1020954:	9903      	ldr	r1, [sp, #12]
 1020956:	1a5c      	subs	r4, r3, r1
 1020958:	2c00      	cmp	r4, #0
 102095a:	f77f acf1 	ble.w	1020340 <_svfprintf_r+0x348>
 102095e:	2c10      	cmp	r4, #16
 1020960:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020962:	dd26      	ble.n	10209b2 <_svfprintf_r+0x9ba>
 1020964:	960c      	str	r6, [sp, #48]	; 0x30
 1020966:	2510      	movs	r5, #16
 1020968:	4626      	mov	r6, r4
 102096a:	4619      	mov	r1, r3
 102096c:	9c08      	ldr	r4, [sp, #32]
 102096e:	e002      	b.n	1020976 <_svfprintf_r+0x97e>
 1020970:	3e10      	subs	r6, #16
 1020972:	2e10      	cmp	r6, #16
 1020974:	dd1a      	ble.n	10209ac <_svfprintf_r+0x9b4>
 1020976:	3101      	adds	r1, #1
 1020978:	4b59      	ldr	r3, [pc, #356]	; (1020ae0 <_svfprintf_r+0xae8>)
 102097a:	2907      	cmp	r1, #7
 102097c:	f102 0210 	add.w	r2, r2, #16
 1020980:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020984:	e9c9 3500 	strd	r3, r5, [r9]
 1020988:	f109 0908 	add.w	r9, r9, #8
 102098c:	ddf0      	ble.n	1020970 <_svfprintf_r+0x978>
 102098e:	aa28      	add	r2, sp, #160	; 0xa0
 1020990:	4621      	mov	r1, r4
 1020992:	4650      	mov	r0, sl
 1020994:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020998:	f005 feee 	bl	1026778 <__ssprint_r>
 102099c:	2800      	cmp	r0, #0
 102099e:	f040 808e 	bne.w	1020abe <_svfprintf_r+0xac6>
 10209a2:	3e10      	subs	r6, #16
 10209a4:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10209a8:	2e10      	cmp	r6, #16
 10209aa:	dce4      	bgt.n	1020976 <_svfprintf_r+0x97e>
 10209ac:	4634      	mov	r4, r6
 10209ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 10209b0:	460b      	mov	r3, r1
 10209b2:	3301      	adds	r3, #1
 10209b4:	494a      	ldr	r1, [pc, #296]	; (1020ae0 <_svfprintf_r+0xae8>)
 10209b6:	2b07      	cmp	r3, #7
 10209b8:	4422      	add	r2, r4
 10209ba:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10209be:	e9c9 1400 	strd	r1, r4, [r9]
 10209c2:	bfd8      	it	le
 10209c4:	f109 0908 	addle.w	r9, r9, #8
 10209c8:	f77f acba 	ble.w	1020340 <_svfprintf_r+0x348>
 10209cc:	aa28      	add	r2, sp, #160	; 0xa0
 10209ce:	9908      	ldr	r1, [sp, #32]
 10209d0:	4650      	mov	r0, sl
 10209d2:	f005 fed1 	bl	1026778 <__ssprint_r>
 10209d6:	2800      	cmp	r0, #0
 10209d8:	d171      	bne.n	1020abe <_svfprintf_r+0xac6>
 10209da:	9b04      	ldr	r3, [sp, #16]
 10209dc:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10209e0:	9907      	ldr	r1, [sp, #28]
 10209e2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10209e4:	1a5c      	subs	r4, r3, r1
 10209e6:	2c00      	cmp	r4, #0
 10209e8:	f77f acb0 	ble.w	102034c <_svfprintf_r+0x354>
 10209ec:	2c10      	cmp	r4, #16
 10209ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10209f0:	dd25      	ble.n	1020a3e <_svfprintf_r+0xa46>
 10209f2:	9604      	str	r6, [sp, #16]
 10209f4:	2510      	movs	r5, #16
 10209f6:	4626      	mov	r6, r4
 10209f8:	4619      	mov	r1, r3
 10209fa:	9c08      	ldr	r4, [sp, #32]
 10209fc:	e002      	b.n	1020a04 <_svfprintf_r+0xa0c>
 10209fe:	3e10      	subs	r6, #16
 1020a00:	2e10      	cmp	r6, #16
 1020a02:	dd19      	ble.n	1020a38 <_svfprintf_r+0xa40>
 1020a04:	3101      	adds	r1, #1
 1020a06:	4b36      	ldr	r3, [pc, #216]	; (1020ae0 <_svfprintf_r+0xae8>)
 1020a08:	2907      	cmp	r1, #7
 1020a0a:	f102 0210 	add.w	r2, r2, #16
 1020a0e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020a12:	e9c9 3500 	strd	r3, r5, [r9]
 1020a16:	f109 0908 	add.w	r9, r9, #8
 1020a1a:	ddf0      	ble.n	10209fe <_svfprintf_r+0xa06>
 1020a1c:	aa28      	add	r2, sp, #160	; 0xa0
 1020a1e:	4621      	mov	r1, r4
 1020a20:	4650      	mov	r0, sl
 1020a22:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020a26:	f005 fea7 	bl	1026778 <__ssprint_r>
 1020a2a:	2800      	cmp	r0, #0
 1020a2c:	d147      	bne.n	1020abe <_svfprintf_r+0xac6>
 1020a2e:	3e10      	subs	r6, #16
 1020a30:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1020a34:	2e10      	cmp	r6, #16
 1020a36:	dce5      	bgt.n	1020a04 <_svfprintf_r+0xa0c>
 1020a38:	4634      	mov	r4, r6
 1020a3a:	9e04      	ldr	r6, [sp, #16]
 1020a3c:	460b      	mov	r3, r1
 1020a3e:	3301      	adds	r3, #1
 1020a40:	4927      	ldr	r1, [pc, #156]	; (1020ae0 <_svfprintf_r+0xae8>)
 1020a42:	2b07      	cmp	r3, #7
 1020a44:	4422      	add	r2, r4
 1020a46:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1020a4a:	e9c9 1400 	strd	r1, r4, [r9]
 1020a4e:	bfd8      	it	le
 1020a50:	f109 0908 	addle.w	r9, r9, #8
 1020a54:	f77f ac7a 	ble.w	102034c <_svfprintf_r+0x354>
 1020a58:	aa28      	add	r2, sp, #160	; 0xa0
 1020a5a:	9908      	ldr	r1, [sp, #32]
 1020a5c:	4650      	mov	r0, sl
 1020a5e:	f005 fe8b 	bl	1026778 <__ssprint_r>
 1020a62:	bb60      	cbnz	r0, 1020abe <_svfprintf_r+0xac6>
 1020a64:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020a66:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020a6a:	e46f      	b.n	102034c <_svfprintf_r+0x354>
 1020a6c:	4611      	mov	r1, r2
 1020a6e:	08e2      	lsrs	r2, r4, #3
 1020a70:	08e8      	lsrs	r0, r5, #3
 1020a72:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1020a76:	f004 0307 	and.w	r3, r4, #7
 1020a7a:	4605      	mov	r5, r0
 1020a7c:	3330      	adds	r3, #48	; 0x30
 1020a7e:	4614      	mov	r4, r2
 1020a80:	ea54 0005 	orrs.w	r0, r4, r5
 1020a84:	f801 3c01 	strb.w	r3, [r1, #-1]
 1020a88:	f101 32ff 	add.w	r2, r1, #4294967295
 1020a8c:	d1ee      	bne.n	1020a6c <_svfprintf_r+0xa74>
 1020a8e:	9e03      	ldr	r6, [sp, #12]
 1020a90:	920b      	str	r2, [sp, #44]	; 0x2c
 1020a92:	4630      	mov	r0, r6
 1020a94:	2b30      	cmp	r3, #48	; 0x30
 1020a96:	bf0c      	ite	eq
 1020a98:	2000      	moveq	r0, #0
 1020a9a:	f000 0001 	andne.w	r0, r0, #1
 1020a9e:	2800      	cmp	r0, #0
 1020aa0:	f040 840f 	bne.w	10212c2 <_svfprintf_r+0x12ca>
 1020aa4:	ab54      	add	r3, sp, #336	; 0x150
 1020aa6:	1a9b      	subs	r3, r3, r2
 1020aa8:	9307      	str	r3, [sp, #28]
 1020aaa:	f7ff bbfd 	b.w	10202a8 <_svfprintf_r+0x2b0>
 1020aae:	aa28      	add	r2, sp, #160	; 0xa0
 1020ab0:	9908      	ldr	r1, [sp, #32]
 1020ab2:	4650      	mov	r0, sl
 1020ab4:	f005 fe60 	bl	1026778 <__ssprint_r>
 1020ab8:	2800      	cmp	r0, #0
 1020aba:	f43f ac6d 	beq.w	1020398 <_svfprintf_r+0x3a0>
 1020abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1020ac0:	2b00      	cmp	r3, #0
 1020ac2:	f43f ab8d 	beq.w	10201e0 <_svfprintf_r+0x1e8>
 1020ac6:	990a      	ldr	r1, [sp, #40]	; 0x28
 1020ac8:	4650      	mov	r0, sl
 1020aca:	f004 fa7f 	bl	1024fcc <_free_r>
 1020ace:	f7ff bb87 	b.w	10201e0 <_svfprintf_r+0x1e8>
 1020ad2:	bf00      	nop
 1020ad4:	f3af 8000 	nop.w
 1020ad8:	ffffffff 	.word	0xffffffff
 1020adc:	7fefffff 	.word	0x7fefffff
 1020ae0:	010693b0 	.word	0x010693b0
 1020ae4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 1020ae6:	3201      	adds	r2, #1
 1020ae8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1020aea:	f109 0308 	add.w	r3, r9, #8
 1020aee:	2c01      	cmp	r4, #1
 1020af0:	f100 0101 	add.w	r1, r0, #1
 1020af4:	f340 8134 	ble.w	1020d60 <_svfprintf_r+0xd68>
 1020af8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1020afa:	2907      	cmp	r1, #7
 1020afc:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020b00:	f8c9 0000 	str.w	r0, [r9]
 1020b04:	f04f 0001 	mov.w	r0, #1
 1020b08:	f8c9 0004 	str.w	r0, [r9, #4]
 1020b0c:	f300 8163 	bgt.w	1020dd6 <_svfprintf_r+0xdde>
 1020b10:	3101      	adds	r1, #1
 1020b12:	9816      	ldr	r0, [sp, #88]	; 0x58
 1020b14:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 1020b16:	2907      	cmp	r1, #7
 1020b18:	4402      	add	r2, r0
 1020b1a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020b1e:	e9c3 4000 	strd	r4, r0, [r3]
 1020b22:	bfd8      	it	le
 1020b24:	3308      	addle	r3, #8
 1020b26:	f300 8162 	bgt.w	1020dee <_svfprintf_r+0xdf6>
 1020b2a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 1020b2e:	1c48      	adds	r0, r1, #1
 1020b30:	9c12      	ldr	r4, [sp, #72]	; 0x48
 1020b32:	f103 0908 	add.w	r9, r3, #8
 1020b36:	4684      	mov	ip, r0
 1020b38:	3c01      	subs	r4, #1
 1020b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020b3e:	f000 8122 	beq.w	1020d86 <_svfprintf_r+0xd8e>
 1020b42:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 1020b44:	2807      	cmp	r0, #7
 1020b46:	4422      	add	r2, r4
 1020b48:	605c      	str	r4, [r3, #4]
 1020b4a:	f105 0501 	add.w	r5, r5, #1
 1020b4e:	922a      	str	r2, [sp, #168]	; 0xa8
 1020b50:	601d      	str	r5, [r3, #0]
 1020b52:	9029      	str	r0, [sp, #164]	; 0xa4
 1020b54:	f300 82de 	bgt.w	1021114 <_svfprintf_r+0x111c>
 1020b58:	f103 0410 	add.w	r4, r3, #16
 1020b5c:	1c88      	adds	r0, r1, #2
 1020b5e:	464b      	mov	r3, r9
 1020b60:	46a1      	mov	r9, r4
 1020b62:	9918      	ldr	r1, [sp, #96]	; 0x60
 1020b64:	2807      	cmp	r0, #7
 1020b66:	9029      	str	r0, [sp, #164]	; 0xa4
 1020b68:	440a      	add	r2, r1
 1020b6a:	922a      	str	r2, [sp, #168]	; 0xa8
 1020b6c:	6059      	str	r1, [r3, #4]
 1020b6e:	a922      	add	r1, sp, #136	; 0x88
 1020b70:	6019      	str	r1, [r3, #0]
 1020b72:	f77f abfe 	ble.w	1020372 <_svfprintf_r+0x37a>
 1020b76:	aa28      	add	r2, sp, #160	; 0xa0
 1020b78:	9908      	ldr	r1, [sp, #32]
 1020b7a:	4650      	mov	r0, sl
 1020b7c:	f005 fdfc 	bl	1026778 <__ssprint_r>
 1020b80:	2800      	cmp	r0, #0
 1020b82:	d19c      	bne.n	1020abe <_svfprintf_r+0xac6>
 1020b84:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020b86:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020b8a:	f7ff bbf2 	b.w	1020372 <_svfprintf_r+0x37a>
 1020b8e:	aa28      	add	r2, sp, #160	; 0xa0
 1020b90:	9908      	ldr	r1, [sp, #32]
 1020b92:	4650      	mov	r0, sl
 1020b94:	f005 fdf0 	bl	1026778 <__ssprint_r>
 1020b98:	2800      	cmp	r0, #0
 1020b9a:	d190      	bne.n	1020abe <_svfprintf_r+0xac6>
 1020b9c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020b9e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020ba2:	f7ff bbb6 	b.w	1020312 <_svfprintf_r+0x31a>
 1020ba6:	aa28      	add	r2, sp, #160	; 0xa0
 1020ba8:	9908      	ldr	r1, [sp, #32]
 1020baa:	4650      	mov	r0, sl
 1020bac:	f005 fde4 	bl	1026778 <__ssprint_r>
 1020bb0:	2800      	cmp	r0, #0
 1020bb2:	d184      	bne.n	1020abe <_svfprintf_r+0xac6>
 1020bb4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020bb6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020bba:	f7ff bbbd 	b.w	1020338 <_svfprintf_r+0x340>
 1020bbe:	2c10      	cmp	r4, #16
 1020bc0:	f249 35a0 	movw	r5, #37792	; 0x93a0
 1020bc4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020bc6:	f2c0 1506 	movt	r5, #262	; 0x106
 1020bca:	dd24      	ble.n	1020c16 <_svfprintf_r+0xc1e>
 1020bcc:	9704      	str	r7, [sp, #16]
 1020bce:	2610      	movs	r6, #16
 1020bd0:	462f      	mov	r7, r5
 1020bd2:	4619      	mov	r1, r3
 1020bd4:	9d08      	ldr	r5, [sp, #32]
 1020bd6:	e002      	b.n	1020bde <_svfprintf_r+0xbe6>
 1020bd8:	3c10      	subs	r4, #16
 1020bda:	2c10      	cmp	r4, #16
 1020bdc:	dd18      	ble.n	1020c10 <_svfprintf_r+0xc18>
 1020bde:	3101      	adds	r1, #1
 1020be0:	3210      	adds	r2, #16
 1020be2:	2907      	cmp	r1, #7
 1020be4:	e9c9 7600 	strd	r7, r6, [r9]
 1020be8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020bec:	f109 0908 	add.w	r9, r9, #8
 1020bf0:	ddf2      	ble.n	1020bd8 <_svfprintf_r+0xbe0>
 1020bf2:	aa28      	add	r2, sp, #160	; 0xa0
 1020bf4:	4629      	mov	r1, r5
 1020bf6:	4650      	mov	r0, sl
 1020bf8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020bfc:	f005 fdbc 	bl	1026778 <__ssprint_r>
 1020c00:	2800      	cmp	r0, #0
 1020c02:	f47f af5c 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020c06:	3c10      	subs	r4, #16
 1020c08:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1020c0c:	2c10      	cmp	r4, #16
 1020c0e:	dce6      	bgt.n	1020bde <_svfprintf_r+0xbe6>
 1020c10:	463d      	mov	r5, r7
 1020c12:	9f04      	ldr	r7, [sp, #16]
 1020c14:	460b      	mov	r3, r1
 1020c16:	3301      	adds	r3, #1
 1020c18:	4422      	add	r2, r4
 1020c1a:	2b07      	cmp	r3, #7
 1020c1c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1020c20:	e9c9 5400 	strd	r5, r4, [r9]
 1020c24:	f77f abad 	ble.w	1020382 <_svfprintf_r+0x38a>
 1020c28:	aa28      	add	r2, sp, #160	; 0xa0
 1020c2a:	9908      	ldr	r1, [sp, #32]
 1020c2c:	4650      	mov	r0, sl
 1020c2e:	f005 fda3 	bl	1026778 <__ssprint_r>
 1020c32:	2800      	cmp	r0, #0
 1020c34:	f47f af43 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020c38:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020c3a:	f7ff bba2 	b.w	1020382 <_svfprintf_r+0x38a>
 1020c3e:	ab54      	add	r3, sp, #336	; 0x150
 1020c40:	9204      	str	r2, [sp, #16]
 1020c42:	930b      	str	r3, [sp, #44]	; 0x2c
 1020c44:	9207      	str	r2, [sp, #28]
 1020c46:	f7ff bb2f 	b.w	10202a8 <_svfprintf_r+0x2b0>
 1020c4a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1020c4c:	2900      	cmp	r1, #0
 1020c4e:	f340 82a2 	ble.w	1021196 <_svfprintf_r+0x119e>
 1020c52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1020c54:	9912      	ldr	r1, [sp, #72]	; 0x48
 1020c56:	428b      	cmp	r3, r1
 1020c58:	bfa8      	it	ge
 1020c5a:	460b      	movge	r3, r1
 1020c5c:	2b00      	cmp	r3, #0
 1020c5e:	461c      	mov	r4, r3
 1020c60:	dd0f      	ble.n	1020c82 <_svfprintf_r+0xc8a>
 1020c62:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020c64:	4422      	add	r2, r4
 1020c66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1020c68:	3301      	adds	r3, #1
 1020c6a:	f8c9 4004 	str.w	r4, [r9, #4]
 1020c6e:	2b07      	cmp	r3, #7
 1020c70:	922a      	str	r2, [sp, #168]	; 0xa8
 1020c72:	f8c9 1000 	str.w	r1, [r9]
 1020c76:	bfd8      	it	le
 1020c78:	f109 0908 	addle.w	r9, r9, #8
 1020c7c:	9329      	str	r3, [sp, #164]	; 0xa4
 1020c7e:	f300 84e1 	bgt.w	1021644 <_svfprintf_r+0x164c>
 1020c82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1020c84:	2c00      	cmp	r4, #0
 1020c86:	bfa8      	it	ge
 1020c88:	1b1b      	subge	r3, r3, r4
 1020c8a:	2b00      	cmp	r3, #0
 1020c8c:	461c      	mov	r4, r3
 1020c8e:	f300 81b9 	bgt.w	1021004 <_svfprintf_r+0x100c>
 1020c92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1020c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1020c96:	440b      	add	r3, r1
 1020c98:	0571      	lsls	r1, r6, #21
 1020c9a:	461d      	mov	r5, r3
 1020c9c:	f100 81db 	bmi.w	1021056 <_svfprintf_r+0x105e>
 1020ca0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 1020ca2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1020ca4:	429c      	cmp	r4, r3
 1020ca6:	db02      	blt.n	1020cae <_svfprintf_r+0xcb6>
 1020ca8:	07f3      	lsls	r3, r6, #31
 1020caa:	f140 84d8 	bpl.w	102165e <_svfprintf_r+0x1666>
 1020cae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020cb0:	9916      	ldr	r1, [sp, #88]	; 0x58
 1020cb2:	3301      	adds	r3, #1
 1020cb4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 1020cb6:	2b07      	cmp	r3, #7
 1020cb8:	440a      	add	r2, r1
 1020cba:	f8c9 1004 	str.w	r1, [r9, #4]
 1020cbe:	f8c9 0000 	str.w	r0, [r9]
 1020cc2:	bfd8      	it	le
 1020cc4:	f109 0908 	addle.w	r9, r9, #8
 1020cc8:	922a      	str	r2, [sp, #168]	; 0xa8
 1020cca:	9329      	str	r3, [sp, #164]	; 0xa4
 1020ccc:	f300 85c4 	bgt.w	1021858 <_svfprintf_r+0x1860>
 1020cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1020cd2:	4619      	mov	r1, r3
 1020cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1020cd6:	4419      	add	r1, r3
 1020cd8:	1b1b      	subs	r3, r3, r4
 1020cda:	1b4c      	subs	r4, r1, r5
 1020cdc:	429c      	cmp	r4, r3
 1020cde:	bfa8      	it	ge
 1020ce0:	461c      	movge	r4, r3
 1020ce2:	2c00      	cmp	r4, #0
 1020ce4:	dd0e      	ble.n	1020d04 <_svfprintf_r+0xd0c>
 1020ce6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1020ce8:	4422      	add	r2, r4
 1020cea:	f8c9 5000 	str.w	r5, [r9]
 1020cee:	3101      	adds	r1, #1
 1020cf0:	f8c9 4004 	str.w	r4, [r9, #4]
 1020cf4:	2907      	cmp	r1, #7
 1020cf6:	922a      	str	r2, [sp, #168]	; 0xa8
 1020cf8:	9129      	str	r1, [sp, #164]	; 0xa4
 1020cfa:	bfd8      	it	le
 1020cfc:	f109 0908 	addle.w	r9, r9, #8
 1020d00:	f300 85b8 	bgt.w	1021874 <_svfprintf_r+0x187c>
 1020d04:	2c00      	cmp	r4, #0
 1020d06:	bfac      	ite	ge
 1020d08:	1b1c      	subge	r4, r3, r4
 1020d0a:	461c      	movlt	r4, r3
 1020d0c:	2c00      	cmp	r4, #0
 1020d0e:	f77f ab30 	ble.w	1020372 <_svfprintf_r+0x37a>
 1020d12:	2c10      	cmp	r4, #16
 1020d14:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1020d16:	f340 82c9 	ble.w	10212ac <_svfprintf_r+0x12b4>
 1020d1a:	9604      	str	r6, [sp, #16]
 1020d1c:	2510      	movs	r5, #16
 1020d1e:	4626      	mov	r6, r4
 1020d20:	4619      	mov	r1, r3
 1020d22:	9c08      	ldr	r4, [sp, #32]
 1020d24:	e003      	b.n	1020d2e <_svfprintf_r+0xd36>
 1020d26:	3e10      	subs	r6, #16
 1020d28:	2e10      	cmp	r6, #16
 1020d2a:	f340 82bc 	ble.w	10212a6 <_svfprintf_r+0x12ae>
 1020d2e:	3101      	adds	r1, #1
 1020d30:	4bb9      	ldr	r3, [pc, #740]	; (1021018 <_svfprintf_r+0x1020>)
 1020d32:	2907      	cmp	r1, #7
 1020d34:	f102 0210 	add.w	r2, r2, #16
 1020d38:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020d3c:	e9c9 3500 	strd	r3, r5, [r9]
 1020d40:	f109 0908 	add.w	r9, r9, #8
 1020d44:	ddef      	ble.n	1020d26 <_svfprintf_r+0xd2e>
 1020d46:	aa28      	add	r2, sp, #160	; 0xa0
 1020d48:	4621      	mov	r1, r4
 1020d4a:	4650      	mov	r0, sl
 1020d4c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020d50:	f005 fd12 	bl	1026778 <__ssprint_r>
 1020d54:	2800      	cmp	r0, #0
 1020d56:	f47f aeb2 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020d5a:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1020d5e:	e7e2      	b.n	1020d26 <_svfprintf_r+0xd2e>
 1020d60:	07f4      	lsls	r4, r6, #31
 1020d62:	f53f aec9 	bmi.w	1020af8 <_svfprintf_r+0xb00>
 1020d66:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 1020d68:	2907      	cmp	r1, #7
 1020d6a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1020d6e:	f8c9 4000 	str.w	r4, [r9]
 1020d72:	f04f 0401 	mov.w	r4, #1
 1020d76:	f8c9 4004 	str.w	r4, [r9, #4]
 1020d7a:	f300 81cb 	bgt.w	1021114 <_svfprintf_r+0x111c>
 1020d7e:	3002      	adds	r0, #2
 1020d80:	f109 0910 	add.w	r9, r9, #16
 1020d84:	e6ed      	b.n	1020b62 <_svfprintf_r+0xb6a>
 1020d86:	2c00      	cmp	r4, #0
 1020d88:	f77f aeeb 	ble.w	1020b62 <_svfprintf_r+0xb6a>
 1020d8c:	2c10      	cmp	r4, #16
 1020d8e:	f340 869e 	ble.w	1021ace <_svfprintf_r+0x1ad6>
 1020d92:	2510      	movs	r5, #16
 1020d94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 1020d98:	e005      	b.n	1020da6 <_svfprintf_r+0xdae>
 1020d9a:	3c10      	subs	r4, #16
 1020d9c:	f101 0c01 	add.w	ip, r1, #1
 1020da0:	2c10      	cmp	r4, #16
 1020da2:	f340 8302 	ble.w	10213aa <_svfprintf_r+0x13b2>
 1020da6:	489c      	ldr	r0, [pc, #624]	; (1021018 <_svfprintf_r+0x1020>)
 1020da8:	4661      	mov	r1, ip
 1020daa:	2907      	cmp	r1, #7
 1020dac:	f102 0210 	add.w	r2, r2, #16
 1020db0:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 1020db4:	e9c3 0500 	strd	r0, r5, [r3]
 1020db8:	f103 0308 	add.w	r3, r3, #8
 1020dbc:	dded      	ble.n	1020d9a <_svfprintf_r+0xda2>
 1020dbe:	aa28      	add	r2, sp, #160	; 0xa0
 1020dc0:	4649      	mov	r1, r9
 1020dc2:	4650      	mov	r0, sl
 1020dc4:	f005 fcd8 	bl	1026778 <__ssprint_r>
 1020dc8:	ab2b      	add	r3, sp, #172	; 0xac
 1020dca:	2800      	cmp	r0, #0
 1020dcc:	f47f ae77 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020dd0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1020dd4:	e7e1      	b.n	1020d9a <_svfprintf_r+0xda2>
 1020dd6:	aa28      	add	r2, sp, #160	; 0xa0
 1020dd8:	9908      	ldr	r1, [sp, #32]
 1020dda:	4650      	mov	r0, sl
 1020ddc:	f005 fccc 	bl	1026778 <__ssprint_r>
 1020de0:	2800      	cmp	r0, #0
 1020de2:	f47f ae6c 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020de6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020de8:	ab2b      	add	r3, sp, #172	; 0xac
 1020dea:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1020dec:	e690      	b.n	1020b10 <_svfprintf_r+0xb18>
 1020dee:	aa28      	add	r2, sp, #160	; 0xa0
 1020df0:	9908      	ldr	r1, [sp, #32]
 1020df2:	4650      	mov	r0, sl
 1020df4:	f005 fcc0 	bl	1026778 <__ssprint_r>
 1020df8:	2800      	cmp	r0, #0
 1020dfa:	f47f ae60 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020dfe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020e00:	ab2b      	add	r3, sp, #172	; 0xac
 1020e02:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1020e04:	e691      	b.n	1020b2a <_svfprintf_r+0xb32>
 1020e06:	07f4      	lsls	r4, r6, #31
 1020e08:	bf58      	it	pl
 1020e0a:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 1020e0c:	f57f aab1 	bpl.w	1020372 <_svfprintf_r+0x37a>
 1020e10:	e561      	b.n	10208d6 <_svfprintf_r+0x8de>
 1020e12:	eeb4 8b48 	vcmp.f64	d8, d8
 1020e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020e1a:	f180 862f 	bvs.w	1021a7c <_svfprintf_r+0x1a84>
 1020e1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1020e20:	f023 0420 	bic.w	r4, r3, #32
 1020e24:	2c41      	cmp	r4, #65	; 0x41
 1020e26:	f040 82e6 	bne.w	10213f6 <_svfprintf_r+0x13fe>
 1020e2a:	2b61      	cmp	r3, #97	; 0x61
 1020e2c:	f04f 0230 	mov.w	r2, #48	; 0x30
 1020e30:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 1020e34:	bf0c      	ite	eq
 1020e36:	2378      	moveq	r3, #120	; 0x78
 1020e38:	2358      	movne	r3, #88	; 0x58
 1020e3a:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 1020e3e:	9b04      	ldr	r3, [sp, #16]
 1020e40:	2b63      	cmp	r3, #99	; 0x63
 1020e42:	f300 848e 	bgt.w	1021762 <_svfprintf_r+0x176a>
 1020e46:	2300      	movs	r3, #0
 1020e48:	930a      	str	r3, [sp, #40]	; 0x28
 1020e4a:	ab3b      	add	r3, sp, #236	; 0xec
 1020e4c:	930b      	str	r3, [sp, #44]	; 0x2c
 1020e4e:	ee18 3a90 	vmov	r3, s17
 1020e52:	2b00      	cmp	r3, #0
 1020e54:	f280 855a 	bge.w	102190c <_svfprintf_r+0x1914>
 1020e58:	eeb1 0b48 	vneg.f64	d0, d8
 1020e5c:	232d      	movs	r3, #45	; 0x2d
 1020e5e:	930c      	str	r3, [sp, #48]	; 0x30
 1020e60:	a81f      	add	r0, sp, #124	; 0x7c
 1020e62:	f005 fc01 	bl	1026668 <frexp>
 1020e66:	9a04      	ldr	r2, [sp, #16]
 1020e68:	990e      	ldr	r1, [sp, #56]	; 0x38
 1020e6a:	f64d 3030 	movw	r0, #56112	; 0xdb30
 1020e6e:	f2c0 1006 	movt	r0, #262	; 0x106
 1020e72:	3a01      	subs	r2, #1
 1020e74:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 1020e76:	ee20 0b0b 	vmul.f64	d0, d0, d11
 1020e7a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 1020e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020e82:	bf04      	itt	eq
 1020e84:	2301      	moveq	r3, #1
 1020e86:	931f      	streq	r3, [sp, #124]	; 0x7c
 1020e88:	f64d 038c 	movw	r3, #55436	; 0xd88c
 1020e8c:	f2c0 1306 	movt	r3, #262	; 0x106
 1020e90:	2961      	cmp	r1, #97	; 0x61
 1020e92:	bf18      	it	ne
 1020e94:	4618      	movne	r0, r3
 1020e96:	e005      	b.n	1020ea4 <_svfprintf_r+0xeac>
 1020e98:	eeb5 0b40 	vcmp.f64	d0, #0.0
 1020e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020ea0:	d015      	beq.n	1020ece <_svfprintf_r+0xed6>
 1020ea2:	461d      	mov	r5, r3
 1020ea4:	ee20 0b09 	vmul.f64	d0, d0, d9
 1020ea8:	f1b2 3fff 	cmp.w	r2, #4294967295
 1020eac:	462b      	mov	r3, r5
 1020eae:	4611      	mov	r1, r2
 1020eb0:	f102 32ff 	add.w	r2, r2, #4294967295
 1020eb4:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 1020eb8:	ee17 ca90 	vmov	ip, s15
 1020ebc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 1020ec0:	ee30 0b46 	vsub.f64	d0, d0, d6
 1020ec4:	f810 c00c 	ldrb.w	ip, [r0, ip]
 1020ec8:	f803 cb01 	strb.w	ip, [r3], #1
 1020ecc:	d1e4      	bne.n	1020e98 <_svfprintf_r+0xea0>
 1020ece:	eeb4 0bca 	vcmpe.f64	d0, d10
 1020ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020ed6:	f300 855f 	bgt.w	1021998 <_svfprintf_r+0x19a0>
 1020eda:	eeb4 0b4a 	vcmp.f64	d0, d10
 1020ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1020ee2:	d104      	bne.n	1020eee <_svfprintf_r+0xef6>
 1020ee4:	ee17 2a90 	vmov	r2, s15
 1020ee8:	07d2      	lsls	r2, r2, #31
 1020eea:	f100 8555 	bmi.w	1021998 <_svfprintf_r+0x19a0>
 1020eee:	2900      	cmp	r1, #0
 1020ef0:	bfa2      	ittt	ge
 1020ef2:	1c4a      	addge	r2, r1, #1
 1020ef4:	18d2      	addge	r2, r2, r3
 1020ef6:	2130      	movge	r1, #48	; 0x30
 1020ef8:	db03      	blt.n	1020f02 <_svfprintf_r+0xf0a>
 1020efa:	f803 1b01 	strb.w	r1, [r3], #1
 1020efe:	4293      	cmp	r3, r2
 1020f00:	d1fb      	bne.n	1020efa <_svfprintf_r+0xf02>
 1020f02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1020f04:	f046 0602 	orr.w	r6, r6, #2
 1020f08:	1a9b      	subs	r3, r3, r2
 1020f0a:	9312      	str	r3, [sp, #72]	; 0x48
 1020f0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1020f0e:	9310      	str	r3, [sp, #64]	; 0x40
 1020f10:	e2b5      	b.n	102147e <_svfprintf_r+0x1486>
 1020f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020f14:	06f4      	lsls	r4, r6, #27
 1020f16:	f103 0204 	add.w	r2, r3, #4
 1020f1a:	f100 85ea 	bmi.w	1021af2 <_svfprintf_r+0x1afa>
 1020f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020f20:	0670      	lsls	r0, r6, #25
 1020f22:	bf48      	it	mi
 1020f24:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1020f28:	d404      	bmi.n	1020f34 <_svfprintf_r+0xf3c>
 1020f2a:	05b1      	lsls	r1, r6, #22
 1020f2c:	f140 83a9 	bpl.w	1021682 <_svfprintf_r+0x168a>
 1020f30:	f993 4000 	ldrsb.w	r4, [r3]
 1020f34:	17e5      	asrs	r5, r4, #31
 1020f36:	9209      	str	r2, [sp, #36]	; 0x24
 1020f38:	9603      	str	r6, [sp, #12]
 1020f3a:	4622      	mov	r2, r4
 1020f3c:	462b      	mov	r3, r5
 1020f3e:	f7ff bb1e 	b.w	102057e <_svfprintf_r+0x586>
 1020f42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1020f44:	06f1      	lsls	r1, r6, #27
 1020f46:	f852 4b04 	ldr.w	r4, [r2], #4
 1020f4a:	f100 85d5 	bmi.w	1021af8 <_svfprintf_r+0x1b00>
 1020f4e:	0673      	lsls	r3, r6, #25
 1020f50:	9209      	str	r2, [sp, #36]	; 0x24
 1020f52:	9603      	str	r6, [sp, #12]
 1020f54:	f140 823b 	bpl.w	10213ce <_svfprintf_r+0x13d6>
 1020f58:	b2a4      	uxth	r4, r4
 1020f5a:	2500      	movs	r5, #0
 1020f5c:	2301      	movs	r3, #1
 1020f5e:	f7ff b97c 	b.w	102025a <_svfprintf_r+0x262>
 1020f62:	9905      	ldr	r1, [sp, #20]
 1020f64:	6812      	ldr	r2, [r2, #0]
 1020f66:	9309      	str	r3, [sp, #36]	; 0x24
 1020f68:	17cd      	asrs	r5, r1, #31
 1020f6a:	4608      	mov	r0, r1
 1020f6c:	4629      	mov	r1, r5
 1020f6e:	e9c2 0100 	strd	r0, r1, [r2]
 1020f72:	f7ff b881 	b.w	1020078 <_svfprintf_r+0x80>
 1020f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1020f78:	06f1      	lsls	r1, r6, #27
 1020f7a:	f852 4b04 	ldr.w	r4, [r2], #4
 1020f7e:	f100 85db 	bmi.w	1021b38 <_svfprintf_r+0x1b40>
 1020f82:	0673      	lsls	r3, r6, #25
 1020f84:	f140 822b 	bpl.w	10213de <_svfprintf_r+0x13e6>
 1020f88:	4633      	mov	r3, r6
 1020f8a:	9209      	str	r2, [sp, #36]	; 0x24
 1020f8c:	b2a4      	uxth	r4, r4
 1020f8e:	2500      	movs	r5, #0
 1020f90:	f7ff bb9b 	b.w	10206ca <_svfprintf_r+0x6d2>
 1020f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1020f96:	2201      	movs	r2, #1
 1020f98:	ac3b      	add	r4, sp, #236	; 0xec
 1020f9a:	9203      	str	r2, [sp, #12]
 1020f9c:	9207      	str	r2, [sp, #28]
 1020f9e:	681b      	ldr	r3, [r3, #0]
 1020fa0:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 1020fa4:	e409      	b.n	10207ba <_svfprintf_r+0x7c2>
 1020fa6:	aa28      	add	r2, sp, #160	; 0xa0
 1020fa8:	9908      	ldr	r1, [sp, #32]
 1020faa:	4650      	mov	r0, sl
 1020fac:	f005 fbe4 	bl	1026778 <__ssprint_r>
 1020fb0:	2800      	cmp	r0, #0
 1020fb2:	f47f ad84 	bne.w	1020abe <_svfprintf_r+0xac6>
 1020fb6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1020fb8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1020fbc:	e49d      	b.n	10208fa <_svfprintf_r+0x902>
 1020fbe:	9804      	ldr	r0, [sp, #16]
 1020fc0:	f64d 3344 	movw	r3, #56132	; 0xdb44
 1020fc4:	9204      	str	r2, [sp, #16]
 1020fc6:	f2c0 1306 	movt	r3, #262	; 0x106
 1020fca:	2806      	cmp	r0, #6
 1020fcc:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 1020fd0:	4611      	mov	r1, r2
 1020fd2:	9213      	str	r2, [sp, #76]	; 0x4c
 1020fd4:	bf28      	it	cs
 1020fd6:	2006      	movcs	r0, #6
 1020fd8:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1020fdc:	9003      	str	r0, [sp, #12]
 1020fde:	9007      	str	r0, [sp, #28]
 1020fe0:	930b      	str	r3, [sp, #44]	; 0x2c
 1020fe2:	f7ff b96e 	b.w	10202c2 <_svfprintf_r+0x2ca>
 1020fe6:	2140      	movs	r1, #64	; 0x40
 1020fe8:	4650      	mov	r0, sl
 1020fea:	f7fc fe69 	bl	101dcc0 <_malloc_r>
 1020fee:	9b08      	ldr	r3, [sp, #32]
 1020ff0:	6018      	str	r0, [r3, #0]
 1020ff2:	6118      	str	r0, [r3, #16]
 1020ff4:	2800      	cmp	r0, #0
 1020ff6:	f000 8591 	beq.w	1021b1c <_svfprintf_r+0x1b24>
 1020ffa:	9a08      	ldr	r2, [sp, #32]
 1020ffc:	2340      	movs	r3, #64	; 0x40
 1020ffe:	6153      	str	r3, [r2, #20]
 1021000:	f7ff b81a 	b.w	1020038 <_svfprintf_r+0x40>
 1021004:	2c10      	cmp	r4, #16
 1021006:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021008:	f340 82a9 	ble.w	102155e <_svfprintf_r+0x1566>
 102100c:	9604      	str	r6, [sp, #16]
 102100e:	2510      	movs	r5, #16
 1021010:	4626      	mov	r6, r4
 1021012:	4619      	mov	r1, r3
 1021014:	9c08      	ldr	r4, [sp, #32]
 1021016:	e005      	b.n	1021024 <_svfprintf_r+0x102c>
 1021018:	010693b0 	.word	0x010693b0
 102101c:	3e10      	subs	r6, #16
 102101e:	2e10      	cmp	r6, #16
 1021020:	f340 829a 	ble.w	1021558 <_svfprintf_r+0x1560>
 1021024:	3101      	adds	r1, #1
 1021026:	4bb7      	ldr	r3, [pc, #732]	; (1021304 <_svfprintf_r+0x130c>)
 1021028:	2907      	cmp	r1, #7
 102102a:	f102 0210 	add.w	r2, r2, #16
 102102e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1021032:	e9c9 3500 	strd	r3, r5, [r9]
 1021036:	f109 0908 	add.w	r9, r9, #8
 102103a:	ddef      	ble.n	102101c <_svfprintf_r+0x1024>
 102103c:	aa28      	add	r2, sp, #160	; 0xa0
 102103e:	4621      	mov	r1, r4
 1021040:	4650      	mov	r0, sl
 1021042:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021046:	f005 fb97 	bl	1026778 <__ssprint_r>
 102104a:	2800      	cmp	r0, #0
 102104c:	f47f ad37 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021050:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1021054:	e7e2      	b.n	102101c <_svfprintf_r+0x1024>
 1021056:	9911      	ldr	r1, [sp, #68]	; 0x44
 1021058:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 102105a:	2b00      	cmp	r3, #0
 102105c:	bfd8      	it	le
 102105e:	2900      	cmple	r1, #0
 1021060:	f340 8556 	ble.w	1021b10 <_svfprintf_r+0x1b18>
 1021064:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 1021068:	f8dd 8020 	ldr.w	r8, [sp, #32]
 102106c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 102106e:	9812      	ldr	r0, [sp, #72]	; 0x48
 1021070:	960c      	str	r6, [sp, #48]	; 0x30
 1021072:	461e      	mov	r6, r3
 1021074:	4401      	add	r1, r0
 1021076:	9107      	str	r1, [sp, #28]
 1021078:	2e00      	cmp	r6, #0
 102107a:	d044      	beq.n	1021106 <_svfprintf_r+0x110e>
 102107c:	3e01      	subs	r6, #1
 102107e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021080:	9919      	ldr	r1, [sp, #100]	; 0x64
 1021082:	3301      	adds	r3, #1
 1021084:	981a      	ldr	r0, [sp, #104]	; 0x68
 1021086:	2b07      	cmp	r3, #7
 1021088:	440a      	add	r2, r1
 102108a:	f8c9 1004 	str.w	r1, [r9, #4]
 102108e:	f8c9 0000 	str.w	r0, [r9]
 1021092:	bfd8      	it	le
 1021094:	f109 0908 	addle.w	r9, r9, #8
 1021098:	922a      	str	r2, [sp, #168]	; 0xa8
 102109a:	9329      	str	r3, [sp, #164]	; 0xa4
 102109c:	f300 80c0 	bgt.w	1021220 <_svfprintf_r+0x1228>
 10210a0:	9814      	ldr	r0, [sp, #80]	; 0x50
 10210a2:	9907      	ldr	r1, [sp, #28]
 10210a4:	7803      	ldrb	r3, [r0, #0]
 10210a6:	1b4c      	subs	r4, r1, r5
 10210a8:	9104      	str	r1, [sp, #16]
 10210aa:	429c      	cmp	r4, r3
 10210ac:	bfa8      	it	ge
 10210ae:	461c      	movge	r4, r3
 10210b0:	2c00      	cmp	r4, #0
 10210b2:	dd0e      	ble.n	10210d2 <_svfprintf_r+0x10da>
 10210b4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10210b6:	4422      	add	r2, r4
 10210b8:	f8c9 5000 	str.w	r5, [r9]
 10210bc:	3301      	adds	r3, #1
 10210be:	922a      	str	r2, [sp, #168]	; 0xa8
 10210c0:	2b07      	cmp	r3, #7
 10210c2:	f8c9 4004 	str.w	r4, [r9, #4]
 10210c6:	9329      	str	r3, [sp, #164]	; 0xa4
 10210c8:	f300 8107 	bgt.w	10212da <_svfprintf_r+0x12e2>
 10210cc:	7803      	ldrb	r3, [r0, #0]
 10210ce:	f109 0908 	add.w	r9, r9, #8
 10210d2:	2c00      	cmp	r4, #0
 10210d4:	bfac      	ite	ge
 10210d6:	1b1c      	subge	r4, r3, r4
 10210d8:	461c      	movlt	r4, r3
 10210da:	2c00      	cmp	r4, #0
 10210dc:	dc29      	bgt.n	1021132 <_svfprintf_r+0x113a>
 10210de:	441d      	add	r5, r3
 10210e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10210e2:	2e00      	cmp	r6, #0
 10210e4:	bfd8      	it	le
 10210e6:	2b00      	cmple	r3, #0
 10210e8:	dcc6      	bgt.n	1021078 <_svfprintf_r+0x1080>
 10210ea:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 10210ee:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 10210f2:	9904      	ldr	r1, [sp, #16]
 10210f4:	462b      	mov	r3, r5
 10210f6:	428d      	cmp	r5, r1
 10210f8:	bf28      	it	cs
 10210fa:	460b      	movcs	r3, r1
 10210fc:	461d      	mov	r5, r3
 10210fe:	e5cf      	b.n	1020ca0 <_svfprintf_r+0xca8>
 1021100:	9603      	str	r6, [sp, #12]
 1021102:	f7ff bb1d 	b.w	1020740 <_svfprintf_r+0x748>
 1021106:	9b14      	ldr	r3, [sp, #80]	; 0x50
 1021108:	3b01      	subs	r3, #1
 102110a:	9314      	str	r3, [sp, #80]	; 0x50
 102110c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 102110e:	3b01      	subs	r3, #1
 1021110:	9311      	str	r3, [sp, #68]	; 0x44
 1021112:	e7b4      	b.n	102107e <_svfprintf_r+0x1086>
 1021114:	aa28      	add	r2, sp, #160	; 0xa0
 1021116:	9908      	ldr	r1, [sp, #32]
 1021118:	4650      	mov	r0, sl
 102111a:	f005 fb2d 	bl	1026778 <__ssprint_r>
 102111e:	2800      	cmp	r0, #0
 1021120:	f47f accd 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021124:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1021126:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 102112a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102112c:	ab2b      	add	r3, sp, #172	; 0xac
 102112e:	3001      	adds	r0, #1
 1021130:	e517      	b.n	1020b62 <_svfprintf_r+0xb6a>
 1021132:	2c10      	cmp	r4, #16
 1021134:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1021136:	dd1f      	ble.n	1021178 <_svfprintf_r+0x1180>
 1021138:	2710      	movs	r7, #16
 102113a:	e002      	b.n	1021142 <_svfprintf_r+0x114a>
 102113c:	3c10      	subs	r4, #16
 102113e:	2c10      	cmp	r4, #16
 1021140:	dd1a      	ble.n	1021178 <_svfprintf_r+0x1180>
 1021142:	3101      	adds	r1, #1
 1021144:	4b6f      	ldr	r3, [pc, #444]	; (1021304 <_svfprintf_r+0x130c>)
 1021146:	2907      	cmp	r1, #7
 1021148:	f102 0210 	add.w	r2, r2, #16
 102114c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1021150:	e9c9 3700 	strd	r3, r7, [r9]
 1021154:	f109 0908 	add.w	r9, r9, #8
 1021158:	ddf0      	ble.n	102113c <_svfprintf_r+0x1144>
 102115a:	aa28      	add	r2, sp, #160	; 0xa0
 102115c:	4641      	mov	r1, r8
 102115e:	4650      	mov	r0, sl
 1021160:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021164:	f005 fb08 	bl	1026778 <__ssprint_r>
 1021168:	2800      	cmp	r0, #0
 102116a:	f47f aca8 	bne.w	1020abe <_svfprintf_r+0xac6>
 102116e:	3c10      	subs	r4, #16
 1021170:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1021174:	2c10      	cmp	r4, #16
 1021176:	dce4      	bgt.n	1021142 <_svfprintf_r+0x114a>
 1021178:	3101      	adds	r1, #1
 102117a:	4b62      	ldr	r3, [pc, #392]	; (1021304 <_svfprintf_r+0x130c>)
 102117c:	2907      	cmp	r1, #7
 102117e:	4422      	add	r2, r4
 1021180:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1021184:	e9c9 3400 	strd	r3, r4, [r9]
 1021188:	f300 8337 	bgt.w	10217fa <_svfprintf_r+0x1802>
 102118c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 102118e:	f109 0908 	add.w	r9, r9, #8
 1021192:	781b      	ldrb	r3, [r3, #0]
 1021194:	e7a3      	b.n	10210de <_svfprintf_r+0x10e6>
 1021196:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021198:	3201      	adds	r2, #1
 102119a:	f24b 3034 	movw	r0, #45876	; 0xb334
 102119e:	2401      	movs	r4, #1
 10211a0:	3301      	adds	r3, #1
 10211a2:	f2c0 1006 	movt	r0, #262	; 0x106
 10211a6:	2b07      	cmp	r3, #7
 10211a8:	e9c9 0400 	strd	r0, r4, [r9]
 10211ac:	922a      	str	r2, [sp, #168]	; 0xa8
 10211ae:	bfd8      	it	le
 10211b0:	f109 0908 	addle.w	r9, r9, #8
 10211b4:	9329      	str	r3, [sp, #164]	; 0xa4
 10211b6:	f300 822c 	bgt.w	1021612 <_svfprintf_r+0x161a>
 10211ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10211bc:	430b      	orrs	r3, r1
 10211be:	f000 8338 	beq.w	1021832 <_svfprintf_r+0x183a>
 10211c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10211c4:	9816      	ldr	r0, [sp, #88]	; 0x58
 10211c6:	3301      	adds	r3, #1
 10211c8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 10211ca:	2b07      	cmp	r3, #7
 10211cc:	4402      	add	r2, r0
 10211ce:	f8c9 0004 	str.w	r0, [r9, #4]
 10211d2:	f8c9 4000 	str.w	r4, [r9]
 10211d6:	bfd8      	it	le
 10211d8:	f109 0908 	addle.w	r9, r9, #8
 10211dc:	922a      	str	r2, [sp, #168]	; 0xa8
 10211de:	9329      	str	r3, [sp, #164]	; 0xa4
 10211e0:	f300 8319 	bgt.w	1021816 <_svfprintf_r+0x181e>
 10211e4:	2900      	cmp	r1, #0
 10211e6:	f2c0 8397 	blt.w	1021918 <_svfprintf_r+0x1920>
 10211ea:	3301      	adds	r3, #1
 10211ec:	9912      	ldr	r1, [sp, #72]	; 0x48
 10211ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 10211f0:	2b07      	cmp	r3, #7
 10211f2:	440a      	add	r2, r1
 10211f4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10211f8:	e9c9 0100 	strd	r0, r1, [r9]
 10211fc:	f77f a8b7 	ble.w	102036e <_svfprintf_r+0x376>
 1021200:	e4b9      	b.n	1020b76 <_svfprintf_r+0xb7e>
 1021202:	aa28      	add	r2, sp, #160	; 0xa0
 1021204:	9908      	ldr	r1, [sp, #32]
 1021206:	4650      	mov	r0, sl
 1021208:	f005 fab6 	bl	1026778 <__ssprint_r>
 102120c:	2800      	cmp	r0, #0
 102120e:	f47f ac56 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021212:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021216:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102121a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102121c:	f7ff b866 	b.w	10202ec <_svfprintf_r+0x2f4>
 1021220:	aa28      	add	r2, sp, #160	; 0xa0
 1021222:	4641      	mov	r1, r8
 1021224:	4650      	mov	r0, sl
 1021226:	f005 faa7 	bl	1026778 <__ssprint_r>
 102122a:	2800      	cmp	r0, #0
 102122c:	f47f ac47 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021230:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021232:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021236:	e733      	b.n	10210a0 <_svfprintf_r+0x10a8>
 1021238:	aa28      	add	r2, sp, #160	; 0xa0
 102123a:	9908      	ldr	r1, [sp, #32]
 102123c:	4650      	mov	r0, sl
 102123e:	f005 fa9b 	bl	1026778 <__ssprint_r>
 1021242:	2800      	cmp	r0, #0
 1021244:	f47f ac3b 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021248:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102124c:	f7ff bb3e 	b.w	10208cc <_svfprintf_r+0x8d4>
 1021250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1021252:	2208      	movs	r2, #8
 1021254:	2100      	movs	r1, #0
 1021256:	a826      	add	r0, sp, #152	; 0x98
 1021258:	9321      	str	r3, [sp, #132]	; 0x84
 102125a:	f7fd fda9 	bl	101edb0 <memset>
 102125e:	9b04      	ldr	r3, [sp, #16]
 1021260:	1c5a      	adds	r2, r3, #1
 1021262:	f000 8196 	beq.w	1021592 <_svfprintf_r+0x159a>
 1021266:	2400      	movs	r4, #0
 1021268:	9603      	str	r6, [sp, #12]
 102126a:	f8cd 9010 	str.w	r9, [sp, #16]
 102126e:	4626      	mov	r6, r4
 1021270:	4699      	mov	r9, r3
 1021272:	9509      	str	r5, [sp, #36]	; 0x24
 1021274:	e009      	b.n	102128a <_svfprintf_r+0x1292>
 1021276:	f002 fac1 	bl	10237fc <_wcrtomb_r>
 102127a:	1833      	adds	r3, r6, r0
 102127c:	3001      	adds	r0, #1
 102127e:	f000 8383 	beq.w	1021988 <_svfprintf_r+0x1990>
 1021282:	454b      	cmp	r3, r9
 1021284:	dc0a      	bgt.n	102129c <_svfprintf_r+0x12a4>
 1021286:	461e      	mov	r6, r3
 1021288:	d008      	beq.n	102129c <_svfprintf_r+0x12a4>
 102128a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 102128c:	ab26      	add	r3, sp, #152	; 0x98
 102128e:	a93b      	add	r1, sp, #236	; 0xec
 1021290:	4650      	mov	r0, sl
 1021292:	5915      	ldr	r5, [r2, r4]
 1021294:	3404      	adds	r4, #4
 1021296:	462a      	mov	r2, r5
 1021298:	2d00      	cmp	r5, #0
 102129a:	d1ec      	bne.n	1021276 <_svfprintf_r+0x127e>
 102129c:	9607      	str	r6, [sp, #28]
 102129e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10212a0:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 10212a4:	e183      	b.n	10215ae <_svfprintf_r+0x15b6>
 10212a6:	4634      	mov	r4, r6
 10212a8:	9e04      	ldr	r6, [sp, #16]
 10212aa:	460b      	mov	r3, r1
 10212ac:	3301      	adds	r3, #1
 10212ae:	4915      	ldr	r1, [pc, #84]	; (1021304 <_svfprintf_r+0x130c>)
 10212b0:	2b07      	cmp	r3, #7
 10212b2:	4422      	add	r2, r4
 10212b4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10212b8:	e9c9 1400 	strd	r1, r4, [r9]
 10212bc:	f77f a857 	ble.w	102036e <_svfprintf_r+0x376>
 10212c0:	e459      	b.n	1020b76 <_svfprintf_r+0xb7e>
 10212c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10212c4:	3902      	subs	r1, #2
 10212c6:	2330      	movs	r3, #48	; 0x30
 10212c8:	9e03      	ldr	r6, [sp, #12]
 10212ca:	910b      	str	r1, [sp, #44]	; 0x2c
 10212cc:	f802 3c01 	strb.w	r3, [r2, #-1]
 10212d0:	ab54      	add	r3, sp, #336	; 0x150
 10212d2:	1a5b      	subs	r3, r3, r1
 10212d4:	9307      	str	r3, [sp, #28]
 10212d6:	f7fe bfe7 	b.w	10202a8 <_svfprintf_r+0x2b0>
 10212da:	aa28      	add	r2, sp, #160	; 0xa0
 10212dc:	4641      	mov	r1, r8
 10212de:	4650      	mov	r0, sl
 10212e0:	f005 fa4a 	bl	1026778 <__ssprint_r>
 10212e4:	2800      	cmp	r0, #0
 10212e6:	f47f abea 	bne.w	1020abe <_svfprintf_r+0xac6>
 10212ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10212ec:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10212f0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10212f2:	781b      	ldrb	r3, [r3, #0]
 10212f4:	e6ed      	b.n	10210d2 <_svfprintf_r+0x10da>
 10212f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10212f8:	6812      	ldr	r2, [r2, #0]
 10212fa:	9309      	str	r3, [sp, #36]	; 0x24
 10212fc:	9b05      	ldr	r3, [sp, #20]
 10212fe:	6013      	str	r3, [r2, #0]
 1021300:	f7fe beba 	b.w	1020078 <_svfprintf_r+0x80>
 1021304:	010693b0 	.word	0x010693b0
 1021308:	9b03      	ldr	r3, [sp, #12]
 102130a:	2200      	movs	r2, #0
 102130c:	f8cd 901c 	str.w	r9, [sp, #28]
 1021310:	ae54      	add	r6, sp, #336	; 0x150
 1021312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 1021316:	970c      	str	r7, [sp, #48]	; 0x30
 1021318:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 102131c:	4691      	mov	r9, r2
 102131e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 1021322:	461f      	mov	r7, r3
 1021324:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 1021328:	e008      	b.n	102133c <_svfprintf_r+0x1344>
 102132a:	f7fb fdc1 	bl	101ceb0 <__aeabi_uldivmod>
 102132e:	2d00      	cmp	r5, #0
 1021330:	bf08      	it	eq
 1021332:	2c0a      	cmpeq	r4, #10
 1021334:	d329      	bcc.n	102138a <_svfprintf_r+0x1392>
 1021336:	4604      	mov	r4, r0
 1021338:	4656      	mov	r6, sl
 102133a:	460d      	mov	r5, r1
 102133c:	220a      	movs	r2, #10
 102133e:	2300      	movs	r3, #0
 1021340:	4620      	mov	r0, r4
 1021342:	4629      	mov	r1, r5
 1021344:	f7fb fdb4 	bl	101ceb0 <__aeabi_uldivmod>
 1021348:	f109 0901 	add.w	r9, r9, #1
 102134c:	4620      	mov	r0, r4
 102134e:	4629      	mov	r1, r5
 1021350:	f106 3aff 	add.w	sl, r6, #4294967295
 1021354:	2300      	movs	r3, #0
 1021356:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 102135a:	220a      	movs	r2, #10
 102135c:	f806 cc01 	strb.w	ip, [r6, #-1]
 1021360:	2f00      	cmp	r7, #0
 1021362:	d0e2      	beq.n	102132a <_svfprintf_r+0x1332>
 1021364:	f898 6000 	ldrb.w	r6, [r8]
 1021368:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 102136c:	bf18      	it	ne
 102136e:	f04f 0c01 	movne.w	ip, #1
 1021372:	454e      	cmp	r6, r9
 1021374:	bf18      	it	ne
 1021376:	f04f 0c00 	movne.w	ip, #0
 102137a:	f1bc 0f00 	cmp.w	ip, #0
 102137e:	d0d4      	beq.n	102132a <_svfprintf_r+0x1332>
 1021380:	429d      	cmp	r5, r3
 1021382:	bf08      	it	eq
 1021384:	4294      	cmpeq	r4, r2
 1021386:	f080 8285 	bcs.w	1021894 <_svfprintf_r+0x189c>
 102138a:	4652      	mov	r2, sl
 102138c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 1021390:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 1021394:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 1021398:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 102139c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 10213a0:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 10213a4:	9e03      	ldr	r6, [sp, #12]
 10213a6:	f7ff bb7d 	b.w	1020aa4 <_svfprintf_r+0xaac>
 10213aa:	f103 0108 	add.w	r1, r3, #8
 10213ae:	4660      	mov	r0, ip
 10213b0:	4db8      	ldr	r5, [pc, #736]	; (1021694 <_svfprintf_r+0x169c>)
 10213b2:	2807      	cmp	r0, #7
 10213b4:	4422      	add	r2, r4
 10213b6:	605c      	str	r4, [r3, #4]
 10213b8:	922a      	str	r2, [sp, #168]	; 0xa8
 10213ba:	601d      	str	r5, [r3, #0]
 10213bc:	9029      	str	r0, [sp, #164]	; 0xa4
 10213be:	f73f aea9 	bgt.w	1021114 <_svfprintf_r+0x111c>
 10213c2:	3001      	adds	r0, #1
 10213c4:	f101 0908 	add.w	r9, r1, #8
 10213c8:	460b      	mov	r3, r1
 10213ca:	f7ff bbca 	b.w	1020b62 <_svfprintf_r+0xb6a>
 10213ce:	05b5      	lsls	r5, r6, #22
 10213d0:	f04f 0301 	mov.w	r3, #1
 10213d4:	bf48      	it	mi
 10213d6:	b2e4      	uxtbmi	r4, r4
 10213d8:	2500      	movs	r5, #0
 10213da:	f7fe bf3e 	b.w	102025a <_svfprintf_r+0x262>
 10213de:	05b5      	lsls	r5, r6, #22
 10213e0:	bf45      	ittet	mi
 10213e2:	9209      	strmi	r2, [sp, #36]	; 0x24
 10213e4:	b2e4      	uxtbmi	r4, r4
 10213e6:	9209      	strpl	r2, [sp, #36]	; 0x24
 10213e8:	4633      	movmi	r3, r6
 10213ea:	bf4e      	itee	mi
 10213ec:	2500      	movmi	r5, #0
 10213ee:	2500      	movpl	r5, #0
 10213f0:	4633      	movpl	r3, r6
 10213f2:	f7ff b96a 	b.w	10206ca <_svfprintf_r+0x6d2>
 10213f6:	9b04      	ldr	r3, [sp, #16]
 10213f8:	1c5a      	adds	r2, r3, #1
 10213fa:	f000 816a 	beq.w	10216d2 <_svfprintf_r+0x16da>
 10213fe:	2b00      	cmp	r3, #0
 1021400:	bf08      	it	eq
 1021402:	2c47      	cmpeq	r4, #71	; 0x47
 1021404:	f040 8167 	bne.w	10216d6 <_svfprintf_r+0x16de>
 1021408:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 102140c:	930d      	str	r3, [sp, #52]	; 0x34
 102140e:	ee18 3a90 	vmov	r3, s17
 1021412:	2b00      	cmp	r3, #0
 1021414:	f04f 0301 	mov.w	r3, #1
 1021418:	9304      	str	r3, [sp, #16]
 102141a:	f2c0 8311 	blt.w	1021a40 <_svfprintf_r+0x1a48>
 102141e:	eeb0 cb48 	vmov.f64	d12, d8
 1021422:	461d      	mov	r5, r3
 1021424:	2300      	movs	r3, #0
 1021426:	930c      	str	r3, [sp, #48]	; 0x30
 1021428:	ab26      	add	r3, sp, #152	; 0x98
 102142a:	aa21      	add	r2, sp, #132	; 0x84
 102142c:	9301      	str	r3, [sp, #4]
 102142e:	2102      	movs	r1, #2
 1021430:	9200      	str	r2, [sp, #0]
 1021432:	ab1f      	add	r3, sp, #124	; 0x7c
 1021434:	462a      	mov	r2, r5
 1021436:	eeb0 0b4c 	vmov.f64	d0, d12
 102143a:	4650      	mov	r0, sl
 102143c:	f002 fce8 	bl	1023e10 <_dtoa_r>
 1021440:	2c47      	cmp	r4, #71	; 0x47
 1021442:	900b      	str	r0, [sp, #44]	; 0x2c
 1021444:	f040 8177 	bne.w	1021736 <_svfprintf_r+0x173e>
 1021448:	07f3      	lsls	r3, r6, #31
 102144a:	f100 8174 	bmi.w	1021736 <_svfprintf_r+0x173e>
 102144e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1021450:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1021452:	2c47      	cmp	r4, #71	; 0x47
 1021454:	eba3 0302 	sub.w	r3, r3, r2
 1021458:	9312      	str	r3, [sp, #72]	; 0x48
 102145a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 102145c:	9310      	str	r3, [sp, #64]	; 0x40
 102145e:	f040 81b1 	bne.w	10217c4 <_svfprintf_r+0x17cc>
 1021462:	9a04      	ldr	r2, [sp, #16]
 1021464:	f113 0f03 	cmn.w	r3, #3
 1021468:	bfa8      	it	ge
 102146a:	429a      	cmpge	r2, r3
 102146c:	f280 8185 	bge.w	102177a <_svfprintf_r+0x1782>
 1021470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1021472:	2200      	movs	r2, #0
 1021474:	920a      	str	r2, [sp, #40]	; 0x28
 1021476:	3b02      	subs	r3, #2
 1021478:	930e      	str	r3, [sp, #56]	; 0x38
 102147a:	f023 0420 	bic.w	r4, r3, #32
 102147e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1021480:	2c41      	cmp	r4, #65	; 0x41
 1021482:	f103 32ff 	add.w	r2, r3, #4294967295
 1021486:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 102148a:	921f      	str	r2, [sp, #124]	; 0x7c
 102148c:	bf04      	itt	eq
 102148e:	330f      	addeq	r3, #15
 1021490:	b2db      	uxtbeq	r3, r3
 1021492:	2a00      	cmp	r2, #0
 1021494:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 1021498:	bfb7      	itett	lt
 102149a:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 102149c:	232b      	movge	r3, #43	; 0x2b
 102149e:	f1c3 0201 	rsblt	r2, r3, #1
 10214a2:	232d      	movlt	r3, #45	; 0x2d
 10214a4:	2a09      	cmp	r2, #9
 10214a6:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 10214aa:	f340 82d5 	ble.w	1021a58 <_svfprintf_r+0x1a60>
 10214ae:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 10214b2:	f246 6567 	movw	r5, #26215	; 0x6667
 10214b6:	f04f 0e0a 	mov.w	lr, #10
 10214ba:	f2c6 6566 	movt	r5, #26214	; 0x6666
 10214be:	4664      	mov	r4, ip
 10214c0:	e000      	b.n	10214c4 <_svfprintf_r+0x14cc>
 10214c2:	460c      	mov	r4, r1
 10214c4:	fb85 3002 	smull	r3, r0, r5, r2
 10214c8:	17d3      	asrs	r3, r2, #31
 10214ca:	2a63      	cmp	r2, #99	; 0x63
 10214cc:	f104 31ff 	add.w	r1, r4, #4294967295
 10214d0:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 10214d4:	fb0e 2013 	mls	r0, lr, r3, r2
 10214d8:	461a      	mov	r2, r3
 10214da:	f100 0030 	add.w	r0, r0, #48	; 0x30
 10214de:	f804 0c01 	strb.w	r0, [r4, #-1]
 10214e2:	dcee      	bgt.n	10214c2 <_svfprintf_r+0x14ca>
 10214e4:	1ea2      	subs	r2, r4, #2
 10214e6:	3330      	adds	r3, #48	; 0x30
 10214e8:	4594      	cmp	ip, r2
 10214ea:	b2db      	uxtb	r3, r3
 10214ec:	f801 3c01 	strb.w	r3, [r1, #-1]
 10214f0:	f240 831f 	bls.w	1021b32 <_svfprintf_r+0x1b3a>
 10214f4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 10214f8:	e001      	b.n	10214fe <_svfprintf_r+0x1506>
 10214fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 10214fe:	458c      	cmp	ip, r1
 1021500:	f802 3b01 	strb.w	r3, [r2], #1
 1021504:	d1f9      	bne.n	10214fa <_svfprintf_r+0x1502>
 1021506:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 102150a:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 102150e:	1b1b      	subs	r3, r3, r4
 1021510:	aa22      	add	r2, sp, #136	; 0x88
 1021512:	440b      	add	r3, r1
 1021514:	1a9b      	subs	r3, r3, r2
 1021516:	9318      	str	r3, [sp, #96]	; 0x60
 1021518:	9b12      	ldr	r3, [sp, #72]	; 0x48
 102151a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 102151c:	2b01      	cmp	r3, #1
 102151e:	441a      	add	r2, r3
 1021520:	9207      	str	r2, [sp, #28]
 1021522:	f340 82be 	ble.w	1021aa2 <_svfprintf_r+0x1aaa>
 1021526:	9b07      	ldr	r3, [sp, #28]
 1021528:	9a16      	ldr	r2, [sp, #88]	; 0x58
 102152a:	4413      	add	r3, r2
 102152c:	9307      	str	r3, [sp, #28]
 102152e:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1021532:	2200      	movs	r2, #0
 1021534:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 1021538:	9b07      	ldr	r3, [sp, #28]
 102153a:	9213      	str	r2, [sp, #76]	; 0x4c
 102153c:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1021540:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1021544:	9303      	str	r3, [sp, #12]
 1021546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1021548:	2b00      	cmp	r3, #0
 102154a:	f040 8134 	bne.w	10217b6 <_svfprintf_r+0x17be>
 102154e:	9304      	str	r3, [sp, #16]
 1021550:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021554:	f7fe beb5 	b.w	10202c2 <_svfprintf_r+0x2ca>
 1021558:	4634      	mov	r4, r6
 102155a:	9e04      	ldr	r6, [sp, #16]
 102155c:	460b      	mov	r3, r1
 102155e:	3301      	adds	r3, #1
 1021560:	494c      	ldr	r1, [pc, #304]	; (1021694 <_svfprintf_r+0x169c>)
 1021562:	2b07      	cmp	r3, #7
 1021564:	4422      	add	r2, r4
 1021566:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 102156a:	e9c9 1400 	strd	r1, r4, [r9]
 102156e:	bfd8      	it	le
 1021570:	f109 0908 	addle.w	r9, r9, #8
 1021574:	f77f ab8d 	ble.w	1020c92 <_svfprintf_r+0xc9a>
 1021578:	aa28      	add	r2, sp, #160	; 0xa0
 102157a:	9908      	ldr	r1, [sp, #32]
 102157c:	4650      	mov	r0, sl
 102157e:	f005 f8fb 	bl	1026778 <__ssprint_r>
 1021582:	2800      	cmp	r0, #0
 1021584:	f47f aa9b 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021588:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102158a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102158e:	f7ff bb80 	b.w	1020c92 <_svfprintf_r+0xc9a>
 1021592:	2300      	movs	r3, #0
 1021594:	aa26      	add	r2, sp, #152	; 0x98
 1021596:	4619      	mov	r1, r3
 1021598:	9200      	str	r2, [sp, #0]
 102159a:	4650      	mov	r0, sl
 102159c:	aa21      	add	r2, sp, #132	; 0x84
 102159e:	f002 f983 	bl	10238a8 <_wcsrtombs_r>
 10215a2:	1c43      	adds	r3, r0, #1
 10215a4:	9007      	str	r0, [sp, #28]
 10215a6:	f000 81ef 	beq.w	1021988 <_svfprintf_r+0x1990>
 10215aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10215ac:	9321      	str	r3, [sp, #132]	; 0x84
 10215ae:	9b07      	ldr	r3, [sp, #28]
 10215b0:	2b00      	cmp	r3, #0
 10215b2:	d03b      	beq.n	102162c <_svfprintf_r+0x1634>
 10215b4:	2b63      	cmp	r3, #99	; 0x63
 10215b6:	f340 8087 	ble.w	10216c8 <_svfprintf_r+0x16d0>
 10215ba:	1c59      	adds	r1, r3, #1
 10215bc:	4650      	mov	r0, sl
 10215be:	f7fc fb7f 	bl	101dcc0 <_malloc_r>
 10215c2:	900b      	str	r0, [sp, #44]	; 0x2c
 10215c4:	2800      	cmp	r0, #0
 10215c6:	f000 81df 	beq.w	1021988 <_svfprintf_r+0x1990>
 10215ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10215cc:	930a      	str	r3, [sp, #40]	; 0x28
 10215ce:	2208      	movs	r2, #8
 10215d0:	2100      	movs	r1, #0
 10215d2:	a826      	add	r0, sp, #152	; 0x98
 10215d4:	f7fd fbec 	bl	101edb0 <memset>
 10215d8:	9c07      	ldr	r4, [sp, #28]
 10215da:	ab26      	add	r3, sp, #152	; 0x98
 10215dc:	aa21      	add	r2, sp, #132	; 0x84
 10215de:	9300      	str	r3, [sp, #0]
 10215e0:	4650      	mov	r0, sl
 10215e2:	4623      	mov	r3, r4
 10215e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10215e6:	f002 f95f 	bl	10238a8 <_wcsrtombs_r>
 10215ea:	4284      	cmp	r4, r0
 10215ec:	f040 8287 	bne.w	1021afe <_svfprintf_r+0x1b06>
 10215f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10215f2:	2300      	movs	r3, #0
 10215f4:	9509      	str	r5, [sp, #36]	; 0x24
 10215f6:	9304      	str	r3, [sp, #16]
 10215f8:	4614      	mov	r4, r2
 10215fa:	9a07      	ldr	r2, [sp, #28]
 10215fc:	9313      	str	r3, [sp, #76]	; 0x4c
 10215fe:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1021602:	54a3      	strb	r3, [r4, r2]
 1021604:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1021608:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 102160c:	9303      	str	r3, [sp, #12]
 102160e:	f7fe be58 	b.w	10202c2 <_svfprintf_r+0x2ca>
 1021612:	aa28      	add	r2, sp, #160	; 0xa0
 1021614:	9908      	ldr	r1, [sp, #32]
 1021616:	4650      	mov	r0, sl
 1021618:	f005 f8ae 	bl	1026778 <__ssprint_r>
 102161c:	2800      	cmp	r0, #0
 102161e:	f47f aa4e 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021622:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1021624:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021628:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102162a:	e5c6      	b.n	10211ba <_svfprintf_r+0x11c2>
 102162c:	9b07      	ldr	r3, [sp, #28]
 102162e:	9509      	str	r5, [sp, #36]	; 0x24
 1021630:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021634:	e9cd 3303 	strd	r3, r3, [sp, #12]
 1021638:	9313      	str	r3, [sp, #76]	; 0x4c
 102163a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 102163e:	930a      	str	r3, [sp, #40]	; 0x28
 1021640:	f7fe be3f 	b.w	10202c2 <_svfprintf_r+0x2ca>
 1021644:	aa28      	add	r2, sp, #160	; 0xa0
 1021646:	9908      	ldr	r1, [sp, #32]
 1021648:	4650      	mov	r0, sl
 102164a:	f005 f895 	bl	1026778 <__ssprint_r>
 102164e:	2800      	cmp	r0, #0
 1021650:	f47f aa35 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021654:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021656:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102165a:	f7ff bb12 	b.w	1020c82 <_svfprintf_r+0xc8a>
 102165e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1021660:	4619      	mov	r1, r3
 1021662:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1021664:	4419      	add	r1, r3
 1021666:	1b1b      	subs	r3, r3, r4
 1021668:	1b4c      	subs	r4, r1, r5
 102166a:	429c      	cmp	r4, r3
 102166c:	bfa8      	it	ge
 102166e:	461c      	movge	r4, r3
 1021670:	f7ff bb48 	b.w	1020d04 <_svfprintf_r+0xd0c>
 1021674:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1021676:	9309      	str	r3, [sp, #36]	; 0x24
 1021678:	9b05      	ldr	r3, [sp, #20]
 102167a:	6812      	ldr	r2, [r2, #0]
 102167c:	8013      	strh	r3, [r2, #0]
 102167e:	f7fe bcfb 	b.w	1020078 <_svfprintf_r+0x80>
 1021682:	681c      	ldr	r4, [r3, #0]
 1021684:	9209      	str	r2, [sp, #36]	; 0x24
 1021686:	9603      	str	r6, [sp, #12]
 1021688:	17e5      	asrs	r5, r4, #31
 102168a:	4622      	mov	r2, r4
 102168c:	462b      	mov	r3, r5
 102168e:	f7fe bf76 	b.w	102057e <_svfprintf_r+0x586>
 1021692:	bf00      	nop
 1021694:	010693b0 	.word	0x010693b0
 1021698:	9c10      	ldr	r4, [sp, #64]	; 0x40
 102169a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102169c:	9404      	str	r4, [sp, #16]
 102169e:	f7fe faaf 	bl	101fc00 <strlen>
 10216a2:	9509      	str	r5, [sp, #36]	; 0x24
 10216a4:	9413      	str	r4, [sp, #76]	; 0x4c
 10216a6:	9411      	str	r4, [sp, #68]	; 0x44
 10216a8:	940a      	str	r4, [sp, #40]	; 0x28
 10216aa:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10216ae:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 10216b2:	9007      	str	r0, [sp, #28]
 10216b4:	9303      	str	r3, [sp, #12]
 10216b6:	f7fe be04 	b.w	10202c2 <_svfprintf_r+0x2ca>
 10216ba:	4650      	mov	r0, sl
 10216bc:	aa28      	add	r2, sp, #160	; 0xa0
 10216be:	9908      	ldr	r1, [sp, #32]
 10216c0:	f005 f85a 	bl	1026778 <__ssprint_r>
 10216c4:	f7fe bd8c 	b.w	10201e0 <_svfprintf_r+0x1e8>
 10216c8:	2300      	movs	r3, #0
 10216ca:	930a      	str	r3, [sp, #40]	; 0x28
 10216cc:	ab3b      	add	r3, sp, #236	; 0xec
 10216ce:	930b      	str	r3, [sp, #44]	; 0x2c
 10216d0:	e77d      	b.n	10215ce <_svfprintf_r+0x15d6>
 10216d2:	2306      	movs	r3, #6
 10216d4:	9304      	str	r3, [sp, #16]
 10216d6:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 10216da:	930d      	str	r3, [sp, #52]	; 0x34
 10216dc:	ee18 3a90 	vmov	r3, s17
 10216e0:	2b00      	cmp	r3, #0
 10216e2:	f2c0 81ad 	blt.w	1021a40 <_svfprintf_r+0x1a48>
 10216e6:	eeb0 cb48 	vmov.f64	d12, d8
 10216ea:	2300      	movs	r3, #0
 10216ec:	930c      	str	r3, [sp, #48]	; 0x30
 10216ee:	2c46      	cmp	r4, #70	; 0x46
 10216f0:	f040 80f9 	bne.w	10218e6 <_svfprintf_r+0x18ee>
 10216f4:	ab26      	add	r3, sp, #152	; 0x98
 10216f6:	aa21      	add	r2, sp, #132	; 0x84
 10216f8:	9301      	str	r3, [sp, #4]
 10216fa:	2103      	movs	r1, #3
 10216fc:	ab1f      	add	r3, sp, #124	; 0x7c
 10216fe:	9200      	str	r2, [sp, #0]
 1021700:	eeb0 0b4c 	vmov.f64	d0, d12
 1021704:	9a04      	ldr	r2, [sp, #16]
 1021706:	4650      	mov	r0, sl
 1021708:	f002 fb82 	bl	1023e10 <_dtoa_r>
 102170c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 102170e:	eeb5 cb40 	vcmp.f64	d12, #0.0
 1021712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1021716:	7802      	ldrb	r2, [r0, #0]
 1021718:	4603      	mov	r3, r0
 102171a:	bf14      	ite	ne
 102171c:	2301      	movne	r3, #1
 102171e:	2300      	moveq	r3, #0
 1021720:	2a30      	cmp	r2, #48	; 0x30
 1021722:	bf14      	ite	ne
 1021724:	2300      	movne	r3, #0
 1021726:	f003 0301 	andeq.w	r3, r3, #1
 102172a:	900b      	str	r0, [sp, #44]	; 0x2c
 102172c:	2b00      	cmp	r3, #0
 102172e:	f040 81db 	bne.w	1021ae8 <_svfprintf_r+0x1af0>
 1021732:	9b04      	ldr	r3, [sp, #16]
 1021734:	441d      	add	r5, r3
 1021736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1021738:	eeb5 cb40 	vcmp.f64	d12, #0.0
 102173c:	441d      	add	r5, r3
 102173e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1021742:	bf08      	it	eq
 1021744:	462b      	moveq	r3, r5
 1021746:	f43f ae83 	beq.w	1021450 <_svfprintf_r+0x1458>
 102174a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 102174c:	42ab      	cmp	r3, r5
 102174e:	f4bf ae7f 	bcs.w	1021450 <_svfprintf_r+0x1458>
 1021752:	2130      	movs	r1, #48	; 0x30
 1021754:	1c5a      	adds	r2, r3, #1
 1021756:	9226      	str	r2, [sp, #152]	; 0x98
 1021758:	7019      	strb	r1, [r3, #0]
 102175a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 102175c:	429d      	cmp	r5, r3
 102175e:	d8f9      	bhi.n	1021754 <_svfprintf_r+0x175c>
 1021760:	e676      	b.n	1021450 <_svfprintf_r+0x1458>
 1021762:	1c59      	adds	r1, r3, #1
 1021764:	4650      	mov	r0, sl
 1021766:	f7fc faab 	bl	101dcc0 <_malloc_r>
 102176a:	900b      	str	r0, [sp, #44]	; 0x2c
 102176c:	2800      	cmp	r0, #0
 102176e:	f000 810b 	beq.w	1021988 <_svfprintf_r+0x1990>
 1021772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1021774:	930a      	str	r3, [sp, #40]	; 0x28
 1021776:	f7ff bb6a 	b.w	1020e4e <_svfprintf_r+0xe56>
 102177a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 102177c:	4619      	mov	r1, r3
 102177e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1021780:	4299      	cmp	r1, r3
 1021782:	f300 809c 	bgt.w	10218be <_svfprintf_r+0x18c6>
 1021786:	07f5      	lsls	r5, r6, #31
 1021788:	f140 814c 	bpl.w	1021a24 <_svfprintf_r+0x1a2c>
 102178c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 102178e:	4413      	add	r3, r2
 1021790:	9307      	str	r3, [sp, #28]
 1021792:	0574      	lsls	r4, r6, #21
 1021794:	d503      	bpl.n	102179e <_svfprintf_r+0x17a6>
 1021796:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1021798:	2b00      	cmp	r3, #0
 102179a:	f300 8118 	bgt.w	10219ce <_svfprintf_r+0x19d6>
 102179e:	9b07      	ldr	r3, [sp, #28]
 10217a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10217a4:	9303      	str	r3, [sp, #12]
 10217a6:	2367      	movs	r3, #103	; 0x67
 10217a8:	930e      	str	r3, [sp, #56]	; 0x38
 10217aa:	2300      	movs	r3, #0
 10217ac:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 10217ae:	930a      	str	r3, [sp, #40]	; 0x28
 10217b0:	9313      	str	r3, [sp, #76]	; 0x4c
 10217b2:	9311      	str	r3, [sp, #68]	; 0x44
 10217b4:	e6c7      	b.n	1021546 <_svfprintf_r+0x154e>
 10217b6:	212d      	movs	r1, #45	; 0x2d
 10217b8:	2300      	movs	r3, #0
 10217ba:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 10217be:	9304      	str	r3, [sp, #16]
 10217c0:	f7fe bd80 	b.w	10202c4 <_svfprintf_r+0x2cc>
 10217c4:	2c46      	cmp	r4, #70	; 0x46
 10217c6:	f040 81b1 	bne.w	1021b2c <_svfprintf_r+0x1b34>
 10217ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 10217cc:	f006 0301 	and.w	r3, r6, #1
 10217d0:	9a04      	ldr	r2, [sp, #16]
 10217d2:	2900      	cmp	r1, #0
 10217d4:	ea43 0302 	orr.w	r3, r3, r2
 10217d8:	f340 8167 	ble.w	1021aaa <_svfprintf_r+0x1ab2>
 10217dc:	2b00      	cmp	r3, #0
 10217de:	f040 8134 	bne.w	1021a4a <_svfprintf_r+0x1a52>
 10217e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10217e4:	9307      	str	r3, [sp, #28]
 10217e6:	2366      	movs	r3, #102	; 0x66
 10217e8:	930e      	str	r3, [sp, #56]	; 0x38
 10217ea:	0572      	lsls	r2, r6, #21
 10217ec:	f100 80f1 	bmi.w	10219d2 <_svfprintf_r+0x19da>
 10217f0:	9b07      	ldr	r3, [sp, #28]
 10217f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10217f6:	9303      	str	r3, [sp, #12]
 10217f8:	e7d7      	b.n	10217aa <_svfprintf_r+0x17b2>
 10217fa:	aa28      	add	r2, sp, #160	; 0xa0
 10217fc:	4641      	mov	r1, r8
 10217fe:	4650      	mov	r0, sl
 1021800:	f004 ffba 	bl	1026778 <__ssprint_r>
 1021804:	2800      	cmp	r0, #0
 1021806:	f47f a95a 	bne.w	1020abe <_svfprintf_r+0xac6>
 102180a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 102180c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021810:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021812:	781b      	ldrb	r3, [r3, #0]
 1021814:	e463      	b.n	10210de <_svfprintf_r+0x10e6>
 1021816:	aa28      	add	r2, sp, #160	; 0xa0
 1021818:	9908      	ldr	r1, [sp, #32]
 102181a:	4650      	mov	r0, sl
 102181c:	f004 ffac 	bl	1026778 <__ssprint_r>
 1021820:	2800      	cmp	r0, #0
 1021822:	f47f a94c 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021826:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1021828:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102182c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 1021830:	e4d8      	b.n	10211e4 <_svfprintf_r+0x11ec>
 1021832:	07f0      	lsls	r0, r6, #31
 1021834:	f57e ad9d 	bpl.w	1020372 <_svfprintf_r+0x37a>
 1021838:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 102183a:	9916      	ldr	r1, [sp, #88]	; 0x58
 102183c:	3301      	adds	r3, #1
 102183e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 1021840:	2b07      	cmp	r3, #7
 1021842:	440a      	add	r2, r1
 1021844:	f8c9 1004 	str.w	r1, [r9, #4]
 1021848:	f8c9 0000 	str.w	r0, [r9]
 102184c:	922a      	str	r2, [sp, #168]	; 0xa8
 102184e:	9329      	str	r3, [sp, #164]	; 0xa4
 1021850:	dce1      	bgt.n	1021816 <_svfprintf_r+0x181e>
 1021852:	f109 0908 	add.w	r9, r9, #8
 1021856:	e4c8      	b.n	10211ea <_svfprintf_r+0x11f2>
 1021858:	aa28      	add	r2, sp, #160	; 0xa0
 102185a:	9908      	ldr	r1, [sp, #32]
 102185c:	4650      	mov	r0, sl
 102185e:	f004 ff8b 	bl	1026778 <__ssprint_r>
 1021862:	2800      	cmp	r0, #0
 1021864:	f47f a92b 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021868:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 102186a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102186e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021870:	f7ff ba2e 	b.w	1020cd0 <_svfprintf_r+0xcd8>
 1021874:	aa28      	add	r2, sp, #160	; 0xa0
 1021876:	9908      	ldr	r1, [sp, #32]
 1021878:	4650      	mov	r0, sl
 102187a:	f004 ff7d 	bl	1026778 <__ssprint_r>
 102187e:	2800      	cmp	r0, #0
 1021880:	f47f a91d 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021884:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1021886:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102188a:	9912      	ldr	r1, [sp, #72]	; 0x48
 102188c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102188e:	1acb      	subs	r3, r1, r3
 1021890:	f7ff ba38 	b.w	1020d04 <_svfprintf_r+0xd0c>
 1021894:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1021896:	991a      	ldr	r1, [sp, #104]	; 0x68
 1021898:	ebaa 0a02 	sub.w	sl, sl, r2
 102189c:	4650      	mov	r0, sl
 102189e:	f7fe fa9d 	bl	101fddc <strncpy>
 10218a2:	f898 3001 	ldrb.w	r3, [r8, #1]
 10218a6:	b10b      	cbz	r3, 10218ac <_svfprintf_r+0x18b4>
 10218a8:	f108 0801 	add.w	r8, r8, #1
 10218ac:	4620      	mov	r0, r4
 10218ae:	4629      	mov	r1, r5
 10218b0:	220a      	movs	r2, #10
 10218b2:	2300      	movs	r3, #0
 10218b4:	f7fb fafc 	bl	101ceb0 <__aeabi_uldivmod>
 10218b8:	f04f 0900 	mov.w	r9, #0
 10218bc:	e53b      	b.n	1021336 <_svfprintf_r+0x133e>
 10218be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10218c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 10218c2:	189a      	adds	r2, r3, r2
 10218c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10218c6:	9207      	str	r2, [sp, #28]
 10218c8:	2b00      	cmp	r3, #0
 10218ca:	bfc4      	itt	gt
 10218cc:	2367      	movgt	r3, #103	; 0x67
 10218ce:	930e      	strgt	r3, [sp, #56]	; 0x38
 10218d0:	dc8b      	bgt.n	10217ea <_svfprintf_r+0x17f2>
 10218d2:	f1c3 0301 	rsb	r3, r3, #1
 10218d6:	2167      	movs	r1, #103	; 0x67
 10218d8:	441a      	add	r2, r3
 10218da:	910e      	str	r1, [sp, #56]	; 0x38
 10218dc:	9207      	str	r2, [sp, #28]
 10218de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 10218e2:	9303      	str	r3, [sp, #12]
 10218e4:	e761      	b.n	10217aa <_svfprintf_r+0x17b2>
 10218e6:	2c45      	cmp	r4, #69	; 0x45
 10218e8:	f040 8110 	bne.w	1021b0c <_svfprintf_r+0x1b14>
 10218ec:	9b04      	ldr	r3, [sp, #16]
 10218ee:	aa26      	add	r2, sp, #152	; 0x98
 10218f0:	2102      	movs	r1, #2
 10218f2:	9201      	str	r2, [sp, #4]
 10218f4:	1c5d      	adds	r5, r3, #1
 10218f6:	eeb0 0b4c 	vmov.f64	d0, d12
 10218fa:	ab21      	add	r3, sp, #132	; 0x84
 10218fc:	4650      	mov	r0, sl
 10218fe:	9300      	str	r3, [sp, #0]
 1021900:	462a      	mov	r2, r5
 1021902:	ab1f      	add	r3, sp, #124	; 0x7c
 1021904:	f002 fa84 	bl	1023e10 <_dtoa_r>
 1021908:	900b      	str	r0, [sp, #44]	; 0x2c
 102190a:	e714      	b.n	1021736 <_svfprintf_r+0x173e>
 102190c:	2300      	movs	r3, #0
 102190e:	eeb0 0b48 	vmov.f64	d0, d8
 1021912:	930c      	str	r3, [sp, #48]	; 0x30
 1021914:	f7ff baa4 	b.w	1020e60 <_svfprintf_r+0xe68>
 1021918:	424c      	negs	r4, r1
 102191a:	3110      	adds	r1, #16
 102191c:	da1d      	bge.n	102195a <_svfprintf_r+0x1962>
 102191e:	2510      	movs	r5, #16
 1021920:	e002      	b.n	1021928 <_svfprintf_r+0x1930>
 1021922:	3c10      	subs	r4, #16
 1021924:	2c10      	cmp	r4, #16
 1021926:	dd18      	ble.n	102195a <_svfprintf_r+0x1962>
 1021928:	3301      	adds	r3, #1
 102192a:	4985      	ldr	r1, [pc, #532]	; (1021b40 <_svfprintf_r+0x1b48>)
 102192c:	2b07      	cmp	r3, #7
 102192e:	f102 0210 	add.w	r2, r2, #16
 1021932:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1021936:	e9c9 1500 	strd	r1, r5, [r9]
 102193a:	f109 0908 	add.w	r9, r9, #8
 102193e:	ddf0      	ble.n	1021922 <_svfprintf_r+0x192a>
 1021940:	aa28      	add	r2, sp, #160	; 0xa0
 1021942:	9908      	ldr	r1, [sp, #32]
 1021944:	4650      	mov	r0, sl
 1021946:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102194a:	f004 ff15 	bl	1026778 <__ssprint_r>
 102194e:	2800      	cmp	r0, #0
 1021950:	f47f a8b5 	bne.w	1020abe <_svfprintf_r+0xac6>
 1021954:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 1021958:	e7e3      	b.n	1021922 <_svfprintf_r+0x192a>
 102195a:	3301      	adds	r3, #1
 102195c:	4978      	ldr	r1, [pc, #480]	; (1021b40 <_svfprintf_r+0x1b48>)
 102195e:	2b07      	cmp	r3, #7
 1021960:	4422      	add	r2, r4
 1021962:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1021966:	e9c9 1400 	strd	r1, r4, [r9]
 102196a:	f77f af72 	ble.w	1021852 <_svfprintf_r+0x185a>
 102196e:	aa28      	add	r2, sp, #160	; 0xa0
 1021970:	9908      	ldr	r1, [sp, #32]
 1021972:	4650      	mov	r0, sl
 1021974:	f004 ff00 	bl	1026778 <__ssprint_r>
 1021978:	2800      	cmp	r0, #0
 102197a:	f47f a8a0 	bne.w	1020abe <_svfprintf_r+0xac6>
 102197e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021980:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021984:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021986:	e430      	b.n	10211ea <_svfprintf_r+0x11f2>
 1021988:	9a08      	ldr	r2, [sp, #32]
 102198a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 102198e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1021992:	8193      	strh	r3, [r2, #12]
 1021994:	f7fe bc27 	b.w	10201e6 <_svfprintf_r+0x1ee>
 1021998:	9526      	str	r5, [sp, #152]	; 0x98
 102199a:	4619      	mov	r1, r3
 102199c:	7bc5      	ldrb	r5, [r0, #15]
 102199e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 10219a2:	4295      	cmp	r5, r2
 10219a4:	d10a      	bne.n	10219bc <_svfprintf_r+0x19c4>
 10219a6:	f04f 0c30 	mov.w	ip, #48	; 0x30
 10219aa:	f801 cc01 	strb.w	ip, [r1, #-1]
 10219ae:	9926      	ldr	r1, [sp, #152]	; 0x98
 10219b0:	1e4a      	subs	r2, r1, #1
 10219b2:	9226      	str	r2, [sp, #152]	; 0x98
 10219b4:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 10219b8:	4295      	cmp	r5, r2
 10219ba:	d0f6      	beq.n	10219aa <_svfprintf_r+0x19b2>
 10219bc:	2a39      	cmp	r2, #57	; 0x39
 10219be:	bf16      	itet	ne
 10219c0:	3201      	addne	r2, #1
 10219c2:	7a82      	ldrbeq	r2, [r0, #10]
 10219c4:	b2d2      	uxtbne	r2, r2
 10219c6:	f801 2c01 	strb.w	r2, [r1, #-1]
 10219ca:	f7ff ba9a 	b.w	1020f02 <_svfprintf_r+0xf0a>
 10219ce:	2367      	movs	r3, #103	; 0x67
 10219d0:	930e      	str	r3, [sp, #56]	; 0x38
 10219d2:	9814      	ldr	r0, [sp, #80]	; 0x50
 10219d4:	2200      	movs	r2, #0
 10219d6:	9213      	str	r2, [sp, #76]	; 0x4c
 10219d8:	9211      	str	r2, [sp, #68]	; 0x44
 10219da:	7803      	ldrb	r3, [r0, #0]
 10219dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 10219de:	2bff      	cmp	r3, #255	; 0xff
 10219e0:	d00b      	beq.n	10219fa <_svfprintf_r+0x1a02>
 10219e2:	4293      	cmp	r3, r2
 10219e4:	da09      	bge.n	10219fa <_svfprintf_r+0x1a02>
 10219e6:	7841      	ldrb	r1, [r0, #1]
 10219e8:	1ad2      	subs	r2, r2, r3
 10219ea:	b1b9      	cbz	r1, 1021a1c <_svfprintf_r+0x1a24>
 10219ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10219ee:	3001      	adds	r0, #1
 10219f0:	3301      	adds	r3, #1
 10219f2:	9311      	str	r3, [sp, #68]	; 0x44
 10219f4:	460b      	mov	r3, r1
 10219f6:	2bff      	cmp	r3, #255	; 0xff
 10219f8:	d1f3      	bne.n	10219e2 <_svfprintf_r+0x19ea>
 10219fa:	9210      	str	r2, [sp, #64]	; 0x40
 10219fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10219fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 1021a00:	9907      	ldr	r1, [sp, #28]
 1021a02:	4413      	add	r3, r2
 1021a04:	2200      	movs	r2, #0
 1021a06:	920a      	str	r2, [sp, #40]	; 0x28
 1021a08:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1021a0a:	9014      	str	r0, [sp, #80]	; 0x50
 1021a0c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 1021a0e:	fb02 1303 	mla	r3, r2, r3, r1
 1021a12:	9307      	str	r3, [sp, #28]
 1021a14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1021a18:	9303      	str	r3, [sp, #12]
 1021a1a:	e594      	b.n	1021546 <_svfprintf_r+0x154e>
 1021a1c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 1021a1e:	3101      	adds	r1, #1
 1021a20:	9113      	str	r1, [sp, #76]	; 0x4c
 1021a22:	e7dc      	b.n	10219de <_svfprintf_r+0x19e6>
 1021a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1021a26:	9307      	str	r3, [sp, #28]
 1021a28:	e6b3      	b.n	1021792 <_svfprintf_r+0x179a>
 1021a2a:	9b04      	ldr	r3, [sp, #16]
 1021a2c:	9509      	str	r5, [sp, #36]	; 0x24
 1021a2e:	9004      	str	r0, [sp, #16]
 1021a30:	9303      	str	r3, [sp, #12]
 1021a32:	9307      	str	r3, [sp, #28]
 1021a34:	9013      	str	r0, [sp, #76]	; 0x4c
 1021a36:	9011      	str	r0, [sp, #68]	; 0x44
 1021a38:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021a3c:	f7fe bc41 	b.w	10202c2 <_svfprintf_r+0x2ca>
 1021a40:	232d      	movs	r3, #45	; 0x2d
 1021a42:	eeb1 cb48 	vneg.f64	d12, d8
 1021a46:	930c      	str	r3, [sp, #48]	; 0x30
 1021a48:	e651      	b.n	10216ee <_svfprintf_r+0x16f6>
 1021a4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 1021a4c:	18cb      	adds	r3, r1, r3
 1021a4e:	2166      	movs	r1, #102	; 0x66
 1021a50:	441a      	add	r2, r3
 1021a52:	910e      	str	r1, [sp, #56]	; 0x38
 1021a54:	9207      	str	r2, [sp, #28]
 1021a56:	e6c8      	b.n	10217ea <_svfprintf_r+0x17f2>
 1021a58:	2c41      	cmp	r4, #65	; 0x41
 1021a5a:	a922      	add	r1, sp, #136	; 0x88
 1021a5c:	bf08      	it	eq
 1021a5e:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 1021a62:	f102 0230 	add.w	r2, r2, #48	; 0x30
 1021a66:	bf1e      	ittt	ne
 1021a68:	2330      	movne	r3, #48	; 0x30
 1021a6a:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 1021a6e:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 1021a72:	f803 2b01 	strb.w	r2, [r3], #1
 1021a76:	1a5b      	subs	r3, r3, r1
 1021a78:	9318      	str	r3, [sp, #96]	; 0x60
 1021a7a:	e54d      	b.n	1021518 <_svfprintf_r+0x1520>
 1021a7c:	ee18 3a90 	vmov	r3, s17
 1021a80:	f64d 342c 	movw	r4, #56108	; 0xdb2c
 1021a84:	f2c0 1406 	movt	r4, #262	; 0x106
 1021a88:	2b00      	cmp	r3, #0
 1021a8a:	f64d 3328 	movw	r3, #56104	; 0xdb28
 1021a8e:	f2c0 1306 	movt	r3, #262	; 0x106
 1021a92:	bfb6      	itet	lt
 1021a94:	212d      	movlt	r1, #45	; 0x2d
 1021a96:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 1021a9a:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 1021a9e:	f7fe bec2 	b.w	1020826 <_svfprintf_r+0x82e>
 1021aa2:	07f3      	lsls	r3, r6, #31
 1021aa4:	f57f ad43 	bpl.w	102152e <_svfprintf_r+0x1536>
 1021aa8:	e53d      	b.n	1021526 <_svfprintf_r+0x152e>
 1021aaa:	b92b      	cbnz	r3, 1021ab8 <_svfprintf_r+0x1ac0>
 1021aac:	2301      	movs	r3, #1
 1021aae:	2266      	movs	r2, #102	; 0x66
 1021ab0:	9303      	str	r3, [sp, #12]
 1021ab2:	920e      	str	r2, [sp, #56]	; 0x38
 1021ab4:	9307      	str	r3, [sp, #28]
 1021ab6:	e678      	b.n	10217aa <_svfprintf_r+0x17b2>
 1021ab8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 1021aba:	2266      	movs	r2, #102	; 0x66
 1021abc:	920e      	str	r2, [sp, #56]	; 0x38
 1021abe:	9a04      	ldr	r2, [sp, #16]
 1021ac0:	3301      	adds	r3, #1
 1021ac2:	441a      	add	r2, r3
 1021ac4:	9207      	str	r2, [sp, #28]
 1021ac6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1021aca:	9303      	str	r3, [sp, #12]
 1021acc:	e66d      	b.n	10217aa <_svfprintf_r+0x17b2>
 1021ace:	4649      	mov	r1, r9
 1021ad0:	e46e      	b.n	10213b0 <_svfprintf_r+0x13b8>
 1021ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1021ad4:	787b      	ldrb	r3, [r7, #1]
 1021ad6:	460f      	mov	r7, r1
 1021ad8:	f852 0b04 	ldr.w	r0, [r2], #4
 1021adc:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 1021ae0:	9209      	str	r2, [sp, #36]	; 0x24
 1021ae2:	9104      	str	r1, [sp, #16]
 1021ae4:	f7fe baf3 	b.w	10200ce <_svfprintf_r+0xd6>
 1021ae8:	9b04      	ldr	r3, [sp, #16]
 1021aea:	f1c3 0501 	rsb	r5, r3, #1
 1021aee:	951f      	str	r5, [sp, #124]	; 0x7c
 1021af0:	e61f      	b.n	1021732 <_svfprintf_r+0x173a>
 1021af2:	9603      	str	r6, [sp, #12]
 1021af4:	f7fe be0c 	b.w	1020710 <_svfprintf_r+0x718>
 1021af8:	9603      	str	r6, [sp, #12]
 1021afa:	f7fe bd94 	b.w	1020626 <_svfprintf_r+0x62e>
 1021afe:	9a08      	ldr	r2, [sp, #32]
 1021b00:	8993      	ldrh	r3, [r2, #12]
 1021b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1021b06:	8193      	strh	r3, [r2, #12]
 1021b08:	f7fe bfd9 	b.w	1020abe <_svfprintf_r+0xac6>
 1021b0c:	9d04      	ldr	r5, [sp, #16]
 1021b0e:	e48b      	b.n	1021428 <_svfprintf_r+0x1430>
 1021b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1021b12:	9912      	ldr	r1, [sp, #72]	; 0x48
 1021b14:	440b      	add	r3, r1
 1021b16:	9304      	str	r3, [sp, #16]
 1021b18:	f7ff baeb 	b.w	10210f2 <_svfprintf_r+0x10fa>
 1021b1c:	230c      	movs	r3, #12
 1021b1e:	f04f 32ff 	mov.w	r2, #4294967295
 1021b22:	f8ca 3000 	str.w	r3, [sl]
 1021b26:	9205      	str	r2, [sp, #20]
 1021b28:	f7fe bb64 	b.w	10201f4 <_svfprintf_r+0x1fc>
 1021b2c:	2300      	movs	r3, #0
 1021b2e:	930a      	str	r3, [sp, #40]	; 0x28
 1021b30:	e4a5      	b.n	102147e <_svfprintf_r+0x1486>
 1021b32:	2302      	movs	r3, #2
 1021b34:	9318      	str	r3, [sp, #96]	; 0x60
 1021b36:	e4ef      	b.n	1021518 <_svfprintf_r+0x1520>
 1021b38:	4633      	mov	r3, r6
 1021b3a:	f7fe bdb1 	b.w	10206a0 <_svfprintf_r+0x6a8>
 1021b3e:	bf00      	nop
 1021b40:	010693b0 	.word	0x010693b0
 1021b44:	00000000 	.word	0x00000000

01021b48 <_vfprintf_r>:
 1021b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1021b4c:	4615      	mov	r5, r2
 1021b4e:	ed2d 8b0a 	vpush	{d8-d12}
 1021b52:	461c      	mov	r4, r3
 1021b54:	4682      	mov	sl, r0
 1021b56:	b0d5      	sub	sp, #340	; 0x154
 1021b58:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 1021b5c:	9105      	str	r1, [sp, #20]
 1021b5e:	f003 fd5d 	bl	102561c <_localeconv_r>
 1021b62:	9409      	str	r4, [sp, #36]	; 0x24
 1021b64:	6803      	ldr	r3, [r0, #0]
 1021b66:	4618      	mov	r0, r3
 1021b68:	9317      	str	r3, [sp, #92]	; 0x5c
 1021b6a:	f7fe f849 	bl	101fc00 <strlen>
 1021b6e:	2208      	movs	r2, #8
 1021b70:	2100      	movs	r1, #0
 1021b72:	9015      	str	r0, [sp, #84]	; 0x54
 1021b74:	4658      	mov	r0, fp
 1021b76:	f7fd f91b 	bl	101edb0 <memset>
 1021b7a:	f1ba 0f00 	cmp.w	sl, #0
 1021b7e:	d004      	beq.n	1021b8a <_vfprintf_r+0x42>
 1021b80:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 1021b84:	2b00      	cmp	r3, #0
 1021b86:	f000 8440 	beq.w	102240a <_vfprintf_r+0x8c2>
 1021b8a:	9905      	ldr	r1, [sp, #20]
 1021b8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 1021b90:	b293      	uxth	r3, r2
 1021b92:	0498      	lsls	r0, r3, #18
 1021b94:	d407      	bmi.n	1021ba6 <_vfprintf_r+0x5e>
 1021b96:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 1021b9a:	6e4a      	ldr	r2, [r1, #100]	; 0x64
 1021b9c:	818b      	strh	r3, [r1, #12]
 1021b9e:	b29b      	uxth	r3, r3
 1021ba0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 1021ba4:	664a      	str	r2, [r1, #100]	; 0x64
 1021ba6:	071a      	lsls	r2, r3, #28
 1021ba8:	f140 80be 	bpl.w	1021d28 <_vfprintf_r+0x1e0>
 1021bac:	9a05      	ldr	r2, [sp, #20]
 1021bae:	6912      	ldr	r2, [r2, #16]
 1021bb0:	2a00      	cmp	r2, #0
 1021bb2:	f000 80b9 	beq.w	1021d28 <_vfprintf_r+0x1e0>
 1021bb6:	f003 031a 	and.w	r3, r3, #26
 1021bba:	2b0a      	cmp	r3, #10
 1021bbc:	f000 80c2 	beq.w	1021d44 <_vfprintf_r+0x1fc>
 1021bc0:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 1021bc4:	f24e 0880 	movw	r8, #57472	; 0xe080
 1021bc8:	ed9f 8b81 	vldr	d8, [pc, #516]	; 1021dd0 <_vfprintf_r+0x288>
 1021bcc:	f2c0 1806 	movt	r8, #262	; 0x106
 1021bd0:	462f      	mov	r7, r5
 1021bd2:	2300      	movs	r3, #0
 1021bd4:	f24e 41b0 	movw	r1, #58544	; 0xe4b0
 1021bd8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021bdc:	f2c0 1106 	movt	r1, #262	; 0x106
 1021be0:	9312      	str	r3, [sp, #72]	; 0x48
 1021be2:	910f      	str	r1, [sp, #60]	; 0x3c
 1021be4:	9316      	str	r3, [sp, #88]	; 0x58
 1021be6:	9318      	str	r3, [sp, #96]	; 0x60
 1021be8:	9314      	str	r3, [sp, #80]	; 0x50
 1021bea:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 1021bee:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 1021bf2:	9306      	str	r3, [sp, #24]
 1021bf4:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 1021bf8:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 1021bfc:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 1021c00:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 1021c02:	463c      	mov	r4, r7
 1021c04:	f8d8 3000 	ldr.w	r3, [r8]
 1021c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1021c0a:	2b00      	cmp	r3, #0
 1021c0c:	bf08      	it	eq
 1021c0e:	4633      	moveq	r3, r6
 1021c10:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 1021c14:	f7fb ff92 	bl	101db3c <__locale_mb_cur_max>
 1021c18:	f8cd b000 	str.w	fp, [sp]
 1021c1c:	4622      	mov	r2, r4
 1021c1e:	a920      	add	r1, sp, #128	; 0x80
 1021c20:	4603      	mov	r3, r0
 1021c22:	4650      	mov	r0, sl
 1021c24:	47a8      	blx	r5
 1021c26:	2800      	cmp	r0, #0
 1021c28:	4603      	mov	r3, r0
 1021c2a:	f000 80a1 	beq.w	1021d70 <_vfprintf_r+0x228>
 1021c2e:	f2c0 8097 	blt.w	1021d60 <_vfprintf_r+0x218>
 1021c32:	9a20      	ldr	r2, [sp, #128]	; 0x80
 1021c34:	2a25      	cmp	r2, #37	; 0x25
 1021c36:	d001      	beq.n	1021c3c <_vfprintf_r+0xf4>
 1021c38:	441c      	add	r4, r3
 1021c3a:	e7e3      	b.n	1021c04 <_vfprintf_r+0xbc>
 1021c3c:	1be6      	subs	r6, r4, r7
 1021c3e:	4605      	mov	r5, r0
 1021c40:	f040 8099 	bne.w	1021d76 <_vfprintf_r+0x22e>
 1021c44:	2300      	movs	r3, #0
 1021c46:	1c67      	adds	r7, r4, #1
 1021c48:	461e      	mov	r6, r3
 1021c4a:	9307      	str	r3, [sp, #28]
 1021c4c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1021c50:	f04f 32ff 	mov.w	r2, #4294967295
 1021c54:	7863      	ldrb	r3, [r4, #1]
 1021c56:	240a      	movs	r4, #10
 1021c58:	9204      	str	r2, [sp, #16]
 1021c5a:	3701      	adds	r7, #1
 1021c5c:	f1a3 0220 	sub.w	r2, r3, #32
 1021c60:	2a5a      	cmp	r2, #90	; 0x5a
 1021c62:	f200 83d7 	bhi.w	1022414 <_vfprintf_r+0x8cc>
 1021c66:	e8df f012 	tbh	[pc, r2, lsl #1]
 1021c6a:	01de      	.short	0x01de
 1021c6c:	03d503d5 	.word	0x03d503d5
 1021c70:	03d501da 	.word	0x03d501da
 1021c74:	03d503d5 	.word	0x03d503d5
 1021c78:	03d5020d 	.word	0x03d5020d
 1021c7c:	01ff03d5 	.word	0x01ff03d5
 1021c80:	03d501fa 	.word	0x03d501fa
 1021c84:	022e01f6 	.word	0x022e01f6
 1021c88:	022a03d5 	.word	0x022a03d5
 1021c8c:	01b801b8 	.word	0x01b801b8
 1021c90:	01b801b8 	.word	0x01b801b8
 1021c94:	01b801b8 	.word	0x01b801b8
 1021c98:	01b801b8 	.word	0x01b801b8
 1021c9c:	03d501b8 	.word	0x03d501b8
 1021ca0:	03d503d5 	.word	0x03d503d5
 1021ca4:	03d503d5 	.word	0x03d503d5
 1021ca8:	03d503d5 	.word	0x03d503d5
 1021cac:	03d50248 	.word	0x03d50248
 1021cb0:	03270367 	.word	0x03270367
 1021cb4:	02480248 	.word	0x02480248
 1021cb8:	03d50248 	.word	0x03d50248
 1021cbc:	03d503d5 	.word	0x03d503d5
 1021cc0:	032303d5 	.word	0x032303d5
 1021cc4:	03d503d5 	.word	0x03d503d5
 1021cc8:	03d50317 	.word	0x03d50317
 1021ccc:	03d503d5 	.word	0x03d503d5
 1021cd0:	03d502e7 	.word	0x03d502e7
 1021cd4:	03d502d8 	.word	0x03d502d8
 1021cd8:	02aa03d5 	.word	0x02aa03d5
 1021cdc:	03d503d5 	.word	0x03d503d5
 1021ce0:	03d503d5 	.word	0x03d503d5
 1021ce4:	03d503d5 	.word	0x03d503d5
 1021ce8:	03d503d5 	.word	0x03d503d5
 1021cec:	03d50248 	.word	0x03d50248
 1021cf0:	027e0367 	.word	0x027e0367
 1021cf4:	02480248 	.word	0x02480248
 1021cf8:	03c60248 	.word	0x03c60248
 1021cfc:	005b027e 	.word	0x005b027e
 1021d00:	03bc03d5 	.word	0x03bc03d5
 1021d04:	03a703d5 	.word	0x03a703d5
 1021d08:	01c50391 	.word	0x01c50391
 1021d0c:	03d5005b 	.word	0x03d5005b
 1021d10:	005d02e7 	.word	0x005d02e7
 1021d14:	03d501e8 	.word	0x03d501e8
 1021d18:	00b703d5 	.word	0x00b703d5
 1021d1c:	005d03d5 	.word	0x005d03d5
 1021d20:	f046 0620 	orr.w	r6, r6, #32
 1021d24:	783b      	ldrb	r3, [r7, #0]
 1021d26:	e798      	b.n	1021c5a <_vfprintf_r+0x112>
 1021d28:	9905      	ldr	r1, [sp, #20]
 1021d2a:	4650      	mov	r0, sl
 1021d2c:	f001 fef0 	bl	1023b10 <__swsetup_r>
 1021d30:	2800      	cmp	r0, #0
 1021d32:	f041 83df 	bne.w	10234f4 <_vfprintf_r+0x19ac>
 1021d36:	9b05      	ldr	r3, [sp, #20]
 1021d38:	899b      	ldrh	r3, [r3, #12]
 1021d3a:	f003 031a 	and.w	r3, r3, #26
 1021d3e:	2b0a      	cmp	r3, #10
 1021d40:	f47f af3e 	bne.w	1021bc0 <_vfprintf_r+0x78>
 1021d44:	9b05      	ldr	r3, [sp, #20]
 1021d46:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 1021d4a:	2b00      	cmp	r3, #0
 1021d4c:	f6ff af38 	blt.w	1021bc0 <_vfprintf_r+0x78>
 1021d50:	4623      	mov	r3, r4
 1021d52:	462a      	mov	r2, r5
 1021d54:	9905      	ldr	r1, [sp, #20]
 1021d56:	4650      	mov	r0, sl
 1021d58:	f001 fcd4 	bl	1023704 <__sbprintf>
 1021d5c:	9006      	str	r0, [sp, #24]
 1021d5e:	e027      	b.n	1021db0 <_vfprintf_r+0x268>
 1021d60:	2208      	movs	r2, #8
 1021d62:	2100      	movs	r1, #0
 1021d64:	4658      	mov	r0, fp
 1021d66:	f7fd f823 	bl	101edb0 <memset>
 1021d6a:	2301      	movs	r3, #1
 1021d6c:	441c      	add	r4, r3
 1021d6e:	e749      	b.n	1021c04 <_vfprintf_r+0xbc>
 1021d70:	1be6      	subs	r6, r4, r7
 1021d72:	4605      	mov	r5, r0
 1021d74:	d012      	beq.n	1021d9c <_vfprintf_r+0x254>
 1021d76:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 1021d7a:	e9c9 7600 	strd	r7, r6, [r9]
 1021d7e:	3301      	adds	r3, #1
 1021d80:	4432      	add	r2, r6
 1021d82:	2b07      	cmp	r3, #7
 1021d84:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1021d88:	bfd8      	it	le
 1021d8a:	f109 0908 	addle.w	r9, r9, #8
 1021d8e:	dc15      	bgt.n	1021dbc <_vfprintf_r+0x274>
 1021d90:	9b06      	ldr	r3, [sp, #24]
 1021d92:	4433      	add	r3, r6
 1021d94:	9306      	str	r3, [sp, #24]
 1021d96:	2d00      	cmp	r5, #0
 1021d98:	f47f af54 	bne.w	1021c44 <_vfprintf_r+0xfc>
 1021d9c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 1021d9e:	2b00      	cmp	r3, #0
 1021da0:	f041 81fa 	bne.w	1023198 <_vfprintf_r+0x1650>
 1021da4:	9b05      	ldr	r3, [sp, #20]
 1021da6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 1021daa:	0659      	lsls	r1, r3, #25
 1021dac:	f101 83a2 	bmi.w	10234f4 <_vfprintf_r+0x19ac>
 1021db0:	9806      	ldr	r0, [sp, #24]
 1021db2:	b055      	add	sp, #340	; 0x154
 1021db4:	ecbd 8b0a 	vpop	{d8-d12}
 1021db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1021dbc:	aa28      	add	r2, sp, #160	; 0xa0
 1021dbe:	9905      	ldr	r1, [sp, #20]
 1021dc0:	4650      	mov	r0, sl
 1021dc2:	f005 fc5b 	bl	102767c <__sprint_r>
 1021dc6:	2800      	cmp	r0, #0
 1021dc8:	d1ec      	bne.n	1021da4 <_vfprintf_r+0x25c>
 1021dca:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021dce:	e7df      	b.n	1021d90 <_vfprintf_r+0x248>
	...
 1021dd8:	06b0      	lsls	r0, r6, #26
 1021dda:	930e      	str	r3, [sp, #56]	; 0x38
 1021ddc:	f64d 3330 	movw	r3, #56112	; 0xdb30
 1021de0:	f2c0 1306 	movt	r3, #262	; 0x106
 1021de4:	9316      	str	r3, [sp, #88]	; 0x58
 1021de6:	f140 81f3 	bpl.w	10221d0 <_vfprintf_r+0x688>
 1021dea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1021dec:	3507      	adds	r5, #7
 1021dee:	f025 0307 	bic.w	r3, r5, #7
 1021df2:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 1021df6:	9309      	str	r3, [sp, #36]	; 0x24
 1021df8:	ea54 0305 	orrs.w	r3, r4, r5
 1021dfc:	f006 0301 	and.w	r3, r6, #1
 1021e00:	bf08      	it	eq
 1021e02:	2300      	moveq	r3, #0
 1021e04:	2b00      	cmp	r3, #0
 1021e06:	f040 81ff 	bne.w	1022208 <_vfprintf_r+0x6c0>
 1021e0a:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1021e0e:	9303      	str	r3, [sp, #12]
 1021e10:	2302      	movs	r3, #2
 1021e12:	9904      	ldr	r1, [sp, #16]
 1021e14:	2200      	movs	r2, #0
 1021e16:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 1021e1a:	1c4a      	adds	r2, r1, #1
 1021e1c:	f000 826d 	beq.w	10222fa <_vfprintf_r+0x7b2>
 1021e20:	ea54 0205 	orrs.w	r2, r4, r5
 1021e24:	9a03      	ldr	r2, [sp, #12]
 1021e26:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 1021e2a:	bf14      	ite	ne
 1021e2c:	2201      	movne	r2, #1
 1021e2e:	2200      	moveq	r2, #0
 1021e30:	2900      	cmp	r1, #0
 1021e32:	bf18      	it	ne
 1021e34:	2201      	movne	r2, #1
 1021e36:	2a00      	cmp	r2, #0
 1021e38:	f040 8745 	bne.w	1022cc6 <_vfprintf_r+0x117e>
 1021e3c:	2b00      	cmp	r3, #0
 1021e3e:	f040 8510 	bne.w	1022862 <_vfprintf_r+0xd1a>
 1021e42:	9a03      	ldr	r2, [sp, #12]
 1021e44:	9304      	str	r3, [sp, #16]
 1021e46:	f012 0201 	ands.w	r2, r2, #1
 1021e4a:	9208      	str	r2, [sp, #32]
 1021e4c:	bf04      	itt	eq
 1021e4e:	ab54      	addeq	r3, sp, #336	; 0x150
 1021e50:	930b      	streq	r3, [sp, #44]	; 0x2c
 1021e52:	d005      	beq.n	1021e60 <_vfprintf_r+0x318>
 1021e54:	2330      	movs	r3, #48	; 0x30
 1021e56:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 1021e5a:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 1021e5e:	930b      	str	r3, [sp, #44]	; 0x2c
 1021e60:	2300      	movs	r3, #0
 1021e62:	9a04      	ldr	r2, [sp, #16]
 1021e64:	930a      	str	r3, [sp, #40]	; 0x28
 1021e66:	9313      	str	r3, [sp, #76]	; 0x4c
 1021e68:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1021e6c:	9b08      	ldr	r3, [sp, #32]
 1021e6e:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021e72:	4293      	cmp	r3, r2
 1021e74:	bfb8      	it	lt
 1021e76:	4613      	movlt	r3, r2
 1021e78:	9303      	str	r3, [sp, #12]
 1021e7a:	b111      	cbz	r1, 1021e82 <_vfprintf_r+0x33a>
 1021e7c:	9b03      	ldr	r3, [sp, #12]
 1021e7e:	3301      	adds	r3, #1
 1021e80:	9303      	str	r3, [sp, #12]
 1021e82:	f016 0302 	ands.w	r3, r6, #2
 1021e86:	930c      	str	r3, [sp, #48]	; 0x30
 1021e88:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1021e8a:	bf1e      	ittt	ne
 1021e8c:	9b03      	ldrne	r3, [sp, #12]
 1021e8e:	3302      	addne	r3, #2
 1021e90:	9303      	strne	r3, [sp, #12]
 1021e92:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 1021e96:	930d      	str	r3, [sp, #52]	; 0x34
 1021e98:	d104      	bne.n	1021ea4 <_vfprintf_r+0x35c>
 1021e9a:	9b07      	ldr	r3, [sp, #28]
 1021e9c:	9803      	ldr	r0, [sp, #12]
 1021e9e:	1a1c      	subs	r4, r3, r0
 1021ea0:	2c00      	cmp	r4, #0
 1021ea2:	dc60      	bgt.n	1021f66 <_vfprintf_r+0x41e>
 1021ea4:	b189      	cbz	r1, 1021eca <_vfprintf_r+0x382>
 1021ea6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1021ea8:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 1021eac:	3201      	adds	r2, #1
 1021eae:	f8c9 0000 	str.w	r0, [r9]
 1021eb2:	3101      	adds	r1, #1
 1021eb4:	2001      	movs	r0, #1
 1021eb6:	2907      	cmp	r1, #7
 1021eb8:	f8c9 0004 	str.w	r0, [r9, #4]
 1021ebc:	922a      	str	r2, [sp, #168]	; 0xa8
 1021ebe:	bfd8      	it	le
 1021ec0:	f109 0908 	addle.w	r9, r9, #8
 1021ec4:	9129      	str	r1, [sp, #164]	; 0xa4
 1021ec6:	f300 846f 	bgt.w	10227a8 <_vfprintf_r+0xc60>
 1021eca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1021ecc:	b183      	cbz	r3, 1021ef0 <_vfprintf_r+0x3a8>
 1021ece:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021ed0:	a91e      	add	r1, sp, #120	; 0x78
 1021ed2:	3202      	adds	r2, #2
 1021ed4:	f8c9 1000 	str.w	r1, [r9]
 1021ed8:	3301      	adds	r3, #1
 1021eda:	2102      	movs	r1, #2
 1021edc:	2b07      	cmp	r3, #7
 1021ede:	f8c9 1004 	str.w	r1, [r9, #4]
 1021ee2:	922a      	str	r2, [sp, #168]	; 0xa8
 1021ee4:	bfd8      	it	le
 1021ee6:	f109 0908 	addle.w	r9, r9, #8
 1021eea:	9329      	str	r3, [sp, #164]	; 0xa4
 1021eec:	f300 8469 	bgt.w	10227c2 <_vfprintf_r+0xc7a>
 1021ef0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1021ef2:	2b80      	cmp	r3, #128	; 0x80
 1021ef4:	f000 8313 	beq.w	102251e <_vfprintf_r+0x9d6>
 1021ef8:	9b04      	ldr	r3, [sp, #16]
 1021efa:	9908      	ldr	r1, [sp, #32]
 1021efc:	1a5c      	subs	r4, r3, r1
 1021efe:	2c00      	cmp	r4, #0
 1021f00:	f300 8355 	bgt.w	10225ae <_vfprintf_r+0xa66>
 1021f04:	05f5      	lsls	r5, r6, #23
 1021f06:	f100 82ab 	bmi.w	1022460 <_vfprintf_r+0x918>
 1021f0a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1021f0c:	9908      	ldr	r1, [sp, #32]
 1021f0e:	3301      	adds	r3, #1
 1021f10:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1021f12:	2b07      	cmp	r3, #7
 1021f14:	440a      	add	r2, r1
 1021f16:	f8c9 1004 	str.w	r1, [r9, #4]
 1021f1a:	f8c9 0000 	str.w	r0, [r9]
 1021f1e:	922a      	str	r2, [sp, #168]	; 0xa8
 1021f20:	9329      	str	r3, [sp, #164]	; 0xa4
 1021f22:	f300 83ec 	bgt.w	10226fe <_vfprintf_r+0xbb6>
 1021f26:	f109 0908 	add.w	r9, r9, #8
 1021f2a:	0770      	lsls	r0, r6, #29
 1021f2c:	d505      	bpl.n	1021f3a <_vfprintf_r+0x3f2>
 1021f2e:	9b07      	ldr	r3, [sp, #28]
 1021f30:	9903      	ldr	r1, [sp, #12]
 1021f32:	1a5c      	subs	r4, r3, r1
 1021f34:	2c00      	cmp	r4, #0
 1021f36:	f300 8451 	bgt.w	10227dc <_vfprintf_r+0xc94>
 1021f3a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 1021f3e:	9803      	ldr	r0, [sp, #12]
 1021f40:	4281      	cmp	r1, r0
 1021f42:	bfac      	ite	ge
 1021f44:	185b      	addge	r3, r3, r1
 1021f46:	181b      	addlt	r3, r3, r0
 1021f48:	9306      	str	r3, [sp, #24]
 1021f4a:	2a00      	cmp	r2, #0
 1021f4c:	f040 8390 	bne.w	1022670 <_vfprintf_r+0xb28>
 1021f50:	2300      	movs	r3, #0
 1021f52:	9329      	str	r3, [sp, #164]	; 0xa4
 1021f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1021f56:	b11b      	cbz	r3, 1021f60 <_vfprintf_r+0x418>
 1021f58:	990a      	ldr	r1, [sp, #40]	; 0x28
 1021f5a:	4650      	mov	r0, sl
 1021f5c:	f003 f836 	bl	1024fcc <_free_r>
 1021f60:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021f64:	e64c      	b.n	1021c00 <_vfprintf_r+0xb8>
 1021f66:	2c10      	cmp	r4, #16
 1021f68:	f249 35c0 	movw	r5, #37824	; 0x93c0
 1021f6c:	bfc8      	it	gt
 1021f6e:	961b      	strgt	r6, [sp, #108]	; 0x6c
 1021f70:	f2c0 1506 	movt	r5, #262	; 0x106
 1021f74:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1021f76:	bfc4      	itt	gt
 1021f78:	2310      	movgt	r3, #16
 1021f7a:	9e05      	ldrgt	r6, [sp, #20]
 1021f7c:	dc03      	bgt.n	1021f86 <_vfprintf_r+0x43e>
 1021f7e:	e01e      	b.n	1021fbe <_vfprintf_r+0x476>
 1021f80:	3c10      	subs	r4, #16
 1021f82:	2c10      	cmp	r4, #16
 1021f84:	dd1a      	ble.n	1021fbc <_vfprintf_r+0x474>
 1021f86:	3101      	adds	r1, #1
 1021f88:	3210      	adds	r2, #16
 1021f8a:	2907      	cmp	r1, #7
 1021f8c:	e9c9 5300 	strd	r5, r3, [r9]
 1021f90:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1021f94:	f109 0908 	add.w	r9, r9, #8
 1021f98:	ddf2      	ble.n	1021f80 <_vfprintf_r+0x438>
 1021f9a:	aa28      	add	r2, sp, #160	; 0xa0
 1021f9c:	4631      	mov	r1, r6
 1021f9e:	4650      	mov	r0, sl
 1021fa0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1021fa4:	f005 fb6a 	bl	102767c <__sprint_r>
 1021fa8:	2800      	cmp	r0, #0
 1021faa:	f040 8369 	bne.w	1022680 <_vfprintf_r+0xb38>
 1021fae:	3c10      	subs	r4, #16
 1021fb0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1021fb4:	2c10      	cmp	r4, #16
 1021fb6:	f04f 0310 	mov.w	r3, #16
 1021fba:	dce4      	bgt.n	1021f86 <_vfprintf_r+0x43e>
 1021fbc:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 1021fbe:	3101      	adds	r1, #1
 1021fc0:	4422      	add	r2, r4
 1021fc2:	2907      	cmp	r1, #7
 1021fc4:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1021fc8:	e9c9 5400 	strd	r5, r4, [r9]
 1021fcc:	f300 867e 	bgt.w	1022ccc <_vfprintf_r+0x1184>
 1021fd0:	f109 0908 	add.w	r9, r9, #8
 1021fd4:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1021fd8:	e764      	b.n	1021ea4 <_vfprintf_r+0x35c>
 1021fda:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1021fde:	2100      	movs	r1, #0
 1021fe0:	f817 3b01 	ldrb.w	r3, [r7], #1
 1021fe4:	fb04 2101 	mla	r1, r4, r1, r2
 1021fe8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1021fec:	2a09      	cmp	r2, #9
 1021fee:	d9f7      	bls.n	1021fe0 <_vfprintf_r+0x498>
 1021ff0:	9107      	str	r1, [sp, #28]
 1021ff2:	e633      	b.n	1021c5c <_vfprintf_r+0x114>
 1021ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1021ff6:	f046 0202 	orr.w	r2, r6, #2
 1021ffa:	f64d 3130 	movw	r1, #56112	; 0xdb30
 1021ffe:	9203      	str	r2, [sp, #12]
 1022000:	f2c0 1106 	movt	r1, #262	; 0x106
 1022004:	f647 0230 	movw	r2, #30768	; 0x7830
 1022008:	f853 4b04 	ldr.w	r4, [r3], #4
 102200c:	2500      	movs	r5, #0
 102200e:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 1022012:	2278      	movs	r2, #120	; 0x78
 1022014:	9116      	str	r1, [sp, #88]	; 0x58
 1022016:	9309      	str	r3, [sp, #36]	; 0x24
 1022018:	2302      	movs	r3, #2
 102201a:	920e      	str	r2, [sp, #56]	; 0x38
 102201c:	e6f9      	b.n	1021e12 <_vfprintf_r+0x2ca>
 102201e:	f046 0601 	orr.w	r6, r6, #1
 1022022:	783b      	ldrb	r3, [r7, #0]
 1022024:	e619      	b.n	1021c5a <_vfprintf_r+0x112>
 1022026:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 102202a:	783b      	ldrb	r3, [r7, #0]
 102202c:	2a00      	cmp	r2, #0
 102202e:	f47f ae14 	bne.w	1021c5a <_vfprintf_r+0x112>
 1022032:	2220      	movs	r2, #32
 1022034:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 1022038:	e60f      	b.n	1021c5a <_vfprintf_r+0x112>
 102203a:	06b0      	lsls	r0, r6, #26
 102203c:	930e      	str	r3, [sp, #56]	; 0x38
 102203e:	f140 857a 	bpl.w	1022b36 <_vfprintf_r+0xfee>
 1022042:	9603      	str	r6, [sp, #12]
 1022044:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1022046:	2301      	movs	r3, #1
 1022048:	3507      	adds	r5, #7
 102204a:	f025 0207 	bic.w	r2, r5, #7
 102204e:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1022052:	9209      	str	r2, [sp, #36]	; 0x24
 1022054:	e6dd      	b.n	1021e12 <_vfprintf_r+0x2ca>
 1022056:	783b      	ldrb	r3, [r7, #0]
 1022058:	f046 0604 	orr.w	r6, r6, #4
 102205c:	e5fd      	b.n	1021c5a <_vfprintf_r+0x112>
 102205e:	232b      	movs	r3, #43	; 0x2b
 1022060:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1022064:	783b      	ldrb	r3, [r7, #0]
 1022066:	e5f8      	b.n	1021c5a <_vfprintf_r+0x112>
 1022068:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102206a:	783b      	ldrb	r3, [r7, #0]
 102206c:	f852 1b04 	ldr.w	r1, [r2], #4
 1022070:	2900      	cmp	r1, #0
 1022072:	9107      	str	r1, [sp, #28]
 1022074:	bfa8      	it	ge
 1022076:	9209      	strge	r2, [sp, #36]	; 0x24
 1022078:	f6bf adef 	bge.w	1021c5a <_vfprintf_r+0x112>
 102207c:	4249      	negs	r1, r1
 102207e:	9209      	str	r2, [sp, #36]	; 0x24
 1022080:	9107      	str	r1, [sp, #28]
 1022082:	e7e9      	b.n	1022058 <_vfprintf_r+0x510>
 1022084:	4650      	mov	r0, sl
 1022086:	f003 fac9 	bl	102561c <_localeconv_r>
 102208a:	6843      	ldr	r3, [r0, #4]
 102208c:	4618      	mov	r0, r3
 102208e:	931a      	str	r3, [sp, #104]	; 0x68
 1022090:	f7fd fdb6 	bl	101fc00 <strlen>
 1022094:	4605      	mov	r5, r0
 1022096:	9019      	str	r0, [sp, #100]	; 0x64
 1022098:	4650      	mov	r0, sl
 102209a:	f003 fabf 	bl	102561c <_localeconv_r>
 102209e:	6883      	ldr	r3, [r0, #8]
 10220a0:	2d00      	cmp	r5, #0
 10220a2:	bf18      	it	ne
 10220a4:	2b00      	cmpne	r3, #0
 10220a6:	9314      	str	r3, [sp, #80]	; 0x50
 10220a8:	f43f ae3c 	beq.w	1021d24 <_vfprintf_r+0x1dc>
 10220ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10220ae:	781a      	ldrb	r2, [r3, #0]
 10220b0:	783b      	ldrb	r3, [r7, #0]
 10220b2:	2a00      	cmp	r2, #0
 10220b4:	f43f add1 	beq.w	1021c5a <_vfprintf_r+0x112>
 10220b8:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 10220bc:	e5cd      	b.n	1021c5a <_vfprintf_r+0x112>
 10220be:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 10220c2:	783b      	ldrb	r3, [r7, #0]
 10220c4:	e5c9      	b.n	1021c5a <_vfprintf_r+0x112>
 10220c6:	4639      	mov	r1, r7
 10220c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 10220cc:	2b2a      	cmp	r3, #42	; 0x2a
 10220ce:	f001 82d9 	beq.w	1023684 <_vfprintf_r+0x1b3c>
 10220d2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 10220d6:	460f      	mov	r7, r1
 10220d8:	2a09      	cmp	r2, #9
 10220da:	bf84      	itt	hi
 10220dc:	2200      	movhi	r2, #0
 10220de:	9204      	strhi	r2, [sp, #16]
 10220e0:	f63f adbc 	bhi.w	1021c5c <_vfprintf_r+0x114>
 10220e4:	2100      	movs	r1, #0
 10220e6:	f817 3b01 	ldrb.w	r3, [r7], #1
 10220ea:	fb04 2101 	mla	r1, r4, r1, r2
 10220ee:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 10220f2:	2a09      	cmp	r2, #9
 10220f4:	d9f7      	bls.n	10220e6 <_vfprintf_r+0x59e>
 10220f6:	9104      	str	r1, [sp, #16]
 10220f8:	e5b0      	b.n	1021c5c <_vfprintf_r+0x114>
 10220fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10220fc:	930e      	str	r3, [sp, #56]	; 0x38
 10220fe:	3507      	adds	r5, #7
 1022100:	ed9f 7bab 	vldr	d7, [pc, #684]	; 10223b0 <_vfprintf_r+0x868>
 1022104:	f025 0307 	bic.w	r3, r5, #7
 1022108:	ecb3 8b02 	vldmia	r3!, {d8}
 102210c:	eeb0 6bc8 	vabs.f64	d6, d8
 1022110:	9309      	str	r3, [sp, #36]	; 0x24
 1022112:	eeb4 6b47 	vcmp.f64	d6, d7
 1022116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 102211a:	f340 848c 	ble.w	1022a36 <_vfprintf_r+0xeee>
 102211e:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 1022122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022126:	bf58      	it	pl
 1022128:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 102212c:	d502      	bpl.n	1022134 <_vfprintf_r+0x5ec>
 102212e:	212d      	movs	r1, #45	; 0x2d
 1022130:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 1022134:	f64d 3320 	movw	r3, #56096	; 0xdb20
 1022138:	f64d 3424 	movw	r4, #56100	; 0xdb24
 102213c:	f2c0 1306 	movt	r3, #262	; 0x106
 1022140:	f2c0 1406 	movt	r4, #262	; 0x106
 1022144:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 1022146:	2200      	movs	r2, #0
 1022148:	2003      	movs	r0, #3
 102214a:	920a      	str	r2, [sp, #40]	; 0x28
 102214c:	2d47      	cmp	r5, #71	; 0x47
 102214e:	bfc8      	it	gt
 1022150:	4623      	movgt	r3, r4
 1022152:	9003      	str	r0, [sp, #12]
 1022154:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 1022158:	930b      	str	r3, [sp, #44]	; 0x2c
 102215a:	9008      	str	r0, [sp, #32]
 102215c:	9204      	str	r2, [sp, #16]
 102215e:	9213      	str	r2, [sp, #76]	; 0x4c
 1022160:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1022164:	e689      	b.n	1021e7a <_vfprintf_r+0x332>
 1022166:	06b5      	lsls	r5, r6, #26
 1022168:	930e      	str	r3, [sp, #56]	; 0x38
 102216a:	f140 84f4 	bpl.w	1022b56 <_vfprintf_r+0x100e>
 102216e:	9603      	str	r6, [sp, #12]
 1022170:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1022172:	3507      	adds	r5, #7
 1022174:	f025 0307 	bic.w	r3, r5, #7
 1022178:	4619      	mov	r1, r3
 102217a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 102217e:	4614      	mov	r4, r2
 1022180:	461d      	mov	r5, r3
 1022182:	9109      	str	r1, [sp, #36]	; 0x24
 1022184:	2a00      	cmp	r2, #0
 1022186:	f173 0300 	sbcs.w	r3, r3, #0
 102218a:	f2c0 80a9 	blt.w	10222e0 <_vfprintf_r+0x798>
 102218e:	9b04      	ldr	r3, [sp, #16]
 1022190:	3301      	adds	r3, #1
 1022192:	f000 8156 	beq.w	1022442 <_vfprintf_r+0x8fa>
 1022196:	ea54 0305 	orrs.w	r3, r4, r5
 102219a:	9a04      	ldr	r2, [sp, #16]
 102219c:	9b03      	ldr	r3, [sp, #12]
 102219e:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 10221a2:	bf14      	ite	ne
 10221a4:	2301      	movne	r3, #1
 10221a6:	2300      	moveq	r3, #0
 10221a8:	2a00      	cmp	r2, #0
 10221aa:	bf18      	it	ne
 10221ac:	2301      	movne	r3, #1
 10221ae:	2b00      	cmp	r3, #0
 10221b0:	f040 8146 	bne.w	1022440 <_vfprintf_r+0x8f8>
 10221b4:	aa54      	add	r2, sp, #336	; 0x150
 10221b6:	9304      	str	r3, [sp, #16]
 10221b8:	920b      	str	r2, [sp, #44]	; 0x2c
 10221ba:	9308      	str	r3, [sp, #32]
 10221bc:	e650      	b.n	1021e60 <_vfprintf_r+0x318>
 10221be:	06b0      	lsls	r0, r6, #26
 10221c0:	930e      	str	r3, [sp, #56]	; 0x38
 10221c2:	f64d 038c 	movw	r3, #55436	; 0xd88c
 10221c6:	f2c0 1306 	movt	r3, #262	; 0x106
 10221ca:	9316      	str	r3, [sp, #88]	; 0x58
 10221cc:	f53f ae0d 	bmi.w	1021dea <_vfprintf_r+0x2a2>
 10221d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10221d2:	06f1      	lsls	r1, r6, #27
 10221d4:	f853 4b04 	ldr.w	r4, [r3], #4
 10221d8:	9309      	str	r3, [sp, #36]	; 0x24
 10221da:	d40b      	bmi.n	10221f4 <_vfprintf_r+0x6ac>
 10221dc:	0672      	lsls	r2, r6, #25
 10221de:	bf44      	itt	mi
 10221e0:	b2a4      	uxthmi	r4, r4
 10221e2:	2500      	movmi	r5, #0
 10221e4:	f53f ae08 	bmi.w	1021df8 <_vfprintf_r+0x2b0>
 10221e8:	05b3      	lsls	r3, r6, #22
 10221ea:	bf44      	itt	mi
 10221ec:	b2e4      	uxtbmi	r4, r4
 10221ee:	2500      	movmi	r5, #0
 10221f0:	f53f ae02 	bmi.w	1021df8 <_vfprintf_r+0x2b0>
 10221f4:	2500      	movs	r5, #0
 10221f6:	ea54 0305 	orrs.w	r3, r4, r5
 10221fa:	f006 0301 	and.w	r3, r6, #1
 10221fe:	bf08      	it	eq
 1022200:	2300      	moveq	r3, #0
 1022202:	2b00      	cmp	r3, #0
 1022204:	f43f ae01 	beq.w	1021e0a <_vfprintf_r+0x2c2>
 1022208:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 102220a:	f046 0602 	orr.w	r6, r6, #2
 102220e:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 1022212:	2330      	movs	r3, #48	; 0x30
 1022214:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 1022218:	e5f7      	b.n	1021e0a <_vfprintf_r+0x2c2>
 102221a:	06b4      	lsls	r4, r6, #26
 102221c:	930e      	str	r3, [sp, #56]	; 0x38
 102221e:	f046 0310 	orr.w	r3, r6, #16
 1022222:	9303      	str	r3, [sp, #12]
 1022224:	f53f af0e 	bmi.w	1022044 <_vfprintf_r+0x4fc>
 1022228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102222a:	1d1a      	adds	r2, r3, #4
 102222c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102222e:	2500      	movs	r5, #0
 1022230:	9209      	str	r2, [sp, #36]	; 0x24
 1022232:	681c      	ldr	r4, [r3, #0]
 1022234:	2301      	movs	r3, #1
 1022236:	e5ec      	b.n	1021e12 <_vfprintf_r+0x2ca>
 1022238:	9d09      	ldr	r5, [sp, #36]	; 0x24
 102223a:	930e      	str	r3, [sp, #56]	; 0x38
 102223c:	2300      	movs	r3, #0
 102223e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1022242:	f855 2b04 	ldr.w	r2, [r5], #4
 1022246:	920b      	str	r2, [sp, #44]	; 0x2c
 1022248:	2a00      	cmp	r2, #0
 102224a:	f000 84d9 	beq.w	1022c00 <_vfprintf_r+0x10b8>
 102224e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1022250:	2b53      	cmp	r3, #83	; 0x53
 1022252:	f000 8556 	beq.w	1022d02 <_vfprintf_r+0x11ba>
 1022256:	f016 0310 	ands.w	r3, r6, #16
 102225a:	9310      	str	r3, [sp, #64]	; 0x40
 102225c:	f040 8551 	bne.w	1022d02 <_vfprintf_r+0x11ba>
 1022260:	9a04      	ldr	r2, [sp, #16]
 1022262:	1c53      	adds	r3, r2, #1
 1022264:	f000 8787 	beq.w	1023176 <_vfprintf_r+0x162e>
 1022268:	9910      	ldr	r1, [sp, #64]	; 0x40
 102226a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102226c:	f003 fb20 	bl	10258b0 <memchr>
 1022270:	900a      	str	r0, [sp, #40]	; 0x28
 1022272:	2800      	cmp	r0, #0
 1022274:	f001 81e5 	beq.w	1023642 <_vfprintf_r+0x1afa>
 1022278:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 102227c:	9509      	str	r5, [sp, #36]	; 0x24
 102227e:	1a9a      	subs	r2, r3, r2
 1022280:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1022282:	9208      	str	r2, [sp, #32]
 1022284:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1022288:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 102228c:	9304      	str	r3, [sp, #16]
 102228e:	9313      	str	r3, [sp, #76]	; 0x4c
 1022290:	9203      	str	r2, [sp, #12]
 1022292:	9311      	str	r3, [sp, #68]	; 0x44
 1022294:	930a      	str	r3, [sp, #40]	; 0x28
 1022296:	e5f0      	b.n	1021e7a <_vfprintf_r+0x332>
 1022298:	06b4      	lsls	r4, r6, #26
 102229a:	930e      	str	r3, [sp, #56]	; 0x38
 102229c:	f046 0310 	orr.w	r3, r6, #16
 10222a0:	d479      	bmi.n	1022396 <_vfprintf_r+0x84e>
 10222a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10222a4:	3204      	adds	r2, #4
 10222a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 10222a8:	2500      	movs	r5, #0
 10222aa:	9209      	str	r2, [sp, #36]	; 0x24
 10222ac:	680c      	ldr	r4, [r1, #0]
 10222ae:	e079      	b.n	10223a4 <_vfprintf_r+0x85c>
 10222b0:	f046 0608 	orr.w	r6, r6, #8
 10222b4:	783b      	ldrb	r3, [r7, #0]
 10222b6:	e4d0      	b.n	1021c5a <_vfprintf_r+0x112>
 10222b8:	930e      	str	r3, [sp, #56]	; 0x38
 10222ba:	f046 0310 	orr.w	r3, r6, #16
 10222be:	06b6      	lsls	r6, r6, #26
 10222c0:	9303      	str	r3, [sp, #12]
 10222c2:	f53f af55 	bmi.w	1022170 <_vfprintf_r+0x628>
 10222c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10222c8:	1d1a      	adds	r2, r3, #4
 10222ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10222cc:	9209      	str	r2, [sp, #36]	; 0x24
 10222ce:	681c      	ldr	r4, [r3, #0]
 10222d0:	17e5      	asrs	r5, r4, #31
 10222d2:	4622      	mov	r2, r4
 10222d4:	2a00      	cmp	r2, #0
 10222d6:	462b      	mov	r3, r5
 10222d8:	f173 0300 	sbcs.w	r3, r3, #0
 10222dc:	f6bf af57 	bge.w	102218e <_vfprintf_r+0x646>
 10222e0:	4264      	negs	r4, r4
 10222e2:	9904      	ldr	r1, [sp, #16]
 10222e4:	f04f 032d 	mov.w	r3, #45	; 0x2d
 10222e8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 10222ec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 10222f0:	1c4a      	adds	r2, r1, #1
 10222f2:	f04f 0301 	mov.w	r3, #1
 10222f6:	f47f ad93 	bne.w	1021e20 <_vfprintf_r+0x2d8>
 10222fa:	2b01      	cmp	r3, #1
 10222fc:	f000 80a1 	beq.w	1022442 <_vfprintf_r+0x8fa>
 1022300:	2b02      	cmp	r3, #2
 1022302:	bf18      	it	ne
 1022304:	a954      	addne	r1, sp, #336	; 0x150
 1022306:	f040 8193 	bne.w	1022630 <_vfprintf_r+0xae8>
 102230a:	ab54      	add	r3, sp, #336	; 0x150
 102230c:	9e16      	ldr	r6, [sp, #88]	; 0x58
 102230e:	461a      	mov	r2, r3
 1022310:	f004 010f 	and.w	r1, r4, #15
 1022314:	0923      	lsrs	r3, r4, #4
 1022316:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 102231a:	0928      	lsrs	r0, r5, #4
 102231c:	5c71      	ldrb	r1, [r6, r1]
 102231e:	461c      	mov	r4, r3
 1022320:	4605      	mov	r5, r0
 1022322:	ea54 0305 	orrs.w	r3, r4, r5
 1022326:	f802 1d01 	strb.w	r1, [r2, #-1]!
 102232a:	d1f1      	bne.n	1022310 <_vfprintf_r+0x7c8>
 102232c:	ab54      	add	r3, sp, #336	; 0x150
 102232e:	920b      	str	r2, [sp, #44]	; 0x2c
 1022330:	1a9b      	subs	r3, r3, r2
 1022332:	9e03      	ldr	r6, [sp, #12]
 1022334:	9308      	str	r3, [sp, #32]
 1022336:	e593      	b.n	1021e60 <_vfprintf_r+0x318>
 1022338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102233a:	2b43      	cmp	r3, #67	; 0x43
 102233c:	930e      	str	r3, [sp, #56]	; 0x38
 102233e:	f102 0504 	add.w	r5, r2, #4
 1022342:	d002      	beq.n	102234a <_vfprintf_r+0x802>
 1022344:	06f3      	lsls	r3, r6, #27
 1022346:	f140 841e 	bpl.w	1022b86 <_vfprintf_r+0x103e>
 102234a:	2208      	movs	r2, #8
 102234c:	2100      	movs	r1, #0
 102234e:	a826      	add	r0, sp, #152	; 0x98
 1022350:	ac3b      	add	r4, sp, #236	; 0xec
 1022352:	f7fc fd2d 	bl	101edb0 <memset>
 1022356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1022358:	ab26      	add	r3, sp, #152	; 0x98
 102235a:	4621      	mov	r1, r4
 102235c:	4650      	mov	r0, sl
 102235e:	6812      	ldr	r2, [r2, #0]
 1022360:	f001 fa4c 	bl	10237fc <_wcrtomb_r>
 1022364:	1c43      	adds	r3, r0, #1
 1022366:	9008      	str	r0, [sp, #32]
 1022368:	f001 80ce 	beq.w	1023508 <_vfprintf_r+0x19c0>
 102236c:	9b08      	ldr	r3, [sp, #32]
 102236e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1022372:	9303      	str	r3, [sp, #12]
 1022374:	2300      	movs	r3, #0
 1022376:	9509      	str	r5, [sp, #36]	; 0x24
 1022378:	4619      	mov	r1, r3
 102237a:	940b      	str	r4, [sp, #44]	; 0x2c
 102237c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1022380:	930a      	str	r3, [sp, #40]	; 0x28
 1022382:	9304      	str	r3, [sp, #16]
 1022384:	9313      	str	r3, [sp, #76]	; 0x4c
 1022386:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 102238a:	e57a      	b.n	1021e82 <_vfprintf_r+0x33a>
 102238c:	06b0      	lsls	r0, r6, #26
 102238e:	930e      	str	r3, [sp, #56]	; 0x38
 1022390:	f140 8343 	bpl.w	1022a1a <_vfprintf_r+0xed2>
 1022394:	4633      	mov	r3, r6
 1022396:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1022398:	3507      	adds	r5, #7
 102239a:	f025 0207 	bic.w	r2, r5, #7
 102239e:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 10223a2:	9209      	str	r2, [sp, #36]	; 0x24
 10223a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 10223a8:	9303      	str	r3, [sp, #12]
 10223aa:	2300      	movs	r3, #0
 10223ac:	e531      	b.n	1021e12 <_vfprintf_r+0x2ca>
 10223ae:	bf00      	nop
 10223b0:	ffffffff 	.word	0xffffffff
 10223b4:	7fefffff 	.word	0x7fefffff
 10223b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10223ba:	06b0      	lsls	r0, r6, #26
 10223bc:	f102 0304 	add.w	r3, r2, #4
 10223c0:	f100 8321 	bmi.w	1022a06 <_vfprintf_r+0xebe>
 10223c4:	06f1      	lsls	r1, r6, #27
 10223c6:	f100 8517 	bmi.w	1022df8 <_vfprintf_r+0x12b0>
 10223ca:	0672      	lsls	r2, r6, #25
 10223cc:	f100 86c4 	bmi.w	1023158 <_vfprintf_r+0x1610>
 10223d0:	05b5      	lsls	r5, r6, #22
 10223d2:	f140 8511 	bpl.w	1022df8 <_vfprintf_r+0x12b0>
 10223d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10223d8:	9309      	str	r3, [sp, #36]	; 0x24
 10223da:	9b06      	ldr	r3, [sp, #24]
 10223dc:	6812      	ldr	r2, [r2, #0]
 10223de:	7013      	strb	r3, [r2, #0]
 10223e0:	e40e      	b.n	1021c00 <_vfprintf_r+0xb8>
 10223e2:	783b      	ldrb	r3, [r7, #0]
 10223e4:	2b6c      	cmp	r3, #108	; 0x6c
 10223e6:	bf09      	itett	eq
 10223e8:	f046 0620 	orreq.w	r6, r6, #32
 10223ec:	f046 0610 	orrne.w	r6, r6, #16
 10223f0:	787b      	ldrbeq	r3, [r7, #1]
 10223f2:	3701      	addeq	r7, #1
 10223f4:	e431      	b.n	1021c5a <_vfprintf_r+0x112>
 10223f6:	783b      	ldrb	r3, [r7, #0]
 10223f8:	2b68      	cmp	r3, #104	; 0x68
 10223fa:	bf09      	itett	eq
 10223fc:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 1022400:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 1022404:	787b      	ldrbeq	r3, [r7, #1]
 1022406:	3701      	addeq	r7, #1
 1022408:	e427      	b.n	1021c5a <_vfprintf_r+0x112>
 102240a:	4650      	mov	r0, sl
 102240c:	f002 fd3e 	bl	1024e8c <__sinit>
 1022410:	f7ff bbbb 	b.w	1021b8a <_vfprintf_r+0x42>
 1022414:	461a      	mov	r2, r3
 1022416:	930e      	str	r3, [sp, #56]	; 0x38
 1022418:	2b00      	cmp	r3, #0
 102241a:	f43f acbf 	beq.w	1021d9c <_vfprintf_r+0x254>
 102241e:	2300      	movs	r3, #0
 1022420:	2001      	movs	r0, #1
 1022422:	4619      	mov	r1, r3
 1022424:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 1022428:	930a      	str	r3, [sp, #40]	; 0x28
 102242a:	9304      	str	r3, [sp, #16]
 102242c:	9313      	str	r3, [sp, #76]	; 0x4c
 102242e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1022432:	ab3b      	add	r3, sp, #236	; 0xec
 1022434:	9003      	str	r0, [sp, #12]
 1022436:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 102243a:	9008      	str	r0, [sp, #32]
 102243c:	930b      	str	r3, [sp, #44]	; 0x2c
 102243e:	e520      	b.n	1021e82 <_vfprintf_r+0x33a>
 1022440:	9603      	str	r6, [sp, #12]
 1022442:	2d00      	cmp	r5, #0
 1022444:	bf08      	it	eq
 1022446:	2c0a      	cmpeq	r4, #10
 1022448:	f080 8486 	bcs.w	1022d58 <_vfprintf_r+0x1210>
 102244c:	2301      	movs	r3, #1
 102244e:	3430      	adds	r4, #48	; 0x30
 1022450:	9308      	str	r3, [sp, #32]
 1022452:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 1022456:	9e03      	ldr	r6, [sp, #12]
 1022458:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 102245c:	930b      	str	r3, [sp, #44]	; 0x2c
 102245e:	e4ff      	b.n	1021e60 <_vfprintf_r+0x318>
 1022460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1022462:	2b65      	cmp	r3, #101	; 0x65
 1022464:	f340 8156 	ble.w	1022714 <_vfprintf_r+0xbcc>
 1022468:	eeb5 8b40 	vcmp.f64	d8, #0.0
 102246c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022470:	f040 81fd 	bne.w	102286e <_vfprintf_r+0xd26>
 1022474:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1022476:	3201      	adds	r2, #1
 1022478:	2101      	movs	r1, #1
 102247a:	922a      	str	r2, [sp, #168]	; 0xa8
 102247c:	3301      	adds	r3, #1
 102247e:	f24b 3234 	movw	r2, #45876	; 0xb334
 1022482:	2b07      	cmp	r3, #7
 1022484:	f2c0 1206 	movt	r2, #262	; 0x106
 1022488:	9329      	str	r3, [sp, #164]	; 0xa4
 102248a:	e9c9 2100 	strd	r2, r1, [r9]
 102248e:	bfd8      	it	le
 1022490:	f109 0908 	addle.w	r9, r9, #8
 1022494:	f300 8429 	bgt.w	1022cea <_vfprintf_r+0x11a2>
 1022498:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 102249a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 102249c:	4293      	cmp	r3, r2
 102249e:	f280 82ac 	bge.w	10229fa <_vfprintf_r+0xeb2>
 10224a2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 10224a4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10224a8:	f8c9 1000 	str.w	r1, [r9]
 10224ac:	3301      	adds	r3, #1
 10224ae:	9915      	ldr	r1, [sp, #84]	; 0x54
 10224b0:	2b07      	cmp	r3, #7
 10224b2:	440a      	add	r2, r1
 10224b4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10224b8:	f8c9 1004 	str.w	r1, [r9, #4]
 10224bc:	bfd8      	it	le
 10224be:	f109 0908 	addle.w	r9, r9, #8
 10224c2:	f300 8391 	bgt.w	1022be8 <_vfprintf_r+0x10a0>
 10224c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10224c8:	1e5c      	subs	r4, r3, #1
 10224ca:	2c00      	cmp	r4, #0
 10224cc:	f77f ad2d 	ble.w	1021f2a <_vfprintf_r+0x3e2>
 10224d0:	2c10      	cmp	r4, #16
 10224d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10224d4:	f340 83d4 	ble.w	1022c80 <_vfprintf_r+0x1138>
 10224d8:	9604      	str	r6, [sp, #16]
 10224da:	2510      	movs	r5, #16
 10224dc:	4626      	mov	r6, r4
 10224de:	4619      	mov	r1, r3
 10224e0:	9c05      	ldr	r4, [sp, #20]
 10224e2:	e003      	b.n	10224ec <_vfprintf_r+0x9a4>
 10224e4:	3e10      	subs	r6, #16
 10224e6:	2e10      	cmp	r6, #16
 10224e8:	f340 8495 	ble.w	1022e16 <_vfprintf_r+0x12ce>
 10224ec:	3101      	adds	r1, #1
 10224ee:	4bc2      	ldr	r3, [pc, #776]	; (10227f8 <_vfprintf_r+0xcb0>)
 10224f0:	2907      	cmp	r1, #7
 10224f2:	f102 0210 	add.w	r2, r2, #16
 10224f6:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10224fa:	e9c9 3500 	strd	r3, r5, [r9]
 10224fe:	f109 0908 	add.w	r9, r9, #8
 1022502:	ddef      	ble.n	10224e4 <_vfprintf_r+0x99c>
 1022504:	aa28      	add	r2, sp, #160	; 0xa0
 1022506:	4621      	mov	r1, r4
 1022508:	4650      	mov	r0, sl
 102250a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102250e:	f005 f8b5 	bl	102767c <__sprint_r>
 1022512:	2800      	cmp	r0, #0
 1022514:	f040 80b4 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022518:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 102251c:	e7e2      	b.n	10224e4 <_vfprintf_r+0x99c>
 102251e:	9b07      	ldr	r3, [sp, #28]
 1022520:	9903      	ldr	r1, [sp, #12]
 1022522:	1a5c      	subs	r4, r3, r1
 1022524:	2c00      	cmp	r4, #0
 1022526:	f77f ace7 	ble.w	1021ef8 <_vfprintf_r+0x3b0>
 102252a:	2c10      	cmp	r4, #16
 102252c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 102252e:	dd26      	ble.n	102257e <_vfprintf_r+0xa36>
 1022530:	960c      	str	r6, [sp, #48]	; 0x30
 1022532:	2510      	movs	r5, #16
 1022534:	4626      	mov	r6, r4
 1022536:	4619      	mov	r1, r3
 1022538:	9c05      	ldr	r4, [sp, #20]
 102253a:	e002      	b.n	1022542 <_vfprintf_r+0x9fa>
 102253c:	3e10      	subs	r6, #16
 102253e:	2e10      	cmp	r6, #16
 1022540:	dd1a      	ble.n	1022578 <_vfprintf_r+0xa30>
 1022542:	3101      	adds	r1, #1
 1022544:	4bac      	ldr	r3, [pc, #688]	; (10227f8 <_vfprintf_r+0xcb0>)
 1022546:	2907      	cmp	r1, #7
 1022548:	f102 0210 	add.w	r2, r2, #16
 102254c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022550:	e9c9 3500 	strd	r3, r5, [r9]
 1022554:	f109 0908 	add.w	r9, r9, #8
 1022558:	ddf0      	ble.n	102253c <_vfprintf_r+0x9f4>
 102255a:	aa28      	add	r2, sp, #160	; 0xa0
 102255c:	4621      	mov	r1, r4
 102255e:	4650      	mov	r0, sl
 1022560:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022564:	f005 f88a 	bl	102767c <__sprint_r>
 1022568:	2800      	cmp	r0, #0
 102256a:	f040 8089 	bne.w	1022680 <_vfprintf_r+0xb38>
 102256e:	3e10      	subs	r6, #16
 1022570:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1022574:	2e10      	cmp	r6, #16
 1022576:	dce4      	bgt.n	1022542 <_vfprintf_r+0x9fa>
 1022578:	4634      	mov	r4, r6
 102257a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 102257c:	460b      	mov	r3, r1
 102257e:	3301      	adds	r3, #1
 1022580:	499d      	ldr	r1, [pc, #628]	; (10227f8 <_vfprintf_r+0xcb0>)
 1022582:	2b07      	cmp	r3, #7
 1022584:	4422      	add	r2, r4
 1022586:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 102258a:	e9c9 1400 	strd	r1, r4, [r9]
 102258e:	bfd8      	it	le
 1022590:	f109 0908 	addle.w	r9, r9, #8
 1022594:	f77f acb0 	ble.w	1021ef8 <_vfprintf_r+0x3b0>
 1022598:	aa28      	add	r2, sp, #160	; 0xa0
 102259a:	9905      	ldr	r1, [sp, #20]
 102259c:	4650      	mov	r0, sl
 102259e:	f005 f86d 	bl	102767c <__sprint_r>
 10225a2:	2800      	cmp	r0, #0
 10225a4:	d16c      	bne.n	1022680 <_vfprintf_r+0xb38>
 10225a6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10225a8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10225ac:	e4a4      	b.n	1021ef8 <_vfprintf_r+0x3b0>
 10225ae:	2c10      	cmp	r4, #16
 10225b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10225b2:	dd25      	ble.n	1022600 <_vfprintf_r+0xab8>
 10225b4:	9604      	str	r6, [sp, #16]
 10225b6:	2510      	movs	r5, #16
 10225b8:	4626      	mov	r6, r4
 10225ba:	4619      	mov	r1, r3
 10225bc:	9c05      	ldr	r4, [sp, #20]
 10225be:	e002      	b.n	10225c6 <_vfprintf_r+0xa7e>
 10225c0:	3e10      	subs	r6, #16
 10225c2:	2e10      	cmp	r6, #16
 10225c4:	dd19      	ble.n	10225fa <_vfprintf_r+0xab2>
 10225c6:	3101      	adds	r1, #1
 10225c8:	4b8b      	ldr	r3, [pc, #556]	; (10227f8 <_vfprintf_r+0xcb0>)
 10225ca:	2907      	cmp	r1, #7
 10225cc:	f102 0210 	add.w	r2, r2, #16
 10225d0:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10225d4:	e9c9 3500 	strd	r3, r5, [r9]
 10225d8:	f109 0908 	add.w	r9, r9, #8
 10225dc:	ddf0      	ble.n	10225c0 <_vfprintf_r+0xa78>
 10225de:	aa28      	add	r2, sp, #160	; 0xa0
 10225e0:	4621      	mov	r1, r4
 10225e2:	4650      	mov	r0, sl
 10225e4:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10225e8:	f005 f848 	bl	102767c <__sprint_r>
 10225ec:	2800      	cmp	r0, #0
 10225ee:	d147      	bne.n	1022680 <_vfprintf_r+0xb38>
 10225f0:	3e10      	subs	r6, #16
 10225f2:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10225f6:	2e10      	cmp	r6, #16
 10225f8:	dce5      	bgt.n	10225c6 <_vfprintf_r+0xa7e>
 10225fa:	4634      	mov	r4, r6
 10225fc:	9e04      	ldr	r6, [sp, #16]
 10225fe:	460b      	mov	r3, r1
 1022600:	3301      	adds	r3, #1
 1022602:	497d      	ldr	r1, [pc, #500]	; (10227f8 <_vfprintf_r+0xcb0>)
 1022604:	2b07      	cmp	r3, #7
 1022606:	4422      	add	r2, r4
 1022608:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 102260c:	e9c9 1400 	strd	r1, r4, [r9]
 1022610:	bfd8      	it	le
 1022612:	f109 0908 	addle.w	r9, r9, #8
 1022616:	f77f ac75 	ble.w	1021f04 <_vfprintf_r+0x3bc>
 102261a:	aa28      	add	r2, sp, #160	; 0xa0
 102261c:	9905      	ldr	r1, [sp, #20]
 102261e:	4650      	mov	r0, sl
 1022620:	f005 f82c 	bl	102767c <__sprint_r>
 1022624:	bb60      	cbnz	r0, 1022680 <_vfprintf_r+0xb38>
 1022626:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022628:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102262c:	e46a      	b.n	1021f04 <_vfprintf_r+0x3bc>
 102262e:	4611      	mov	r1, r2
 1022630:	08e2      	lsrs	r2, r4, #3
 1022632:	08e8      	lsrs	r0, r5, #3
 1022634:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1022638:	f004 0307 	and.w	r3, r4, #7
 102263c:	4605      	mov	r5, r0
 102263e:	3330      	adds	r3, #48	; 0x30
 1022640:	4614      	mov	r4, r2
 1022642:	ea54 0005 	orrs.w	r0, r4, r5
 1022646:	f801 3c01 	strb.w	r3, [r1, #-1]
 102264a:	f101 32ff 	add.w	r2, r1, #4294967295
 102264e:	d1ee      	bne.n	102262e <_vfprintf_r+0xae6>
 1022650:	9e03      	ldr	r6, [sp, #12]
 1022652:	920b      	str	r2, [sp, #44]	; 0x2c
 1022654:	4630      	mov	r0, r6
 1022656:	2b30      	cmp	r3, #48	; 0x30
 1022658:	bf0c      	ite	eq
 102265a:	2000      	moveq	r0, #0
 102265c:	f000 0001 	andne.w	r0, r0, #1
 1022660:	2800      	cmp	r0, #0
 1022662:	f040 829a 	bne.w	1022b9a <_vfprintf_r+0x1052>
 1022666:	ab54      	add	r3, sp, #336	; 0x150
 1022668:	1a9b      	subs	r3, r3, r2
 102266a:	9308      	str	r3, [sp, #32]
 102266c:	f7ff bbf8 	b.w	1021e60 <_vfprintf_r+0x318>
 1022670:	aa28      	add	r2, sp, #160	; 0xa0
 1022672:	9905      	ldr	r1, [sp, #20]
 1022674:	4650      	mov	r0, sl
 1022676:	f005 f801 	bl	102767c <__sprint_r>
 102267a:	2800      	cmp	r0, #0
 102267c:	f43f ac68 	beq.w	1021f50 <_vfprintf_r+0x408>
 1022680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1022682:	2b00      	cmp	r3, #0
 1022684:	f43f ab8e 	beq.w	1021da4 <_vfprintf_r+0x25c>
 1022688:	990a      	ldr	r1, [sp, #40]	; 0x28
 102268a:	4650      	mov	r0, sl
 102268c:	f002 fc9e 	bl	1024fcc <_free_r>
 1022690:	f7ff bb88 	b.w	1021da4 <_vfprintf_r+0x25c>
 1022694:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1022696:	3201      	adds	r2, #1
 1022698:	f24b 3034 	movw	r0, #45876	; 0xb334
 102269c:	2401      	movs	r4, #1
 102269e:	3301      	adds	r3, #1
 10226a0:	f2c0 1006 	movt	r0, #262	; 0x106
 10226a4:	2b07      	cmp	r3, #7
 10226a6:	e9c9 0400 	strd	r0, r4, [r9]
 10226aa:	922a      	str	r2, [sp, #168]	; 0xa8
 10226ac:	bfd8      	it	le
 10226ae:	f109 0908 	addle.w	r9, r9, #8
 10226b2:	9329      	str	r3, [sp, #164]	; 0xa4
 10226b4:	f300 865e 	bgt.w	1023374 <_vfprintf_r+0x182c>
 10226b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10226ba:	430b      	orrs	r3, r1
 10226bc:	f000 8685 	beq.w	10233ca <_vfprintf_r+0x1882>
 10226c0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10226c2:	9815      	ldr	r0, [sp, #84]	; 0x54
 10226c4:	3301      	adds	r3, #1
 10226c6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 10226c8:	2b07      	cmp	r3, #7
 10226ca:	4402      	add	r2, r0
 10226cc:	f8c9 0004 	str.w	r0, [r9, #4]
 10226d0:	f8c9 4000 	str.w	r4, [r9]
 10226d4:	bfd8      	it	le
 10226d6:	f109 0908 	addle.w	r9, r9, #8
 10226da:	922a      	str	r2, [sp, #168]	; 0xa8
 10226dc:	9329      	str	r3, [sp, #164]	; 0xa4
 10226de:	f300 8657 	bgt.w	1023390 <_vfprintf_r+0x1848>
 10226e2:	2900      	cmp	r1, #0
 10226e4:	f2c0 86cc 	blt.w	1023480 <_vfprintf_r+0x1938>
 10226e8:	3301      	adds	r3, #1
 10226ea:	9912      	ldr	r1, [sp, #72]	; 0x48
 10226ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
 10226ee:	2b07      	cmp	r3, #7
 10226f0:	440a      	add	r2, r1
 10226f2:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10226f6:	e9c9 0100 	strd	r0, r1, [r9]
 10226fa:	f77f ac14 	ble.w	1021f26 <_vfprintf_r+0x3de>
 10226fe:	aa28      	add	r2, sp, #160	; 0xa0
 1022700:	9905      	ldr	r1, [sp, #20]
 1022702:	4650      	mov	r0, sl
 1022704:	f004 ffba 	bl	102767c <__sprint_r>
 1022708:	2800      	cmp	r0, #0
 102270a:	d1b9      	bne.n	1022680 <_vfprintf_r+0xb38>
 102270c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102270e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022712:	e40a      	b.n	1021f2a <_vfprintf_r+0x3e2>
 1022714:	9c12      	ldr	r4, [sp, #72]	; 0x48
 1022716:	3201      	adds	r2, #1
 1022718:	9829      	ldr	r0, [sp, #164]	; 0xa4
 102271a:	f109 0308 	add.w	r3, r9, #8
 102271e:	2c01      	cmp	r4, #1
 1022720:	f100 0101 	add.w	r1, r0, #1
 1022724:	f340 812e 	ble.w	1022984 <_vfprintf_r+0xe3c>
 1022728:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102272a:	2907      	cmp	r1, #7
 102272c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022730:	f8c9 0000 	str.w	r0, [r9]
 1022734:	f04f 0001 	mov.w	r0, #1
 1022738:	f8c9 0004 	str.w	r0, [r9, #4]
 102273c:	f300 82ab 	bgt.w	1022c96 <_vfprintf_r+0x114e>
 1022740:	3101      	adds	r1, #1
 1022742:	9815      	ldr	r0, [sp, #84]	; 0x54
 1022744:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 1022746:	2907      	cmp	r1, #7
 1022748:	4402      	add	r2, r0
 102274a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 102274e:	e9c3 4000 	strd	r4, r0, [r3]
 1022752:	bfd8      	it	le
 1022754:	3308      	addle	r3, #8
 1022756:	f300 82aa 	bgt.w	1022cae <_vfprintf_r+0x1166>
 102275a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 102275e:	1c48      	adds	r0, r1, #1
 1022760:	9c12      	ldr	r4, [sp, #72]	; 0x48
 1022762:	f103 0908 	add.w	r9, r3, #8
 1022766:	4684      	mov	ip, r0
 1022768:	3c01      	subs	r4, #1
 102276a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 102276e:	f000 811c 	beq.w	10229aa <_vfprintf_r+0xe62>
 1022772:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 1022774:	2807      	cmp	r0, #7
 1022776:	4422      	add	r2, r4
 1022778:	605c      	str	r4, [r3, #4]
 102277a:	f105 0501 	add.w	r5, r5, #1
 102277e:	922a      	str	r2, [sp, #168]	; 0xa8
 1022780:	601d      	str	r5, [r3, #0]
 1022782:	9029      	str	r0, [sp, #164]	; 0xa4
 1022784:	f300 8221 	bgt.w	1022bca <_vfprintf_r+0x1082>
 1022788:	f103 0410 	add.w	r4, r3, #16
 102278c:	1c88      	adds	r0, r1, #2
 102278e:	464b      	mov	r3, r9
 1022790:	46a1      	mov	r9, r4
 1022792:	9918      	ldr	r1, [sp, #96]	; 0x60
 1022794:	2807      	cmp	r0, #7
 1022796:	9029      	str	r0, [sp, #164]	; 0xa4
 1022798:	440a      	add	r2, r1
 102279a:	922a      	str	r2, [sp, #168]	; 0xa8
 102279c:	6059      	str	r1, [r3, #4]
 102279e:	a922      	add	r1, sp, #136	; 0x88
 10227a0:	6019      	str	r1, [r3, #0]
 10227a2:	f77f abc2 	ble.w	1021f2a <_vfprintf_r+0x3e2>
 10227a6:	e7aa      	b.n	10226fe <_vfprintf_r+0xbb6>
 10227a8:	aa28      	add	r2, sp, #160	; 0xa0
 10227aa:	9905      	ldr	r1, [sp, #20]
 10227ac:	4650      	mov	r0, sl
 10227ae:	f004 ff65 	bl	102767c <__sprint_r>
 10227b2:	2800      	cmp	r0, #0
 10227b4:	f47f af64 	bne.w	1022680 <_vfprintf_r+0xb38>
 10227b8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10227ba:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10227be:	f7ff bb84 	b.w	1021eca <_vfprintf_r+0x382>
 10227c2:	aa28      	add	r2, sp, #160	; 0xa0
 10227c4:	9905      	ldr	r1, [sp, #20]
 10227c6:	4650      	mov	r0, sl
 10227c8:	f004 ff58 	bl	102767c <__sprint_r>
 10227cc:	2800      	cmp	r0, #0
 10227ce:	f47f af57 	bne.w	1022680 <_vfprintf_r+0xb38>
 10227d2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10227d4:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10227d8:	f7ff bb8a 	b.w	1021ef0 <_vfprintf_r+0x3a8>
 10227dc:	2c10      	cmp	r4, #16
 10227de:	f249 35c0 	movw	r5, #37824	; 0x93c0
 10227e2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10227e4:	f2c0 1506 	movt	r5, #262	; 0x106
 10227e8:	dd27      	ble.n	102283a <_vfprintf_r+0xcf2>
 10227ea:	9704      	str	r7, [sp, #16]
 10227ec:	2610      	movs	r6, #16
 10227ee:	462f      	mov	r7, r5
 10227f0:	4619      	mov	r1, r3
 10227f2:	9d05      	ldr	r5, [sp, #20]
 10227f4:	e005      	b.n	1022802 <_vfprintf_r+0xcba>
 10227f6:	bf00      	nop
 10227f8:	010693d0 	.word	0x010693d0
 10227fc:	3c10      	subs	r4, #16
 10227fe:	2c10      	cmp	r4, #16
 1022800:	dd18      	ble.n	1022834 <_vfprintf_r+0xcec>
 1022802:	3101      	adds	r1, #1
 1022804:	3210      	adds	r2, #16
 1022806:	2907      	cmp	r1, #7
 1022808:	e9c9 7600 	strd	r7, r6, [r9]
 102280c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022810:	f109 0908 	add.w	r9, r9, #8
 1022814:	ddf2      	ble.n	10227fc <_vfprintf_r+0xcb4>
 1022816:	aa28      	add	r2, sp, #160	; 0xa0
 1022818:	4629      	mov	r1, r5
 102281a:	4650      	mov	r0, sl
 102281c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022820:	f004 ff2c 	bl	102767c <__sprint_r>
 1022824:	2800      	cmp	r0, #0
 1022826:	f47f af2b 	bne.w	1022680 <_vfprintf_r+0xb38>
 102282a:	3c10      	subs	r4, #16
 102282c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1022830:	2c10      	cmp	r4, #16
 1022832:	dce6      	bgt.n	1022802 <_vfprintf_r+0xcba>
 1022834:	463d      	mov	r5, r7
 1022836:	9f04      	ldr	r7, [sp, #16]
 1022838:	460b      	mov	r3, r1
 102283a:	3301      	adds	r3, #1
 102283c:	4422      	add	r2, r4
 102283e:	2b07      	cmp	r3, #7
 1022840:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1022844:	e9c9 5400 	strd	r5, r4, [r9]
 1022848:	f77f ab77 	ble.w	1021f3a <_vfprintf_r+0x3f2>
 102284c:	aa28      	add	r2, sp, #160	; 0xa0
 102284e:	9905      	ldr	r1, [sp, #20]
 1022850:	4650      	mov	r0, sl
 1022852:	f004 ff13 	bl	102767c <__sprint_r>
 1022856:	2800      	cmp	r0, #0
 1022858:	f47f af12 	bne.w	1022680 <_vfprintf_r+0xb38>
 102285c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102285e:	f7ff bb6c 	b.w	1021f3a <_vfprintf_r+0x3f2>
 1022862:	ab54      	add	r3, sp, #336	; 0x150
 1022864:	9204      	str	r2, [sp, #16]
 1022866:	930b      	str	r3, [sp, #44]	; 0x2c
 1022868:	9208      	str	r2, [sp, #32]
 102286a:	f7ff baf9 	b.w	1021e60 <_vfprintf_r+0x318>
 102286e:	991f      	ldr	r1, [sp, #124]	; 0x7c
 1022870:	2900      	cmp	r1, #0
 1022872:	f77f af0f 	ble.w	1022694 <_vfprintf_r+0xb4c>
 1022876:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1022878:	9912      	ldr	r1, [sp, #72]	; 0x48
 102287a:	428b      	cmp	r3, r1
 102287c:	bfa8      	it	ge
 102287e:	460b      	movge	r3, r1
 1022880:	2b00      	cmp	r3, #0
 1022882:	461c      	mov	r4, r3
 1022884:	dd0f      	ble.n	10228a6 <_vfprintf_r+0xd5e>
 1022886:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1022888:	4422      	add	r2, r4
 102288a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 102288c:	3301      	adds	r3, #1
 102288e:	f8c9 4004 	str.w	r4, [r9, #4]
 1022892:	2b07      	cmp	r3, #7
 1022894:	922a      	str	r2, [sp, #168]	; 0xa8
 1022896:	f8c9 1000 	str.w	r1, [r9]
 102289a:	bfd8      	it	le
 102289c:	f109 0908 	addle.w	r9, r9, #8
 10228a0:	9329      	str	r3, [sp, #164]	; 0xa4
 10228a2:	f300 8441 	bgt.w	1023128 <_vfprintf_r+0x15e0>
 10228a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10228a8:	2c00      	cmp	r4, #0
 10228aa:	bfa8      	it	ge
 10228ac:	1b1b      	subge	r3, r3, r4
 10228ae:	2b00      	cmp	r3, #0
 10228b0:	461c      	mov	r4, r3
 10228b2:	f300 81b9 	bgt.w	1022c28 <_vfprintf_r+0x10e0>
 10228b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10228b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10228ba:	440b      	add	r3, r1
 10228bc:	0571      	lsls	r1, r6, #21
 10228be:	461d      	mov	r5, r3
 10228c0:	f100 8389 	bmi.w	1022fd6 <_vfprintf_r+0x148e>
 10228c4:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 10228c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10228c8:	429c      	cmp	r4, r3
 10228ca:	db02      	blt.n	10228d2 <_vfprintf_r+0xd8a>
 10228cc:	07f3      	lsls	r3, r6, #31
 10228ce:	f140 8438 	bpl.w	1023142 <_vfprintf_r+0x15fa>
 10228d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10228d4:	9915      	ldr	r1, [sp, #84]	; 0x54
 10228d6:	3301      	adds	r3, #1
 10228d8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 10228da:	2b07      	cmp	r3, #7
 10228dc:	440a      	add	r2, r1
 10228de:	f8c9 1004 	str.w	r1, [r9, #4]
 10228e2:	f8c9 0000 	str.w	r0, [r9]
 10228e6:	bfd8      	it	le
 10228e8:	f109 0908 	addle.w	r9, r9, #8
 10228ec:	922a      	str	r2, [sp, #168]	; 0xa8
 10228ee:	9329      	str	r3, [sp, #164]	; 0xa4
 10228f0:	f300 857f 	bgt.w	10233f2 <_vfprintf_r+0x18aa>
 10228f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10228f6:	4619      	mov	r1, r3
 10228f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10228fa:	4419      	add	r1, r3
 10228fc:	1b1b      	subs	r3, r3, r4
 10228fe:	1b4c      	subs	r4, r1, r5
 1022900:	429c      	cmp	r4, r3
 1022902:	bfa8      	it	ge
 1022904:	461c      	movge	r4, r3
 1022906:	2c00      	cmp	r4, #0
 1022908:	dd0e      	ble.n	1022928 <_vfprintf_r+0xde0>
 102290a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 102290c:	4422      	add	r2, r4
 102290e:	f8c9 5000 	str.w	r5, [r9]
 1022912:	3101      	adds	r1, #1
 1022914:	f8c9 4004 	str.w	r4, [r9, #4]
 1022918:	2907      	cmp	r1, #7
 102291a:	922a      	str	r2, [sp, #168]	; 0xa8
 102291c:	9129      	str	r1, [sp, #164]	; 0xa4
 102291e:	bfd8      	it	le
 1022920:	f109 0908 	addle.w	r9, r9, #8
 1022924:	f300 8573 	bgt.w	102340e <_vfprintf_r+0x18c6>
 1022928:	2c00      	cmp	r4, #0
 102292a:	bfac      	ite	ge
 102292c:	1b1c      	subge	r4, r3, r4
 102292e:	461c      	movlt	r4, r3
 1022930:	2c00      	cmp	r4, #0
 1022932:	f77f aafa 	ble.w	1021f2a <_vfprintf_r+0x3e2>
 1022936:	2c10      	cmp	r4, #16
 1022938:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 102293a:	f340 81a1 	ble.w	1022c80 <_vfprintf_r+0x1138>
 102293e:	9604      	str	r6, [sp, #16]
 1022940:	2510      	movs	r5, #16
 1022942:	4626      	mov	r6, r4
 1022944:	4619      	mov	r1, r3
 1022946:	9c05      	ldr	r4, [sp, #20]
 1022948:	e003      	b.n	1022952 <_vfprintf_r+0xe0a>
 102294a:	3e10      	subs	r6, #16
 102294c:	2e10      	cmp	r6, #16
 102294e:	f340 8194 	ble.w	1022c7a <_vfprintf_r+0x1132>
 1022952:	3101      	adds	r1, #1
 1022954:	4bb9      	ldr	r3, [pc, #740]	; (1022c3c <_vfprintf_r+0x10f4>)
 1022956:	2907      	cmp	r1, #7
 1022958:	f102 0210 	add.w	r2, r2, #16
 102295c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022960:	e9c9 3500 	strd	r3, r5, [r9]
 1022964:	f109 0908 	add.w	r9, r9, #8
 1022968:	ddef      	ble.n	102294a <_vfprintf_r+0xe02>
 102296a:	aa28      	add	r2, sp, #160	; 0xa0
 102296c:	4621      	mov	r1, r4
 102296e:	4650      	mov	r0, sl
 1022970:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022974:	f004 fe82 	bl	102767c <__sprint_r>
 1022978:	2800      	cmp	r0, #0
 102297a:	f47f ae81 	bne.w	1022680 <_vfprintf_r+0xb38>
 102297e:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1022982:	e7e2      	b.n	102294a <_vfprintf_r+0xe02>
 1022984:	07f4      	lsls	r4, r6, #31
 1022986:	f53f aecf 	bmi.w	1022728 <_vfprintf_r+0xbe0>
 102298a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 102298c:	2907      	cmp	r1, #7
 102298e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022992:	f8c9 4000 	str.w	r4, [r9]
 1022996:	f04f 0401 	mov.w	r4, #1
 102299a:	f8c9 4004 	str.w	r4, [r9, #4]
 102299e:	f300 8114 	bgt.w	1022bca <_vfprintf_r+0x1082>
 10229a2:	3002      	adds	r0, #2
 10229a4:	f109 0910 	add.w	r9, r9, #16
 10229a8:	e6f3      	b.n	1022792 <_vfprintf_r+0xc4a>
 10229aa:	2c00      	cmp	r4, #0
 10229ac:	f77f aef1 	ble.w	1022792 <_vfprintf_r+0xc4a>
 10229b0:	2c10      	cmp	r4, #16
 10229b2:	f340 8672 	ble.w	102369a <_vfprintf_r+0x1b52>
 10229b6:	2510      	movs	r5, #16
 10229b8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 10229bc:	e005      	b.n	10229ca <_vfprintf_r+0xe82>
 10229be:	3c10      	subs	r4, #16
 10229c0:	f101 0c01 	add.w	ip, r1, #1
 10229c4:	2c10      	cmp	r4, #16
 10229c6:	f340 80f4 	ble.w	1022bb2 <_vfprintf_r+0x106a>
 10229ca:	489c      	ldr	r0, [pc, #624]	; (1022c3c <_vfprintf_r+0x10f4>)
 10229cc:	4661      	mov	r1, ip
 10229ce:	2907      	cmp	r1, #7
 10229d0:	f102 0210 	add.w	r2, r2, #16
 10229d4:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 10229d8:	e9c3 0500 	strd	r0, r5, [r3]
 10229dc:	f103 0308 	add.w	r3, r3, #8
 10229e0:	dded      	ble.n	10229be <_vfprintf_r+0xe76>
 10229e2:	aa28      	add	r2, sp, #160	; 0xa0
 10229e4:	4649      	mov	r1, r9
 10229e6:	4650      	mov	r0, sl
 10229e8:	f004 fe48 	bl	102767c <__sprint_r>
 10229ec:	ab2b      	add	r3, sp, #172	; 0xac
 10229ee:	2800      	cmp	r0, #0
 10229f0:	f47f ae46 	bne.w	1022680 <_vfprintf_r+0xb38>
 10229f4:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10229f8:	e7e1      	b.n	10229be <_vfprintf_r+0xe76>
 10229fa:	07f4      	lsls	r4, r6, #31
 10229fc:	bf58      	it	pl
 10229fe:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 1022a00:	f57f aa93 	bpl.w	1021f2a <_vfprintf_r+0x3e2>
 1022a04:	e54d      	b.n	10224a2 <_vfprintf_r+0x95a>
 1022a06:	9906      	ldr	r1, [sp, #24]
 1022a08:	6812      	ldr	r2, [r2, #0]
 1022a0a:	9309      	str	r3, [sp, #36]	; 0x24
 1022a0c:	17cd      	asrs	r5, r1, #31
 1022a0e:	4608      	mov	r0, r1
 1022a10:	4629      	mov	r1, r5
 1022a12:	e9c2 0100 	strd	r0, r1, [r2]
 1022a16:	f7ff b8f3 	b.w	1021c00 <_vfprintf_r+0xb8>
 1022a1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1022a1c:	06f1      	lsls	r1, r6, #27
 1022a1e:	f852 4b04 	ldr.w	r4, [r2], #4
 1022a22:	f100 865b 	bmi.w	10236dc <_vfprintf_r+0x1b94>
 1022a26:	0673      	lsls	r3, r6, #25
 1022a28:	f140 81f9 	bpl.w	1022e1e <_vfprintf_r+0x12d6>
 1022a2c:	4633      	mov	r3, r6
 1022a2e:	9209      	str	r2, [sp, #36]	; 0x24
 1022a30:	b2a4      	uxth	r4, r4
 1022a32:	2500      	movs	r5, #0
 1022a34:	e4b6      	b.n	10223a4 <_vfprintf_r+0x85c>
 1022a36:	eeb4 8b48 	vcmp.f64	d8, d8
 1022a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022a3e:	f180 85d6 	bvs.w	10235ee <_vfprintf_r+0x1aa6>
 1022a42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1022a44:	f023 0420 	bic.w	r4, r3, #32
 1022a48:	2c41      	cmp	r4, #65	; 0x41
 1022a4a:	f040 81f4 	bne.w	1022e36 <_vfprintf_r+0x12ee>
 1022a4e:	2b61      	cmp	r3, #97	; 0x61
 1022a50:	f04f 0230 	mov.w	r2, #48	; 0x30
 1022a54:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 1022a58:	bf0c      	ite	eq
 1022a5a:	2378      	moveq	r3, #120	; 0x78
 1022a5c:	2358      	movne	r3, #88	; 0x58
 1022a5e:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 1022a62:	9b04      	ldr	r3, [sp, #16]
 1022a64:	2b63      	cmp	r3, #99	; 0x63
 1022a66:	f300 839e 	bgt.w	10231a6 <_vfprintf_r+0x165e>
 1022a6a:	2300      	movs	r3, #0
 1022a6c:	930a      	str	r3, [sp, #40]	; 0x28
 1022a6e:	ab3b      	add	r3, sp, #236	; 0xec
 1022a70:	930b      	str	r3, [sp, #44]	; 0x2c
 1022a72:	ee18 3a90 	vmov	r3, s17
 1022a76:	2b00      	cmp	r3, #0
 1022a78:	f280 8523 	bge.w	10234c2 <_vfprintf_r+0x197a>
 1022a7c:	eeb1 0b48 	vneg.f64	d0, d8
 1022a80:	232d      	movs	r3, #45	; 0x2d
 1022a82:	930c      	str	r3, [sp, #48]	; 0x30
 1022a84:	a81f      	add	r0, sp, #124	; 0x7c
 1022a86:	f003 fdef 	bl	1026668 <frexp>
 1022a8a:	9a04      	ldr	r2, [sp, #16]
 1022a8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 1022a8e:	f64d 3030 	movw	r0, #56112	; 0xdb30
 1022a92:	f2c0 1006 	movt	r0, #262	; 0x106
 1022a96:	3a01      	subs	r2, #1
 1022a98:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 1022a9a:	ee20 0b0b 	vmul.f64	d0, d0, d11
 1022a9e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 1022aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022aa6:	bf04      	itt	eq
 1022aa8:	2301      	moveq	r3, #1
 1022aaa:	931f      	streq	r3, [sp, #124]	; 0x7c
 1022aac:	f64d 038c 	movw	r3, #55436	; 0xd88c
 1022ab0:	f2c0 1306 	movt	r3, #262	; 0x106
 1022ab4:	2961      	cmp	r1, #97	; 0x61
 1022ab6:	bf18      	it	ne
 1022ab8:	4618      	movne	r0, r3
 1022aba:	e005      	b.n	1022ac8 <_vfprintf_r+0xf80>
 1022abc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 1022ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022ac4:	d015      	beq.n	1022af2 <_vfprintf_r+0xfaa>
 1022ac6:	461d      	mov	r5, r3
 1022ac8:	ee20 0b09 	vmul.f64	d0, d0, d9
 1022acc:	f1b2 3fff 	cmp.w	r2, #4294967295
 1022ad0:	462b      	mov	r3, r5
 1022ad2:	4611      	mov	r1, r2
 1022ad4:	f102 32ff 	add.w	r2, r2, #4294967295
 1022ad8:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 1022adc:	ee17 ca90 	vmov	ip, s15
 1022ae0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 1022ae4:	ee30 0b46 	vsub.f64	d0, d0, d6
 1022ae8:	f810 c00c 	ldrb.w	ip, [r0, ip]
 1022aec:	f803 cb01 	strb.w	ip, [r3], #1
 1022af0:	d1e4      	bne.n	1022abc <_vfprintf_r+0xf74>
 1022af2:	eeb4 0bca 	vcmpe.f64	d0, d10
 1022af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022afa:	f300 852b 	bgt.w	1023554 <_vfprintf_r+0x1a0c>
 1022afe:	eeb4 0b4a 	vcmp.f64	d0, d10
 1022b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1022b06:	d104      	bne.n	1022b12 <_vfprintf_r+0xfca>
 1022b08:	ee17 2a90 	vmov	r2, s15
 1022b0c:	07d2      	lsls	r2, r2, #31
 1022b0e:	f100 8521 	bmi.w	1023554 <_vfprintf_r+0x1a0c>
 1022b12:	2900      	cmp	r1, #0
 1022b14:	bfa2      	ittt	ge
 1022b16:	1c4a      	addge	r2, r1, #1
 1022b18:	18d2      	addge	r2, r2, r3
 1022b1a:	2130      	movge	r1, #48	; 0x30
 1022b1c:	db03      	blt.n	1022b26 <_vfprintf_r+0xfde>
 1022b1e:	f803 1b01 	strb.w	r1, [r3], #1
 1022b22:	4293      	cmp	r3, r2
 1022b24:	d1fb      	bne.n	1022b1e <_vfprintf_r+0xfd6>
 1022b26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1022b28:	f046 0602 	orr.w	r6, r6, #2
 1022b2c:	1a9b      	subs	r3, r3, r2
 1022b2e:	9312      	str	r3, [sp, #72]	; 0x48
 1022b30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1022b32:	9310      	str	r3, [sp, #64]	; 0x40
 1022b34:	e1c3      	b.n	1022ebe <_vfprintf_r+0x1376>
 1022b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1022b38:	06f1      	lsls	r1, r6, #27
 1022b3a:	f852 4b04 	ldr.w	r4, [r2], #4
 1022b3e:	f100 85be 	bmi.w	10236be <_vfprintf_r+0x1b76>
 1022b42:	0673      	lsls	r3, r6, #25
 1022b44:	9209      	str	r2, [sp, #36]	; 0x24
 1022b46:	9603      	str	r6, [sp, #12]
 1022b48:	f140 815d 	bpl.w	1022e06 <_vfprintf_r+0x12be>
 1022b4c:	b2a4      	uxth	r4, r4
 1022b4e:	2500      	movs	r5, #0
 1022b50:	2301      	movs	r3, #1
 1022b52:	f7ff b95e 	b.w	1021e12 <_vfprintf_r+0x2ca>
 1022b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1022b58:	06f4      	lsls	r4, r6, #27
 1022b5a:	f103 0204 	add.w	r2, r3, #4
 1022b5e:	f100 85c0 	bmi.w	10236e2 <_vfprintf_r+0x1b9a>
 1022b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1022b64:	0670      	lsls	r0, r6, #25
 1022b66:	bf48      	it	mi
 1022b68:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1022b6c:	d404      	bmi.n	1022b78 <_vfprintf_r+0x1030>
 1022b6e:	05b1      	lsls	r1, r6, #22
 1022b70:	f140 82f9 	bpl.w	1023166 <_vfprintf_r+0x161e>
 1022b74:	f993 4000 	ldrsb.w	r4, [r3]
 1022b78:	17e5      	asrs	r5, r4, #31
 1022b7a:	9209      	str	r2, [sp, #36]	; 0x24
 1022b7c:	9603      	str	r6, [sp, #12]
 1022b7e:	4622      	mov	r2, r4
 1022b80:	462b      	mov	r3, r5
 1022b82:	f7ff baff 	b.w	1022184 <_vfprintf_r+0x63c>
 1022b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1022b88:	2201      	movs	r2, #1
 1022b8a:	ac3b      	add	r4, sp, #236	; 0xec
 1022b8c:	9203      	str	r2, [sp, #12]
 1022b8e:	9208      	str	r2, [sp, #32]
 1022b90:	681b      	ldr	r3, [r3, #0]
 1022b92:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 1022b96:	f7ff bbed 	b.w	1022374 <_vfprintf_r+0x82c>
 1022b9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1022b9c:	3902      	subs	r1, #2
 1022b9e:	2330      	movs	r3, #48	; 0x30
 1022ba0:	9e03      	ldr	r6, [sp, #12]
 1022ba2:	910b      	str	r1, [sp, #44]	; 0x2c
 1022ba4:	f802 3c01 	strb.w	r3, [r2, #-1]
 1022ba8:	ab54      	add	r3, sp, #336	; 0x150
 1022baa:	1a5b      	subs	r3, r3, r1
 1022bac:	9308      	str	r3, [sp, #32]
 1022bae:	f7ff b957 	b.w	1021e60 <_vfprintf_r+0x318>
 1022bb2:	f103 0108 	add.w	r1, r3, #8
 1022bb6:	4660      	mov	r0, ip
 1022bb8:	4d20      	ldr	r5, [pc, #128]	; (1022c3c <_vfprintf_r+0x10f4>)
 1022bba:	2807      	cmp	r0, #7
 1022bbc:	4422      	add	r2, r4
 1022bbe:	605c      	str	r4, [r3, #4]
 1022bc0:	922a      	str	r2, [sp, #168]	; 0xa8
 1022bc2:	601d      	str	r5, [r3, #0]
 1022bc4:	9029      	str	r0, [sp, #164]	; 0xa4
 1022bc6:	f340 829d 	ble.w	1023104 <_vfprintf_r+0x15bc>
 1022bca:	aa28      	add	r2, sp, #160	; 0xa0
 1022bcc:	9905      	ldr	r1, [sp, #20]
 1022bce:	4650      	mov	r0, sl
 1022bd0:	f004 fd54 	bl	102767c <__sprint_r>
 1022bd4:	2800      	cmp	r0, #0
 1022bd6:	f47f ad53 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022bda:	9829      	ldr	r0, [sp, #164]	; 0xa4
 1022bdc:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 1022be0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022be2:	ab2b      	add	r3, sp, #172	; 0xac
 1022be4:	3001      	adds	r0, #1
 1022be6:	e5d4      	b.n	1022792 <_vfprintf_r+0xc4a>
 1022be8:	aa28      	add	r2, sp, #160	; 0xa0
 1022bea:	9905      	ldr	r1, [sp, #20]
 1022bec:	4650      	mov	r0, sl
 1022bee:	f004 fd45 	bl	102767c <__sprint_r>
 1022bf2:	2800      	cmp	r0, #0
 1022bf4:	f47f ad44 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022bf8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022bfa:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022bfe:	e462      	b.n	10224c6 <_vfprintf_r+0x97e>
 1022c00:	9804      	ldr	r0, [sp, #16]
 1022c02:	f64d 3344 	movw	r3, #56132	; 0xdb44
 1022c06:	9204      	str	r2, [sp, #16]
 1022c08:	f2c0 1306 	movt	r3, #262	; 0x106
 1022c0c:	2806      	cmp	r0, #6
 1022c0e:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 1022c12:	4611      	mov	r1, r2
 1022c14:	9213      	str	r2, [sp, #76]	; 0x4c
 1022c16:	bf28      	it	cs
 1022c18:	2006      	movcs	r0, #6
 1022c1a:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1022c1e:	9003      	str	r0, [sp, #12]
 1022c20:	9008      	str	r0, [sp, #32]
 1022c22:	930b      	str	r3, [sp, #44]	; 0x2c
 1022c24:	f7ff b929 	b.w	1021e7a <_vfprintf_r+0x332>
 1022c28:	2c10      	cmp	r4, #16
 1022c2a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1022c2c:	f340 81ba 	ble.w	1022fa4 <_vfprintf_r+0x145c>
 1022c30:	9604      	str	r6, [sp, #16]
 1022c32:	2510      	movs	r5, #16
 1022c34:	4626      	mov	r6, r4
 1022c36:	4619      	mov	r1, r3
 1022c38:	9c05      	ldr	r4, [sp, #20]
 1022c3a:	e005      	b.n	1022c48 <_vfprintf_r+0x1100>
 1022c3c:	010693d0 	.word	0x010693d0
 1022c40:	3e10      	subs	r6, #16
 1022c42:	2e10      	cmp	r6, #16
 1022c44:	f340 81ab 	ble.w	1022f9e <_vfprintf_r+0x1456>
 1022c48:	3101      	adds	r1, #1
 1022c4a:	4bbc      	ldr	r3, [pc, #752]	; (1022f3c <_vfprintf_r+0x13f4>)
 1022c4c:	2907      	cmp	r1, #7
 1022c4e:	f102 0210 	add.w	r2, r2, #16
 1022c52:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1022c56:	e9c9 3500 	strd	r3, r5, [r9]
 1022c5a:	f109 0908 	add.w	r9, r9, #8
 1022c5e:	ddef      	ble.n	1022c40 <_vfprintf_r+0x10f8>
 1022c60:	aa28      	add	r2, sp, #160	; 0xa0
 1022c62:	4621      	mov	r1, r4
 1022c64:	4650      	mov	r0, sl
 1022c66:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022c6a:	f004 fd07 	bl	102767c <__sprint_r>
 1022c6e:	2800      	cmp	r0, #0
 1022c70:	f47f ad06 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022c74:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1022c78:	e7e2      	b.n	1022c40 <_vfprintf_r+0x10f8>
 1022c7a:	4634      	mov	r4, r6
 1022c7c:	9e04      	ldr	r6, [sp, #16]
 1022c7e:	460b      	mov	r3, r1
 1022c80:	3301      	adds	r3, #1
 1022c82:	49ae      	ldr	r1, [pc, #696]	; (1022f3c <_vfprintf_r+0x13f4>)
 1022c84:	2b07      	cmp	r3, #7
 1022c86:	4422      	add	r2, r4
 1022c88:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1022c8c:	e9c9 1400 	strd	r1, r4, [r9]
 1022c90:	f77f a949 	ble.w	1021f26 <_vfprintf_r+0x3de>
 1022c94:	e533      	b.n	10226fe <_vfprintf_r+0xbb6>
 1022c96:	aa28      	add	r2, sp, #160	; 0xa0
 1022c98:	9905      	ldr	r1, [sp, #20]
 1022c9a:	4650      	mov	r0, sl
 1022c9c:	f004 fcee 	bl	102767c <__sprint_r>
 1022ca0:	2800      	cmp	r0, #0
 1022ca2:	f47f aced 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022ca6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022ca8:	ab2b      	add	r3, sp, #172	; 0xac
 1022caa:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1022cac:	e548      	b.n	1022740 <_vfprintf_r+0xbf8>
 1022cae:	aa28      	add	r2, sp, #160	; 0xa0
 1022cb0:	9905      	ldr	r1, [sp, #20]
 1022cb2:	4650      	mov	r0, sl
 1022cb4:	f004 fce2 	bl	102767c <__sprint_r>
 1022cb8:	2800      	cmp	r0, #0
 1022cba:	f47f ace1 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022cbe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022cc0:	ab2b      	add	r3, sp, #172	; 0xac
 1022cc2:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1022cc4:	e549      	b.n	102275a <_vfprintf_r+0xc12>
 1022cc6:	9603      	str	r6, [sp, #12]
 1022cc8:	f7ff bb17 	b.w	10222fa <_vfprintf_r+0x7b2>
 1022ccc:	aa28      	add	r2, sp, #160	; 0xa0
 1022cce:	9905      	ldr	r1, [sp, #20]
 1022cd0:	4650      	mov	r0, sl
 1022cd2:	f004 fcd3 	bl	102767c <__sprint_r>
 1022cd6:	2800      	cmp	r0, #0
 1022cd8:	f47f acd2 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022cdc:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1022ce0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022ce4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022ce6:	f7ff b8dd 	b.w	1021ea4 <_vfprintf_r+0x35c>
 1022cea:	aa28      	add	r2, sp, #160	; 0xa0
 1022cec:	9905      	ldr	r1, [sp, #20]
 1022cee:	4650      	mov	r0, sl
 1022cf0:	f004 fcc4 	bl	102767c <__sprint_r>
 1022cf4:	2800      	cmp	r0, #0
 1022cf6:	f47f acc3 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022cfa:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022cfe:	f7ff bbcb 	b.w	1022498 <_vfprintf_r+0x950>
 1022d02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1022d04:	2208      	movs	r2, #8
 1022d06:	2100      	movs	r1, #0
 1022d08:	a826      	add	r0, sp, #152	; 0x98
 1022d0a:	9321      	str	r3, [sp, #132]	; 0x84
 1022d0c:	f7fc f850 	bl	101edb0 <memset>
 1022d10:	9b04      	ldr	r3, [sp, #16]
 1022d12:	1c5a      	adds	r2, r3, #1
 1022d14:	f000 81b6 	beq.w	1023084 <_vfprintf_r+0x153c>
 1022d18:	2400      	movs	r4, #0
 1022d1a:	9603      	str	r6, [sp, #12]
 1022d1c:	f8cd 9010 	str.w	r9, [sp, #16]
 1022d20:	4626      	mov	r6, r4
 1022d22:	4699      	mov	r9, r3
 1022d24:	9509      	str	r5, [sp, #36]	; 0x24
 1022d26:	e009      	b.n	1022d3c <_vfprintf_r+0x11f4>
 1022d28:	f000 fd68 	bl	10237fc <_wcrtomb_r>
 1022d2c:	1833      	adds	r3, r6, r0
 1022d2e:	3001      	adds	r0, #1
 1022d30:	f000 83ea 	beq.w	1023508 <_vfprintf_r+0x19c0>
 1022d34:	454b      	cmp	r3, r9
 1022d36:	dc0a      	bgt.n	1022d4e <_vfprintf_r+0x1206>
 1022d38:	461e      	mov	r6, r3
 1022d3a:	d008      	beq.n	1022d4e <_vfprintf_r+0x1206>
 1022d3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 1022d3e:	ab26      	add	r3, sp, #152	; 0x98
 1022d40:	a93b      	add	r1, sp, #236	; 0xec
 1022d42:	4650      	mov	r0, sl
 1022d44:	5915      	ldr	r5, [r2, r4]
 1022d46:	3404      	adds	r4, #4
 1022d48:	462a      	mov	r2, r5
 1022d4a:	2d00      	cmp	r5, #0
 1022d4c:	d1ec      	bne.n	1022d28 <_vfprintf_r+0x11e0>
 1022d4e:	9608      	str	r6, [sp, #32]
 1022d50:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1022d52:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 1022d56:	e1a3      	b.n	10230a0 <_vfprintf_r+0x1558>
 1022d58:	9b03      	ldr	r3, [sp, #12]
 1022d5a:	2200      	movs	r2, #0
 1022d5c:	f8cd 9020 	str.w	r9, [sp, #32]
 1022d60:	ae54      	add	r6, sp, #336	; 0x150
 1022d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 1022d66:	970c      	str	r7, [sp, #48]	; 0x30
 1022d68:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 1022d6c:	4691      	mov	r9, r2
 1022d6e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 1022d72:	461f      	mov	r7, r3
 1022d74:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 1022d78:	e008      	b.n	1022d8c <_vfprintf_r+0x1244>
 1022d7a:	f7fa f899 	bl	101ceb0 <__aeabi_uldivmod>
 1022d7e:	2d00      	cmp	r5, #0
 1022d80:	bf08      	it	eq
 1022d82:	2c0a      	cmpeq	r4, #10
 1022d84:	d329      	bcc.n	1022dda <_vfprintf_r+0x1292>
 1022d86:	4604      	mov	r4, r0
 1022d88:	4656      	mov	r6, sl
 1022d8a:	460d      	mov	r5, r1
 1022d8c:	220a      	movs	r2, #10
 1022d8e:	2300      	movs	r3, #0
 1022d90:	4620      	mov	r0, r4
 1022d92:	4629      	mov	r1, r5
 1022d94:	f7fa f88c 	bl	101ceb0 <__aeabi_uldivmod>
 1022d98:	f109 0901 	add.w	r9, r9, #1
 1022d9c:	4620      	mov	r0, r4
 1022d9e:	4629      	mov	r1, r5
 1022da0:	f106 3aff 	add.w	sl, r6, #4294967295
 1022da4:	2300      	movs	r3, #0
 1022da6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 1022daa:	220a      	movs	r2, #10
 1022dac:	f806 cc01 	strb.w	ip, [r6, #-1]
 1022db0:	2f00      	cmp	r7, #0
 1022db2:	d0e2      	beq.n	1022d7a <_vfprintf_r+0x1232>
 1022db4:	f898 6000 	ldrb.w	r6, [r8]
 1022db8:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 1022dbc:	bf18      	it	ne
 1022dbe:	f04f 0c01 	movne.w	ip, #1
 1022dc2:	454e      	cmp	r6, r9
 1022dc4:	bf18      	it	ne
 1022dc6:	f04f 0c00 	movne.w	ip, #0
 1022dca:	f1bc 0f00 	cmp.w	ip, #0
 1022dce:	d0d4      	beq.n	1022d7a <_vfprintf_r+0x1232>
 1022dd0:	429d      	cmp	r5, r3
 1022dd2:	bf08      	it	eq
 1022dd4:	4294      	cmpeq	r4, r2
 1022dd6:	f080 833e 	bcs.w	1023456 <_vfprintf_r+0x190e>
 1022dda:	4652      	mov	r2, sl
 1022ddc:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 1022de0:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 1022de4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 1022de8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 1022dec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 1022df0:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 1022df4:	9e03      	ldr	r6, [sp, #12]
 1022df6:	e436      	b.n	1022666 <_vfprintf_r+0xb1e>
 1022df8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1022dfa:	6812      	ldr	r2, [r2, #0]
 1022dfc:	9309      	str	r3, [sp, #36]	; 0x24
 1022dfe:	9b06      	ldr	r3, [sp, #24]
 1022e00:	6013      	str	r3, [r2, #0]
 1022e02:	f7fe befd 	b.w	1021c00 <_vfprintf_r+0xb8>
 1022e06:	05b5      	lsls	r5, r6, #22
 1022e08:	f04f 0301 	mov.w	r3, #1
 1022e0c:	bf48      	it	mi
 1022e0e:	b2e4      	uxtbmi	r4, r4
 1022e10:	2500      	movs	r5, #0
 1022e12:	f7fe bffe 	b.w	1021e12 <_vfprintf_r+0x2ca>
 1022e16:	4634      	mov	r4, r6
 1022e18:	460b      	mov	r3, r1
 1022e1a:	9e04      	ldr	r6, [sp, #16]
 1022e1c:	e730      	b.n	1022c80 <_vfprintf_r+0x1138>
 1022e1e:	05b5      	lsls	r5, r6, #22
 1022e20:	bf45      	ittet	mi
 1022e22:	9209      	strmi	r2, [sp, #36]	; 0x24
 1022e24:	b2e4      	uxtbmi	r4, r4
 1022e26:	9209      	strpl	r2, [sp, #36]	; 0x24
 1022e28:	4633      	movmi	r3, r6
 1022e2a:	bf4e      	itee	mi
 1022e2c:	2500      	movmi	r5, #0
 1022e2e:	2500      	movpl	r5, #0
 1022e30:	4633      	movpl	r3, r6
 1022e32:	f7ff bab7 	b.w	10223a4 <_vfprintf_r+0x85c>
 1022e36:	9b04      	ldr	r3, [sp, #16]
 1022e38:	1c5a      	adds	r2, r3, #1
 1022e3a:	f000 81bf 	beq.w	10231bc <_vfprintf_r+0x1674>
 1022e3e:	2b00      	cmp	r3, #0
 1022e40:	bf08      	it	eq
 1022e42:	2c47      	cmpeq	r4, #71	; 0x47
 1022e44:	f040 81bc 	bne.w	10231c0 <_vfprintf_r+0x1678>
 1022e48:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 1022e4c:	930d      	str	r3, [sp, #52]	; 0x34
 1022e4e:	ee18 3a90 	vmov	r3, s17
 1022e52:	2b00      	cmp	r3, #0
 1022e54:	f04f 0301 	mov.w	r3, #1
 1022e58:	9304      	str	r3, [sp, #16]
 1022e5a:	f2c0 83ed 	blt.w	1023638 <_vfprintf_r+0x1af0>
 1022e5e:	eeb0 cb48 	vmov.f64	d12, d8
 1022e62:	461d      	mov	r5, r3
 1022e64:	2300      	movs	r3, #0
 1022e66:	930c      	str	r3, [sp, #48]	; 0x30
 1022e68:	ab26      	add	r3, sp, #152	; 0x98
 1022e6a:	aa21      	add	r2, sp, #132	; 0x84
 1022e6c:	9301      	str	r3, [sp, #4]
 1022e6e:	2102      	movs	r1, #2
 1022e70:	9200      	str	r2, [sp, #0]
 1022e72:	ab1f      	add	r3, sp, #124	; 0x7c
 1022e74:	462a      	mov	r2, r5
 1022e76:	eeb0 0b4c 	vmov.f64	d0, d12
 1022e7a:	4650      	mov	r0, sl
 1022e7c:	f000 ffc8 	bl	1023e10 <_dtoa_r>
 1022e80:	2c47      	cmp	r4, #71	; 0x47
 1022e82:	900b      	str	r0, [sp, #44]	; 0x2c
 1022e84:	f040 81cc 	bne.w	1023220 <_vfprintf_r+0x16d8>
 1022e88:	07f3      	lsls	r3, r6, #31
 1022e8a:	f100 81c9 	bmi.w	1023220 <_vfprintf_r+0x16d8>
 1022e8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1022e90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1022e92:	2c47      	cmp	r4, #71	; 0x47
 1022e94:	eba3 0302 	sub.w	r3, r3, r2
 1022e98:	9312      	str	r3, [sp, #72]	; 0x48
 1022e9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1022e9c:	9310      	str	r3, [sp, #64]	; 0x40
 1022e9e:	f040 8247 	bne.w	1023330 <_vfprintf_r+0x17e8>
 1022ea2:	9a04      	ldr	r2, [sp, #16]
 1022ea4:	f113 0f03 	cmn.w	r3, #3
 1022ea8:	bfa8      	it	ge
 1022eaa:	429a      	cmpge	r2, r3
 1022eac:	f280 8222 	bge.w	10232f4 <_vfprintf_r+0x17ac>
 1022eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1022eb2:	2200      	movs	r2, #0
 1022eb4:	920a      	str	r2, [sp, #40]	; 0x28
 1022eb6:	3b02      	subs	r3, #2
 1022eb8:	930e      	str	r3, [sp, #56]	; 0x38
 1022eba:	f023 0420 	bic.w	r4, r3, #32
 1022ebe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1022ec0:	2c41      	cmp	r4, #65	; 0x41
 1022ec2:	f103 32ff 	add.w	r2, r3, #4294967295
 1022ec6:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 1022eca:	921f      	str	r2, [sp, #124]	; 0x7c
 1022ecc:	bf04      	itt	eq
 1022ece:	330f      	addeq	r3, #15
 1022ed0:	b2db      	uxtbeq	r3, r3
 1022ed2:	2a00      	cmp	r2, #0
 1022ed4:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 1022ed8:	bfb7      	itett	lt
 1022eda:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 1022edc:	232b      	movge	r3, #43	; 0x2b
 1022ede:	f1c3 0201 	rsblt	r2, r3, #1
 1022ee2:	232d      	movlt	r3, #45	; 0x2d
 1022ee4:	2a09      	cmp	r2, #9
 1022ee6:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 1022eea:	f340 8393 	ble.w	1023614 <_vfprintf_r+0x1acc>
 1022eee:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 1022ef2:	f246 6567 	movw	r5, #26215	; 0x6667
 1022ef6:	f04f 0e0a 	mov.w	lr, #10
 1022efa:	f2c6 6566 	movt	r5, #26214	; 0x6666
 1022efe:	4664      	mov	r4, ip
 1022f00:	e000      	b.n	1022f04 <_vfprintf_r+0x13bc>
 1022f02:	460c      	mov	r4, r1
 1022f04:	fb85 3002 	smull	r3, r0, r5, r2
 1022f08:	17d3      	asrs	r3, r2, #31
 1022f0a:	2a63      	cmp	r2, #99	; 0x63
 1022f0c:	f104 31ff 	add.w	r1, r4, #4294967295
 1022f10:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 1022f14:	fb0e 2013 	mls	r0, lr, r3, r2
 1022f18:	461a      	mov	r2, r3
 1022f1a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 1022f1e:	f804 0c01 	strb.w	r0, [r4, #-1]
 1022f22:	dcee      	bgt.n	1022f02 <_vfprintf_r+0x13ba>
 1022f24:	1ea2      	subs	r2, r4, #2
 1022f26:	3330      	adds	r3, #48	; 0x30
 1022f28:	4594      	cmp	ip, r2
 1022f2a:	b2db      	uxtb	r3, r3
 1022f2c:	f801 3c01 	strb.w	r3, [r1, #-1]
 1022f30:	f240 83c2 	bls.w	10236b8 <_vfprintf_r+0x1b70>
 1022f34:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 1022f38:	e004      	b.n	1022f44 <_vfprintf_r+0x13fc>
 1022f3a:	bf00      	nop
 1022f3c:	010693d0 	.word	0x010693d0
 1022f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 1022f44:	4561      	cmp	r1, ip
 1022f46:	f802 3b01 	strb.w	r3, [r2], #1
 1022f4a:	d1f9      	bne.n	1022f40 <_vfprintf_r+0x13f8>
 1022f4c:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 1022f50:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 1022f54:	1b1b      	subs	r3, r3, r4
 1022f56:	aa22      	add	r2, sp, #136	; 0x88
 1022f58:	440b      	add	r3, r1
 1022f5a:	1a9b      	subs	r3, r3, r2
 1022f5c:	9318      	str	r3, [sp, #96]	; 0x60
 1022f5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1022f60:	9a18      	ldr	r2, [sp, #96]	; 0x60
 1022f62:	2b01      	cmp	r3, #1
 1022f64:	441a      	add	r2, r3
 1022f66:	9208      	str	r2, [sp, #32]
 1022f68:	f340 8376 	ble.w	1023658 <_vfprintf_r+0x1b10>
 1022f6c:	9b08      	ldr	r3, [sp, #32]
 1022f6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1022f70:	4413      	add	r3, r2
 1022f72:	9308      	str	r3, [sp, #32]
 1022f74:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1022f78:	2200      	movs	r2, #0
 1022f7a:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 1022f7e:	9b08      	ldr	r3, [sp, #32]
 1022f80:	9213      	str	r2, [sp, #76]	; 0x4c
 1022f82:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 1022f86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1022f8a:	9303      	str	r3, [sp, #12]
 1022f8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1022f8e:	2b00      	cmp	r3, #0
 1022f90:	f040 81e9 	bne.w	1023366 <_vfprintf_r+0x181e>
 1022f94:	9304      	str	r3, [sp, #16]
 1022f96:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1022f9a:	f7fe bf6e 	b.w	1021e7a <_vfprintf_r+0x332>
 1022f9e:	4634      	mov	r4, r6
 1022fa0:	9e04      	ldr	r6, [sp, #16]
 1022fa2:	460b      	mov	r3, r1
 1022fa4:	3301      	adds	r3, #1
 1022fa6:	49af      	ldr	r1, [pc, #700]	; (1023264 <_vfprintf_r+0x171c>)
 1022fa8:	2b07      	cmp	r3, #7
 1022faa:	4422      	add	r2, r4
 1022fac:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1022fb0:	e9c9 1400 	strd	r1, r4, [r9]
 1022fb4:	bfd8      	it	le
 1022fb6:	f109 0908 	addle.w	r9, r9, #8
 1022fba:	f77f ac7c 	ble.w	10228b6 <_vfprintf_r+0xd6e>
 1022fbe:	aa28      	add	r2, sp, #160	; 0xa0
 1022fc0:	9905      	ldr	r1, [sp, #20]
 1022fc2:	4650      	mov	r0, sl
 1022fc4:	f004 fb5a 	bl	102767c <__sprint_r>
 1022fc8:	2800      	cmp	r0, #0
 1022fca:	f47f ab59 	bne.w	1022680 <_vfprintf_r+0xb38>
 1022fce:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1022fd0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1022fd4:	e46f      	b.n	10228b6 <_vfprintf_r+0xd6e>
 1022fd6:	9911      	ldr	r1, [sp, #68]	; 0x44
 1022fd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 1022fda:	2b00      	cmp	r3, #0
 1022fdc:	bfd8      	it	le
 1022fde:	2900      	cmple	r1, #0
 1022fe0:	f340 8370 	ble.w	10236c4 <_vfprintf_r+0x1b7c>
 1022fe4:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 1022fe8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 1022fec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1022fee:	9812      	ldr	r0, [sp, #72]	; 0x48
 1022ff0:	960c      	str	r6, [sp, #48]	; 0x30
 1022ff2:	461e      	mov	r6, r3
 1022ff4:	4401      	add	r1, r0
 1022ff6:	9108      	str	r1, [sp, #32]
 1022ff8:	2e00      	cmp	r6, #0
 1022ffa:	f000 8127 	beq.w	102324c <_vfprintf_r+0x1704>
 1022ffe:	3e01      	subs	r6, #1
 1023000:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1023002:	9919      	ldr	r1, [sp, #100]	; 0x64
 1023004:	3301      	adds	r3, #1
 1023006:	981a      	ldr	r0, [sp, #104]	; 0x68
 1023008:	2b07      	cmp	r3, #7
 102300a:	440a      	add	r2, r1
 102300c:	f8c9 1004 	str.w	r1, [r9, #4]
 1023010:	f8c9 0000 	str.w	r0, [r9]
 1023014:	bfd8      	it	le
 1023016:	f109 0908 	addle.w	r9, r9, #8
 102301a:	922a      	str	r2, [sp, #168]	; 0xa8
 102301c:	9329      	str	r3, [sp, #164]	; 0xa4
 102301e:	f300 814f 	bgt.w	10232c0 <_vfprintf_r+0x1778>
 1023022:	9814      	ldr	r0, [sp, #80]	; 0x50
 1023024:	9908      	ldr	r1, [sp, #32]
 1023026:	7803      	ldrb	r3, [r0, #0]
 1023028:	1b4c      	subs	r4, r1, r5
 102302a:	9104      	str	r1, [sp, #16]
 102302c:	429c      	cmp	r4, r3
 102302e:	bfa8      	it	ge
 1023030:	461c      	movge	r4, r3
 1023032:	2c00      	cmp	r4, #0
 1023034:	dd0e      	ble.n	1023054 <_vfprintf_r+0x150c>
 1023036:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1023038:	4422      	add	r2, r4
 102303a:	f8c9 5000 	str.w	r5, [r9]
 102303e:	3301      	adds	r3, #1
 1023040:	922a      	str	r2, [sp, #168]	; 0xa8
 1023042:	2b07      	cmp	r3, #7
 1023044:	f8c9 4004 	str.w	r4, [r9, #4]
 1023048:	9329      	str	r3, [sp, #164]	; 0xa4
 102304a:	f300 8145 	bgt.w	10232d8 <_vfprintf_r+0x1790>
 102304e:	7803      	ldrb	r3, [r0, #0]
 1023050:	f109 0908 	add.w	r9, r9, #8
 1023054:	2c00      	cmp	r4, #0
 1023056:	bfac      	ite	ge
 1023058:	1b1c      	subge	r4, r3, r4
 102305a:	461c      	movlt	r4, r3
 102305c:	2c00      	cmp	r4, #0
 102305e:	f300 80fc 	bgt.w	102325a <_vfprintf_r+0x1712>
 1023062:	441d      	add	r5, r3
 1023064:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1023066:	2e00      	cmp	r6, #0
 1023068:	bfd8      	it	le
 102306a:	2b00      	cmple	r3, #0
 102306c:	dcc4      	bgt.n	1022ff8 <_vfprintf_r+0x14b0>
 102306e:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 1023072:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 1023076:	9904      	ldr	r1, [sp, #16]
 1023078:	462b      	mov	r3, r5
 102307a:	428d      	cmp	r5, r1
 102307c:	bf28      	it	cs
 102307e:	460b      	movcs	r3, r1
 1023080:	461d      	mov	r5, r3
 1023082:	e41f      	b.n	10228c4 <_vfprintf_r+0xd7c>
 1023084:	2300      	movs	r3, #0
 1023086:	aa26      	add	r2, sp, #152	; 0x98
 1023088:	4619      	mov	r1, r3
 102308a:	9200      	str	r2, [sp, #0]
 102308c:	4650      	mov	r0, sl
 102308e:	aa21      	add	r2, sp, #132	; 0x84
 1023090:	f000 fc0a 	bl	10238a8 <_wcsrtombs_r>
 1023094:	1c43      	adds	r3, r0, #1
 1023096:	9008      	str	r0, [sp, #32]
 1023098:	f000 8236 	beq.w	1023508 <_vfprintf_r+0x19c0>
 102309c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 102309e:	9321      	str	r3, [sp, #132]	; 0x84
 10230a0:	9b08      	ldr	r3, [sp, #32]
 10230a2:	2b00      	cmp	r3, #0
 10230a4:	d034      	beq.n	1023110 <_vfprintf_r+0x15c8>
 10230a6:	2b63      	cmp	r3, #99	; 0x63
 10230a8:	f340 8229 	ble.w	10234fe <_vfprintf_r+0x19b6>
 10230ac:	1c59      	adds	r1, r3, #1
 10230ae:	4650      	mov	r0, sl
 10230b0:	f7fa fe06 	bl	101dcc0 <_malloc_r>
 10230b4:	900b      	str	r0, [sp, #44]	; 0x2c
 10230b6:	2800      	cmp	r0, #0
 10230b8:	f000 8226 	beq.w	1023508 <_vfprintf_r+0x19c0>
 10230bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10230be:	930a      	str	r3, [sp, #40]	; 0x28
 10230c0:	2208      	movs	r2, #8
 10230c2:	2100      	movs	r1, #0
 10230c4:	a826      	add	r0, sp, #152	; 0x98
 10230c6:	f7fb fe73 	bl	101edb0 <memset>
 10230ca:	9c08      	ldr	r4, [sp, #32]
 10230cc:	ab26      	add	r3, sp, #152	; 0x98
 10230ce:	aa21      	add	r2, sp, #132	; 0x84
 10230d0:	9300      	str	r3, [sp, #0]
 10230d2:	4650      	mov	r0, sl
 10230d4:	4623      	mov	r3, r4
 10230d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10230d8:	f000 fbe6 	bl	10238a8 <_wcsrtombs_r>
 10230dc:	4284      	cmp	r4, r0
 10230de:	f040 82e4 	bne.w	10236aa <_vfprintf_r+0x1b62>
 10230e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10230e4:	2300      	movs	r3, #0
 10230e6:	9509      	str	r5, [sp, #36]	; 0x24
 10230e8:	9304      	str	r3, [sp, #16]
 10230ea:	4614      	mov	r4, r2
 10230ec:	9a08      	ldr	r2, [sp, #32]
 10230ee:	9313      	str	r3, [sp, #76]	; 0x4c
 10230f0:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 10230f4:	54a3      	strb	r3, [r4, r2]
 10230f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 10230fa:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10230fe:	9303      	str	r3, [sp, #12]
 1023100:	f7fe bebb 	b.w	1021e7a <_vfprintf_r+0x332>
 1023104:	3001      	adds	r0, #1
 1023106:	f101 0908 	add.w	r9, r1, #8
 102310a:	460b      	mov	r3, r1
 102310c:	f7ff bb41 	b.w	1022792 <_vfprintf_r+0xc4a>
 1023110:	9b08      	ldr	r3, [sp, #32]
 1023112:	9509      	str	r5, [sp, #36]	; 0x24
 1023114:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1023118:	e9cd 3303 	strd	r3, r3, [sp, #12]
 102311c:	9313      	str	r3, [sp, #76]	; 0x4c
 102311e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1023122:	930a      	str	r3, [sp, #40]	; 0x28
 1023124:	f7fe bea9 	b.w	1021e7a <_vfprintf_r+0x332>
 1023128:	aa28      	add	r2, sp, #160	; 0xa0
 102312a:	9905      	ldr	r1, [sp, #20]
 102312c:	4650      	mov	r0, sl
 102312e:	f004 faa5 	bl	102767c <__sprint_r>
 1023132:	2800      	cmp	r0, #0
 1023134:	f47f aaa4 	bne.w	1022680 <_vfprintf_r+0xb38>
 1023138:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102313a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102313e:	f7ff bbb2 	b.w	10228a6 <_vfprintf_r+0xd5e>
 1023142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1023144:	4619      	mov	r1, r3
 1023146:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1023148:	4419      	add	r1, r3
 102314a:	1b1b      	subs	r3, r3, r4
 102314c:	1b4c      	subs	r4, r1, r5
 102314e:	429c      	cmp	r4, r3
 1023150:	bfa8      	it	ge
 1023152:	461c      	movge	r4, r3
 1023154:	f7ff bbe8 	b.w	1022928 <_vfprintf_r+0xde0>
 1023158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102315a:	9309      	str	r3, [sp, #36]	; 0x24
 102315c:	9b06      	ldr	r3, [sp, #24]
 102315e:	6812      	ldr	r2, [r2, #0]
 1023160:	8013      	strh	r3, [r2, #0]
 1023162:	f7fe bd4d 	b.w	1021c00 <_vfprintf_r+0xb8>
 1023166:	681c      	ldr	r4, [r3, #0]
 1023168:	9209      	str	r2, [sp, #36]	; 0x24
 102316a:	9603      	str	r6, [sp, #12]
 102316c:	17e5      	asrs	r5, r4, #31
 102316e:	4622      	mov	r2, r4
 1023170:	462b      	mov	r3, r5
 1023172:	f7ff b807 	b.w	1022184 <_vfprintf_r+0x63c>
 1023176:	9c10      	ldr	r4, [sp, #64]	; 0x40
 1023178:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102317a:	9404      	str	r4, [sp, #16]
 102317c:	f7fc fd40 	bl	101fc00 <strlen>
 1023180:	9413      	str	r4, [sp, #76]	; 0x4c
 1023182:	9411      	str	r4, [sp, #68]	; 0x44
 1023184:	940a      	str	r4, [sp, #40]	; 0x28
 1023186:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 102318a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 102318e:	e9cd 0508 	strd	r0, r5, [sp, #32]
 1023192:	9303      	str	r3, [sp, #12]
 1023194:	f7fe be71 	b.w	1021e7a <_vfprintf_r+0x332>
 1023198:	4650      	mov	r0, sl
 102319a:	aa28      	add	r2, sp, #160	; 0xa0
 102319c:	9905      	ldr	r1, [sp, #20]
 102319e:	f004 fa6d 	bl	102767c <__sprint_r>
 10231a2:	f7fe bdff 	b.w	1021da4 <_vfprintf_r+0x25c>
 10231a6:	1c59      	adds	r1, r3, #1
 10231a8:	4650      	mov	r0, sl
 10231aa:	f7fa fd89 	bl	101dcc0 <_malloc_r>
 10231ae:	900b      	str	r0, [sp, #44]	; 0x2c
 10231b0:	2800      	cmp	r0, #0
 10231b2:	f000 81a9 	beq.w	1023508 <_vfprintf_r+0x19c0>
 10231b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10231b8:	930a      	str	r3, [sp, #40]	; 0x28
 10231ba:	e45a      	b.n	1022a72 <_vfprintf_r+0xf2a>
 10231bc:	2306      	movs	r3, #6
 10231be:	9304      	str	r3, [sp, #16]
 10231c0:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 10231c4:	930d      	str	r3, [sp, #52]	; 0x34
 10231c6:	ee18 3a90 	vmov	r3, s17
 10231ca:	2b00      	cmp	r3, #0
 10231cc:	f2c0 8234 	blt.w	1023638 <_vfprintf_r+0x1af0>
 10231d0:	eeb0 cb48 	vmov.f64	d12, d8
 10231d4:	2300      	movs	r3, #0
 10231d6:	930c      	str	r3, [sp, #48]	; 0x30
 10231d8:	2c46      	cmp	r4, #70	; 0x46
 10231da:	f040 8178 	bne.w	10234ce <_vfprintf_r+0x1986>
 10231de:	ab26      	add	r3, sp, #152	; 0x98
 10231e0:	aa21      	add	r2, sp, #132	; 0x84
 10231e2:	9301      	str	r3, [sp, #4]
 10231e4:	2103      	movs	r1, #3
 10231e6:	ab1f      	add	r3, sp, #124	; 0x7c
 10231e8:	9200      	str	r2, [sp, #0]
 10231ea:	eeb0 0b4c 	vmov.f64	d0, d12
 10231ee:	9a04      	ldr	r2, [sp, #16]
 10231f0:	4650      	mov	r0, sl
 10231f2:	f000 fe0d 	bl	1023e10 <_dtoa_r>
 10231f6:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 10231f8:	eeb5 cb40 	vcmp.f64	d12, #0.0
 10231fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1023200:	7802      	ldrb	r2, [r0, #0]
 1023202:	4603      	mov	r3, r0
 1023204:	bf14      	ite	ne
 1023206:	2301      	movne	r3, #1
 1023208:	2300      	moveq	r3, #0
 102320a:	2a30      	cmp	r2, #48	; 0x30
 102320c:	bf14      	ite	ne
 102320e:	2300      	movne	r3, #0
 1023210:	f003 0301 	andeq.w	r3, r3, #1
 1023214:	900b      	str	r0, [sp, #44]	; 0x2c
 1023216:	2b00      	cmp	r3, #0
 1023218:	f040 8242 	bne.w	10236a0 <_vfprintf_r+0x1b58>
 102321c:	9b04      	ldr	r3, [sp, #16]
 102321e:	441d      	add	r5, r3
 1023220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1023222:	eeb5 cb40 	vcmp.f64	d12, #0.0
 1023226:	441d      	add	r5, r3
 1023228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 102322c:	bf08      	it	eq
 102322e:	462b      	moveq	r3, r5
 1023230:	f43f ae2e 	beq.w	1022e90 <_vfprintf_r+0x1348>
 1023234:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1023236:	42ab      	cmp	r3, r5
 1023238:	f4bf ae2a 	bcs.w	1022e90 <_vfprintf_r+0x1348>
 102323c:	2130      	movs	r1, #48	; 0x30
 102323e:	1c5a      	adds	r2, r3, #1
 1023240:	9226      	str	r2, [sp, #152]	; 0x98
 1023242:	7019      	strb	r1, [r3, #0]
 1023244:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1023246:	429d      	cmp	r5, r3
 1023248:	d8f9      	bhi.n	102323e <_vfprintf_r+0x16f6>
 102324a:	e621      	b.n	1022e90 <_vfprintf_r+0x1348>
 102324c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 102324e:	3b01      	subs	r3, #1
 1023250:	9314      	str	r3, [sp, #80]	; 0x50
 1023252:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1023254:	3b01      	subs	r3, #1
 1023256:	9311      	str	r3, [sp, #68]	; 0x44
 1023258:	e6d2      	b.n	1023000 <_vfprintf_r+0x14b8>
 102325a:	2c10      	cmp	r4, #16
 102325c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 102325e:	dd21      	ble.n	10232a4 <_vfprintf_r+0x175c>
 1023260:	2710      	movs	r7, #16
 1023262:	e004      	b.n	102326e <_vfprintf_r+0x1726>
 1023264:	010693d0 	.word	0x010693d0
 1023268:	3c10      	subs	r4, #16
 102326a:	2c10      	cmp	r4, #16
 102326c:	dd1a      	ble.n	10232a4 <_vfprintf_r+0x175c>
 102326e:	3101      	adds	r1, #1
 1023270:	4bb7      	ldr	r3, [pc, #732]	; (1023550 <_vfprintf_r+0x1a08>)
 1023272:	2907      	cmp	r1, #7
 1023274:	f102 0210 	add.w	r2, r2, #16
 1023278:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 102327c:	e9c9 3700 	strd	r3, r7, [r9]
 1023280:	f109 0908 	add.w	r9, r9, #8
 1023284:	ddf0      	ble.n	1023268 <_vfprintf_r+0x1720>
 1023286:	aa28      	add	r2, sp, #160	; 0xa0
 1023288:	4641      	mov	r1, r8
 102328a:	4650      	mov	r0, sl
 102328c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1023290:	f004 f9f4 	bl	102767c <__sprint_r>
 1023294:	2800      	cmp	r0, #0
 1023296:	f47f a9f3 	bne.w	1022680 <_vfprintf_r+0xb38>
 102329a:	3c10      	subs	r4, #16
 102329c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10232a0:	2c10      	cmp	r4, #16
 10232a2:	dce4      	bgt.n	102326e <_vfprintf_r+0x1726>
 10232a4:	3101      	adds	r1, #1
 10232a6:	4baa      	ldr	r3, [pc, #680]	; (1023550 <_vfprintf_r+0x1a08>)
 10232a8:	2907      	cmp	r1, #7
 10232aa:	4422      	add	r2, r4
 10232ac:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10232b0:	e9c9 3400 	strd	r3, r4, [r9]
 10232b4:	dc7b      	bgt.n	10233ae <_vfprintf_r+0x1866>
 10232b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10232b8:	f109 0908 	add.w	r9, r9, #8
 10232bc:	781b      	ldrb	r3, [r3, #0]
 10232be:	e6d0      	b.n	1023062 <_vfprintf_r+0x151a>
 10232c0:	aa28      	add	r2, sp, #160	; 0xa0
 10232c2:	4641      	mov	r1, r8
 10232c4:	4650      	mov	r0, sl
 10232c6:	f004 f9d9 	bl	102767c <__sprint_r>
 10232ca:	2800      	cmp	r0, #0
 10232cc:	f47f a9d8 	bne.w	1022680 <_vfprintf_r+0xb38>
 10232d0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10232d2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10232d6:	e6a4      	b.n	1023022 <_vfprintf_r+0x14da>
 10232d8:	aa28      	add	r2, sp, #160	; 0xa0
 10232da:	4641      	mov	r1, r8
 10232dc:	4650      	mov	r0, sl
 10232de:	f004 f9cd 	bl	102767c <__sprint_r>
 10232e2:	2800      	cmp	r0, #0
 10232e4:	f47f a9cc 	bne.w	1022680 <_vfprintf_r+0xb38>
 10232e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10232ea:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10232ee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10232f0:	781b      	ldrb	r3, [r3, #0]
 10232f2:	e6af      	b.n	1023054 <_vfprintf_r+0x150c>
 10232f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10232f6:	4619      	mov	r1, r3
 10232f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10232fa:	4299      	cmp	r1, r3
 10232fc:	f300 8097 	bgt.w	102342e <_vfprintf_r+0x18e6>
 1023300:	07f5      	lsls	r5, r6, #31
 1023302:	f140 8121 	bpl.w	1023548 <_vfprintf_r+0x1a00>
 1023306:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1023308:	4413      	add	r3, r2
 102330a:	9308      	str	r3, [sp, #32]
 102330c:	0574      	lsls	r4, r6, #21
 102330e:	d503      	bpl.n	1023318 <_vfprintf_r+0x17d0>
 1023310:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1023312:	2b00      	cmp	r3, #0
 1023314:	f300 8139 	bgt.w	102358a <_vfprintf_r+0x1a42>
 1023318:	9b08      	ldr	r3, [sp, #32]
 102331a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 102331e:	9303      	str	r3, [sp, #12]
 1023320:	2367      	movs	r3, #103	; 0x67
 1023322:	930e      	str	r3, [sp, #56]	; 0x38
 1023324:	2300      	movs	r3, #0
 1023326:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 1023328:	930a      	str	r3, [sp, #40]	; 0x28
 102332a:	9313      	str	r3, [sp, #76]	; 0x4c
 102332c:	9311      	str	r3, [sp, #68]	; 0x44
 102332e:	e62d      	b.n	1022f8c <_vfprintf_r+0x1444>
 1023330:	2c46      	cmp	r4, #70	; 0x46
 1023332:	f040 81cf 	bne.w	10236d4 <_vfprintf_r+0x1b8c>
 1023336:	9910      	ldr	r1, [sp, #64]	; 0x40
 1023338:	f006 0301 	and.w	r3, r6, #1
 102333c:	9a04      	ldr	r2, [sp, #16]
 102333e:	2900      	cmp	r1, #0
 1023340:	ea43 0302 	orr.w	r3, r3, r2
 1023344:	f340 818c 	ble.w	1023660 <_vfprintf_r+0x1b18>
 1023348:	2b00      	cmp	r3, #0
 102334a:	f040 8149 	bne.w	10235e0 <_vfprintf_r+0x1a98>
 102334e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1023350:	9308      	str	r3, [sp, #32]
 1023352:	2366      	movs	r3, #102	; 0x66
 1023354:	930e      	str	r3, [sp, #56]	; 0x38
 1023356:	0572      	lsls	r2, r6, #21
 1023358:	f100 8119 	bmi.w	102358e <_vfprintf_r+0x1a46>
 102335c:	9b08      	ldr	r3, [sp, #32]
 102335e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1023362:	9303      	str	r3, [sp, #12]
 1023364:	e7de      	b.n	1023324 <_vfprintf_r+0x17dc>
 1023366:	212d      	movs	r1, #45	; 0x2d
 1023368:	2300      	movs	r3, #0
 102336a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 102336e:	9304      	str	r3, [sp, #16]
 1023370:	f7fe bd84 	b.w	1021e7c <_vfprintf_r+0x334>
 1023374:	aa28      	add	r2, sp, #160	; 0xa0
 1023376:	9905      	ldr	r1, [sp, #20]
 1023378:	4650      	mov	r0, sl
 102337a:	f004 f97f 	bl	102767c <__sprint_r>
 102337e:	2800      	cmp	r0, #0
 1023380:	f47f a97e 	bne.w	1022680 <_vfprintf_r+0xb38>
 1023384:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1023386:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 102338a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 102338c:	f7ff b994 	b.w	10226b8 <_vfprintf_r+0xb70>
 1023390:	aa28      	add	r2, sp, #160	; 0xa0
 1023392:	9905      	ldr	r1, [sp, #20]
 1023394:	4650      	mov	r0, sl
 1023396:	f004 f971 	bl	102767c <__sprint_r>
 102339a:	2800      	cmp	r0, #0
 102339c:	f47f a970 	bne.w	1022680 <_vfprintf_r+0xb38>
 10233a0:	991f      	ldr	r1, [sp, #124]	; 0x7c
 10233a2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10233a6:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10233aa:	f7ff b99a 	b.w	10226e2 <_vfprintf_r+0xb9a>
 10233ae:	aa28      	add	r2, sp, #160	; 0xa0
 10233b0:	4641      	mov	r1, r8
 10233b2:	4650      	mov	r0, sl
 10233b4:	f004 f962 	bl	102767c <__sprint_r>
 10233b8:	2800      	cmp	r0, #0
 10233ba:	f47f a961 	bne.w	1022680 <_vfprintf_r+0xb38>
 10233be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10233c0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10233c4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10233c6:	781b      	ldrb	r3, [r3, #0]
 10233c8:	e64b      	b.n	1023062 <_vfprintf_r+0x151a>
 10233ca:	07f0      	lsls	r0, r6, #31
 10233cc:	f57e adad 	bpl.w	1021f2a <_vfprintf_r+0x3e2>
 10233d0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10233d2:	9915      	ldr	r1, [sp, #84]	; 0x54
 10233d4:	3301      	adds	r3, #1
 10233d6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 10233d8:	2b07      	cmp	r3, #7
 10233da:	440a      	add	r2, r1
 10233dc:	f8c9 1004 	str.w	r1, [r9, #4]
 10233e0:	f8c9 0000 	str.w	r0, [r9]
 10233e4:	922a      	str	r2, [sp, #168]	; 0xa8
 10233e6:	9329      	str	r3, [sp, #164]	; 0xa4
 10233e8:	dcd2      	bgt.n	1023390 <_vfprintf_r+0x1848>
 10233ea:	f109 0908 	add.w	r9, r9, #8
 10233ee:	f7ff b97b 	b.w	10226e8 <_vfprintf_r+0xba0>
 10233f2:	aa28      	add	r2, sp, #160	; 0xa0
 10233f4:	9905      	ldr	r1, [sp, #20]
 10233f6:	4650      	mov	r0, sl
 10233f8:	f004 f940 	bl	102767c <__sprint_r>
 10233fc:	2800      	cmp	r0, #0
 10233fe:	f47f a93f 	bne.w	1022680 <_vfprintf_r+0xb38>
 1023402:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 1023404:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1023408:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102340a:	f7ff ba73 	b.w	10228f4 <_vfprintf_r+0xdac>
 102340e:	aa28      	add	r2, sp, #160	; 0xa0
 1023410:	9905      	ldr	r1, [sp, #20]
 1023412:	4650      	mov	r0, sl
 1023414:	f004 f932 	bl	102767c <__sprint_r>
 1023418:	2800      	cmp	r0, #0
 102341a:	f47f a931 	bne.w	1022680 <_vfprintf_r+0xb38>
 102341e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1023420:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1023424:	9912      	ldr	r1, [sp, #72]	; 0x48
 1023426:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1023428:	1acb      	subs	r3, r1, r3
 102342a:	f7ff ba7d 	b.w	1022928 <_vfprintf_r+0xde0>
 102342e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1023430:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1023432:	189a      	adds	r2, r3, r2
 1023434:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1023436:	9208      	str	r2, [sp, #32]
 1023438:	2b00      	cmp	r3, #0
 102343a:	bfc4      	itt	gt
 102343c:	2367      	movgt	r3, #103	; 0x67
 102343e:	930e      	strgt	r3, [sp, #56]	; 0x38
 1023440:	dc89      	bgt.n	1023356 <_vfprintf_r+0x180e>
 1023442:	f1c3 0301 	rsb	r3, r3, #1
 1023446:	2167      	movs	r1, #103	; 0x67
 1023448:	441a      	add	r2, r3
 102344a:	910e      	str	r1, [sp, #56]	; 0x38
 102344c:	9208      	str	r2, [sp, #32]
 102344e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1023452:	9303      	str	r3, [sp, #12]
 1023454:	e766      	b.n	1023324 <_vfprintf_r+0x17dc>
 1023456:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1023458:	991a      	ldr	r1, [sp, #104]	; 0x68
 102345a:	ebaa 0a02 	sub.w	sl, sl, r2
 102345e:	4650      	mov	r0, sl
 1023460:	f7fc fcbc 	bl	101fddc <strncpy>
 1023464:	f898 3001 	ldrb.w	r3, [r8, #1]
 1023468:	b10b      	cbz	r3, 102346e <_vfprintf_r+0x1926>
 102346a:	f108 0801 	add.w	r8, r8, #1
 102346e:	4620      	mov	r0, r4
 1023470:	4629      	mov	r1, r5
 1023472:	220a      	movs	r2, #10
 1023474:	2300      	movs	r3, #0
 1023476:	f7f9 fd1b 	bl	101ceb0 <__aeabi_uldivmod>
 102347a:	f04f 0900 	mov.w	r9, #0
 102347e:	e482      	b.n	1022d86 <_vfprintf_r+0x123e>
 1023480:	424c      	negs	r4, r1
 1023482:	3110      	adds	r1, #16
 1023484:	da48      	bge.n	1023518 <_vfprintf_r+0x19d0>
 1023486:	2510      	movs	r5, #16
 1023488:	e002      	b.n	1023490 <_vfprintf_r+0x1948>
 102348a:	3c10      	subs	r4, #16
 102348c:	2c10      	cmp	r4, #16
 102348e:	dd43      	ble.n	1023518 <_vfprintf_r+0x19d0>
 1023490:	3301      	adds	r3, #1
 1023492:	492f      	ldr	r1, [pc, #188]	; (1023550 <_vfprintf_r+0x1a08>)
 1023494:	2b07      	cmp	r3, #7
 1023496:	f102 0210 	add.w	r2, r2, #16
 102349a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 102349e:	e9c9 1500 	strd	r1, r5, [r9]
 10234a2:	f109 0908 	add.w	r9, r9, #8
 10234a6:	ddf0      	ble.n	102348a <_vfprintf_r+0x1942>
 10234a8:	aa28      	add	r2, sp, #160	; 0xa0
 10234aa:	9905      	ldr	r1, [sp, #20]
 10234ac:	4650      	mov	r0, sl
 10234ae:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10234b2:	f004 f8e3 	bl	102767c <__sprint_r>
 10234b6:	2800      	cmp	r0, #0
 10234b8:	f47f a8e2 	bne.w	1022680 <_vfprintf_r+0xb38>
 10234bc:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10234c0:	e7e3      	b.n	102348a <_vfprintf_r+0x1942>
 10234c2:	2300      	movs	r3, #0
 10234c4:	eeb0 0b48 	vmov.f64	d0, d8
 10234c8:	930c      	str	r3, [sp, #48]	; 0x30
 10234ca:	f7ff badb 	b.w	1022a84 <_vfprintf_r+0xf3c>
 10234ce:	2c45      	cmp	r4, #69	; 0x45
 10234d0:	f040 80fd 	bne.w	10236ce <_vfprintf_r+0x1b86>
 10234d4:	9b04      	ldr	r3, [sp, #16]
 10234d6:	aa26      	add	r2, sp, #152	; 0x98
 10234d8:	2102      	movs	r1, #2
 10234da:	9201      	str	r2, [sp, #4]
 10234dc:	1c5d      	adds	r5, r3, #1
 10234de:	eeb0 0b4c 	vmov.f64	d0, d12
 10234e2:	ab21      	add	r3, sp, #132	; 0x84
 10234e4:	4650      	mov	r0, sl
 10234e6:	9300      	str	r3, [sp, #0]
 10234e8:	462a      	mov	r2, r5
 10234ea:	ab1f      	add	r3, sp, #124	; 0x7c
 10234ec:	f000 fc90 	bl	1023e10 <_dtoa_r>
 10234f0:	900b      	str	r0, [sp, #44]	; 0x2c
 10234f2:	e695      	b.n	1023220 <_vfprintf_r+0x16d8>
 10234f4:	f04f 33ff 	mov.w	r3, #4294967295
 10234f8:	9306      	str	r3, [sp, #24]
 10234fa:	f7fe bc59 	b.w	1021db0 <_vfprintf_r+0x268>
 10234fe:	2300      	movs	r3, #0
 1023500:	930a      	str	r3, [sp, #40]	; 0x28
 1023502:	ab3b      	add	r3, sp, #236	; 0xec
 1023504:	930b      	str	r3, [sp, #44]	; 0x2c
 1023506:	e5db      	b.n	10230c0 <_vfprintf_r+0x1578>
 1023508:	9a05      	ldr	r2, [sp, #20]
 102350a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 102350e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1023512:	8193      	strh	r3, [r2, #12]
 1023514:	f7fe bc49 	b.w	1021daa <_vfprintf_r+0x262>
 1023518:	3301      	adds	r3, #1
 102351a:	490d      	ldr	r1, [pc, #52]	; (1023550 <_vfprintf_r+0x1a08>)
 102351c:	2b07      	cmp	r3, #7
 102351e:	4422      	add	r2, r4
 1023520:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1023524:	e9c9 1400 	strd	r1, r4, [r9]
 1023528:	f77f af5f 	ble.w	10233ea <_vfprintf_r+0x18a2>
 102352c:	aa28      	add	r2, sp, #160	; 0xa0
 102352e:	9905      	ldr	r1, [sp, #20]
 1023530:	4650      	mov	r0, sl
 1023532:	f004 f8a3 	bl	102767c <__sprint_r>
 1023536:	2800      	cmp	r0, #0
 1023538:	f47f a8a2 	bne.w	1022680 <_vfprintf_r+0xb38>
 102353c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 102353e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1023542:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1023544:	f7ff b8d0 	b.w	10226e8 <_vfprintf_r+0xba0>
 1023548:	9b10      	ldr	r3, [sp, #64]	; 0x40
 102354a:	9308      	str	r3, [sp, #32]
 102354c:	e6de      	b.n	102330c <_vfprintf_r+0x17c4>
 102354e:	bf00      	nop
 1023550:	010693d0 	.word	0x010693d0
 1023554:	9526      	str	r5, [sp, #152]	; 0x98
 1023556:	4619      	mov	r1, r3
 1023558:	7bc5      	ldrb	r5, [r0, #15]
 102355a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 102355e:	4295      	cmp	r5, r2
 1023560:	d10a      	bne.n	1023578 <_vfprintf_r+0x1a30>
 1023562:	f04f 0c30 	mov.w	ip, #48	; 0x30
 1023566:	f801 cc01 	strb.w	ip, [r1, #-1]
 102356a:	9926      	ldr	r1, [sp, #152]	; 0x98
 102356c:	1e4a      	subs	r2, r1, #1
 102356e:	9226      	str	r2, [sp, #152]	; 0x98
 1023570:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 1023574:	4295      	cmp	r5, r2
 1023576:	d0f6      	beq.n	1023566 <_vfprintf_r+0x1a1e>
 1023578:	2a39      	cmp	r2, #57	; 0x39
 102357a:	bf16      	itet	ne
 102357c:	3201      	addne	r2, #1
 102357e:	7a82      	ldrbeq	r2, [r0, #10]
 1023580:	b2d2      	uxtbne	r2, r2
 1023582:	f801 2c01 	strb.w	r2, [r1, #-1]
 1023586:	f7ff bace 	b.w	1022b26 <_vfprintf_r+0xfde>
 102358a:	2367      	movs	r3, #103	; 0x67
 102358c:	930e      	str	r3, [sp, #56]	; 0x38
 102358e:	9814      	ldr	r0, [sp, #80]	; 0x50
 1023590:	2200      	movs	r2, #0
 1023592:	9213      	str	r2, [sp, #76]	; 0x4c
 1023594:	9211      	str	r2, [sp, #68]	; 0x44
 1023596:	7803      	ldrb	r3, [r0, #0]
 1023598:	9a10      	ldr	r2, [sp, #64]	; 0x40
 102359a:	2bff      	cmp	r3, #255	; 0xff
 102359c:	d00b      	beq.n	10235b6 <_vfprintf_r+0x1a6e>
 102359e:	4293      	cmp	r3, r2
 10235a0:	da09      	bge.n	10235b6 <_vfprintf_r+0x1a6e>
 10235a2:	7841      	ldrb	r1, [r0, #1]
 10235a4:	1ad2      	subs	r2, r2, r3
 10235a6:	b1b9      	cbz	r1, 10235d8 <_vfprintf_r+0x1a90>
 10235a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10235aa:	3001      	adds	r0, #1
 10235ac:	3301      	adds	r3, #1
 10235ae:	9311      	str	r3, [sp, #68]	; 0x44
 10235b0:	460b      	mov	r3, r1
 10235b2:	2bff      	cmp	r3, #255	; 0xff
 10235b4:	d1f3      	bne.n	102359e <_vfprintf_r+0x1a56>
 10235b6:	9210      	str	r2, [sp, #64]	; 0x40
 10235b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10235ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 10235bc:	9908      	ldr	r1, [sp, #32]
 10235be:	4413      	add	r3, r2
 10235c0:	2200      	movs	r2, #0
 10235c2:	920a      	str	r2, [sp, #40]	; 0x28
 10235c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 10235c6:	9014      	str	r0, [sp, #80]	; 0x50
 10235c8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 10235ca:	fb02 1303 	mla	r3, r2, r3, r1
 10235ce:	9308      	str	r3, [sp, #32]
 10235d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10235d4:	9303      	str	r3, [sp, #12]
 10235d6:	e4d9      	b.n	1022f8c <_vfprintf_r+0x1444>
 10235d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 10235da:	3101      	adds	r1, #1
 10235dc:	9113      	str	r1, [sp, #76]	; 0x4c
 10235de:	e7dc      	b.n	102359a <_vfprintf_r+0x1a52>
 10235e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 10235e2:	18cb      	adds	r3, r1, r3
 10235e4:	2166      	movs	r1, #102	; 0x66
 10235e6:	441a      	add	r2, r3
 10235e8:	910e      	str	r1, [sp, #56]	; 0x38
 10235ea:	9208      	str	r2, [sp, #32]
 10235ec:	e6b3      	b.n	1023356 <_vfprintf_r+0x180e>
 10235ee:	ee18 3a90 	vmov	r3, s17
 10235f2:	f64d 342c 	movw	r4, #56108	; 0xdb2c
 10235f6:	f2c0 1406 	movt	r4, #262	; 0x106
 10235fa:	2b00      	cmp	r3, #0
 10235fc:	f64d 3328 	movw	r3, #56104	; 0xdb28
 1023600:	f2c0 1306 	movt	r3, #262	; 0x106
 1023604:	bfb6      	itet	lt
 1023606:	212d      	movlt	r1, #45	; 0x2d
 1023608:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 102360c:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 1023610:	f7fe bd98 	b.w	1022144 <_vfprintf_r+0x5fc>
 1023614:	2c41      	cmp	r4, #65	; 0x41
 1023616:	a922      	add	r1, sp, #136	; 0x88
 1023618:	bf08      	it	eq
 102361a:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 102361e:	f102 0230 	add.w	r2, r2, #48	; 0x30
 1023622:	bf1e      	ittt	ne
 1023624:	2330      	movne	r3, #48	; 0x30
 1023626:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 102362a:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 102362e:	f803 2b01 	strb.w	r2, [r3], #1
 1023632:	1a5b      	subs	r3, r3, r1
 1023634:	9318      	str	r3, [sp, #96]	; 0x60
 1023636:	e492      	b.n	1022f5e <_vfprintf_r+0x1416>
 1023638:	232d      	movs	r3, #45	; 0x2d
 102363a:	eeb1 cb48 	vneg.f64	d12, d8
 102363e:	930c      	str	r3, [sp, #48]	; 0x30
 1023640:	e5ca      	b.n	10231d8 <_vfprintf_r+0x1690>
 1023642:	9b04      	ldr	r3, [sp, #16]
 1023644:	9509      	str	r5, [sp, #36]	; 0x24
 1023646:	9004      	str	r0, [sp, #16]
 1023648:	9303      	str	r3, [sp, #12]
 102364a:	9308      	str	r3, [sp, #32]
 102364c:	9013      	str	r0, [sp, #76]	; 0x4c
 102364e:	9011      	str	r0, [sp, #68]	; 0x44
 1023650:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1023654:	f7fe bc11 	b.w	1021e7a <_vfprintf_r+0x332>
 1023658:	07f3      	lsls	r3, r6, #31
 102365a:	f57f ac8b 	bpl.w	1022f74 <_vfprintf_r+0x142c>
 102365e:	e485      	b.n	1022f6c <_vfprintf_r+0x1424>
 1023660:	b92b      	cbnz	r3, 102366e <_vfprintf_r+0x1b26>
 1023662:	2301      	movs	r3, #1
 1023664:	2266      	movs	r2, #102	; 0x66
 1023666:	9303      	str	r3, [sp, #12]
 1023668:	920e      	str	r2, [sp, #56]	; 0x38
 102366a:	9308      	str	r3, [sp, #32]
 102366c:	e65a      	b.n	1023324 <_vfprintf_r+0x17dc>
 102366e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 1023670:	2266      	movs	r2, #102	; 0x66
 1023672:	920e      	str	r2, [sp, #56]	; 0x38
 1023674:	9a04      	ldr	r2, [sp, #16]
 1023676:	3301      	adds	r3, #1
 1023678:	441a      	add	r2, r3
 102367a:	9208      	str	r2, [sp, #32]
 102367c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1023680:	9303      	str	r3, [sp, #12]
 1023682:	e64f      	b.n	1023324 <_vfprintf_r+0x17dc>
 1023684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1023686:	787b      	ldrb	r3, [r7, #1]
 1023688:	460f      	mov	r7, r1
 102368a:	f852 0b04 	ldr.w	r0, [r2], #4
 102368e:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 1023692:	9209      	str	r2, [sp, #36]	; 0x24
 1023694:	9104      	str	r1, [sp, #16]
 1023696:	f7fe bae0 	b.w	1021c5a <_vfprintf_r+0x112>
 102369a:	4649      	mov	r1, r9
 102369c:	f7ff ba8c 	b.w	1022bb8 <_vfprintf_r+0x1070>
 10236a0:	9b04      	ldr	r3, [sp, #16]
 10236a2:	f1c3 0501 	rsb	r5, r3, #1
 10236a6:	951f      	str	r5, [sp, #124]	; 0x7c
 10236a8:	e5b8      	b.n	102321c <_vfprintf_r+0x16d4>
 10236aa:	9a05      	ldr	r2, [sp, #20]
 10236ac:	8993      	ldrh	r3, [r2, #12]
 10236ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10236b2:	8193      	strh	r3, [r2, #12]
 10236b4:	f7fe bfe4 	b.w	1022680 <_vfprintf_r+0xb38>
 10236b8:	2302      	movs	r3, #2
 10236ba:	9318      	str	r3, [sp, #96]	; 0x60
 10236bc:	e44f      	b.n	1022f5e <_vfprintf_r+0x1416>
 10236be:	9603      	str	r6, [sp, #12]
 10236c0:	f7fe bdb4 	b.w	102222c <_vfprintf_r+0x6e4>
 10236c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10236c6:	9912      	ldr	r1, [sp, #72]	; 0x48
 10236c8:	440b      	add	r3, r1
 10236ca:	9304      	str	r3, [sp, #16]
 10236cc:	e4d3      	b.n	1023076 <_vfprintf_r+0x152e>
 10236ce:	9d04      	ldr	r5, [sp, #16]
 10236d0:	f7ff bbca 	b.w	1022e68 <_vfprintf_r+0x1320>
 10236d4:	2300      	movs	r3, #0
 10236d6:	930a      	str	r3, [sp, #40]	; 0x28
 10236d8:	f7ff bbf1 	b.w	1022ebe <_vfprintf_r+0x1376>
 10236dc:	4633      	mov	r3, r6
 10236de:	f7fe bde2 	b.w	10222a6 <_vfprintf_r+0x75e>
 10236e2:	9603      	str	r6, [sp, #12]
 10236e4:	f7fe bdf1 	b.w	10222ca <_vfprintf_r+0x782>

010236e8 <vfprintf>:
 10236e8:	b410      	push	{r4}
 10236ea:	f24e 0480 	movw	r4, #57472	; 0xe080
 10236ee:	f2c0 1406 	movt	r4, #262	; 0x106
 10236f2:	4613      	mov	r3, r2
 10236f4:	460a      	mov	r2, r1
 10236f6:	4601      	mov	r1, r0
 10236f8:	6820      	ldr	r0, [r4, #0]
 10236fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 10236fe:	f7fe ba23 	b.w	1021b48 <_vfprintf_r>
 1023702:	bf00      	nop

01023704 <__sbprintf>:
 1023704:	b5f0      	push	{r4, r5, r6, r7, lr}
 1023706:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 102370a:	6e4e      	ldr	r6, [r1, #100]	; 0x64
 102370c:	460c      	mov	r4, r1
 102370e:	898d      	ldrh	r5, [r1, #12]
 1023710:	2700      	movs	r7, #0
 1023712:	9706      	str	r7, [sp, #24]
 1023714:	4669      	mov	r1, sp
 1023716:	89e7      	ldrh	r7, [r4, #14]
 1023718:	f025 0502 	bic.w	r5, r5, #2
 102371c:	9619      	str	r6, [sp, #100]	; 0x64
 102371e:	f8ad 500c 	strh.w	r5, [sp, #12]
 1023722:	69e6      	ldr	r6, [r4, #28]
 1023724:	6a65      	ldr	r5, [r4, #36]	; 0x24
 1023726:	f8ad 700e 	strh.w	r7, [sp, #14]
 102372a:	9607      	str	r6, [sp, #28]
 102372c:	ae1a      	add	r6, sp, #104	; 0x68
 102372e:	9509      	str	r5, [sp, #36]	; 0x24
 1023730:	f44f 6580 	mov.w	r5, #1024	; 0x400
 1023734:	9600      	str	r6, [sp, #0]
 1023736:	9604      	str	r6, [sp, #16]
 1023738:	4606      	mov	r6, r0
 102373a:	9502      	str	r5, [sp, #8]
 102373c:	9505      	str	r5, [sp, #20]
 102373e:	f7fe fa03 	bl	1021b48 <_vfprintf_r>
 1023742:	1e05      	subs	r5, r0, #0
 1023744:	db07      	blt.n	1023756 <__sbprintf+0x52>
 1023746:	4630      	mov	r0, r6
 1023748:	4669      	mov	r1, sp
 102374a:	f001 fa8d 	bl	1024c68 <_fflush_r>
 102374e:	2800      	cmp	r0, #0
 1023750:	bf18      	it	ne
 1023752:	f04f 35ff 	movne.w	r5, #4294967295
 1023756:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 102375a:	4628      	mov	r0, r5
 102375c:	065b      	lsls	r3, r3, #25
 102375e:	bf42      	ittt	mi
 1023760:	89a3      	ldrhmi	r3, [r4, #12]
 1023762:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 1023766:	81a3      	strhmi	r3, [r4, #12]
 1023768:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 102376c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 102376e:	bf00      	nop

01023770 <_vsnprintf_r>:
 1023770:	b530      	push	{r4, r5, lr}
 1023772:	1e14      	subs	r4, r2, #0
 1023774:	4605      	mov	r5, r0
 1023776:	b09b      	sub	sp, #108	; 0x6c
 1023778:	bfbe      	ittt	lt
 102377a:	238b      	movlt	r3, #139	; 0x8b
 102377c:	f04f 30ff 	movlt.w	r0, #4294967295
 1023780:	602b      	strlt	r3, [r5, #0]
 1023782:	db15      	blt.n	10237b0 <_vsnprintf_r+0x40>
 1023784:	461a      	mov	r2, r3
 1023786:	9100      	str	r1, [sp, #0]
 1023788:	f44f 7302 	mov.w	r3, #520	; 0x208
 102378c:	9104      	str	r1, [sp, #16]
 102378e:	f8ad 300c 	strh.w	r3, [sp, #12]
 1023792:	4669      	mov	r1, sp
 1023794:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 1023796:	d10d      	bne.n	10237b4 <_vsnprintf_r+0x44>
 1023798:	9402      	str	r4, [sp, #8]
 102379a:	9405      	str	r4, [sp, #20]
 102379c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 10237a0:	f8ad 400e 	strh.w	r4, [sp, #14]
 10237a4:	f7fc fc28 	bl	101fff8 <_svfprintf_r>
 10237a8:	1c43      	adds	r3, r0, #1
 10237aa:	da01      	bge.n	10237b0 <_vsnprintf_r+0x40>
 10237ac:	238b      	movs	r3, #139	; 0x8b
 10237ae:	602b      	str	r3, [r5, #0]
 10237b0:	b01b      	add	sp, #108	; 0x6c
 10237b2:	bd30      	pop	{r4, r5, pc}
 10237b4:	3c01      	subs	r4, #1
 10237b6:	9402      	str	r4, [sp, #8]
 10237b8:	9405      	str	r4, [sp, #20]
 10237ba:	f64f 74ff 	movw	r4, #65535	; 0xffff
 10237be:	f8ad 400e 	strh.w	r4, [sp, #14]
 10237c2:	f7fc fc19 	bl	101fff8 <_svfprintf_r>
 10237c6:	1c42      	adds	r2, r0, #1
 10237c8:	f04f 0200 	mov.w	r2, #0
 10237cc:	bfbc      	itt	lt
 10237ce:	238b      	movlt	r3, #139	; 0x8b
 10237d0:	602b      	strlt	r3, [r5, #0]
 10237d2:	9b00      	ldr	r3, [sp, #0]
 10237d4:	701a      	strb	r2, [r3, #0]
 10237d6:	b01b      	add	sp, #108	; 0x6c
 10237d8:	bd30      	pop	{r4, r5, pc}
 10237da:	bf00      	nop

010237dc <vsnprintf>:
 10237dc:	b510      	push	{r4, lr}
 10237de:	f24e 0480 	movw	r4, #57472	; 0xe080
 10237e2:	b082      	sub	sp, #8
 10237e4:	f2c0 1406 	movt	r4, #262	; 0x106
 10237e8:	9300      	str	r3, [sp, #0]
 10237ea:	4613      	mov	r3, r2
 10237ec:	460a      	mov	r2, r1
 10237ee:	4601      	mov	r1, r0
 10237f0:	6820      	ldr	r0, [r4, #0]
 10237f2:	f7ff ffbd 	bl	1023770 <_vsnprintf_r>
 10237f6:	b002      	add	sp, #8
 10237f8:	bd10      	pop	{r4, pc}
 10237fa:	bf00      	nop

010237fc <_wcrtomb_r>:
 10237fc:	b570      	push	{r4, r5, r6, lr}
 10237fe:	4605      	mov	r5, r0
 1023800:	b084      	sub	sp, #16
 1023802:	f500 748a 	add.w	r4, r0, #276	; 0x114
 1023806:	b103      	cbz	r3, 102380a <_wcrtomb_r+0xe>
 1023808:	461c      	mov	r4, r3
 102380a:	f24e 0380 	movw	r3, #57472	; 0xe080
 102380e:	f2c0 1306 	movt	r3, #262	; 0x106
 1023812:	681b      	ldr	r3, [r3, #0]
 1023814:	6b58      	ldr	r0, [r3, #52]	; 0x34
 1023816:	f24e 43b0 	movw	r3, #58544	; 0xe4b0
 102381a:	f2c0 1306 	movt	r3, #262	; 0x106
 102381e:	2800      	cmp	r0, #0
 1023820:	bf08      	it	eq
 1023822:	4618      	moveq	r0, r3
 1023824:	b161      	cbz	r1, 1023840 <_wcrtomb_r+0x44>
 1023826:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 102382a:	4623      	mov	r3, r4
 102382c:	4628      	mov	r0, r5
 102382e:	47b0      	blx	r6
 1023830:	1c43      	adds	r3, r0, #1
 1023832:	bf01      	itttt	eq
 1023834:	2200      	moveq	r2, #0
 1023836:	238a      	moveq	r3, #138	; 0x8a
 1023838:	6022      	streq	r2, [r4, #0]
 102383a:	602b      	streq	r3, [r5, #0]
 102383c:	b004      	add	sp, #16
 102383e:	bd70      	pop	{r4, r5, r6, pc}
 1023840:	460a      	mov	r2, r1
 1023842:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 1023846:	4623      	mov	r3, r4
 1023848:	a901      	add	r1, sp, #4
 102384a:	4628      	mov	r0, r5
 102384c:	47b0      	blx	r6
 102384e:	e7ef      	b.n	1023830 <_wcrtomb_r+0x34>

01023850 <wcrtomb>:
 1023850:	f24e 0380 	movw	r3, #57472	; 0xe080
 1023854:	f2c0 1306 	movt	r3, #262	; 0x106
 1023858:	b570      	push	{r4, r5, r6, lr}
 102385a:	b084      	sub	sp, #16
 102385c:	681d      	ldr	r5, [r3, #0]
 102385e:	f505 768a 	add.w	r6, r5, #276	; 0x114
 1023862:	b102      	cbz	r2, 1023866 <wcrtomb+0x16>
 1023864:	4616      	mov	r6, r2
 1023866:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 1023868:	f24e 43b0 	movw	r3, #58544	; 0xe4b0
 102386c:	f2c0 1306 	movt	r3, #262	; 0x106
 1023870:	2c00      	cmp	r4, #0
 1023872:	bf08      	it	eq
 1023874:	461c      	moveq	r4, r3
 1023876:	b170      	cbz	r0, 1023896 <wcrtomb+0x46>
 1023878:	460a      	mov	r2, r1
 102387a:	4633      	mov	r3, r6
 102387c:	4601      	mov	r1, r0
 102387e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1023882:	4628      	mov	r0, r5
 1023884:	47a0      	blx	r4
 1023886:	1c43      	adds	r3, r0, #1
 1023888:	bf01      	itttt	eq
 102388a:	2200      	moveq	r2, #0
 102388c:	238a      	moveq	r3, #138	; 0x8a
 102388e:	6032      	streq	r2, [r6, #0]
 1023890:	602b      	streq	r3, [r5, #0]
 1023892:	b004      	add	sp, #16
 1023894:	bd70      	pop	{r4, r5, r6, pc}
 1023896:	4602      	mov	r2, r0
 1023898:	4633      	mov	r3, r6
 102389a:	a901      	add	r1, sp, #4
 102389c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 10238a0:	4628      	mov	r0, r5
 10238a2:	47a0      	blx	r4
 10238a4:	e7ef      	b.n	1023886 <wcrtomb+0x36>
 10238a6:	bf00      	nop

010238a8 <_wcsrtombs_r>:
 10238a8:	b510      	push	{r4, lr}
 10238aa:	b082      	sub	sp, #8
 10238ac:	9c04      	ldr	r4, [sp, #16]
 10238ae:	9300      	str	r3, [sp, #0]
 10238b0:	f04f 33ff 	mov.w	r3, #4294967295
 10238b4:	9401      	str	r4, [sp, #4]
 10238b6:	f004 ff67 	bl	1028788 <_wcsnrtombs_r>
 10238ba:	b002      	add	sp, #8
 10238bc:	bd10      	pop	{r4, pc}
 10238be:	bf00      	nop

010238c0 <wcsrtombs>:
 10238c0:	b510      	push	{r4, lr}
 10238c2:	f24e 0480 	movw	r4, #57472	; 0xe080
 10238c6:	b082      	sub	sp, #8
 10238c8:	f2c0 1406 	movt	r4, #262	; 0x106
 10238cc:	9200      	str	r2, [sp, #0]
 10238ce:	460a      	mov	r2, r1
 10238d0:	9301      	str	r3, [sp, #4]
 10238d2:	4601      	mov	r1, r0
 10238d4:	f04f 33ff 	mov.w	r3, #4294967295
 10238d8:	6820      	ldr	r0, [r4, #0]
 10238da:	f004 ff55 	bl	1028788 <_wcsnrtombs_r>
 10238de:	b002      	add	sp, #8
 10238e0:	bd10      	pop	{r4, pc}
 10238e2:	bf00      	nop

010238e4 <_wctomb_r>:
 10238e4:	b430      	push	{r4, r5}
 10238e6:	f24e 0480 	movw	r4, #57472	; 0xe080
 10238ea:	f2c0 1406 	movt	r4, #262	; 0x106
 10238ee:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 10238f2:	f2c0 1506 	movt	r5, #262	; 0x106
 10238f6:	6824      	ldr	r4, [r4, #0]
 10238f8:	6b64      	ldr	r4, [r4, #52]	; 0x34
 10238fa:	2c00      	cmp	r4, #0
 10238fc:	bf08      	it	eq
 10238fe:	462c      	moveq	r4, r5
 1023900:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1023904:	46a4      	mov	ip, r4
 1023906:	bc30      	pop	{r4, r5}
 1023908:	4760      	bx	ip
 102390a:	bf00      	nop

0102390c <__ascii_wctomb>:
 102390c:	b141      	cbz	r1, 1023920 <__ascii_wctomb+0x14>
 102390e:	2aff      	cmp	r2, #255	; 0xff
 1023910:	bf95      	itete	ls
 1023912:	700a      	strbls	r2, [r1, #0]
 1023914:	f04f 31ff 	movhi.w	r1, #4294967295
 1023918:	2101      	movls	r1, #1
 102391a:	238a      	movhi	r3, #138	; 0x8a
 102391c:	bf88      	it	hi
 102391e:	6003      	strhi	r3, [r0, #0]
 1023920:	4608      	mov	r0, r1
 1023922:	4770      	bx	lr

01023924 <__utf8_wctomb>:
 1023924:	b3c1      	cbz	r1, 1023998 <__utf8_wctomb+0x74>
 1023926:	2a7f      	cmp	r2, #127	; 0x7f
 1023928:	bf9c      	itt	ls
 102392a:	700a      	strbls	r2, [r1, #0]
 102392c:	2301      	movls	r3, #1
 102392e:	d931      	bls.n	1023994 <__utf8_wctomb+0x70>
 1023930:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 1023934:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 1023938:	d322      	bcc.n	1023980 <__utf8_wctomb+0x5c>
 102393a:	f5a2 6300 	sub.w	r3, r2, #2048	; 0x800
 102393e:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 1023942:	d32c      	bcc.n	102399e <__utf8_wctomb+0x7a>
 1023944:	f5a2 3380 	sub.w	r3, r2, #65536	; 0x10000
 1023948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 102394c:	d237      	bcs.n	10239be <__utf8_wctomb+0x9a>
 102394e:	f3c2 1385 	ubfx	r3, r2, #6, #6
 1023952:	f3c2 3005 	ubfx	r0, r2, #12, #6
 1023956:	b410      	push	{r4}
 1023958:	f063 037f 	orn	r3, r3, #127	; 0x7f
 102395c:	0c94      	lsrs	r4, r2, #18
 102395e:	708b      	strb	r3, [r1, #2]
 1023960:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1023964:	2304      	movs	r3, #4
 1023966:	f064 040f 	orn	r4, r4, #15
 102396a:	f060 007f 	orn	r0, r0, #127	; 0x7f
 102396e:	700c      	strb	r4, [r1, #0]
 1023970:	f062 027f 	orn	r2, r2, #127	; 0x7f
 1023974:	7048      	strb	r0, [r1, #1]
 1023976:	4618      	mov	r0, r3
 1023978:	70ca      	strb	r2, [r1, #3]
 102397a:	f85d 4b04 	ldr.w	r4, [sp], #4
 102397e:	4770      	bx	lr
 1023980:	0993      	lsrs	r3, r2, #6
 1023982:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1023986:	f063 033f 	orn	r3, r3, #63	; 0x3f
 102398a:	700b      	strb	r3, [r1, #0]
 102398c:	2302      	movs	r3, #2
 102398e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 1023992:	704a      	strb	r2, [r1, #1]
 1023994:	4618      	mov	r0, r3
 1023996:	4770      	bx	lr
 1023998:	460b      	mov	r3, r1
 102399a:	4618      	mov	r0, r3
 102399c:	4770      	bx	lr
 102399e:	0b10      	lsrs	r0, r2, #12
 10239a0:	f3c2 1385 	ubfx	r3, r2, #6, #6
 10239a4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 10239a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 10239ac:	f060 001f 	orn	r0, r0, #31
 10239b0:	704b      	strb	r3, [r1, #1]
 10239b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 10239b6:	7008      	strb	r0, [r1, #0]
 10239b8:	2303      	movs	r3, #3
 10239ba:	708a      	strb	r2, [r1, #2]
 10239bc:	e7ea      	b.n	1023994 <__utf8_wctomb+0x70>
 10239be:	228a      	movs	r2, #138	; 0x8a
 10239c0:	f04f 33ff 	mov.w	r3, #4294967295
 10239c4:	6002      	str	r2, [r0, #0]
 10239c6:	e7e5      	b.n	1023994 <__utf8_wctomb+0x70>

010239c8 <__sjis_wctomb>:
 10239c8:	b2d3      	uxtb	r3, r2
 10239ca:	f3c2 2207 	ubfx	r2, r2, #8, #8
 10239ce:	b1e9      	cbz	r1, 1023a0c <__sjis_wctomb+0x44>
 10239d0:	b1c2      	cbz	r2, 1023a04 <__sjis_wctomb+0x3c>
 10239d2:	b430      	push	{r4, r5}
 10239d4:	f102 057f 	add.w	r5, r2, #127	; 0x7f
 10239d8:	f102 0420 	add.w	r4, r2, #32
 10239dc:	b2ed      	uxtb	r5, r5
 10239de:	b2e4      	uxtb	r4, r4
 10239e0:	2c0f      	cmp	r4, #15
 10239e2:	bf88      	it	hi
 10239e4:	2d1e      	cmphi	r5, #30
 10239e6:	d814      	bhi.n	1023a12 <__sjis_wctomb+0x4a>
 10239e8:	f1a3 0440 	sub.w	r4, r3, #64	; 0x40
 10239ec:	f083 0580 	eor.w	r5, r3, #128	; 0x80
 10239f0:	2d7c      	cmp	r5, #124	; 0x7c
 10239f2:	bf88      	it	hi
 10239f4:	2c3e      	cmphi	r4, #62	; 0x3e
 10239f6:	d80c      	bhi.n	1023a12 <__sjis_wctomb+0x4a>
 10239f8:	700a      	strb	r2, [r1, #0]
 10239fa:	2202      	movs	r2, #2
 10239fc:	704b      	strb	r3, [r1, #1]
 10239fe:	4610      	mov	r0, r2
 1023a00:	bc30      	pop	{r4, r5}
 1023a02:	4770      	bx	lr
 1023a04:	2201      	movs	r2, #1
 1023a06:	700b      	strb	r3, [r1, #0]
 1023a08:	4610      	mov	r0, r2
 1023a0a:	4770      	bx	lr
 1023a0c:	460a      	mov	r2, r1
 1023a0e:	4610      	mov	r0, r2
 1023a10:	4770      	bx	lr
 1023a12:	238a      	movs	r3, #138	; 0x8a
 1023a14:	f04f 32ff 	mov.w	r2, #4294967295
 1023a18:	6003      	str	r3, [r0, #0]
 1023a1a:	e7f0      	b.n	10239fe <__sjis_wctomb+0x36>

01023a1c <__eucjp_wctomb>:
 1023a1c:	b2d3      	uxtb	r3, r2
 1023a1e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 1023a22:	b381      	cbz	r1, 1023a86 <__eucjp_wctomb+0x6a>
 1023a24:	b18a      	cbz	r2, 1023a4a <__eucjp_wctomb+0x2e>
 1023a26:	b430      	push	{r4, r5}
 1023a28:	f102 045f 	add.w	r4, r2, #95	; 0x5f
 1023a2c:	f102 0572 	add.w	r5, r2, #114	; 0x72
 1023a30:	b2e4      	uxtb	r4, r4
 1023a32:	b2ed      	uxtb	r5, r5
 1023a34:	2c5d      	cmp	r4, #93	; 0x5d
 1023a36:	bf88      	it	hi
 1023a38:	2d01      	cmphi	r5, #1
 1023a3a:	d90a      	bls.n	1023a52 <__eucjp_wctomb+0x36>
 1023a3c:	f04f 32ff 	mov.w	r2, #4294967295
 1023a40:	238a      	movs	r3, #138	; 0x8a
 1023a42:	6003      	str	r3, [r0, #0]
 1023a44:	4610      	mov	r0, r2
 1023a46:	bc30      	pop	{r4, r5}
 1023a48:	4770      	bx	lr
 1023a4a:	2201      	movs	r2, #1
 1023a4c:	700b      	strb	r3, [r1, #0]
 1023a4e:	4610      	mov	r0, r2
 1023a50:	4770      	bx	lr
 1023a52:	f103 055f 	add.w	r5, r3, #95	; 0x5f
 1023a56:	b2ed      	uxtb	r5, r5
 1023a58:	2d5d      	cmp	r5, #93	; 0x5d
 1023a5a:	bf9e      	ittt	ls
 1023a5c:	700a      	strbls	r2, [r1, #0]
 1023a5e:	704b      	strbls	r3, [r1, #1]
 1023a60:	2202      	movls	r2, #2
 1023a62:	d9ef      	bls.n	1023a44 <__eucjp_wctomb+0x28>
 1023a64:	2c5d      	cmp	r4, #93	; 0x5d
 1023a66:	d8e9      	bhi.n	1023a3c <__eucjp_wctomb+0x20>
 1023a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 1023a6c:	f103 045f 	add.w	r4, r3, #95	; 0x5f
 1023a70:	b2e4      	uxtb	r4, r4
 1023a72:	2c5d      	cmp	r4, #93	; 0x5d
 1023a74:	d8e2      	bhi.n	1023a3c <__eucjp_wctomb+0x20>
 1023a76:	704a      	strb	r2, [r1, #1]
 1023a78:	2203      	movs	r2, #3
 1023a7a:	208f      	movs	r0, #143	; 0x8f
 1023a7c:	708b      	strb	r3, [r1, #2]
 1023a7e:	7008      	strb	r0, [r1, #0]
 1023a80:	4610      	mov	r0, r2
 1023a82:	bc30      	pop	{r4, r5}
 1023a84:	4770      	bx	lr
 1023a86:	460a      	mov	r2, r1
 1023a88:	4610      	mov	r0, r2
 1023a8a:	4770      	bx	lr

01023a8c <__jis_wctomb>:
 1023a8c:	b430      	push	{r4, r5}
 1023a8e:	b2d4      	uxtb	r4, r2
 1023a90:	f3c2 2207 	ubfx	r2, r2, #8, #8
 1023a94:	b391      	cbz	r1, 1023afc <__jis_wctomb+0x70>
 1023a96:	b17a      	cbz	r2, 1023ab8 <__jis_wctomb+0x2c>
 1023a98:	f1a2 0521 	sub.w	r5, r2, #33	; 0x21
 1023a9c:	2d5d      	cmp	r5, #93	; 0x5d
 1023a9e:	d831      	bhi.n	1023b04 <__jis_wctomb+0x78>
 1023aa0:	f1a4 0521 	sub.w	r5, r4, #33	; 0x21
 1023aa4:	2d5d      	cmp	r5, #93	; 0x5d
 1023aa6:	d82d      	bhi.n	1023b04 <__jis_wctomb+0x78>
 1023aa8:	6818      	ldr	r0, [r3, #0]
 1023aaa:	b1c8      	cbz	r0, 1023ae0 <__jis_wctomb+0x54>
 1023aac:	2302      	movs	r3, #2
 1023aae:	704c      	strb	r4, [r1, #1]
 1023ab0:	4618      	mov	r0, r3
 1023ab2:	700a      	strb	r2, [r1, #0]
 1023ab4:	bc30      	pop	{r4, r5}
 1023ab6:	4770      	bx	lr
 1023ab8:	6818      	ldr	r0, [r3, #0]
 1023aba:	b178      	cbz	r0, 1023adc <__jis_wctomb+0x50>
 1023abc:	601a      	str	r2, [r3, #0]
 1023abe:	3103      	adds	r1, #3
 1023ac0:	221b      	movs	r2, #27
 1023ac2:	2328      	movs	r3, #40	; 0x28
 1023ac4:	f801 2c03 	strb.w	r2, [r1, #-3]
 1023ac8:	2242      	movs	r2, #66	; 0x42
 1023aca:	f801 3c02 	strb.w	r3, [r1, #-2]
 1023ace:	2304      	movs	r3, #4
 1023ad0:	f801 2c01 	strb.w	r2, [r1, #-1]
 1023ad4:	700c      	strb	r4, [r1, #0]
 1023ad6:	4618      	mov	r0, r3
 1023ad8:	bc30      	pop	{r4, r5}
 1023ada:	4770      	bx	lr
 1023adc:	2301      	movs	r3, #1
 1023ade:	e7f9      	b.n	1023ad4 <__jis_wctomb+0x48>
 1023ae0:	2001      	movs	r0, #1
 1023ae2:	3103      	adds	r1, #3
 1023ae4:	6018      	str	r0, [r3, #0]
 1023ae6:	201b      	movs	r0, #27
 1023ae8:	2324      	movs	r3, #36	; 0x24
 1023aea:	f801 0c03 	strb.w	r0, [r1, #-3]
 1023aee:	f801 3c02 	strb.w	r3, [r1, #-2]
 1023af2:	2042      	movs	r0, #66	; 0x42
 1023af4:	2305      	movs	r3, #5
 1023af6:	f801 0c01 	strb.w	r0, [r1, #-1]
 1023afa:	e7d8      	b.n	1023aae <__jis_wctomb+0x22>
 1023afc:	2301      	movs	r3, #1
 1023afe:	4618      	mov	r0, r3
 1023b00:	bc30      	pop	{r4, r5}
 1023b02:	4770      	bx	lr
 1023b04:	228a      	movs	r2, #138	; 0x8a
 1023b06:	f04f 33ff 	mov.w	r3, #4294967295
 1023b0a:	6002      	str	r2, [r0, #0]
 1023b0c:	e7e3      	b.n	1023ad6 <__jis_wctomb+0x4a>
 1023b0e:	bf00      	nop

01023b10 <__swsetup_r>:
 1023b10:	b538      	push	{r3, r4, r5, lr}
 1023b12:	f24e 0380 	movw	r3, #57472	; 0xe080
 1023b16:	f2c0 1306 	movt	r3, #262	; 0x106
 1023b1a:	4605      	mov	r5, r0
 1023b1c:	460c      	mov	r4, r1
 1023b1e:	6818      	ldr	r0, [r3, #0]
 1023b20:	b110      	cbz	r0, 1023b28 <__swsetup_r+0x18>
 1023b22:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1023b24:	2b00      	cmp	r3, #0
 1023b26:	d03f      	beq.n	1023ba8 <__swsetup_r+0x98>
 1023b28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1023b2c:	b293      	uxth	r3, r2
 1023b2e:	0718      	lsls	r0, r3, #28
 1023b30:	bf48      	it	mi
 1023b32:	6920      	ldrmi	r0, [r4, #16]
 1023b34:	d41c      	bmi.n	1023b70 <__swsetup_r+0x60>
 1023b36:	06d9      	lsls	r1, r3, #27
 1023b38:	d545      	bpl.n	1023bc6 <__swsetup_r+0xb6>
 1023b3a:	0758      	lsls	r0, r3, #29
 1023b3c:	bf58      	it	pl
 1023b3e:	6920      	ldrpl	r0, [r4, #16]
 1023b40:	d512      	bpl.n	1023b68 <__swsetup_r+0x58>
 1023b42:	6b21      	ldr	r1, [r4, #48]	; 0x30
 1023b44:	b151      	cbz	r1, 1023b5c <__swsetup_r+0x4c>
 1023b46:	f104 0340 	add.w	r3, r4, #64	; 0x40
 1023b4a:	4299      	cmp	r1, r3
 1023b4c:	d004      	beq.n	1023b58 <__swsetup_r+0x48>
 1023b4e:	4628      	mov	r0, r5
 1023b50:	f001 fa3c 	bl	1024fcc <_free_r>
 1023b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1023b58:	2300      	movs	r3, #0
 1023b5a:	6323      	str	r3, [r4, #48]	; 0x30
 1023b5c:	6920      	ldr	r0, [r4, #16]
 1023b5e:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 1023b62:	2300      	movs	r3, #0
 1023b64:	e9c4 0300 	strd	r0, r3, [r4]
 1023b68:	f042 0308 	orr.w	r3, r2, #8
 1023b6c:	81a3      	strh	r3, [r4, #12]
 1023b6e:	b29b      	uxth	r3, r3
 1023b70:	b1e8      	cbz	r0, 1023bae <__swsetup_r+0x9e>
 1023b72:	f013 0201 	ands.w	r2, r3, #1
 1023b76:	d007      	beq.n	1023b88 <__swsetup_r+0x78>
 1023b78:	6963      	ldr	r3, [r4, #20]
 1023b7a:	2200      	movs	r2, #0
 1023b7c:	60a2      	str	r2, [r4, #8]
 1023b7e:	425b      	negs	r3, r3
 1023b80:	61a3      	str	r3, [r4, #24]
 1023b82:	b138      	cbz	r0, 1023b94 <__swsetup_r+0x84>
 1023b84:	2000      	movs	r0, #0
 1023b86:	bd38      	pop	{r3, r4, r5, pc}
 1023b88:	0799      	lsls	r1, r3, #30
 1023b8a:	bf58      	it	pl
 1023b8c:	6962      	ldrpl	r2, [r4, #20]
 1023b8e:	60a2      	str	r2, [r4, #8]
 1023b90:	2800      	cmp	r0, #0
 1023b92:	d1f7      	bne.n	1023b84 <__swsetup_r+0x74>
 1023b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1023b98:	061a      	lsls	r2, r3, #24
 1023b9a:	bf42      	ittt	mi
 1023b9c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 1023ba0:	81a3      	strhmi	r3, [r4, #12]
 1023ba2:	f04f 30ff 	movmi.w	r0, #4294967295
 1023ba6:	bd38      	pop	{r3, r4, r5, pc}
 1023ba8:	f001 f970 	bl	1024e8c <__sinit>
 1023bac:	e7bc      	b.n	1023b28 <__swsetup_r+0x18>
 1023bae:	f403 7220 	and.w	r2, r3, #640	; 0x280
 1023bb2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 1023bb6:	d0dc      	beq.n	1023b72 <__swsetup_r+0x62>
 1023bb8:	4628      	mov	r0, r5
 1023bba:	4621      	mov	r1, r4
 1023bbc:	f001 fd7c 	bl	10256b8 <__smakebuf_r>
 1023bc0:	89a3      	ldrh	r3, [r4, #12]
 1023bc2:	6920      	ldr	r0, [r4, #16]
 1023bc4:	e7d5      	b.n	1023b72 <__swsetup_r+0x62>
 1023bc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 1023bca:	2309      	movs	r3, #9
 1023bcc:	f04f 30ff 	mov.w	r0, #4294967295
 1023bd0:	602b      	str	r3, [r5, #0]
 1023bd2:	81a2      	strh	r2, [r4, #12]
 1023bd4:	bd38      	pop	{r3, r4, r5, pc}
 1023bd6:	bf00      	nop

01023bd8 <__call_exitprocs>:
 1023bd8:	f249 1384 	movw	r3, #37252	; 0x9184
 1023bdc:	f2c0 1306 	movt	r3, #262	; 0x106
 1023be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1023be4:	b085      	sub	sp, #20
 1023be6:	681b      	ldr	r3, [r3, #0]
 1023be8:	460f      	mov	r7, r1
 1023bea:	468a      	mov	sl, r1
 1023bec:	f64d 42b1 	movw	r2, #56497	; 0xdcb1
 1023bf0:	f2c0 1201 	movt	r2, #257	; 0x101
 1023bf4:	9203      	str	r2, [sp, #12]
 1023bf6:	e9cd 0300 	strd	r0, r3, [sp]
 1023bfa:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 1023bfe:	9302      	str	r3, [sp, #8]
 1023c00:	9b01      	ldr	r3, [sp, #4]
 1023c02:	f8dd b008 	ldr.w	fp, [sp, #8]
 1023c06:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 1023c0a:	b32e      	cbz	r6, 1023c58 <__call_exitprocs+0x80>
 1023c0c:	f04f 0801 	mov.w	r8, #1
 1023c10:	6874      	ldr	r4, [r6, #4]
 1023c12:	1e65      	subs	r5, r4, #1
 1023c14:	bf5e      	ittt	pl
 1023c16:	3401      	addpl	r4, #1
 1023c18:	2700      	movpl	r7, #0
 1023c1a:	eb06 0484 	addpl.w	r4, r6, r4, lsl #2
 1023c1e:	d40a      	bmi.n	1023c36 <__call_exitprocs+0x5e>
 1023c20:	f1ba 0f00 	cmp.w	sl, #0
 1023c24:	d01b      	beq.n	1023c5e <__call_exitprocs+0x86>
 1023c26:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 1023c2a:	4553      	cmp	r3, sl
 1023c2c:	d017      	beq.n	1023c5e <__call_exitprocs+0x86>
 1023c2e:	3d01      	subs	r5, #1
 1023c30:	3c04      	subs	r4, #4
 1023c32:	1c6b      	adds	r3, r5, #1
 1023c34:	d1f4      	bne.n	1023c20 <__call_exitprocs+0x48>
 1023c36:	9b03      	ldr	r3, [sp, #12]
 1023c38:	b173      	cbz	r3, 1023c58 <__call_exitprocs+0x80>
 1023c3a:	e9d6 3200 	ldrd	r3, r2, [r6]
 1023c3e:	2a00      	cmp	r2, #0
 1023c40:	d133      	bne.n	1023caa <__call_exitprocs+0xd2>
 1023c42:	2b00      	cmp	r3, #0
 1023c44:	d031      	beq.n	1023caa <__call_exitprocs+0xd2>
 1023c46:	4630      	mov	r0, r6
 1023c48:	f8cb 3000 	str.w	r3, [fp]
 1023c4c:	f7fa f830 	bl	101dcb0 <free>
 1023c50:	f8db 6000 	ldr.w	r6, [fp]
 1023c54:	2e00      	cmp	r6, #0
 1023c56:	d1db      	bne.n	1023c10 <__call_exitprocs+0x38>
 1023c58:	b005      	add	sp, #20
 1023c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1023c5e:	6873      	ldr	r3, [r6, #4]
 1023c60:	6822      	ldr	r2, [r4, #0]
 1023c62:	3b01      	subs	r3, #1
 1023c64:	42ab      	cmp	r3, r5
 1023c66:	bf0c      	ite	eq
 1023c68:	6075      	streq	r5, [r6, #4]
 1023c6a:	6027      	strne	r7, [r4, #0]
 1023c6c:	2a00      	cmp	r2, #0
 1023c6e:	d0de      	beq.n	1023c2e <__call_exitprocs+0x56>
 1023c70:	f8d6 1188 	ldr.w	r1, [r6, #392]	; 0x188
 1023c74:	fa08 f305 	lsl.w	r3, r8, r5
 1023c78:	f8d6 9004 	ldr.w	r9, [r6, #4]
 1023c7c:	420b      	tst	r3, r1
 1023c7e:	d108      	bne.n	1023c92 <__call_exitprocs+0xba>
 1023c80:	4790      	blx	r2
 1023c82:	6873      	ldr	r3, [r6, #4]
 1023c84:	454b      	cmp	r3, r9
 1023c86:	d1bb      	bne.n	1023c00 <__call_exitprocs+0x28>
 1023c88:	f8db 3000 	ldr.w	r3, [fp]
 1023c8c:	42b3      	cmp	r3, r6
 1023c8e:	d0ce      	beq.n	1023c2e <__call_exitprocs+0x56>
 1023c90:	e7b6      	b.n	1023c00 <__call_exitprocs+0x28>
 1023c92:	f8d6 018c 	ldr.w	r0, [r6, #396]	; 0x18c
 1023c96:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 1023c9a:	4203      	tst	r3, r0
 1023c9c:	d102      	bne.n	1023ca4 <__call_exitprocs+0xcc>
 1023c9e:	9800      	ldr	r0, [sp, #0]
 1023ca0:	4790      	blx	r2
 1023ca2:	e7ee      	b.n	1023c82 <__call_exitprocs+0xaa>
 1023ca4:	4608      	mov	r0, r1
 1023ca6:	4790      	blx	r2
 1023ca8:	e7eb      	b.n	1023c82 <__call_exitprocs+0xaa>
 1023caa:	46b3      	mov	fp, r6
 1023cac:	461e      	mov	r6, r3
 1023cae:	2e00      	cmp	r6, #0
 1023cb0:	d1ae      	bne.n	1023c10 <__call_exitprocs+0x38>
 1023cb2:	e7d1      	b.n	1023c58 <__call_exitprocs+0x80>

01023cb4 <__set_ctype>:
 1023cb4:	f249 33e0 	movw	r3, #37856	; 0x93e0
 1023cb8:	f2c0 1306 	movt	r3, #262	; 0x106
 1023cbc:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
 1023cc0:	4770      	bx	lr
 1023cc2:	bf00      	nop
 1023cc4:	0000      	movs	r0, r0
	...

01023cc8 <quorem>:
 1023cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1023ccc:	b085      	sub	sp, #20
 1023cce:	6903      	ldr	r3, [r0, #16]
 1023cd0:	690d      	ldr	r5, [r1, #16]
 1023cd2:	42ab      	cmp	r3, r5
 1023cd4:	bfb8      	it	lt
 1023cd6:	2000      	movlt	r0, #0
 1023cd8:	f2c0 8097 	blt.w	1023e0a <quorem+0x142>
 1023cdc:	3d01      	subs	r5, #1
 1023cde:	f101 0414 	add.w	r4, r1, #20
 1023ce2:	f100 0914 	add.w	r9, r0, #20
 1023ce6:	9101      	str	r1, [sp, #4]
 1023ce8:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 1023cec:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 1023cf0:	f859 3025 	ldr.w	r3, [r9, r5, lsl #2]
 1023cf4:	4680      	mov	r8, r0
 1023cf6:	f102 0b01 	add.w	fp, r2, #1
 1023cfa:	eb09 020a 	add.w	r2, r9, sl
 1023cfe:	9203      	str	r2, [sp, #12]
 1023d00:	eb04 070a 	add.w	r7, r4, sl
 1023d04:	4618      	mov	r0, r3
 1023d06:	4659      	mov	r1, fp
 1023d08:	9302      	str	r3, [sp, #8]
 1023d0a:	f7f8 fb71 	bl	101c3f0 <__udivsi3>
 1023d0e:	9b02      	ldr	r3, [sp, #8]
 1023d10:	455b      	cmp	r3, fp
 1023d12:	4606      	mov	r6, r0
 1023d14:	d33f      	bcc.n	1023d96 <quorem+0xce>
 1023d16:	2000      	movs	r0, #0
 1023d18:	46a6      	mov	lr, r4
 1023d1a:	4602      	mov	r2, r0
 1023d1c:	46cc      	mov	ip, r9
 1023d1e:	f85e bb04 	ldr.w	fp, [lr], #4
 1023d22:	f8dc 1000 	ldr.w	r1, [ip]
 1023d26:	4577      	cmp	r7, lr
 1023d28:	fa1f f38b 	uxth.w	r3, fp
 1023d2c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 1023d30:	fb06 0303 	mla	r3, r6, r3, r0
 1023d34:	ea4f 4013 	mov.w	r0, r3, lsr #16
 1023d38:	b29b      	uxth	r3, r3
 1023d3a:	eba2 0303 	sub.w	r3, r2, r3
 1023d3e:	fb06 000b 	mla	r0, r6, fp, r0
 1023d42:	fa13 f381 	uxtah	r3, r3, r1
 1023d46:	fa1f fb83 	uxth.w	fp, r3
 1023d4a:	b282      	uxth	r2, r0
 1023d4c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1023d50:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 1023d54:	eb02 4323 	add.w	r3, r2, r3, asr #16
 1023d58:	ea4b 4103 	orr.w	r1, fp, r3, lsl #16
 1023d5c:	ea4f 4223 	mov.w	r2, r3, asr #16
 1023d60:	f84c 1b04 	str.w	r1, [ip], #4
 1023d64:	d2db      	bcs.n	1023d1e <quorem+0x56>
 1023d66:	f859 300a 	ldr.w	r3, [r9, sl]
 1023d6a:	b9a3      	cbnz	r3, 1023d96 <quorem+0xce>
 1023d6c:	9a03      	ldr	r2, [sp, #12]
 1023d6e:	1f13      	subs	r3, r2, #4
 1023d70:	4599      	cmp	r9, r3
 1023d72:	d20e      	bcs.n	1023d92 <quorem+0xca>
 1023d74:	f852 3c04 	ldr.w	r3, [r2, #-4]
 1023d78:	b95b      	cbnz	r3, 1023d92 <quorem+0xca>
 1023d7a:	f1a2 0308 	sub.w	r3, r2, #8
 1023d7e:	e001      	b.n	1023d84 <quorem+0xbc>
 1023d80:	6812      	ldr	r2, [r2, #0]
 1023d82:	b932      	cbnz	r2, 1023d92 <quorem+0xca>
 1023d84:	4599      	cmp	r9, r3
 1023d86:	461a      	mov	r2, r3
 1023d88:	f105 35ff 	add.w	r5, r5, #4294967295
 1023d8c:	f1a3 0304 	sub.w	r3, r3, #4
 1023d90:	d3f6      	bcc.n	1023d80 <quorem+0xb8>
 1023d92:	f8c8 5010 	str.w	r5, [r8, #16]
 1023d96:	9901      	ldr	r1, [sp, #4]
 1023d98:	4640      	mov	r0, r8
 1023d9a:	f002 f845 	bl	1025e28 <__mcmp>
 1023d9e:	2800      	cmp	r0, #0
 1023da0:	db32      	blt.n	1023e08 <quorem+0x140>
 1023da2:	3601      	adds	r6, #1
 1023da4:	4648      	mov	r0, r9
 1023da6:	f04f 0c00 	mov.w	ip, #0
 1023daa:	f854 2b04 	ldr.w	r2, [r4], #4
 1023dae:	6803      	ldr	r3, [r0, #0]
 1023db0:	42a7      	cmp	r7, r4
 1023db2:	b291      	uxth	r1, r2
 1023db4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 1023db8:	ebac 0101 	sub.w	r1, ip, r1
 1023dbc:	ebc2 4c13 	rsb	ip, r2, r3, lsr #16
 1023dc0:	fa11 f383 	uxtah	r3, r1, r3
 1023dc4:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 1023dc8:	b29b      	uxth	r3, r3
 1023dca:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 1023dce:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 1023dd2:	f840 3b04 	str.w	r3, [r0], #4
 1023dd6:	d2e8      	bcs.n	1023daa <quorem+0xe2>
 1023dd8:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
 1023ddc:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 1023de0:	b992      	cbnz	r2, 1023e08 <quorem+0x140>
 1023de2:	1f1a      	subs	r2, r3, #4
 1023de4:	4591      	cmp	r9, r2
 1023de6:	d20d      	bcs.n	1023e04 <quorem+0x13c>
 1023de8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 1023dec:	b952      	cbnz	r2, 1023e04 <quorem+0x13c>
 1023dee:	3b08      	subs	r3, #8
 1023df0:	e001      	b.n	1023df6 <quorem+0x12e>
 1023df2:	6812      	ldr	r2, [r2, #0]
 1023df4:	b932      	cbnz	r2, 1023e04 <quorem+0x13c>
 1023df6:	4599      	cmp	r9, r3
 1023df8:	461a      	mov	r2, r3
 1023dfa:	f105 35ff 	add.w	r5, r5, #4294967295
 1023dfe:	f1a3 0304 	sub.w	r3, r3, #4
 1023e02:	d3f6      	bcc.n	1023df2 <quorem+0x12a>
 1023e04:	f8c8 5010 	str.w	r5, [r8, #16]
 1023e08:	4630      	mov	r0, r6
 1023e0a:	b005      	add	sp, #20
 1023e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01023e10 <_dtoa_r>:
 1023e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1023e14:	b093      	sub	sp, #76	; 0x4c
 1023e16:	ec57 6b10 	vmov	r6, r7, d0
 1023e1a:	4604      	mov	r4, r0
 1023e1c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 1023e1e:	468a      	mov	sl, r1
 1023e20:	e9cd 3207 	strd	r3, r2, [sp, #28]
 1023e24:	e9cd 6700 	strd	r6, r7, [sp]
 1023e28:	b14d      	cbz	r5, 1023e3e <_dtoa_r+0x2e>
 1023e2a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 1023e2c:	2301      	movs	r3, #1
 1023e2e:	4629      	mov	r1, r5
 1023e30:	4093      	lsls	r3, r2
 1023e32:	e9c5 2301 	strd	r2, r3, [r5, #4]
 1023e36:	f001 fdb1 	bl	102599c <_Bfree>
 1023e3a:	2300      	movs	r3, #0
 1023e3c:	6423      	str	r3, [r4, #64]	; 0x40
 1023e3e:	1e3e      	subs	r6, r7, #0
 1023e40:	bfbf      	itttt	lt
 1023e42:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
 1023e46:	9601      	strlt	r6, [sp, #4]
 1023e48:	9a1c      	ldrlt	r2, [sp, #112]	; 0x70
 1023e4a:	2301      	movlt	r3, #1
 1023e4c:	bfa5      	ittet	ge
 1023e4e:	9a1c      	ldrge	r2, [sp, #112]	; 0x70
 1023e50:	2300      	movge	r3, #0
 1023e52:	6013      	strlt	r3, [r2, #0]
 1023e54:	6013      	strge	r3, [r2, #0]
 1023e56:	2300      	movs	r3, #0
 1023e58:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 1023e5c:	43b3      	bics	r3, r6
 1023e5e:	f000 80b1 	beq.w	1023fc4 <_dtoa_r+0x1b4>
 1023e62:	ed9d 7b00 	vldr	d7, [sp]
 1023e66:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1023e6a:	ed8d 7b02 	vstr	d7, [sp, #8]
 1023e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1023e72:	d10e      	bne.n	1023e92 <_dtoa_r+0x82>
 1023e74:	9a07      	ldr	r2, [sp, #28]
 1023e76:	2301      	movs	r3, #1
 1023e78:	6013      	str	r3, [r2, #0]
 1023e7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1023e7c:	2b00      	cmp	r3, #0
 1023e7e:	f000 8358 	beq.w	1024532 <_dtoa_r+0x722>
 1023e82:	4bc3      	ldr	r3, [pc, #780]	; (1024190 <_dtoa_r+0x380>)
 1023e84:	1e5e      	subs	r6, r3, #1
 1023e86:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 1023e88:	6013      	str	r3, [r2, #0]
 1023e8a:	4630      	mov	r0, r6
 1023e8c:	b013      	add	sp, #76	; 0x4c
 1023e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1023e92:	aa10      	add	r2, sp, #64	; 0x40
 1023e94:	a911      	add	r1, sp, #68	; 0x44
 1023e96:	ed9d 0b02 	vldr	d0, [sp, #8]
 1023e9a:	4620      	mov	r0, r4
 1023e9c:	f002 f8e6 	bl	102606c <__d2b>
 1023ea0:	ea5f 5b16 	movs.w	fp, r6, lsr #20
 1023ea4:	4680      	mov	r8, r0
 1023ea6:	f040 80a1 	bne.w	1023fec <_dtoa_r+0x1dc>
 1023eaa:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 1023eae:	eb01 0b03 	add.w	fp, r1, r3
 1023eb2:	f20b 4332 	addw	r3, fp, #1074	; 0x432
 1023eb6:	2b20      	cmp	r3, #32
 1023eb8:	f340 8343 	ble.w	1024542 <_dtoa_r+0x732>
 1023ebc:	f20b 4212 	addw	r2, fp, #1042	; 0x412
 1023ec0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 1023ec4:	409e      	lsls	r6, r3
 1023ec6:	4613      	mov	r3, r2
 1023ec8:	9a00      	ldr	r2, [sp, #0]
 1023eca:	fa22 f303 	lsr.w	r3, r2, r3
 1023ece:	4333      	orrs	r3, r6
 1023ed0:	ee07 3a90 	vmov	s15, r3
 1023ed4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 1023ed8:	2301      	movs	r3, #1
 1023eda:	f10b 3bff 	add.w	fp, fp, #4294967295
 1023ede:	930c      	str	r3, [sp, #48]	; 0x30
 1023ee0:	ed8d 7b04 	vstr	d7, [sp, #16]
 1023ee4:	9805      	ldr	r0, [sp, #20]
 1023ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 1023eea:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 1023eee:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 1023ef2:	ec43 2b13 	vmov	d3, r2, r3
 1023ef6:	ed9f 4ba0 	vldr	d4, [pc, #640]	; 1024178 <_dtoa_r+0x368>
 1023efa:	ed9f 7ba1 	vldr	d7, [pc, #644]	; 1024180 <_dtoa_r+0x370>
 1023efe:	ed9f 5ba2 	vldr	d5, [pc, #648]	; 1024188 <_dtoa_r+0x378>
 1023f02:	ee33 6b46 	vsub.f64	d6, d3, d6
 1023f06:	ee06 7b04 	vmla.f64	d7, d6, d4
 1023f0a:	ee06 ba90 	vmov	s13, fp
 1023f0e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1023f12:	ee06 7b05 	vmla.f64	d7, d6, d5
 1023f16:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 1023f1a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 1023f1e:	ee16 5a90 	vmov	r5, s13
 1023f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1023f26:	d508      	bpl.n	1023f3a <_dtoa_r+0x12a>
 1023f28:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1023f2c:	eeb4 6b47 	vcmp.f64	d6, d7
 1023f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1023f34:	bf18      	it	ne
 1023f36:	f105 35ff 	addne.w	r5, r5, #4294967295
 1023f3a:	2d16      	cmp	r5, #22
 1023f3c:	eba1 0b0b 	sub.w	fp, r1, fp
 1023f40:	f10b 36ff 	add.w	r6, fp, #4294967295
 1023f44:	f200 82e7 	bhi.w	1024516 <_dtoa_r+0x706>
 1023f48:	f249 43f8 	movw	r3, #38136	; 0x94f8
 1023f4c:	f2c0 1306 	movt	r3, #262	; 0x106
 1023f50:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 1023f54:	ed9d 6b02 	vldr	d6, [sp, #8]
 1023f58:	ed93 7b00 	vldr	d7, [r3]
 1023f5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 1023f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1023f64:	d55b      	bpl.n	102401e <_dtoa_r+0x20e>
 1023f66:	2e00      	cmp	r6, #0
 1023f68:	f04f 0300 	mov.w	r3, #0
 1023f6c:	f105 35ff 	add.w	r5, r5, #4294967295
 1023f70:	930d      	str	r3, [sp, #52]	; 0x34
 1023f72:	bfa4      	itt	ge
 1023f74:	2300      	movge	r3, #0
 1023f76:	9309      	strge	r3, [sp, #36]	; 0x24
 1023f78:	f2c0 82d6 	blt.w	1024528 <_dtoa_r+0x718>
 1023f7c:	2d00      	cmp	r5, #0
 1023f7e:	da56      	bge.n	102402e <_dtoa_r+0x21e>
 1023f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1023f82:	f1ba 0f09 	cmp.w	sl, #9
 1023f86:	9504      	str	r5, [sp, #16]
 1023f88:	eba3 0305 	sub.w	r3, r3, r5
 1023f8c:	9309      	str	r3, [sp, #36]	; 0x24
 1023f8e:	f1c5 0300 	rsb	r3, r5, #0
 1023f92:	f04f 0500 	mov.w	r5, #0
 1023f96:	930b      	str	r3, [sp, #44]	; 0x2c
 1023f98:	d851      	bhi.n	102403e <_dtoa_r+0x22e>
 1023f9a:	f1ba 0f05 	cmp.w	sl, #5
 1023f9e:	bfc4      	itt	gt
 1023fa0:	f1aa 0a04 	subgt.w	sl, sl, #4
 1023fa4:	f04f 0900 	movgt.w	r9, #0
 1023fa8:	dc01      	bgt.n	1023fae <_dtoa_r+0x19e>
 1023faa:	f04f 0901 	mov.w	r9, #1
 1023fae:	f1aa 0302 	sub.w	r3, sl, #2
 1023fb2:	2b03      	cmp	r3, #3
 1023fb4:	f200 8477 	bhi.w	10248a6 <_dtoa_r+0xa96>
 1023fb8:	e8df f013 	tbh	[pc, r3, lsl #1]
 1023fbc:	0367036a 	.word	0x0367036a
 1023fc0:	035b033d 	.word	0x035b033d
 1023fc4:	9a07      	ldr	r2, [sp, #28]
 1023fc6:	f242 730f 	movw	r3, #9999	; 0x270f
 1023fca:	f3c6 0613 	ubfx	r6, r6, #0, #20
 1023fce:	6013      	str	r3, [r2, #0]
 1023fd0:	9b00      	ldr	r3, [sp, #0]
 1023fd2:	4333      	orrs	r3, r6
 1023fd4:	d119      	bne.n	102400a <_dtoa_r+0x1fa>
 1023fd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1023fd8:	f64d 3650 	movw	r6, #56144	; 0xdb50
 1023fdc:	f2c0 1606 	movt	r6, #262	; 0x106
 1023fe0:	2b00      	cmp	r3, #0
 1023fe2:	f43f af52 	beq.w	1023e8a <_dtoa_r+0x7a>
 1023fe6:	f106 0308 	add.w	r3, r6, #8
 1023fea:	e74c      	b.n	1023e86 <_dtoa_r+0x76>
 1023fec:	9903      	ldr	r1, [sp, #12]
 1023fee:	2000      	movs	r0, #0
 1023ff0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1023ff4:	f2ab 3bff 	subw	fp, fp, #1023	; 0x3ff
 1023ff8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 1023ffc:	900c      	str	r0, [sp, #48]	; 0x30
 1023ffe:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 1024002:	9910      	ldr	r1, [sp, #64]	; 0x40
 1024004:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1024008:	e771      	b.n	1023eee <_dtoa_r+0xde>
 102400a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 102400c:	f64d 364c 	movw	r6, #56140	; 0xdb4c
 1024010:	f2c0 1606 	movt	r6, #262	; 0x106
 1024014:	2b00      	cmp	r3, #0
 1024016:	f43f af38 	beq.w	1023e8a <_dtoa_r+0x7a>
 102401a:	1cf3      	adds	r3, r6, #3
 102401c:	e733      	b.n	1023e86 <_dtoa_r+0x76>
 102401e:	2e00      	cmp	r6, #0
 1024020:	f04f 0300 	mov.w	r3, #0
 1024024:	930d      	str	r3, [sp, #52]	; 0x34
 1024026:	bfa8      	it	ge
 1024028:	9309      	strge	r3, [sp, #36]	; 0x24
 102402a:	f2c0 827d 	blt.w	1024528 <_dtoa_r+0x718>
 102402e:	f1ba 0f09 	cmp.w	sl, #9
 1024032:	f04f 0300 	mov.w	r3, #0
 1024036:	442e      	add	r6, r5
 1024038:	9504      	str	r5, [sp, #16]
 102403a:	930b      	str	r3, [sp, #44]	; 0x2c
 102403c:	d9ad      	bls.n	1023f9a <_dtoa_r+0x18a>
 102403e:	f04f 0a00 	mov.w	sl, #0
 1024042:	f04f 37ff 	mov.w	r7, #4294967295
 1024046:	46d1      	mov	r9, sl
 1024048:	2301      	movs	r3, #1
 102404a:	f8cd a020 	str.w	sl, [sp, #32]
 102404e:	930a      	str	r3, [sp, #40]	; 0x28
 1024050:	2100      	movs	r1, #0
 1024052:	970e      	str	r7, [sp, #56]	; 0x38
 1024054:	6461      	str	r1, [r4, #68]	; 0x44
 1024056:	4620      	mov	r0, r4
 1024058:	f001 fc7a 	bl	1025950 <_Balloc>
 102405c:	4683      	mov	fp, r0
 102405e:	6420      	str	r0, [r4, #64]	; 0x40
 1024060:	f1b9 0f00 	cmp.w	r9, #0
 1024064:	f000 80e2 	beq.w	102422c <_dtoa_r+0x41c>
 1024068:	9a04      	ldr	r2, [sp, #16]
 102406a:	2a00      	cmp	r2, #0
 102406c:	f340 827a 	ble.w	1024564 <_dtoa_r+0x754>
 1024070:	f002 010f 	and.w	r1, r2, #15
 1024074:	f249 43f8 	movw	r3, #38136	; 0x94f8
 1024078:	f2c0 1306 	movt	r3, #262	; 0x106
 102407c:	1112      	asrs	r2, r2, #4
 102407e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 1024082:	ed93 6b00 	vldr	d6, [r3]
 1024086:	06d3      	lsls	r3, r2, #27
 1024088:	f140 82d1 	bpl.w	102462e <_dtoa_r+0x81e>
 102408c:	f249 53e8 	movw	r3, #38376	; 0x95e8
 1024090:	f2c0 1306 	movt	r3, #262	; 0x106
 1024094:	ed9d 5b02 	vldr	d5, [sp, #8]
 1024098:	f002 020f 	and.w	r2, r2, #15
 102409c:	2103      	movs	r1, #3
 102409e:	ed93 7b08 	vldr	d7, [r3, #32]
 10240a2:	ee85 5b07 	vdiv.f64	d5, d5, d7
 10240a6:	f249 53e8 	movw	r3, #38376	; 0x95e8
 10240aa:	f2c0 1306 	movt	r3, #262	; 0x106
 10240ae:	b152      	cbz	r2, 10240c6 <_dtoa_r+0x2b6>
 10240b0:	07d0      	lsls	r0, r2, #31
 10240b2:	d504      	bpl.n	10240be <_dtoa_r+0x2ae>
 10240b4:	ed93 7b00 	vldr	d7, [r3]
 10240b8:	3101      	adds	r1, #1
 10240ba:	ee26 6b07 	vmul.f64	d6, d6, d7
 10240be:	1052      	asrs	r2, r2, #1
 10240c0:	f103 0308 	add.w	r3, r3, #8
 10240c4:	d1f4      	bne.n	10240b0 <_dtoa_r+0x2a0>
 10240c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 10240ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 10240cc:	b13b      	cbz	r3, 10240de <_dtoa_r+0x2ce>
 10240ce:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 10240d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 10240d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10240da:	f100 83b3 	bmi.w	1024844 <_dtoa_r+0xa34>
 10240de:	eeb1 6b0c 	vmov.f64	d6, #28	; 0x40e00000  7.0
 10240e2:	ee05 1a90 	vmov	s11, r1
 10240e6:	eeb8 5be5 	vcvt.f64.s32	d5, s11
 10240ea:	ee05 6b07 	vmla.f64	d6, d5, d7
 10240ee:	ed8d 6b00 	vstr	d6, [sp]
 10240f2:	9b01      	ldr	r3, [sp, #4]
 10240f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 10240f8:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 10240fc:	2f00      	cmp	r7, #0
 10240fe:	d07d      	beq.n	10241fc <_dtoa_r+0x3ec>
 1024100:	f8dd e010 	ldr.w	lr, [sp, #16]
 1024104:	463a      	mov	r2, r7
 1024106:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 102410a:	f249 4cf8 	movw	ip, #38136	; 0x94f8
 102410e:	ec41 0b15 	vmov	d5, r0, r1
 1024112:	f2c0 1c06 	movt	ip, #262	; 0x106
 1024116:	980a      	ldr	r0, [sp, #40]	; 0x28
 1024118:	eb0c 0cc2 	add.w	ip, ip, r2, lsl #3
 102411c:	f10b 0301 	add.w	r3, fp, #1
 1024120:	ed1c 3b02 	vldr	d3, [ip, #-8]
 1024124:	ee16 1a90 	vmov	r1, s13
 1024128:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 102412c:	ee37 7b44 	vsub.f64	d7, d7, d4
 1024130:	3130      	adds	r1, #48	; 0x30
 1024132:	b2c9      	uxtb	r1, r1
 1024134:	2800      	cmp	r0, #0
 1024136:	f000 82ae 	beq.w	1024696 <_dtoa_r+0x886>
 102413a:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 102413e:	f88b 1000 	strb.w	r1, [fp]
 1024142:	ee84 6b03 	vdiv.f64	d6, d4, d3
 1024146:	ee36 6b45 	vsub.f64	d6, d6, d5
 102414a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 102414e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024152:	dc3e      	bgt.n	10241d2 <_dtoa_r+0x3c2>
 1024154:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 1024158:	ee32 5b47 	vsub.f64	d5, d2, d7
 102415c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 1024160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024164:	f300 8473 	bgt.w	1024a4e <_dtoa_r+0xc3e>
 1024168:	2a01      	cmp	r2, #1
 102416a:	d05b      	beq.n	1024224 <_dtoa_r+0x414>
 102416c:	445a      	add	r2, fp
 102416e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 1024172:	e019      	b.n	10241a8 <_dtoa_r+0x398>
 1024174:	f3af 8000 	nop.w
 1024178:	636f4361 	.word	0x636f4361
 102417c:	3fd287a7 	.word	0x3fd287a7
 1024180:	8b60c8b3 	.word	0x8b60c8b3
 1024184:	3fc68a28 	.word	0x3fc68a28
 1024188:	509f79fb 	.word	0x509f79fb
 102418c:	3fd34413 	.word	0x3fd34413
 1024190:	0106b335 	.word	0x0106b335
 1024194:	ee32 5b47 	vsub.f64	d5, d2, d7
 1024198:	eeb4 5bc6 	vcmpe.f64	d5, d6
 102419c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10241a0:	f100 8455 	bmi.w	1024a4e <_dtoa_r+0xc3e>
 10241a4:	4293      	cmp	r3, r2
 10241a6:	d03d      	beq.n	1024224 <_dtoa_r+0x414>
 10241a8:	ee27 5b04 	vmul.f64	d5, d7, d4
 10241ac:	ee26 6b04 	vmul.f64	d6, d6, d4
 10241b0:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 10241b4:	ee17 1a90 	vmov	r1, s15
 10241b8:	eeb8 3be7 	vcvt.f64.s32	d3, s15
 10241bc:	ee35 7b43 	vsub.f64	d7, d5, d3
 10241c0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 10241c4:	3130      	adds	r1, #48	; 0x30
 10241c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10241ca:	b2c9      	uxtb	r1, r1
 10241cc:	f803 1b01 	strb.w	r1, [r3], #1
 10241d0:	d5e0      	bpl.n	1024194 <_dtoa_r+0x384>
 10241d2:	465e      	mov	r6, fp
 10241d4:	f10e 0201 	add.w	r2, lr, #1
 10241d8:	469b      	mov	fp, r3
 10241da:	9204      	str	r2, [sp, #16]
 10241dc:	e0e3      	b.n	10243a6 <_dtoa_r+0x596>
 10241de:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 10241e2:	ee06 1a90 	vmov	s13, r1
 10241e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 10241ea:	ee06 5b07 	vmla.f64	d5, d6, d7
 10241ee:	ed8d 5b00 	vstr	d5, [sp]
 10241f2:	9b01      	ldr	r3, [sp, #4]
 10241f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 10241f8:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 10241fc:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 1024200:	ec41 0b15 	vmov	d5, r0, r1
 1024204:	ee37 7b46 	vsub.f64	d7, d7, d6
 1024208:	eeb4 7bc5 	vcmpe.f64	d7, d5
 102420c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024210:	f300 8345 	bgt.w	102489e <_dtoa_r+0xa8e>
 1024214:	eeb1 5b45 	vneg.f64	d5, d5
 1024218:	eeb4 7bc5 	vcmpe.f64	d7, d5
 102421c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024220:	f100 8171 	bmi.w	1024506 <_dtoa_r+0x6f6>
 1024224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1024228:	e9cd 2300 	strd	r2, r3, [sp]
 102422c:	9a04      	ldr	r2, [sp, #16]
 102422e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1024230:	4611      	mov	r1, r2
 1024232:	290e      	cmp	r1, #14
 1024234:	ea6f 0203 	mvn.w	r2, r3
 1024238:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 102423c:	bfc8      	it	gt
 102423e:	2200      	movgt	r2, #0
 1024240:	2a00      	cmp	r2, #0
 1024242:	f040 814a 	bne.w	10244da <_dtoa_r+0x6ca>
 1024246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 1024248:	2a00      	cmp	r2, #0
 102424a:	f000 8182 	beq.w	1024552 <_dtoa_r+0x742>
 102424e:	f1ba 0f01 	cmp.w	sl, #1
 1024252:	f340 8316 	ble.w	1024882 <_dtoa_r+0xa72>
 1024256:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1024258:	1e7a      	subs	r2, r7, #1
 102425a:	4293      	cmp	r3, r2
 102425c:	bfaf      	iteee	ge
 102425e:	1a9b      	subge	r3, r3, r2
 1024260:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 1024262:	920b      	strlt	r2, [sp, #44]	; 0x2c
 1024264:	1ad3      	sublt	r3, r2, r3
 1024266:	bfbc      	itt	lt
 1024268:	18ed      	addlt	r5, r5, r3
 102426a:	2300      	movlt	r3, #0
 102426c:	2f00      	cmp	r7, #0
 102426e:	9302      	str	r3, [sp, #8]
 1024270:	bfa5      	ittet	ge
 1024272:	19f6      	addge	r6, r6, r7
 1024274:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 1024276:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 1024278:	930c      	strge	r3, [sp, #48]	; 0x30
 102427a:	bfb5      	itete	lt
 102427c:	1bdb      	sublt	r3, r3, r7
 102427e:	19db      	addge	r3, r3, r7
 1024280:	930c      	strlt	r3, [sp, #48]	; 0x30
 1024282:	9309      	strge	r3, [sp, #36]	; 0x24
 1024284:	2101      	movs	r1, #1
 1024286:	4620      	mov	r0, r4
 1024288:	f001 fc74 	bl	1025b74 <__i2b>
 102428c:	4681      	mov	r9, r0
 102428e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 1024290:	2a00      	cmp	r2, #0
 1024292:	bfc8      	it	gt
 1024294:	2e00      	cmpgt	r6, #0
 1024296:	dd09      	ble.n	10242ac <_dtoa_r+0x49c>
 1024298:	42b2      	cmp	r2, r6
 102429a:	4613      	mov	r3, r2
 102429c:	9909      	ldr	r1, [sp, #36]	; 0x24
 102429e:	bfa8      	it	ge
 10242a0:	4633      	movge	r3, r6
 10242a2:	1af6      	subs	r6, r6, r3
 10242a4:	1ac9      	subs	r1, r1, r3
 10242a6:	1ad2      	subs	r2, r2, r3
 10242a8:	9109      	str	r1, [sp, #36]	; 0x24
 10242aa:	920c      	str	r2, [sp, #48]	; 0x30
 10242ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10242ae:	b163      	cbz	r3, 10242ca <_dtoa_r+0x4ba>
 10242b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10242b2:	2b00      	cmp	r3, #0
 10242b4:	f000 810a 	beq.w	10244cc <_dtoa_r+0x6bc>
 10242b8:	9b02      	ldr	r3, [sp, #8]
 10242ba:	2b00      	cmp	r3, #0
 10242bc:	f300 8294 	bgt.w	10247e8 <_dtoa_r+0x9d8>
 10242c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10242c2:	9a02      	ldr	r2, [sp, #8]
 10242c4:	1a9a      	subs	r2, r3, r2
 10242c6:	f040 8102 	bne.w	10244ce <_dtoa_r+0x6be>
 10242ca:	2101      	movs	r1, #1
 10242cc:	4620      	mov	r0, r4
 10242ce:	f001 fc51 	bl	1025b74 <__i2b>
 10242d2:	2d00      	cmp	r5, #0
 10242d4:	9002      	str	r0, [sp, #8]
 10242d6:	f300 8174 	bgt.w	10245c2 <_dtoa_r+0x7b2>
 10242da:	f1ba 0f01 	cmp.w	sl, #1
 10242de:	f340 82a5 	ble.w	102482c <_dtoa_r+0xa1c>
 10242e2:	2300      	movs	r3, #0
 10242e4:	930b      	str	r3, [sp, #44]	; 0x2c
 10242e6:	2001      	movs	r0, #1
 10242e8:	2d00      	cmp	r5, #0
 10242ea:	f040 8176 	bne.w	10245da <_dtoa_r+0x7ca>
 10242ee:	4430      	add	r0, r6
 10242f0:	f010 001f 	ands.w	r0, r0, #31
 10242f4:	f000 8134 	beq.w	1024560 <_dtoa_r+0x750>
 10242f8:	f1c0 0320 	rsb	r3, r0, #32
 10242fc:	2b04      	cmp	r3, #4
 10242fe:	f340 83fe 	ble.w	1024afe <_dtoa_r+0xcee>
 1024302:	f1c0 001c 	rsb	r0, r0, #28
 1024306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1024308:	4406      	add	r6, r0
 102430a:	4403      	add	r3, r0
 102430c:	9309      	str	r3, [sp, #36]	; 0x24
 102430e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1024310:	4403      	add	r3, r0
 1024312:	930c      	str	r3, [sp, #48]	; 0x30
 1024314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1024316:	2b00      	cmp	r3, #0
 1024318:	dd05      	ble.n	1024326 <_dtoa_r+0x516>
 102431a:	4641      	mov	r1, r8
 102431c:	461a      	mov	r2, r3
 102431e:	4620      	mov	r0, r4
 1024320:	f001 fd24 	bl	1025d6c <__lshift>
 1024324:	4680      	mov	r8, r0
 1024326:	2e00      	cmp	r6, #0
 1024328:	dd05      	ble.n	1024336 <_dtoa_r+0x526>
 102432a:	4632      	mov	r2, r6
 102432c:	9902      	ldr	r1, [sp, #8]
 102432e:	4620      	mov	r0, r4
 1024330:	f001 fd1c 	bl	1025d6c <__lshift>
 1024334:	9002      	str	r0, [sp, #8]
 1024336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1024338:	f1ba 0f02 	cmp.w	sl, #2
 102433c:	bfd4      	ite	le
 102433e:	2500      	movle	r5, #0
 1024340:	2501      	movgt	r5, #1
 1024342:	2b00      	cmp	r3, #0
 1024344:	f040 8153 	bne.w	10245ee <_dtoa_r+0x7de>
 1024348:	2f00      	cmp	r7, #0
 102434a:	bfcc      	ite	gt
 102434c:	2500      	movgt	r5, #0
 102434e:	f005 0501 	andle.w	r5, r5, #1
 1024352:	2d00      	cmp	r5, #0
 1024354:	d03c      	beq.n	10243d0 <_dtoa_r+0x5c0>
 1024356:	2f00      	cmp	r7, #0
 1024358:	f040 80d8 	bne.w	102450c <_dtoa_r+0x6fc>
 102435c:	463b      	mov	r3, r7
 102435e:	9902      	ldr	r1, [sp, #8]
 1024360:	2205      	movs	r2, #5
 1024362:	4620      	mov	r0, r4
 1024364:	f001 fb24 	bl	10259b0 <__multadd>
 1024368:	4601      	mov	r1, r0
 102436a:	9002      	str	r0, [sp, #8]
 102436c:	4640      	mov	r0, r8
 102436e:	f001 fd5b 	bl	1025e28 <__mcmp>
 1024372:	2800      	cmp	r0, #0
 1024374:	f340 80ca 	ble.w	102450c <_dtoa_r+0x6fc>
 1024378:	9a04      	ldr	r2, [sp, #16]
 102437a:	465b      	mov	r3, fp
 102437c:	465e      	mov	r6, fp
 102437e:	f102 0a01 	add.w	sl, r2, #1
 1024382:	2231      	movs	r2, #49	; 0x31
 1024384:	f803 2b01 	strb.w	r2, [r3], #1
 1024388:	469b      	mov	fp, r3
 102438a:	9902      	ldr	r1, [sp, #8]
 102438c:	4620      	mov	r0, r4
 102438e:	f10a 0301 	add.w	r3, sl, #1
 1024392:	9304      	str	r3, [sp, #16]
 1024394:	f001 fb02 	bl	102599c <_Bfree>
 1024398:	f1b9 0f00 	cmp.w	r9, #0
 102439c:	d003      	beq.n	10243a6 <_dtoa_r+0x596>
 102439e:	4649      	mov	r1, r9
 10243a0:	4620      	mov	r0, r4
 10243a2:	f001 fafb 	bl	102599c <_Bfree>
 10243a6:	4641      	mov	r1, r8
 10243a8:	4620      	mov	r0, r4
 10243aa:	f001 faf7 	bl	102599c <_Bfree>
 10243ae:	2300      	movs	r3, #0
 10243b0:	f88b 3000 	strb.w	r3, [fp]
 10243b4:	9b07      	ldr	r3, [sp, #28]
 10243b6:	461a      	mov	r2, r3
 10243b8:	9b04      	ldr	r3, [sp, #16]
 10243ba:	6013      	str	r3, [r2, #0]
 10243bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 10243be:	2b00      	cmp	r3, #0
 10243c0:	f43f ad63 	beq.w	1023e8a <_dtoa_r+0x7a>
 10243c4:	4630      	mov	r0, r6
 10243c6:	f8c3 b000 	str.w	fp, [r3]
 10243ca:	b013      	add	sp, #76	; 0x4c
 10243cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10243d0:	9b04      	ldr	r3, [sp, #16]
 10243d2:	3301      	adds	r3, #1
 10243d4:	9304      	str	r3, [sp, #16]
 10243d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10243d8:	2b00      	cmp	r3, #0
 10243da:	f000 818e 	beq.w	10246fa <_dtoa_r+0x8ea>
 10243de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 10243e0:	2b00      	cmp	r3, #0
 10243e2:	dd05      	ble.n	10243f0 <_dtoa_r+0x5e0>
 10243e4:	4649      	mov	r1, r9
 10243e6:	461a      	mov	r2, r3
 10243e8:	4620      	mov	r0, r4
 10243ea:	f001 fcbf 	bl	1025d6c <__lshift>
 10243ee:	4681      	mov	r9, r0
 10243f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10243f2:	2b00      	cmp	r3, #0
 10243f4:	f040 8315 	bne.w	1024a22 <_dtoa_r+0xc12>
 10243f8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 10243fc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 1024400:	f10b 33ff 	add.w	r3, fp, #4294967295
 1024404:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 1024408:	443b      	add	r3, r7
 102440a:	9a00      	ldr	r2, [sp, #0]
 102440c:	465f      	mov	r7, fp
 102440e:	930b      	str	r3, [sp, #44]	; 0x2c
 1024410:	f002 0201 	and.w	r2, r2, #1
 1024414:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 1024418:	9208      	str	r2, [sp, #32]
 102441a:	9d02      	ldr	r5, [sp, #8]
 102441c:	4640      	mov	r0, r8
 102441e:	4629      	mov	r1, r5
 1024420:	f7ff fc52 	bl	1023cc8 <quorem>
 1024424:	4649      	mov	r1, r9
 1024426:	4683      	mov	fp, r0
 1024428:	4640      	mov	r0, r8
 102442a:	f001 fcfd 	bl	1025e28 <__mcmp>
 102442e:	4629      	mov	r1, r5
 1024430:	4652      	mov	r2, sl
 1024432:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 1024436:	9300      	str	r3, [sp, #0]
 1024438:	4606      	mov	r6, r0
 102443a:	4620      	mov	r0, r4
 102443c:	f001 fd12 	bl	1025e64 <__mdiff>
 1024440:	68c3      	ldr	r3, [r0, #12]
 1024442:	4605      	mov	r5, r0
 1024444:	4601      	mov	r1, r0
 1024446:	2b00      	cmp	r3, #0
 1024448:	f040 81e1 	bne.w	102480e <_dtoa_r+0x9fe>
 102444c:	4640      	mov	r0, r8
 102444e:	f001 fceb 	bl	1025e28 <__mcmp>
 1024452:	4629      	mov	r1, r5
 1024454:	900a      	str	r0, [sp, #40]	; 0x28
 1024456:	4620      	mov	r0, r4
 1024458:	f001 faa0 	bl	102599c <_Bfree>
 102445c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102445e:	9908      	ldr	r1, [sp, #32]
 1024460:	461a      	mov	r2, r3
 1024462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1024464:	431a      	orrs	r2, r3
 1024466:	430a      	orrs	r2, r1
 1024468:	f000 8321 	beq.w	1024aae <_dtoa_r+0xc9e>
 102446c:	2e00      	cmp	r6, #0
 102446e:	f107 0501 	add.w	r5, r7, #1
 1024472:	f2c0 82ae 	blt.w	10249d2 <_dtoa_r+0xbc2>
 1024476:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1024478:	4316      	orrs	r6, r2
 102447a:	9a08      	ldr	r2, [sp, #32]
 102447c:	4332      	orrs	r2, r6
 102447e:	f000 82a8 	beq.w	10249d2 <_dtoa_r+0xbc2>
 1024482:	2b00      	cmp	r3, #0
 1024484:	f300 82e8 	bgt.w	1024a58 <_dtoa_r+0xc48>
 1024488:	9b00      	ldr	r3, [sp, #0]
 102448a:	703b      	strb	r3, [r7, #0]
 102448c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 102448e:	42bb      	cmp	r3, r7
 1024490:	f000 82f0 	beq.w	1024a74 <_dtoa_r+0xc64>
 1024494:	4641      	mov	r1, r8
 1024496:	2300      	movs	r3, #0
 1024498:	220a      	movs	r2, #10
 102449a:	4620      	mov	r0, r4
 102449c:	f001 fa88 	bl	10259b0 <__multadd>
 10244a0:	45d1      	cmp	r9, sl
 10244a2:	4649      	mov	r1, r9
 10244a4:	f04f 0300 	mov.w	r3, #0
 10244a8:	f04f 020a 	mov.w	r2, #10
 10244ac:	4680      	mov	r8, r0
 10244ae:	4620      	mov	r0, r4
 10244b0:	f000 81b2 	beq.w	1024818 <_dtoa_r+0xa08>
 10244b4:	f001 fa7c 	bl	10259b0 <__multadd>
 10244b8:	4651      	mov	r1, sl
 10244ba:	2300      	movs	r3, #0
 10244bc:	220a      	movs	r2, #10
 10244be:	462f      	mov	r7, r5
 10244c0:	4681      	mov	r9, r0
 10244c2:	4620      	mov	r0, r4
 10244c4:	f001 fa74 	bl	10259b0 <__multadd>
 10244c8:	4682      	mov	sl, r0
 10244ca:	e7a6      	b.n	102441a <_dtoa_r+0x60a>
 10244cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10244ce:	4641      	mov	r1, r8
 10244d0:	4620      	mov	r0, r4
 10244d2:	f001 fbf9 	bl	1025cc8 <__pow5mult>
 10244d6:	4680      	mov	r8, r0
 10244d8:	e6f7      	b.n	10242ca <_dtoa_r+0x4ba>
 10244da:	f249 43f8 	movw	r3, #38136	; 0x94f8
 10244de:	f2c0 1306 	movt	r3, #262	; 0x106
 10244e2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 10244e6:	2f00      	cmp	r7, #0
 10244e8:	460a      	mov	r2, r1
 10244ea:	ed93 5b00 	vldr	d5, [r3]
 10244ee:	bfc8      	it	gt
 10244f0:	2200      	movgt	r2, #0
 10244f2:	9b08      	ldr	r3, [sp, #32]
 10244f4:	bfd8      	it	le
 10244f6:	2201      	movle	r2, #1
 10244f8:	ea12 73d3 	ands.w	r3, r2, r3, lsr #31
 10244fc:	f000 81ed 	beq.w	10248da <_dtoa_r+0xaca>
 1024500:	2f00      	cmp	r7, #0
 1024502:	f000 814a 	beq.w	102479a <_dtoa_r+0x98a>
 1024506:	2300      	movs	r3, #0
 1024508:	9302      	str	r3, [sp, #8]
 102450a:	4699      	mov	r9, r3
 102450c:	9b08      	ldr	r3, [sp, #32]
 102450e:	465e      	mov	r6, fp
 1024510:	ea6f 0a03 	mvn.w	sl, r3
 1024514:	e739      	b.n	102438a <_dtoa_r+0x57a>
 1024516:	2e00      	cmp	r6, #0
 1024518:	f04f 0301 	mov.w	r3, #1
 102451c:	930d      	str	r3, [sp, #52]	; 0x34
 102451e:	bfa4      	itt	ge
 1024520:	2300      	movge	r3, #0
 1024522:	9309      	strge	r3, [sp, #36]	; 0x24
 1024524:	f6bf ad2a 	bge.w	1023f7c <_dtoa_r+0x16c>
 1024528:	f1cb 0301 	rsb	r3, fp, #1
 102452c:	2600      	movs	r6, #0
 102452e:	9309      	str	r3, [sp, #36]	; 0x24
 1024530:	e524      	b.n	1023f7c <_dtoa_r+0x16c>
 1024532:	f24b 3634 	movw	r6, #45876	; 0xb334
 1024536:	f2c0 1606 	movt	r6, #262	; 0x106
 102453a:	4630      	mov	r0, r6
 102453c:	b013      	add	sp, #76	; 0x4c
 102453e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1024542:	9a00      	ldr	r2, [sp, #0]
 1024544:	f1c3 0320 	rsb	r3, r3, #32
 1024548:	fa02 f303 	lsl.w	r3, r2, r3
 102454c:	ee07 3a90 	vmov	s15, r3
 1024550:	e4c0      	b.n	1023ed4 <_dtoa_r+0xc4>
 1024552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1024554:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1024558:	9302      	str	r3, [sp, #8]
 102455a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 102455c:	930c      	str	r3, [sp, #48]	; 0x30
 102455e:	e696      	b.n	102428e <_dtoa_r+0x47e>
 1024560:	201c      	movs	r0, #28
 1024562:	e6d0      	b.n	1024306 <_dtoa_r+0x4f6>
 1024564:	f000 8115 	beq.w	1024792 <_dtoa_r+0x982>
 1024568:	9b04      	ldr	r3, [sp, #16]
 102456a:	f249 42f8 	movw	r2, #38136	; 0x94f8
 102456e:	f2c0 1206 	movt	r2, #262	; 0x106
 1024572:	ed9d 7b02 	vldr	d7, [sp, #8]
 1024576:	425b      	negs	r3, r3
 1024578:	f003 010f 	and.w	r1, r3, #15
 102457c:	111b      	asrs	r3, r3, #4
 102457e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 1024582:	ed92 5b00 	vldr	d5, [r2]
 1024586:	ee27 5b05 	vmul.f64	d5, d7, d5
 102458a:	f000 82ad 	beq.w	1024ae8 <_dtoa_r+0xcd8>
 102458e:	f249 52e8 	movw	r2, #38376	; 0x95e8
 1024592:	f2c0 1206 	movt	r2, #262	; 0x106
 1024596:	2000      	movs	r0, #0
 1024598:	2102      	movs	r1, #2
 102459a:	eeb0 7b45 	vmov.f64	d7, d5
 102459e:	f013 0f01 	tst.w	r3, #1
 10245a2:	d005      	beq.n	10245b0 <_dtoa_r+0x7a0>
 10245a4:	ed92 6b00 	vldr	d6, [r2]
 10245a8:	3101      	adds	r1, #1
 10245aa:	4648      	mov	r0, r9
 10245ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 10245b0:	105b      	asrs	r3, r3, #1
 10245b2:	f102 0208 	add.w	r2, r2, #8
 10245b6:	d1f2      	bne.n	102459e <_dtoa_r+0x78e>
 10245b8:	2800      	cmp	r0, #0
 10245ba:	bf08      	it	eq
 10245bc:	eeb0 7b45 	vmoveq.f64	d7, d5
 10245c0:	e583      	b.n	10240ca <_dtoa_r+0x2ba>
 10245c2:	4601      	mov	r1, r0
 10245c4:	462a      	mov	r2, r5
 10245c6:	4620      	mov	r0, r4
 10245c8:	f001 fb7e 	bl	1025cc8 <__pow5mult>
 10245cc:	f1ba 0f01 	cmp.w	sl, #1
 10245d0:	9002      	str	r0, [sp, #8]
 10245d2:	f340 80f1 	ble.w	10247b8 <_dtoa_r+0x9a8>
 10245d6:	2300      	movs	r3, #0
 10245d8:	930b      	str	r3, [sp, #44]	; 0x2c
 10245da:	9a02      	ldr	r2, [sp, #8]
 10245dc:	6913      	ldr	r3, [r2, #16]
 10245de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 10245e2:	6918      	ldr	r0, [r3, #16]
 10245e4:	f001 fa78 	bl	1025ad8 <__hi0bits>
 10245e8:	f1c0 0020 	rsb	r0, r0, #32
 10245ec:	e67f      	b.n	10242ee <_dtoa_r+0x4de>
 10245ee:	9902      	ldr	r1, [sp, #8]
 10245f0:	4640      	mov	r0, r8
 10245f2:	f001 fc19 	bl	1025e28 <__mcmp>
 10245f6:	2800      	cmp	r0, #0
 10245f8:	f6bf aea6 	bge.w	1024348 <_dtoa_r+0x538>
 10245fc:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 10245fe:	2300      	movs	r3, #0
 1024600:	4641      	mov	r1, r8
 1024602:	220a      	movs	r2, #10
 1024604:	4620      	mov	r0, r4
 1024606:	429e      	cmp	r6, r3
 1024608:	bfcc      	ite	gt
 102460a:	2500      	movgt	r5, #0
 102460c:	f005 0501 	andle.w	r5, r5, #1
 1024610:	f001 f9ce 	bl	10259b0 <__multadd>
 1024614:	9b04      	ldr	r3, [sp, #16]
 1024616:	1e5e      	subs	r6, r3, #1
 1024618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 102461a:	4680      	mov	r8, r0
 102461c:	2b00      	cmp	r3, #0
 102461e:	f040 8252 	bne.w	1024ac6 <_dtoa_r+0xcb6>
 1024622:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 1024624:	2d00      	cmp	r5, #0
 1024626:	d068      	beq.n	10246fa <_dtoa_r+0x8ea>
 1024628:	9604      	str	r6, [sp, #16]
 102462a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 102462c:	e693      	b.n	1024356 <_dtoa_r+0x546>
 102462e:	ed9d 5b00 	vldr	d5, [sp]
 1024632:	2102      	movs	r1, #2
 1024634:	e537      	b.n	10240a6 <_dtoa_r+0x296>
 1024636:	2301      	movs	r3, #1
 1024638:	930a      	str	r3, [sp, #40]	; 0x28
 102463a:	9b08      	ldr	r3, [sp, #32]
 102463c:	2b00      	cmp	r3, #0
 102463e:	f340 80f1 	ble.w	1024824 <_dtoa_r+0xa14>
 1024642:	461f      	mov	r7, r3
 1024644:	461a      	mov	r2, r3
 1024646:	930e      	str	r3, [sp, #56]	; 0x38
 1024648:	2f0e      	cmp	r7, #14
 102464a:	bf8c      	ite	hi
 102464c:	f04f 0900 	movhi.w	r9, #0
 1024650:	f009 0901 	andls.w	r9, r9, #1
 1024654:	2a17      	cmp	r2, #23
 1024656:	f04f 0100 	mov.w	r1, #0
 102465a:	6461      	str	r1, [r4, #68]	; 0x44
 102465c:	f77f acfb 	ble.w	1024056 <_dtoa_r+0x246>
 1024660:	2304      	movs	r3, #4
 1024662:	005b      	lsls	r3, r3, #1
 1024664:	3101      	adds	r1, #1
 1024666:	f103 0014 	add.w	r0, r3, #20
 102466a:	4290      	cmp	r0, r2
 102466c:	d9f9      	bls.n	1024662 <_dtoa_r+0x852>
 102466e:	6461      	str	r1, [r4, #68]	; 0x44
 1024670:	e4f1      	b.n	1024056 <_dtoa_r+0x246>
 1024672:	2301      	movs	r3, #1
 1024674:	930a      	str	r3, [sp, #40]	; 0x28
 1024676:	9a04      	ldr	r2, [sp, #16]
 1024678:	9b08      	ldr	r3, [sp, #32]
 102467a:	4413      	add	r3, r2
 102467c:	930e      	str	r3, [sp, #56]	; 0x38
 102467e:	1c5f      	adds	r7, r3, #1
 1024680:	2f01      	cmp	r7, #1
 1024682:	463a      	mov	r2, r7
 1024684:	bfb8      	it	lt
 1024686:	2201      	movlt	r2, #1
 1024688:	e7de      	b.n	1024648 <_dtoa_r+0x838>
 102468a:	2300      	movs	r3, #0
 102468c:	930a      	str	r3, [sp, #40]	; 0x28
 102468e:	e7f2      	b.n	1024676 <_dtoa_r+0x866>
 1024690:	2300      	movs	r3, #0
 1024692:	930a      	str	r3, [sp, #40]	; 0x28
 1024694:	e7d1      	b.n	102463a <_dtoa_r+0x82a>
 1024696:	2a01      	cmp	r2, #1
 1024698:	ee25 3b03 	vmul.f64	d3, d5, d3
 102469c:	f88b 1000 	strb.w	r1, [fp]
 10246a0:	d011      	beq.n	10246c6 <_dtoa_r+0x8b6>
 10246a2:	445a      	add	r2, fp
 10246a4:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 10246a8:	ee27 6b04 	vmul.f64	d6, d7, d4
 10246ac:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 10246b0:	ee17 1a90 	vmov	r1, s15
 10246b4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 10246b8:	ee36 7b45 	vsub.f64	d7, d6, d5
 10246bc:	3130      	adds	r1, #48	; 0x30
 10246be:	f803 1b01 	strb.w	r1, [r3], #1
 10246c2:	4293      	cmp	r3, r2
 10246c4:	d1f0      	bne.n	10246a8 <_dtoa_r+0x898>
 10246c6:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 10246ca:	ee33 5b06 	vadd.f64	d5, d3, d6
 10246ce:	eeb4 5bc7 	vcmpe.f64	d5, d7
 10246d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10246d6:	f100 819d 	bmi.w	1024a14 <_dtoa_r+0xc04>
 10246da:	ee36 6b43 	vsub.f64	d6, d6, d3
 10246de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 10246e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10246e6:	f77f ad9d 	ble.w	1024224 <_dtoa_r+0x414>
 10246ea:	e000      	b.n	10246ee <_dtoa_r+0x8de>
 10246ec:	460b      	mov	r3, r1
 10246ee:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 10246f2:	1e59      	subs	r1, r3, #1
 10246f4:	2a30      	cmp	r2, #48	; 0x30
 10246f6:	d0f9      	beq.n	10246ec <_dtoa_r+0x8dc>
 10246f8:	e56b      	b.n	10241d2 <_dtoa_r+0x3c2>
 10246fa:	465d      	mov	r5, fp
 10246fc:	2601      	movs	r6, #1
 10246fe:	f8dd a008 	ldr.w	sl, [sp, #8]
 1024702:	e002      	b.n	102470a <_dtoa_r+0x8fa>
 1024704:	f001 f954 	bl	10259b0 <__multadd>
 1024708:	4680      	mov	r8, r0
 102470a:	4651      	mov	r1, sl
 102470c:	4640      	mov	r0, r8
 102470e:	f7ff fadb 	bl	1023cc8 <quorem>
 1024712:	42be      	cmp	r6, r7
 1024714:	f04f 0300 	mov.w	r3, #0
 1024718:	f04f 020a 	mov.w	r2, #10
 102471c:	4641      	mov	r1, r8
 102471e:	f106 0601 	add.w	r6, r6, #1
 1024722:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 1024726:	4620      	mov	r0, r4
 1024728:	f805 cb01 	strb.w	ip, [r5], #1
 102472c:	dbea      	blt.n	1024704 <_dtoa_r+0x8f4>
 102472e:	2600      	movs	r6, #0
 1024730:	f8cd c000 	str.w	ip, [sp]
 1024734:	4641      	mov	r1, r8
 1024736:	2201      	movs	r2, #1
 1024738:	4620      	mov	r0, r4
 102473a:	f001 fb17 	bl	1025d6c <__lshift>
 102473e:	9902      	ldr	r1, [sp, #8]
 1024740:	4680      	mov	r8, r0
 1024742:	f001 fb71 	bl	1025e28 <__mcmp>
 1024746:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 102474a:	2800      	cmp	r0, #0
 102474c:	f340 8118 	ble.w	1024980 <_dtoa_r+0xb70>
 1024750:	1e6b      	subs	r3, r5, #1
 1024752:	e004      	b.n	102475e <_dtoa_r+0x94e>
 1024754:	459b      	cmp	fp, r3
 1024756:	f000 8124 	beq.w	10249a2 <_dtoa_r+0xb92>
 102475a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 102475e:	2a39      	cmp	r2, #57	; 0x39
 1024760:	f103 0501 	add.w	r5, r3, #1
 1024764:	d0f6      	beq.n	1024754 <_dtoa_r+0x944>
 1024766:	3201      	adds	r2, #1
 1024768:	701a      	strb	r2, [r3, #0]
 102476a:	9902      	ldr	r1, [sp, #8]
 102476c:	4620      	mov	r0, r4
 102476e:	f001 f915 	bl	102599c <_Bfree>
 1024772:	f1b9 0f00 	cmp.w	r9, #0
 1024776:	f000 8111 	beq.w	102499c <_dtoa_r+0xb8c>
 102477a:	2e00      	cmp	r6, #0
 102477c:	bf18      	it	ne
 102477e:	454e      	cmpne	r6, r9
 1024780:	f000 81b7 	beq.w	1024af2 <_dtoa_r+0xce2>
 1024784:	4631      	mov	r1, r6
 1024786:	4620      	mov	r0, r4
 1024788:	465e      	mov	r6, fp
 102478a:	f001 f907 	bl	102599c <_Bfree>
 102478e:	46ab      	mov	fp, r5
 1024790:	e605      	b.n	102439e <_dtoa_r+0x58e>
 1024792:	ed9d 7b00 	vldr	d7, [sp]
 1024796:	2102      	movs	r1, #2
 1024798:	e497      	b.n	10240ca <_dtoa_r+0x2ba>
 102479a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 102479e:	9702      	str	r7, [sp, #8]
 10247a0:	46b9      	mov	r9, r7
 10247a2:	ee25 5b07 	vmul.f64	d5, d5, d7
 10247a6:	ed9d 7b00 	vldr	d7, [sp]
 10247aa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 10247ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10247b2:	f6bf aeab 	bge.w	102450c <_dtoa_r+0x6fc>
 10247b6:	e5df      	b.n	1024378 <_dtoa_r+0x568>
 10247b8:	e9dd 1200 	ldrd	r1, r2, [sp]
 10247bc:	2900      	cmp	r1, #0
 10247be:	f47f af0a 	bne.w	10245d6 <_dtoa_r+0x7c6>
 10247c2:	f3c2 0313 	ubfx	r3, r2, #0, #20
 10247c6:	2b00      	cmp	r3, #0
 10247c8:	f040 8196 	bne.w	1024af8 <_dtoa_r+0xce8>
 10247cc:	2300      	movs	r3, #0
 10247ce:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 10247d2:	4013      	ands	r3, r2
 10247d4:	2b00      	cmp	r3, #0
 10247d6:	f000 8152 	beq.w	1024a7e <_dtoa_r+0xc6e>
 10247da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10247dc:	3601      	adds	r6, #1
 10247de:	3301      	adds	r3, #1
 10247e0:	9309      	str	r3, [sp, #36]	; 0x24
 10247e2:	2301      	movs	r3, #1
 10247e4:	930b      	str	r3, [sp, #44]	; 0x2c
 10247e6:	e57e      	b.n	10242e6 <_dtoa_r+0x4d6>
 10247e8:	461a      	mov	r2, r3
 10247ea:	4649      	mov	r1, r9
 10247ec:	4620      	mov	r0, r4
 10247ee:	f001 fa6b 	bl	1025cc8 <__pow5mult>
 10247f2:	4642      	mov	r2, r8
 10247f4:	4601      	mov	r1, r0
 10247f6:	4681      	mov	r9, r0
 10247f8:	4620      	mov	r0, r4
 10247fa:	f001 f9c5 	bl	1025b88 <__multiply>
 10247fe:	4641      	mov	r1, r8
 1024800:	900f      	str	r0, [sp, #60]	; 0x3c
 1024802:	4620      	mov	r0, r4
 1024804:	f001 f8ca 	bl	102599c <_Bfree>
 1024808:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 102480a:	4698      	mov	r8, r3
 102480c:	e558      	b.n	10242c0 <_dtoa_r+0x4b0>
 102480e:	4620      	mov	r0, r4
 1024810:	f001 f8c4 	bl	102599c <_Bfree>
 1024814:	2301      	movs	r3, #1
 1024816:	e629      	b.n	102446c <_dtoa_r+0x65c>
 1024818:	f001 f8ca 	bl	10259b0 <__multadd>
 102481c:	462f      	mov	r7, r5
 102481e:	4681      	mov	r9, r0
 1024820:	4682      	mov	sl, r0
 1024822:	e5fa      	b.n	102441a <_dtoa_r+0x60a>
 1024824:	2301      	movs	r3, #1
 1024826:	9308      	str	r3, [sp, #32]
 1024828:	461f      	mov	r7, r3
 102482a:	e411      	b.n	1024050 <_dtoa_r+0x240>
 102482c:	e9dd 1200 	ldrd	r1, r2, [sp]
 1024830:	2900      	cmp	r1, #0
 1024832:	f47f ad56 	bne.w	10242e2 <_dtoa_r+0x4d2>
 1024836:	f3c2 0313 	ubfx	r3, r2, #0, #20
 102483a:	2b00      	cmp	r3, #0
 102483c:	d0c6      	beq.n	10247cc <_dtoa_r+0x9bc>
 102483e:	9b00      	ldr	r3, [sp, #0]
 1024840:	930b      	str	r3, [sp, #44]	; 0x2c
 1024842:	e550      	b.n	10242e6 <_dtoa_r+0x4d6>
 1024844:	2f00      	cmp	r7, #0
 1024846:	f43f acca 	beq.w	10241de <_dtoa_r+0x3ce>
 102484a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 102484c:	2a00      	cmp	r2, #0
 102484e:	f77f ace9 	ble.w	1024224 <_dtoa_r+0x414>
 1024852:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 1024856:	3101      	adds	r1, #1
 1024858:	9b04      	ldr	r3, [sp, #16]
 102485a:	f103 3eff 	add.w	lr, r3, #4294967295
 102485e:	ee27 7b06 	vmul.f64	d7, d7, d6
 1024862:	ee06 1a90 	vmov	s13, r1
 1024866:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 102486a:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 102486e:	ee06 5b07 	vmla.f64	d5, d6, d7
 1024872:	ed8d 5b00 	vstr	d5, [sp]
 1024876:	9b01      	ldr	r3, [sp, #4]
 1024878:	e9dd 0100 	ldrd	r0, r1, [sp]
 102487c:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 1024880:	e441      	b.n	1024106 <_dtoa_r+0x2f6>
 1024882:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 1024884:	2a00      	cmp	r2, #0
 1024886:	f000 8099 	beq.w	10249bc <_dtoa_r+0xbac>
 102488a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102488c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 1024890:	441e      	add	r6, r3
 1024892:	18d3      	adds	r3, r2, r3
 1024894:	9309      	str	r3, [sp, #36]	; 0x24
 1024896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1024898:	920c      	str	r2, [sp, #48]	; 0x30
 102489a:	9302      	str	r3, [sp, #8]
 102489c:	e4f2      	b.n	1024284 <_dtoa_r+0x474>
 102489e:	2300      	movs	r3, #0
 10248a0:	9302      	str	r3, [sp, #8]
 10248a2:	4699      	mov	r9, r3
 10248a4:	e568      	b.n	1024378 <_dtoa_r+0x568>
 10248a6:	2100      	movs	r1, #0
 10248a8:	4620      	mov	r0, r4
 10248aa:	6461      	str	r1, [r4, #68]	; 0x44
 10248ac:	f001 f850 	bl	1025950 <_Balloc>
 10248b0:	9a04      	ldr	r2, [sp, #16]
 10248b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10248b4:	2a0e      	cmp	r2, #14
 10248b6:	4683      	mov	fp, r0
 10248b8:	6420      	str	r0, [r4, #64]	; 0x40
 10248ba:	f300 8126 	bgt.w	1024b0a <_dtoa_r+0xcfa>
 10248be:	2b00      	cmp	r3, #0
 10248c0:	f2c0 8123 	blt.w	1024b0a <_dtoa_r+0xcfa>
 10248c4:	9a04      	ldr	r2, [sp, #16]
 10248c6:	f249 43f8 	movw	r3, #38136	; 0x94f8
 10248ca:	f2c0 1306 	movt	r3, #262	; 0x106
 10248ce:	f04f 37ff 	mov.w	r7, #4294967295
 10248d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 10248d6:	ed93 5b00 	vldr	d5, [r3]
 10248da:	9a04      	ldr	r2, [sp, #16]
 10248dc:	2f01      	cmp	r7, #1
 10248de:	465b      	mov	r3, fp
 10248e0:	ed9d 7b00 	vldr	d7, [sp]
 10248e4:	f102 0201 	add.w	r2, r2, #1
 10248e8:	9204      	str	r2, [sp, #16]
 10248ea:	ee87 6b05 	vdiv.f64	d6, d7, d5
 10248ee:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 10248f2:	ee16 2a10 	vmov	r2, s12
 10248f6:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 10248fa:	ee04 7b45 	vmls.f64	d7, d4, d5
 10248fe:	f102 0230 	add.w	r2, r2, #48	; 0x30
 1024902:	f803 2b01 	strb.w	r2, [r3], #1
 1024906:	d022      	beq.n	102494e <_dtoa_r+0xb3e>
 1024908:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 102490c:	ee27 7b03 	vmul.f64	d7, d7, d3
 1024910:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1024914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024918:	d079      	beq.n	1024a0e <_dtoa_r+0xbfe>
 102491a:	2201      	movs	r2, #1
 102491c:	e006      	b.n	102492c <_dtoa_r+0xb1c>
 102491e:	ee27 7b03 	vmul.f64	d7, d7, d3
 1024922:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1024926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 102492a:	d070      	beq.n	1024a0e <_dtoa_r+0xbfe>
 102492c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 1024930:	3201      	adds	r2, #1
 1024932:	42ba      	cmp	r2, r7
 1024934:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 1024938:	ee16 1a10 	vmov	r1, s12
 102493c:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 1024940:	ee04 7b45 	vmls.f64	d7, d4, d5
 1024944:	f101 0130 	add.w	r1, r1, #48	; 0x30
 1024948:	f803 1b01 	strb.w	r1, [r3], #1
 102494c:	d1e7      	bne.n	102491e <_dtoa_r+0xb0e>
 102494e:	ee37 7b07 	vadd.f64	d7, d7, d7
 1024952:	eeb4 7bc5 	vcmpe.f64	d7, d5
 1024956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 102495a:	f340 8098 	ble.w	1024a8e <_dtoa_r+0xc7e>
 102495e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 1024962:	465e      	mov	r6, fp
 1024964:	3b01      	subs	r3, #1
 1024966:	e003      	b.n	1024970 <_dtoa_r+0xb60>
 1024968:	429e      	cmp	r6, r3
 102496a:	d021      	beq.n	10249b0 <_dtoa_r+0xba0>
 102496c:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 1024970:	2939      	cmp	r1, #57	; 0x39
 1024972:	f103 0b01 	add.w	fp, r3, #1
 1024976:	d0f7      	beq.n	1024968 <_dtoa_r+0xb58>
 1024978:	1c4a      	adds	r2, r1, #1
 102497a:	b2d2      	uxtb	r2, r2
 102497c:	701a      	strb	r2, [r3, #0]
 102497e:	e512      	b.n	10243a6 <_dtoa_r+0x596>
 1024980:	d103      	bne.n	102498a <_dtoa_r+0xb7a>
 1024982:	9b00      	ldr	r3, [sp, #0]
 1024984:	07db      	lsls	r3, r3, #31
 1024986:	f53f aee3 	bmi.w	1024750 <_dtoa_r+0x940>
 102498a:	1e6b      	subs	r3, r5, #1
 102498c:	e001      	b.n	1024992 <_dtoa_r+0xb82>
 102498e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 1024992:	2a30      	cmp	r2, #48	; 0x30
 1024994:	f103 0501 	add.w	r5, r3, #1
 1024998:	d0f9      	beq.n	102498e <_dtoa_r+0xb7e>
 102499a:	e6e6      	b.n	102476a <_dtoa_r+0x95a>
 102499c:	465e      	mov	r6, fp
 102499e:	46ab      	mov	fp, r5
 10249a0:	e501      	b.n	10243a6 <_dtoa_r+0x596>
 10249a2:	9b04      	ldr	r3, [sp, #16]
 10249a4:	3301      	adds	r3, #1
 10249a6:	9304      	str	r3, [sp, #16]
 10249a8:	2331      	movs	r3, #49	; 0x31
 10249aa:	f88b 3000 	strb.w	r3, [fp]
 10249ae:	e6dc      	b.n	102476a <_dtoa_r+0x95a>
 10249b0:	9a04      	ldr	r2, [sp, #16]
 10249b2:	3201      	adds	r2, #1
 10249b4:	9204      	str	r2, [sp, #16]
 10249b6:	2231      	movs	r2, #49	; 0x31
 10249b8:	701a      	strb	r2, [r3, #0]
 10249ba:	e4f4      	b.n	10243a6 <_dtoa_r+0x596>
 10249bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10249be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10249c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10249c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 10249c6:	920c      	str	r2, [sp, #48]	; 0x30
 10249c8:	441e      	add	r6, r3
 10249ca:	18d3      	adds	r3, r2, r3
 10249cc:	9102      	str	r1, [sp, #8]
 10249ce:	9309      	str	r3, [sp, #36]	; 0x24
 10249d0:	e458      	b.n	1024284 <_dtoa_r+0x474>
 10249d2:	2b00      	cmp	r3, #0
 10249d4:	465e      	mov	r6, fp
 10249d6:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 10249da:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 10249de:	dd10      	ble.n	1024a02 <_dtoa_r+0xbf2>
 10249e0:	4641      	mov	r1, r8
 10249e2:	2201      	movs	r2, #1
 10249e4:	4620      	mov	r0, r4
 10249e6:	f001 f9c1 	bl	1025d6c <__lshift>
 10249ea:	9902      	ldr	r1, [sp, #8]
 10249ec:	4680      	mov	r8, r0
 10249ee:	f001 fa1b 	bl	1025e28 <__mcmp>
 10249f2:	2800      	cmp	r0, #0
 10249f4:	dd73      	ble.n	1024ade <_dtoa_r+0xcce>
 10249f6:	9b00      	ldr	r3, [sp, #0]
 10249f8:	2b39      	cmp	r3, #57	; 0x39
 10249fa:	d042      	beq.n	1024a82 <_dtoa_r+0xc72>
 10249fc:	4633      	mov	r3, r6
 10249fe:	3331      	adds	r3, #49	; 0x31
 1024a00:	9300      	str	r3, [sp, #0]
 1024a02:	9b00      	ldr	r3, [sp, #0]
 1024a04:	464e      	mov	r6, r9
 1024a06:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1024a0a:	703b      	strb	r3, [r7, #0]
 1024a0c:	e6ad      	b.n	102476a <_dtoa_r+0x95a>
 1024a0e:	465e      	mov	r6, fp
 1024a10:	469b      	mov	fp, r3
 1024a12:	e4c8      	b.n	10243a6 <_dtoa_r+0x596>
 1024a14:	f10e 0201 	add.w	r2, lr, #1
 1024a18:	465e      	mov	r6, fp
 1024a1a:	9204      	str	r2, [sp, #16]
 1024a1c:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 1024a20:	e7a0      	b.n	1024964 <_dtoa_r+0xb54>
 1024a22:	f8d9 1004 	ldr.w	r1, [r9, #4]
 1024a26:	4620      	mov	r0, r4
 1024a28:	f000 ff92 	bl	1025950 <_Balloc>
 1024a2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 1024a30:	f109 010c 	add.w	r1, r9, #12
 1024a34:	3302      	adds	r3, #2
 1024a36:	009a      	lsls	r2, r3, #2
 1024a38:	4605      	mov	r5, r0
 1024a3a:	300c      	adds	r0, #12
 1024a3c:	f7f9 ee60 	blx	101e700 <memcpy>
 1024a40:	4629      	mov	r1, r5
 1024a42:	2201      	movs	r2, #1
 1024a44:	4620      	mov	r0, r4
 1024a46:	f001 f991 	bl	1025d6c <__lshift>
 1024a4a:	900a      	str	r0, [sp, #40]	; 0x28
 1024a4c:	e4d6      	b.n	10243fc <_dtoa_r+0x5ec>
 1024a4e:	f10e 0201 	add.w	r2, lr, #1
 1024a52:	465e      	mov	r6, fp
 1024a54:	9204      	str	r2, [sp, #16]
 1024a56:	e785      	b.n	1024964 <_dtoa_r+0xb54>
 1024a58:	9b00      	ldr	r3, [sp, #0]
 1024a5a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1024a5e:	2b39      	cmp	r3, #57	; 0x39
 1024a60:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 1024a64:	d00d      	beq.n	1024a82 <_dtoa_r+0xc72>
 1024a66:	9b00      	ldr	r3, [sp, #0]
 1024a68:	464e      	mov	r6, r9
 1024a6a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1024a6e:	3301      	adds	r3, #1
 1024a70:	703b      	strb	r3, [r7, #0]
 1024a72:	e67a      	b.n	102476a <_dtoa_r+0x95a>
 1024a74:	464e      	mov	r6, r9
 1024a76:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1024a7a:	46d1      	mov	r9, sl
 1024a7c:	e65a      	b.n	1024734 <_dtoa_r+0x924>
 1024a7e:	930b      	str	r3, [sp, #44]	; 0x2c
 1024a80:	e431      	b.n	10242e6 <_dtoa_r+0x4d6>
 1024a82:	2239      	movs	r2, #57	; 0x39
 1024a84:	464e      	mov	r6, r9
 1024a86:	703a      	strb	r2, [r7, #0]
 1024a88:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1024a8c:	e660      	b.n	1024750 <_dtoa_r+0x940>
 1024a8e:	eeb4 7b45 	vcmp.f64	d7, d5
 1024a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1024a96:	d1ba      	bne.n	1024a0e <_dtoa_r+0xbfe>
 1024a98:	ee16 2a10 	vmov	r2, s12
 1024a9c:	465e      	mov	r6, fp
 1024a9e:	07d1      	lsls	r1, r2, #31
 1024aa0:	bf48      	it	mi
 1024aa2:	f813 1c01 	ldrbmi.w	r1, [r3, #-1]
 1024aa6:	f53f af5d 	bmi.w	1024964 <_dtoa_r+0xb54>
 1024aaa:	469b      	mov	fp, r3
 1024aac:	e47b      	b.n	10243a6 <_dtoa_r+0x596>
 1024aae:	9a00      	ldr	r2, [sp, #0]
 1024ab0:	465b      	mov	r3, fp
 1024ab2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 1024ab6:	1c7d      	adds	r5, r7, #1
 1024ab8:	2a39      	cmp	r2, #57	; 0x39
 1024aba:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1024abe:	d0e0      	beq.n	1024a82 <_dtoa_r+0xc72>
 1024ac0:	2e00      	cmp	r6, #0
 1024ac2:	dc9c      	bgt.n	10249fe <_dtoa_r+0xbee>
 1024ac4:	e79d      	b.n	1024a02 <_dtoa_r+0xbf2>
 1024ac6:	4649      	mov	r1, r9
 1024ac8:	2300      	movs	r3, #0
 1024aca:	220a      	movs	r2, #10
 1024acc:	4620      	mov	r0, r4
 1024ace:	f000 ff6f 	bl	10259b0 <__multadd>
 1024ad2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 1024ad4:	4681      	mov	r9, r0
 1024ad6:	2d00      	cmp	r5, #0
 1024ad8:	f43f ac81 	beq.w	10243de <_dtoa_r+0x5ce>
 1024adc:	e5a4      	b.n	1024628 <_dtoa_r+0x818>
 1024ade:	d190      	bne.n	1024a02 <_dtoa_r+0xbf2>
 1024ae0:	9b00      	ldr	r3, [sp, #0]
 1024ae2:	07da      	lsls	r2, r3, #31
 1024ae4:	d58d      	bpl.n	1024a02 <_dtoa_r+0xbf2>
 1024ae6:	e786      	b.n	10249f6 <_dtoa_r+0xbe6>
 1024ae8:	eeb0 7b45 	vmov.f64	d7, d5
 1024aec:	2102      	movs	r1, #2
 1024aee:	f7ff baec 	b.w	10240ca <_dtoa_r+0x2ba>
 1024af2:	465e      	mov	r6, fp
 1024af4:	46ab      	mov	fp, r5
 1024af6:	e452      	b.n	102439e <_dtoa_r+0x58e>
 1024af8:	9b00      	ldr	r3, [sp, #0]
 1024afa:	930b      	str	r3, [sp, #44]	; 0x2c
 1024afc:	e56d      	b.n	10245da <_dtoa_r+0x7ca>
 1024afe:	f43f ac09 	beq.w	1024314 <_dtoa_r+0x504>
 1024b02:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 1024b06:	f7ff bbfe 	b.w	1024306 <_dtoa_r+0x4f6>
 1024b0a:	2200      	movs	r2, #0
 1024b0c:	f04f 37ff 	mov.w	r7, #4294967295
 1024b10:	9208      	str	r2, [sp, #32]
 1024b12:	2201      	movs	r2, #1
 1024b14:	970e      	str	r7, [sp, #56]	; 0x38
 1024b16:	920a      	str	r2, [sp, #40]	; 0x28
 1024b18:	f7ff bb99 	b.w	102424e <_dtoa_r+0x43e>

01024b1c <__sflush_r>:
 1024b1c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 1024b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1024b24:	460c      	mov	r4, r1
 1024b26:	b29a      	uxth	r2, r3
 1024b28:	4680      	mov	r8, r0
 1024b2a:	0711      	lsls	r1, r2, #28
 1024b2c:	d446      	bmi.n	1024bbc <__sflush_r+0xa0>
 1024b2e:	6862      	ldr	r2, [r4, #4]
 1024b30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 1024b34:	81a3      	strh	r3, [r4, #12]
 1024b36:	2a00      	cmp	r2, #0
 1024b38:	dd5b      	ble.n	1024bf2 <__sflush_r+0xd6>
 1024b3a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 1024b3c:	2d00      	cmp	r5, #0
 1024b3e:	d055      	beq.n	1024bec <__sflush_r+0xd0>
 1024b40:	b29b      	uxth	r3, r3
 1024b42:	2200      	movs	r2, #0
 1024b44:	f413 5780 	ands.w	r7, r3, #4096	; 0x1000
 1024b48:	f8d8 6000 	ldr.w	r6, [r8]
 1024b4c:	69e1      	ldr	r1, [r4, #28]
 1024b4e:	f8c8 2000 	str.w	r2, [r8]
 1024b52:	bf18      	it	ne
 1024b54:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 1024b56:	d109      	bne.n	1024b6c <__sflush_r+0x50>
 1024b58:	2301      	movs	r3, #1
 1024b5a:	463a      	mov	r2, r7
 1024b5c:	4640      	mov	r0, r8
 1024b5e:	47a8      	blx	r5
 1024b60:	1c43      	adds	r3, r0, #1
 1024b62:	4602      	mov	r2, r0
 1024b64:	d049      	beq.n	1024bfa <__sflush_r+0xde>
 1024b66:	89a3      	ldrh	r3, [r4, #12]
 1024b68:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 1024b6a:	69e1      	ldr	r1, [r4, #28]
 1024b6c:	075f      	lsls	r7, r3, #29
 1024b6e:	d505      	bpl.n	1024b7c <__sflush_r+0x60>
 1024b70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 1024b72:	6860      	ldr	r0, [r4, #4]
 1024b74:	1a12      	subs	r2, r2, r0
 1024b76:	b10b      	cbz	r3, 1024b7c <__sflush_r+0x60>
 1024b78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 1024b7a:	1ad2      	subs	r2, r2, r3
 1024b7c:	2300      	movs	r3, #0
 1024b7e:	4640      	mov	r0, r8
 1024b80:	47a8      	blx	r5
 1024b82:	1c45      	adds	r5, r0, #1
 1024b84:	d04d      	beq.n	1024c22 <__sflush_r+0x106>
 1024b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1024b8a:	2100      	movs	r1, #0
 1024b8c:	6922      	ldr	r2, [r4, #16]
 1024b8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 1024b92:	6061      	str	r1, [r4, #4]
 1024b94:	81a3      	strh	r3, [r4, #12]
 1024b96:	6022      	str	r2, [r4, #0]
 1024b98:	04da      	lsls	r2, r3, #19
 1024b9a:	d500      	bpl.n	1024b9e <__sflush_r+0x82>
 1024b9c:	6520      	str	r0, [r4, #80]	; 0x50
 1024b9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 1024ba0:	f8c8 6000 	str.w	r6, [r8]
 1024ba4:	b311      	cbz	r1, 1024bec <__sflush_r+0xd0>
 1024ba6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 1024baa:	4299      	cmp	r1, r3
 1024bac:	d002      	beq.n	1024bb4 <__sflush_r+0x98>
 1024bae:	4640      	mov	r0, r8
 1024bb0:	f000 fa0c 	bl	1024fcc <_free_r>
 1024bb4:	2000      	movs	r0, #0
 1024bb6:	6320      	str	r0, [r4, #48]	; 0x30
 1024bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1024bbc:	6926      	ldr	r6, [r4, #16]
 1024bbe:	b1ae      	cbz	r6, 1024bec <__sflush_r+0xd0>
 1024bc0:	0791      	lsls	r1, r2, #30
 1024bc2:	6825      	ldr	r5, [r4, #0]
 1024bc4:	6026      	str	r6, [r4, #0]
 1024bc6:	bf0c      	ite	eq
 1024bc8:	6963      	ldreq	r3, [r4, #20]
 1024bca:	2300      	movne	r3, #0
 1024bcc:	1bad      	subs	r5, r5, r6
 1024bce:	60a3      	str	r3, [r4, #8]
 1024bd0:	e00a      	b.n	1024be8 <__sflush_r+0xcc>
 1024bd2:	462b      	mov	r3, r5
 1024bd4:	4632      	mov	r2, r6
 1024bd6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 1024bd8:	4640      	mov	r0, r8
 1024bda:	69e1      	ldr	r1, [r4, #28]
 1024bdc:	47b8      	blx	r7
 1024bde:	2800      	cmp	r0, #0
 1024be0:	eba5 0500 	sub.w	r5, r5, r0
 1024be4:	4406      	add	r6, r0
 1024be6:	dd14      	ble.n	1024c12 <__sflush_r+0xf6>
 1024be8:	2d00      	cmp	r5, #0
 1024bea:	dcf2      	bgt.n	1024bd2 <__sflush_r+0xb6>
 1024bec:	2000      	movs	r0, #0
 1024bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1024bf2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 1024bf4:	2a00      	cmp	r2, #0
 1024bf6:	dca0      	bgt.n	1024b3a <__sflush_r+0x1e>
 1024bf8:	e7f8      	b.n	1024bec <__sflush_r+0xd0>
 1024bfa:	f8d8 3000 	ldr.w	r3, [r8]
 1024bfe:	2b00      	cmp	r3, #0
 1024c00:	d0b1      	beq.n	1024b66 <__sflush_r+0x4a>
 1024c02:	2b16      	cmp	r3, #22
 1024c04:	bf18      	it	ne
 1024c06:	2b1d      	cmpne	r3, #29
 1024c08:	bf04      	itt	eq
 1024c0a:	f8c8 6000 	streq.w	r6, [r8]
 1024c0e:	4638      	moveq	r0, r7
 1024c10:	d0ed      	beq.n	1024bee <__sflush_r+0xd2>
 1024c12:	89a3      	ldrh	r3, [r4, #12]
 1024c14:	f04f 30ff 	mov.w	r0, #4294967295
 1024c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1024c1c:	81a3      	strh	r3, [r4, #12]
 1024c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1024c22:	f8d8 5000 	ldr.w	r5, [r8]
 1024c26:	2d1d      	cmp	r5, #29
 1024c28:	bf88      	it	hi
 1024c2a:	f9b4 200c 	ldrshhi.w	r2, [r4, #12]
 1024c2e:	d905      	bls.n	1024c3c <__sflush_r+0x120>
 1024c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 1024c34:	f04f 30ff 	mov.w	r0, #4294967295
 1024c38:	81a2      	strh	r2, [r4, #12]
 1024c3a:	e7d8      	b.n	1024bee <__sflush_r+0xd2>
 1024c3c:	2301      	movs	r3, #1
 1024c3e:	f2c2 0340 	movt	r3, #8256	; 0x2040
 1024c42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1024c46:	40eb      	lsrs	r3, r5
 1024c48:	43db      	mvns	r3, r3
 1024c4a:	f013 0301 	ands.w	r3, r3, #1
 1024c4e:	d1ef      	bne.n	1024c30 <__sflush_r+0x114>
 1024c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 1024c54:	6921      	ldr	r1, [r4, #16]
 1024c56:	6063      	str	r3, [r4, #4]
 1024c58:	04d3      	lsls	r3, r2, #19
 1024c5a:	81a2      	strh	r2, [r4, #12]
 1024c5c:	6021      	str	r1, [r4, #0]
 1024c5e:	d59e      	bpl.n	1024b9e <__sflush_r+0x82>
 1024c60:	2d00      	cmp	r5, #0
 1024c62:	d19c      	bne.n	1024b9e <__sflush_r+0x82>
 1024c64:	e79a      	b.n	1024b9c <__sflush_r+0x80>
 1024c66:	bf00      	nop

01024c68 <_fflush_r>:
 1024c68:	b510      	push	{r4, lr}
 1024c6a:	4604      	mov	r4, r0
 1024c6c:	b082      	sub	sp, #8
 1024c6e:	b108      	cbz	r0, 1024c74 <_fflush_r+0xc>
 1024c70:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1024c72:	b123      	cbz	r3, 1024c7e <_fflush_r+0x16>
 1024c74:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 1024c78:	b948      	cbnz	r0, 1024c8e <_fflush_r+0x26>
 1024c7a:	b002      	add	sp, #8
 1024c7c:	bd10      	pop	{r4, pc}
 1024c7e:	9101      	str	r1, [sp, #4]
 1024c80:	f000 f904 	bl	1024e8c <__sinit>
 1024c84:	9901      	ldr	r1, [sp, #4]
 1024c86:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 1024c8a:	2800      	cmp	r0, #0
 1024c8c:	d0f5      	beq.n	1024c7a <_fflush_r+0x12>
 1024c8e:	4620      	mov	r0, r4
 1024c90:	b002      	add	sp, #8
 1024c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 1024c96:	f7ff bf41 	b.w	1024b1c <__sflush_r>
 1024c9a:	bf00      	nop

01024c9c <fflush>:
 1024c9c:	b138      	cbz	r0, 1024cae <fflush+0x12>
 1024c9e:	f24e 0380 	movw	r3, #57472	; 0xe080
 1024ca2:	f2c0 1306 	movt	r3, #262	; 0x106
 1024ca6:	4601      	mov	r1, r0
 1024ca8:	6818      	ldr	r0, [r3, #0]
 1024caa:	f7ff bfdd 	b.w	1024c68 <_fflush_r>
 1024cae:	f249 1384 	movw	r3, #37252	; 0x9184
 1024cb2:	f2c0 1306 	movt	r3, #262	; 0x106
 1024cb6:	f644 4169 	movw	r1, #19561	; 0x4c69
 1024cba:	f2c0 1102 	movt	r1, #258	; 0x102
 1024cbe:	6818      	ldr	r0, [r3, #0]
 1024cc0:	f000 bc36 	b.w	1025530 <_fwalk_reent>

01024cc4 <__fp_lock>:
 1024cc4:	2000      	movs	r0, #0
 1024cc6:	4770      	bx	lr

01024cc8 <_cleanup_r>:
 1024cc8:	f648 014d 	movw	r1, #34893	; 0x884d
 1024ccc:	f2c0 1102 	movt	r1, #258	; 0x102
 1024cd0:	f000 bc2e 	b.w	1025530 <_fwalk_reent>

01024cd4 <__sinit.part.0>:
 1024cd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1024cd8:	2400      	movs	r4, #0
 1024cda:	6845      	ldr	r5, [r0, #4]
 1024cdc:	4607      	mov	r7, r0
 1024cde:	2203      	movs	r2, #3
 1024ce0:	4621      	mov	r1, r4
 1024ce2:	f8c0 22e4 	str.w	r2, [r0, #740]	; 0x2e4
 1024ce6:	f644 43c9 	movw	r3, #19657	; 0x4cc9
 1024cea:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 1024cee:	f2c0 1302 	movt	r3, #258	; 0x102
 1024cf2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 1024cf6:	2208      	movs	r2, #8
 1024cf8:	63c3      	str	r3, [r0, #60]	; 0x3c
 1024cfa:	2304      	movs	r3, #4
 1024cfc:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
 1024d00:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 1024d04:	60eb      	str	r3, [r5, #12]
 1024d06:	f246 6be9 	movw	fp, #26345	; 0x66e9
 1024d0a:	666c      	str	r4, [r5, #100]	; 0x64
 1024d0c:	f2c0 1b02 	movt	fp, #258	; 0x102
 1024d10:	602c      	str	r4, [r5, #0]
 1024d12:	f246 7a11 	movw	sl, #26385	; 0x6711
 1024d16:	606c      	str	r4, [r5, #4]
 1024d18:	f2c0 1a02 	movt	sl, #258	; 0x102
 1024d1c:	60ac      	str	r4, [r5, #8]
 1024d1e:	f246 7951 	movw	r9, #26449	; 0x6751
 1024d22:	612c      	str	r4, [r5, #16]
 1024d24:	f2c0 1902 	movt	r9, #258	; 0x102
 1024d28:	616c      	str	r4, [r5, #20]
 1024d2a:	f246 7871 	movw	r8, #26481	; 0x6771
 1024d2e:	61ac      	str	r4, [r5, #24]
 1024d30:	f2c0 1802 	movt	r8, #258	; 0x102
 1024d34:	f7fa f83c 	bl	101edb0 <memset>
 1024d38:	68be      	ldr	r6, [r7, #8]
 1024d3a:	4621      	mov	r1, r4
 1024d3c:	61ed      	str	r5, [r5, #28]
 1024d3e:	f8c5 b020 	str.w	fp, [r5, #32]
 1024d42:	2208      	movs	r2, #8
 1024d44:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 1024d48:	2309      	movs	r3, #9
 1024d4a:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 1024d4e:	f2c0 0301 	movt	r3, #1
 1024d52:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 1024d56:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 1024d5a:	60f3      	str	r3, [r6, #12]
 1024d5c:	6674      	str	r4, [r6, #100]	; 0x64
 1024d5e:	e9c6 4400 	strd	r4, r4, [r6]
 1024d62:	60b4      	str	r4, [r6, #8]
 1024d64:	e9c6 4404 	strd	r4, r4, [r6, #16]
 1024d68:	61b4      	str	r4, [r6, #24]
 1024d6a:	f7fa f821 	bl	101edb0 <memset>
 1024d6e:	68fd      	ldr	r5, [r7, #12]
 1024d70:	4621      	mov	r1, r4
 1024d72:	61f6      	str	r6, [r6, #28]
 1024d74:	f8c6 b020 	str.w	fp, [r6, #32]
 1024d78:	2312      	movs	r3, #18
 1024d7a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 1024d7e:	f2c0 0302 	movt	r3, #2
 1024d82:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 1024d86:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 1024d8a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 1024d8e:	2208      	movs	r2, #8
 1024d90:	60eb      	str	r3, [r5, #12]
 1024d92:	666c      	str	r4, [r5, #100]	; 0x64
 1024d94:	e9c5 4400 	strd	r4, r4, [r5]
 1024d98:	60ac      	str	r4, [r5, #8]
 1024d9a:	e9c5 4404 	strd	r4, r4, [r5, #16]
 1024d9e:	61ac      	str	r4, [r5, #24]
 1024da0:	f7fa f806 	bl	101edb0 <memset>
 1024da4:	e9c5 5b07 	strd	r5, fp, [r5, #28]
 1024da8:	2301      	movs	r3, #1
 1024daa:	e9c5 a909 	strd	sl, r9, [r5, #36]	; 0x24
 1024dae:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 1024db2:	63bb      	str	r3, [r7, #56]	; 0x38
 1024db4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

01024db8 <__fp_unlock>:
 1024db8:	2000      	movs	r0, #0
 1024dba:	4770      	bx	lr

01024dbc <__sfmoreglue>:
 1024dbc:	1e4a      	subs	r2, r1, #1
 1024dbe:	b570      	push	{r4, r5, r6, lr}
 1024dc0:	2568      	movs	r5, #104	; 0x68
 1024dc2:	fb05 f502 	mul.w	r5, r5, r2
 1024dc6:	460e      	mov	r6, r1
 1024dc8:	f105 0174 	add.w	r1, r5, #116	; 0x74
 1024dcc:	f7f8 ff78 	bl	101dcc0 <_malloc_r>
 1024dd0:	4604      	mov	r4, r0
 1024dd2:	b140      	cbz	r0, 1024de6 <__sfmoreglue+0x2a>
 1024dd4:	300c      	adds	r0, #12
 1024dd6:	2100      	movs	r1, #0
 1024dd8:	6066      	str	r6, [r4, #4]
 1024dda:	f105 0268 	add.w	r2, r5, #104	; 0x68
 1024dde:	60a0      	str	r0, [r4, #8]
 1024de0:	6021      	str	r1, [r4, #0]
 1024de2:	f7f9 ffe5 	bl	101edb0 <memset>
 1024de6:	4620      	mov	r0, r4
 1024de8:	bd70      	pop	{r4, r5, r6, pc}
 1024dea:	bf00      	nop

01024dec <__sfp>:
 1024dec:	f249 1384 	movw	r3, #37252	; 0x9184
 1024df0:	f2c0 1306 	movt	r3, #262	; 0x106
 1024df4:	b570      	push	{r4, r5, r6, lr}
 1024df6:	4606      	mov	r6, r0
 1024df8:	681d      	ldr	r5, [r3, #0]
 1024dfa:	6bab      	ldr	r3, [r5, #56]	; 0x38
 1024dfc:	b353      	cbz	r3, 1024e54 <__sfp+0x68>
 1024dfe:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 1024e02:	e9d5 3401 	ldrd	r3, r4, [r5, #4]
 1024e06:	3b01      	subs	r3, #1
 1024e08:	d504      	bpl.n	1024e14 <__sfp+0x28>
 1024e0a:	e01f      	b.n	1024e4c <__sfp+0x60>
 1024e0c:	3b01      	subs	r3, #1
 1024e0e:	3468      	adds	r4, #104	; 0x68
 1024e10:	1c5a      	adds	r2, r3, #1
 1024e12:	d01b      	beq.n	1024e4c <__sfp+0x60>
 1024e14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1024e18:	2a00      	cmp	r2, #0
 1024e1a:	d1f7      	bne.n	1024e0c <__sfp+0x20>
 1024e1c:	2500      	movs	r5, #0
 1024e1e:	2301      	movs	r3, #1
 1024e20:	6665      	str	r5, [r4, #100]	; 0x64
 1024e22:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 1024e26:	6025      	str	r5, [r4, #0]
 1024e28:	4629      	mov	r1, r5
 1024e2a:	60e3      	str	r3, [r4, #12]
 1024e2c:	2208      	movs	r2, #8
 1024e2e:	6065      	str	r5, [r4, #4]
 1024e30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 1024e34:	60a5      	str	r5, [r4, #8]
 1024e36:	e9c4 5504 	strd	r5, r5, [r4, #16]
 1024e3a:	61a5      	str	r5, [r4, #24]
 1024e3c:	f7f9 ffb8 	bl	101edb0 <memset>
 1024e40:	e9c4 550c 	strd	r5, r5, [r4, #48]	; 0x30
 1024e44:	e9c4 5511 	strd	r5, r5, [r4, #68]	; 0x44
 1024e48:	4620      	mov	r0, r4
 1024e4a:	bd70      	pop	{r4, r5, r6, pc}
 1024e4c:	6828      	ldr	r0, [r5, #0]
 1024e4e:	b128      	cbz	r0, 1024e5c <__sfp+0x70>
 1024e50:	4605      	mov	r5, r0
 1024e52:	e7d6      	b.n	1024e02 <__sfp+0x16>
 1024e54:	4628      	mov	r0, r5
 1024e56:	f7ff ff3d 	bl	1024cd4 <__sinit.part.0>
 1024e5a:	e7d0      	b.n	1024dfe <__sfp+0x12>
 1024e5c:	2104      	movs	r1, #4
 1024e5e:	4630      	mov	r0, r6
 1024e60:	f7ff ffac 	bl	1024dbc <__sfmoreglue>
 1024e64:	6028      	str	r0, [r5, #0]
 1024e66:	2800      	cmp	r0, #0
 1024e68:	d1f2      	bne.n	1024e50 <__sfp+0x64>
 1024e6a:	230c      	movs	r3, #12
 1024e6c:	4604      	mov	r4, r0
 1024e6e:	6033      	str	r3, [r6, #0]
 1024e70:	e7ea      	b.n	1024e48 <__sfp+0x5c>
 1024e72:	bf00      	nop

01024e74 <_cleanup>:
 1024e74:	f249 1384 	movw	r3, #37252	; 0x9184
 1024e78:	f2c0 1306 	movt	r3, #262	; 0x106
 1024e7c:	f648 014d 	movw	r1, #34893	; 0x884d
 1024e80:	f2c0 1102 	movt	r1, #258	; 0x102
 1024e84:	6818      	ldr	r0, [r3, #0]
 1024e86:	f000 bb53 	b.w	1025530 <_fwalk_reent>
 1024e8a:	bf00      	nop

01024e8c <__sinit>:
 1024e8c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1024e8e:	b103      	cbz	r3, 1024e92 <__sinit+0x6>
 1024e90:	4770      	bx	lr
 1024e92:	e71f      	b.n	1024cd4 <__sinit.part.0>

01024e94 <__sfp_lock_acquire>:
 1024e94:	4770      	bx	lr
 1024e96:	bf00      	nop

01024e98 <__sfp_lock_release>:
 1024e98:	4770      	bx	lr
 1024e9a:	bf00      	nop

01024e9c <__sinit_lock_acquire>:
 1024e9c:	4770      	bx	lr
 1024e9e:	bf00      	nop

01024ea0 <__sinit_lock_release>:
 1024ea0:	4770      	bx	lr
 1024ea2:	bf00      	nop

01024ea4 <__fp_lock_all>:
 1024ea4:	f24e 0380 	movw	r3, #57472	; 0xe080
 1024ea8:	f2c0 1306 	movt	r3, #262	; 0x106
 1024eac:	f644 41c5 	movw	r1, #19653	; 0x4cc5
 1024eb0:	f2c0 1102 	movt	r1, #258	; 0x102
 1024eb4:	6818      	ldr	r0, [r3, #0]
 1024eb6:	f000 bb17 	b.w	10254e8 <_fwalk>
 1024eba:	bf00      	nop

01024ebc <__fp_unlock_all>:
 1024ebc:	f24e 0380 	movw	r3, #57472	; 0xe080
 1024ec0:	f2c0 1306 	movt	r3, #262	; 0x106
 1024ec4:	f644 51b9 	movw	r1, #19897	; 0x4db9
 1024ec8:	f2c0 1102 	movt	r1, #258	; 0x102
 1024ecc:	6818      	ldr	r0, [r3, #0]
 1024ece:	f000 bb0b 	b.w	10254e8 <_fwalk>
 1024ed2:	bf00      	nop

01024ed4 <_fiprintf_r>:
 1024ed4:	b40c      	push	{r2, r3}
 1024ed6:	b510      	push	{r4, lr}
 1024ed8:	b082      	sub	sp, #8
 1024eda:	ac04      	add	r4, sp, #16
 1024edc:	f854 2b04 	ldr.w	r2, [r4], #4
 1024ee0:	4623      	mov	r3, r4
 1024ee2:	9401      	str	r4, [sp, #4]
 1024ee4:	f002 fbd4 	bl	1027690 <_vfiprintf_r>
 1024ee8:	b002      	add	sp, #8
 1024eea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 1024eee:	b002      	add	sp, #8
 1024ef0:	4770      	bx	lr
 1024ef2:	bf00      	nop

01024ef4 <fiprintf>:
 1024ef4:	b40e      	push	{r1, r2, r3}
 1024ef6:	f24e 0380 	movw	r3, #57472	; 0xe080
 1024efa:	b510      	push	{r4, lr}
 1024efc:	b083      	sub	sp, #12
 1024efe:	ac05      	add	r4, sp, #20
 1024f00:	f2c0 1306 	movt	r3, #262	; 0x106
 1024f04:	4601      	mov	r1, r0
 1024f06:	f854 2b04 	ldr.w	r2, [r4], #4
 1024f0a:	6818      	ldr	r0, [r3, #0]
 1024f0c:	4623      	mov	r3, r4
 1024f0e:	9401      	str	r4, [sp, #4]
 1024f10:	f002 fbbe 	bl	1027690 <_vfiprintf_r>
 1024f14:	b003      	add	sp, #12
 1024f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 1024f1a:	b003      	add	sp, #12
 1024f1c:	4770      	bx	lr
 1024f1e:	bf00      	nop

01024f20 <_malloc_trim_r>:
 1024f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1024f22:	f24e 673c 	movw	r7, #58940	; 0xe63c
 1024f26:	f2c0 1706 	movt	r7, #262	; 0x106
 1024f2a:	460c      	mov	r4, r1
 1024f2c:	4606      	mov	r6, r0
 1024f2e:	f7f9 ff8f 	bl	101ee50 <__malloc_lock>
 1024f32:	68bb      	ldr	r3, [r7, #8]
 1024f34:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 1024f38:	310f      	adds	r1, #15
 1024f3a:	685d      	ldr	r5, [r3, #4]
 1024f3c:	f025 0503 	bic.w	r5, r5, #3
 1024f40:	4429      	add	r1, r5
 1024f42:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 1024f46:	f021 010f 	bic.w	r1, r1, #15
 1024f4a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 1024f4e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 1024f52:	db07      	blt.n	1024f64 <_malloc_trim_r+0x44>
 1024f54:	2100      	movs	r1, #0
 1024f56:	4630      	mov	r0, r6
 1024f58:	f7fa fafc 	bl	101f554 <_sbrk_r>
 1024f5c:	68bb      	ldr	r3, [r7, #8]
 1024f5e:	442b      	add	r3, r5
 1024f60:	4298      	cmp	r0, r3
 1024f62:	d004      	beq.n	1024f6e <_malloc_trim_r+0x4e>
 1024f64:	4630      	mov	r0, r6
 1024f66:	f7f9 ff75 	bl	101ee54 <__malloc_unlock>
 1024f6a:	2000      	movs	r0, #0
 1024f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1024f6e:	4261      	negs	r1, r4
 1024f70:	4630      	mov	r0, r6
 1024f72:	f7fa faef 	bl	101f554 <_sbrk_r>
 1024f76:	3001      	adds	r0, #1
 1024f78:	d010      	beq.n	1024f9c <_malloc_trim_r+0x7c>
 1024f7a:	68ba      	ldr	r2, [r7, #8]
 1024f7c:	f244 3304 	movw	r3, #17156	; 0x4304
 1024f80:	f2c0 1307 	movt	r3, #263	; 0x107
 1024f84:	1b2d      	subs	r5, r5, r4
 1024f86:	4630      	mov	r0, r6
 1024f88:	f045 0501 	orr.w	r5, r5, #1
 1024f8c:	6819      	ldr	r1, [r3, #0]
 1024f8e:	6055      	str	r5, [r2, #4]
 1024f90:	1b09      	subs	r1, r1, r4
 1024f92:	6019      	str	r1, [r3, #0]
 1024f94:	f7f9 ff5e 	bl	101ee54 <__malloc_unlock>
 1024f98:	2001      	movs	r0, #1
 1024f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1024f9c:	2100      	movs	r1, #0
 1024f9e:	4630      	mov	r0, r6
 1024fa0:	f7fa fad8 	bl	101f554 <_sbrk_r>
 1024fa4:	68ba      	ldr	r2, [r7, #8]
 1024fa6:	1a83      	subs	r3, r0, r2
 1024fa8:	2b0f      	cmp	r3, #15
 1024faa:	dddb      	ble.n	1024f64 <_malloc_trim_r+0x44>
 1024fac:	f64e 2444 	movw	r4, #59972	; 0xea44
 1024fb0:	f2c0 1406 	movt	r4, #262	; 0x106
 1024fb4:	f244 3104 	movw	r1, #17156	; 0x4304
 1024fb8:	f2c0 1107 	movt	r1, #263	; 0x107
 1024fbc:	6824      	ldr	r4, [r4, #0]
 1024fbe:	f043 0301 	orr.w	r3, r3, #1
 1024fc2:	6053      	str	r3, [r2, #4]
 1024fc4:	1b00      	subs	r0, r0, r4
 1024fc6:	6008      	str	r0, [r1, #0]
 1024fc8:	e7cc      	b.n	1024f64 <_malloc_trim_r+0x44>
 1024fca:	bf00      	nop

01024fcc <_free_r>:
 1024fcc:	2900      	cmp	r1, #0
 1024fce:	d060      	beq.n	1025092 <_free_r+0xc6>
 1024fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1024fd2:	460f      	mov	r7, r1
 1024fd4:	4606      	mov	r6, r0
 1024fd6:	f7f9 ff3b 	bl	101ee50 <__malloc_lock>
 1024fda:	f857 cc04 	ldr.w	ip, [r7, #-4]
 1024fde:	f24e 623c 	movw	r2, #58940	; 0xe63c
 1024fe2:	f2c0 1206 	movt	r2, #262	; 0x106
 1024fe6:	f1a7 0008 	sub.w	r0, r7, #8
 1024fea:	f02c 0301 	bic.w	r3, ip, #1
 1024fee:	18c4      	adds	r4, r0, r3
 1024ff0:	6891      	ldr	r1, [r2, #8]
 1024ff2:	6865      	ldr	r5, [r4, #4]
 1024ff4:	42a1      	cmp	r1, r4
 1024ff6:	f025 0503 	bic.w	r5, r5, #3
 1024ffa:	d07f      	beq.n	10250fc <_free_r+0x130>
 1024ffc:	f01c 0f01 	tst.w	ip, #1
 1025000:	6065      	str	r5, [r4, #4]
 1025002:	eb04 0105 	add.w	r1, r4, r5
 1025006:	d133      	bne.n	1025070 <_free_r+0xa4>
 1025008:	f857 7c08 	ldr.w	r7, [r7, #-8]
 102500c:	f102 0c08 	add.w	ip, r2, #8
 1025010:	6849      	ldr	r1, [r1, #4]
 1025012:	1bc0      	subs	r0, r0, r7
 1025014:	443b      	add	r3, r7
 1025016:	f001 0101 	and.w	r1, r1, #1
 102501a:	6887      	ldr	r7, [r0, #8]
 102501c:	4567      	cmp	r7, ip
 102501e:	d061      	beq.n	10250e4 <_free_r+0x118>
 1025020:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 1025024:	f8c7 e00c 	str.w	lr, [r7, #12]
 1025028:	f8ce 7008 	str.w	r7, [lr, #8]
 102502c:	2900      	cmp	r1, #0
 102502e:	f000 8090 	beq.w	1025152 <_free_r+0x186>
 1025032:	f043 0101 	orr.w	r1, r3, #1
 1025036:	6041      	str	r1, [r0, #4]
 1025038:	6023      	str	r3, [r4, #0]
 102503a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 102503e:	d231      	bcs.n	10250a4 <_free_r+0xd8>
 1025040:	08db      	lsrs	r3, r3, #3
 1025042:	2101      	movs	r1, #1
 1025044:	185d      	adds	r5, r3, r1
 1025046:	6854      	ldr	r4, [r2, #4]
 1025048:	109b      	asrs	r3, r3, #2
 102504a:	f852 7035 	ldr.w	r7, [r2, r5, lsl #3]
 102504e:	fa01 f303 	lsl.w	r3, r1, r3
 1025052:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
 1025056:	4323      	orrs	r3, r4
 1025058:	3908      	subs	r1, #8
 102505a:	6053      	str	r3, [r2, #4]
 102505c:	e9c0 7102 	strd	r7, r1, [r0, #8]
 1025060:	f842 0035 	str.w	r0, [r2, r5, lsl #3]
 1025064:	60f8      	str	r0, [r7, #12]
 1025066:	4630      	mov	r0, r6
 1025068:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 102506c:	f7f9 bef2 	b.w	101ee54 <__malloc_unlock>
 1025070:	6849      	ldr	r1, [r1, #4]
 1025072:	07c9      	lsls	r1, r1, #31
 1025074:	d40e      	bmi.n	1025094 <_free_r+0xc8>
 1025076:	442b      	add	r3, r5
 1025078:	f102 0c08 	add.w	ip, r2, #8
 102507c:	68a1      	ldr	r1, [r4, #8]
 102507e:	f043 0501 	orr.w	r5, r3, #1
 1025082:	4561      	cmp	r1, ip
 1025084:	d06d      	beq.n	1025162 <_free_r+0x196>
 1025086:	68e4      	ldr	r4, [r4, #12]
 1025088:	60cc      	str	r4, [r1, #12]
 102508a:	60a1      	str	r1, [r4, #8]
 102508c:	6045      	str	r5, [r0, #4]
 102508e:	50c3      	str	r3, [r0, r3]
 1025090:	e7d3      	b.n	102503a <_free_r+0x6e>
 1025092:	4770      	bx	lr
 1025094:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 1025098:	f043 0101 	orr.w	r1, r3, #1
 102509c:	f847 1c04 	str.w	r1, [r7, #-4]
 10250a0:	6023      	str	r3, [r4, #0]
 10250a2:	d3cd      	bcc.n	1025040 <_free_r+0x74>
 10250a4:	0a59      	lsrs	r1, r3, #9
 10250a6:	2904      	cmp	r1, #4
 10250a8:	d848      	bhi.n	102513c <_free_r+0x170>
 10250aa:	0999      	lsrs	r1, r3, #6
 10250ac:	f101 0439 	add.w	r4, r1, #57	; 0x39
 10250b0:	f101 0538 	add.w	r5, r1, #56	; 0x38
 10250b4:	00e1      	lsls	r1, r4, #3
 10250b6:	1854      	adds	r4, r2, r1
 10250b8:	5851      	ldr	r1, [r2, r1]
 10250ba:	3c08      	subs	r4, #8
 10250bc:	428c      	cmp	r4, r1
 10250be:	d057      	beq.n	1025170 <_free_r+0x1a4>
 10250c0:	684a      	ldr	r2, [r1, #4]
 10250c2:	f022 0203 	bic.w	r2, r2, #3
 10250c6:	429a      	cmp	r2, r3
 10250c8:	d902      	bls.n	10250d0 <_free_r+0x104>
 10250ca:	6889      	ldr	r1, [r1, #8]
 10250cc:	428c      	cmp	r4, r1
 10250ce:	d1f7      	bne.n	10250c0 <_free_r+0xf4>
 10250d0:	68cc      	ldr	r4, [r1, #12]
 10250d2:	e9c0 1402 	strd	r1, r4, [r0, #8]
 10250d6:	60a0      	str	r0, [r4, #8]
 10250d8:	60c8      	str	r0, [r1, #12]
 10250da:	4630      	mov	r0, r6
 10250dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 10250e0:	f7f9 beb8 	b.w	101ee54 <__malloc_unlock>
 10250e4:	2900      	cmp	r1, #0
 10250e6:	d164      	bne.n	10251b2 <_free_r+0x1e6>
 10250e8:	68a1      	ldr	r1, [r4, #8]
 10250ea:	442b      	add	r3, r5
 10250ec:	68e2      	ldr	r2, [r4, #12]
 10250ee:	f043 0401 	orr.w	r4, r3, #1
 10250f2:	60ca      	str	r2, [r1, #12]
 10250f4:	6091      	str	r1, [r2, #8]
 10250f6:	6044      	str	r4, [r0, #4]
 10250f8:	50c3      	str	r3, [r0, r3]
 10250fa:	e7b4      	b.n	1025066 <_free_r+0x9a>
 10250fc:	f01c 0f01 	tst.w	ip, #1
 1025100:	442b      	add	r3, r5
 1025102:	d107      	bne.n	1025114 <_free_r+0x148>
 1025104:	f857 1c08 	ldr.w	r1, [r7, #-8]
 1025108:	1a40      	subs	r0, r0, r1
 102510a:	440b      	add	r3, r1
 102510c:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 1025110:	60e1      	str	r1, [r4, #12]
 1025112:	608c      	str	r4, [r1, #8]
 1025114:	f64e 2148 	movw	r1, #59976	; 0xea48
 1025118:	f2c0 1106 	movt	r1, #262	; 0x106
 102511c:	f043 0401 	orr.w	r4, r3, #1
 1025120:	6044      	str	r4, [r0, #4]
 1025122:	6809      	ldr	r1, [r1, #0]
 1025124:	6090      	str	r0, [r2, #8]
 1025126:	4299      	cmp	r1, r3
 1025128:	d89d      	bhi.n	1025066 <_free_r+0x9a>
 102512a:	f244 3300 	movw	r3, #17152	; 0x4300
 102512e:	f2c0 1307 	movt	r3, #263	; 0x107
 1025132:	4630      	mov	r0, r6
 1025134:	6819      	ldr	r1, [r3, #0]
 1025136:	f7ff fef3 	bl	1024f20 <_malloc_trim_r>
 102513a:	e794      	b.n	1025066 <_free_r+0x9a>
 102513c:	2914      	cmp	r1, #20
 102513e:	d90a      	bls.n	1025156 <_free_r+0x18a>
 1025140:	2954      	cmp	r1, #84	; 0x54
 1025142:	d81d      	bhi.n	1025180 <_free_r+0x1b4>
 1025144:	0b19      	lsrs	r1, r3, #12
 1025146:	f101 046f 	add.w	r4, r1, #111	; 0x6f
 102514a:	f101 056e 	add.w	r5, r1, #110	; 0x6e
 102514e:	00e1      	lsls	r1, r4, #3
 1025150:	e7b1      	b.n	10250b6 <_free_r+0xea>
 1025152:	442b      	add	r3, r5
 1025154:	e792      	b.n	102507c <_free_r+0xb0>
 1025156:	f101 045c 	add.w	r4, r1, #92	; 0x5c
 102515a:	f101 055b 	add.w	r5, r1, #91	; 0x5b
 102515e:	00e1      	lsls	r1, r4, #3
 1025160:	e7a9      	b.n	10250b6 <_free_r+0xea>
 1025162:	e9c2 0004 	strd	r0, r0, [r2, #16]
 1025166:	e9c0 cc02 	strd	ip, ip, [r0, #8]
 102516a:	6045      	str	r5, [r0, #4]
 102516c:	50c3      	str	r3, [r0, r3]
 102516e:	e77a      	b.n	1025066 <_free_r+0x9a>
 1025170:	6853      	ldr	r3, [r2, #4]
 1025172:	10ad      	asrs	r5, r5, #2
 1025174:	2701      	movs	r7, #1
 1025176:	fa07 f505 	lsl.w	r5, r7, r5
 102517a:	431d      	orrs	r5, r3
 102517c:	6055      	str	r5, [r2, #4]
 102517e:	e7a8      	b.n	10250d2 <_free_r+0x106>
 1025180:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 1025184:	d806      	bhi.n	1025194 <_free_r+0x1c8>
 1025186:	0bd9      	lsrs	r1, r3, #15
 1025188:	f101 0478 	add.w	r4, r1, #120	; 0x78
 102518c:	f101 0577 	add.w	r5, r1, #119	; 0x77
 1025190:	00e1      	lsls	r1, r4, #3
 1025192:	e790      	b.n	10250b6 <_free_r+0xea>
 1025194:	f240 5454 	movw	r4, #1364	; 0x554
 1025198:	42a1      	cmp	r1, r4
 102519a:	bf9d      	ittte	ls
 102519c:	0c99      	lsrls	r1, r3, #18
 102519e:	f101 047d 	addls.w	r4, r1, #125	; 0x7d
 10251a2:	f101 057c 	addls.w	r5, r1, #124	; 0x7c
 10251a6:	f44f 717e 	movhi.w	r1, #1016	; 0x3f8
 10251aa:	bf8c      	ite	hi
 10251ac:	257e      	movhi	r5, #126	; 0x7e
 10251ae:	00e1      	lslls	r1, r4, #3
 10251b0:	e781      	b.n	10250b6 <_free_r+0xea>
 10251b2:	f043 0201 	orr.w	r2, r3, #1
 10251b6:	6042      	str	r2, [r0, #4]
 10251b8:	6023      	str	r3, [r4, #0]
 10251ba:	e754      	b.n	1025066 <_free_r+0x9a>

010251bc <__sfvwrite_r>:
 10251bc:	6893      	ldr	r3, [r2, #8]
 10251be:	2b00      	cmp	r3, #0
 10251c0:	f000 8114 	beq.w	10253ec <__sfvwrite_r+0x230>
 10251c4:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
 10251c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10251cc:	f01c 0f08 	tst.w	ip, #8
 10251d0:	b083      	sub	sp, #12
 10251d2:	460c      	mov	r4, r1
 10251d4:	4681      	mov	r9, r0
 10251d6:	4690      	mov	r8, r2
 10251d8:	d038      	beq.n	102524c <__sfvwrite_r+0x90>
 10251da:	690b      	ldr	r3, [r1, #16]
 10251dc:	b3b3      	cbz	r3, 102524c <__sfvwrite_r+0x90>
 10251de:	f01c 0302 	ands.w	r3, ip, #2
 10251e2:	f8d8 6000 	ldr.w	r6, [r8]
 10251e6:	d03f      	beq.n	1025268 <__sfvwrite_r+0xac>
 10251e8:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 10251ec:	2700      	movs	r7, #0
 10251ee:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 10251f2:	f44f 4a7c 	mov.w	sl, #64512	; 0xfc00
 10251f6:	f6c7 7aff 	movt	sl, #32767	; 0x7fff
 10251fa:	463d      	mov	r5, r7
 10251fc:	4555      	cmp	r5, sl
 10251fe:	462b      	mov	r3, r5
 1025200:	463a      	mov	r2, r7
 1025202:	4661      	mov	r1, ip
 1025204:	bf28      	it	cs
 1025206:	4653      	movcs	r3, sl
 1025208:	4648      	mov	r0, r9
 102520a:	b1dd      	cbz	r5, 1025244 <__sfvwrite_r+0x88>
 102520c:	47d8      	blx	fp
 102520e:	2800      	cmp	r0, #0
 1025210:	4407      	add	r7, r0
 1025212:	eba5 0500 	sub.w	r5, r5, r0
 1025216:	f340 80df 	ble.w	10253d8 <__sfvwrite_r+0x21c>
 102521a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 102521e:	1a18      	subs	r0, r3, r0
 1025220:	f8c8 0008 	str.w	r0, [r8, #8]
 1025224:	2800      	cmp	r0, #0
 1025226:	f000 80c6 	beq.w	10253b6 <__sfvwrite_r+0x1fa>
 102522a:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 102522e:	4555      	cmp	r5, sl
 1025230:	462b      	mov	r3, r5
 1025232:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 1025236:	bf28      	it	cs
 1025238:	4653      	movcs	r3, sl
 102523a:	463a      	mov	r2, r7
 102523c:	4661      	mov	r1, ip
 102523e:	4648      	mov	r0, r9
 1025240:	2d00      	cmp	r5, #0
 1025242:	d1e3      	bne.n	102520c <__sfvwrite_r+0x50>
 1025244:	e9d6 7500 	ldrd	r7, r5, [r6]
 1025248:	3608      	adds	r6, #8
 102524a:	e7d7      	b.n	10251fc <__sfvwrite_r+0x40>
 102524c:	4621      	mov	r1, r4
 102524e:	4648      	mov	r0, r9
 1025250:	f7fe fc5e 	bl	1023b10 <__swsetup_r>
 1025254:	2800      	cmp	r0, #0
 1025256:	f040 8144 	bne.w	10254e2 <__sfvwrite_r+0x326>
 102525a:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 102525e:	f8d8 6000 	ldr.w	r6, [r8]
 1025262:	f01c 0302 	ands.w	r3, ip, #2
 1025266:	d1bf      	bne.n	10251e8 <__sfvwrite_r+0x2c>
 1025268:	f01c 0a01 	ands.w	sl, ip, #1
 102526c:	f040 80c0 	bne.w	10253f0 <__sfvwrite_r+0x234>
 1025270:	68a7      	ldr	r7, [r4, #8]
 1025272:	4655      	mov	r5, sl
 1025274:	6820      	ldr	r0, [r4, #0]
 1025276:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 102527a:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
 102527e:	9301      	str	r3, [sp, #4]
 1025280:	2d00      	cmp	r5, #0
 1025282:	d057      	beq.n	1025334 <__sfvwrite_r+0x178>
 1025284:	f41c 7f00 	tst.w	ip, #512	; 0x200
 1025288:	f000 80c6 	beq.w	1025418 <__sfvwrite_r+0x25c>
 102528c:	42af      	cmp	r7, r5
 102528e:	463b      	mov	r3, r7
 1025290:	f200 80f6 	bhi.w	1025480 <__sfvwrite_r+0x2c4>
 1025294:	f41c 6f90 	tst.w	ip, #1152	; 0x480
 1025298:	d02f      	beq.n	10252fa <__sfvwrite_r+0x13e>
 102529a:	6962      	ldr	r2, [r4, #20]
 102529c:	f105 0b01 	add.w	fp, r5, #1
 10252a0:	6921      	ldr	r1, [r4, #16]
 10252a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 10252a6:	1a47      	subs	r7, r0, r1
 10252a8:	44bb      	add	fp, r7
 10252aa:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 10252ae:	1052      	asrs	r2, r2, #1
 10252b0:	4593      	cmp	fp, r2
 10252b2:	bf94      	ite	ls
 10252b4:	4693      	movls	fp, r2
 10252b6:	465a      	movhi	r2, fp
 10252b8:	f41c 6f80 	tst.w	ip, #1024	; 0x400
 10252bc:	f000 80f8 	beq.w	10254b0 <__sfvwrite_r+0x2f4>
 10252c0:	4611      	mov	r1, r2
 10252c2:	4648      	mov	r0, r9
 10252c4:	f7f8 fcfc 	bl	101dcc0 <_malloc_r>
 10252c8:	2800      	cmp	r0, #0
 10252ca:	f000 8104 	beq.w	10254d6 <__sfvwrite_r+0x31a>
 10252ce:	463a      	mov	r2, r7
 10252d0:	6921      	ldr	r1, [r4, #16]
 10252d2:	9000      	str	r0, [sp, #0]
 10252d4:	f7f9 ea14 	blx	101e700 <memcpy>
 10252d8:	89a2      	ldrh	r2, [r4, #12]
 10252da:	9b00      	ldr	r3, [sp, #0]
 10252dc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 10252e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 10252e4:	81a2      	strh	r2, [r4, #12]
 10252e6:	19d8      	adds	r0, r3, r7
 10252e8:	6123      	str	r3, [r4, #16]
 10252ea:	ebab 0707 	sub.w	r7, fp, r7
 10252ee:	462b      	mov	r3, r5
 10252f0:	60a7      	str	r7, [r4, #8]
 10252f2:	462f      	mov	r7, r5
 10252f4:	6020      	str	r0, [r4, #0]
 10252f6:	f8c4 b014 	str.w	fp, [r4, #20]
 10252fa:	461a      	mov	r2, r3
 10252fc:	4651      	mov	r1, sl
 10252fe:	9300      	str	r3, [sp, #0]
 1025300:	f7f9 fcee 	bl	101ece0 <memmove>
 1025304:	68a1      	ldr	r1, [r4, #8]
 1025306:	46ab      	mov	fp, r5
 1025308:	6822      	ldr	r2, [r4, #0]
 102530a:	2500      	movs	r5, #0
 102530c:	9b00      	ldr	r3, [sp, #0]
 102530e:	1bcf      	subs	r7, r1, r7
 1025310:	60a7      	str	r7, [r4, #8]
 1025312:	4413      	add	r3, r2
 1025314:	6023      	str	r3, [r4, #0]
 1025316:	f8d8 0008 	ldr.w	r0, [r8, #8]
 102531a:	44da      	add	sl, fp
 102531c:	eba0 000b 	sub.w	r0, r0, fp
 1025320:	f8c8 0008 	str.w	r0, [r8, #8]
 1025324:	2800      	cmp	r0, #0
 1025326:	d046      	beq.n	10253b6 <__sfvwrite_r+0x1fa>
 1025328:	68a7      	ldr	r7, [r4, #8]
 102532a:	6820      	ldr	r0, [r4, #0]
 102532c:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 1025330:	2d00      	cmp	r5, #0
 1025332:	d1a7      	bne.n	1025284 <__sfvwrite_r+0xc8>
 1025334:	e9d6 a500 	ldrd	sl, r5, [r6]
 1025338:	3608      	adds	r6, #8
 102533a:	e7a1      	b.n	1025280 <__sfvwrite_r+0xc4>
 102533c:	f10b 0308 	add.w	r3, fp, #8
 1025340:	f853 7c04 	ldr.w	r7, [r3, #-4]
 1025344:	469b      	mov	fp, r3
 1025346:	f853 6c08 	ldr.w	r6, [r3, #-8]
 102534a:	3308      	adds	r3, #8
 102534c:	2f00      	cmp	r7, #0
 102534e:	d0f7      	beq.n	1025340 <__sfvwrite_r+0x184>
 1025350:	463a      	mov	r2, r7
 1025352:	210a      	movs	r1, #10
 1025354:	4630      	mov	r0, r6
 1025356:	f000 faab 	bl	10258b0 <memchr>
 102535a:	2800      	cmp	r0, #0
 102535c:	d059      	beq.n	1025412 <__sfvwrite_r+0x256>
 102535e:	3001      	adds	r0, #1
 1025360:	eba0 0a06 	sub.w	sl, r0, r6
 1025364:	4653      	mov	r3, sl
 1025366:	6922      	ldr	r2, [r4, #16]
 1025368:	42bb      	cmp	r3, r7
 102536a:	6820      	ldr	r0, [r4, #0]
 102536c:	6961      	ldr	r1, [r4, #20]
 102536e:	bf28      	it	cs
 1025370:	463b      	movcs	r3, r7
 1025372:	68a5      	ldr	r5, [r4, #8]
 1025374:	4290      	cmp	r0, r2
 1025376:	440d      	add	r5, r1
 1025378:	bf94      	ite	ls
 102537a:	2200      	movls	r2, #0
 102537c:	2201      	movhi	r2, #1
 102537e:	42ab      	cmp	r3, r5
 1025380:	bfd8      	it	le
 1025382:	2200      	movle	r2, #0
 1025384:	b9da      	cbnz	r2, 10253be <__sfvwrite_r+0x202>
 1025386:	4299      	cmp	r1, r3
 1025388:	f300 8084 	bgt.w	1025494 <__sfvwrite_r+0x2d8>
 102538c:	460b      	mov	r3, r1
 102538e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 1025390:	4632      	mov	r2, r6
 1025392:	69e1      	ldr	r1, [r4, #28]
 1025394:	4648      	mov	r0, r9
 1025396:	47a8      	blx	r5
 1025398:	1e05      	subs	r5, r0, #0
 102539a:	dd1d      	ble.n	10253d8 <__sfvwrite_r+0x21c>
 102539c:	ebba 0a05 	subs.w	sl, sl, r5
 10253a0:	bf18      	it	ne
 10253a2:	2001      	movne	r0, #1
 10253a4:	d06f      	beq.n	1025486 <__sfvwrite_r+0x2ca>
 10253a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 10253aa:	442e      	add	r6, r5
 10253ac:	1b7f      	subs	r7, r7, r5
 10253ae:	1b5d      	subs	r5, r3, r5
 10253b0:	f8c8 5008 	str.w	r5, [r8, #8]
 10253b4:	bb15      	cbnz	r5, 10253fc <__sfvwrite_r+0x240>
 10253b6:	2000      	movs	r0, #0
 10253b8:	b003      	add	sp, #12
 10253ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10253be:	4631      	mov	r1, r6
 10253c0:	462a      	mov	r2, r5
 10253c2:	f7f9 fc8d 	bl	101ece0 <memmove>
 10253c6:	6823      	ldr	r3, [r4, #0]
 10253c8:	4621      	mov	r1, r4
 10253ca:	4648      	mov	r0, r9
 10253cc:	442b      	add	r3, r5
 10253ce:	6023      	str	r3, [r4, #0]
 10253d0:	f7ff fc4a 	bl	1024c68 <_fflush_r>
 10253d4:	2800      	cmp	r0, #0
 10253d6:	d0e1      	beq.n	102539c <__sfvwrite_r+0x1e0>
 10253d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10253dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10253e0:	f04f 30ff 	mov.w	r0, #4294967295
 10253e4:	81a3      	strh	r3, [r4, #12]
 10253e6:	b003      	add	sp, #12
 10253e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10253ec:	2000      	movs	r0, #0
 10253ee:	4770      	bx	lr
 10253f0:	469a      	mov	sl, r3
 10253f2:	4618      	mov	r0, r3
 10253f4:	461f      	mov	r7, r3
 10253f6:	4633      	mov	r3, r6
 10253f8:	469b      	mov	fp, r3
 10253fa:	4656      	mov	r6, sl
 10253fc:	2f00      	cmp	r7, #0
 10253fe:	d09d      	beq.n	102533c <__sfvwrite_r+0x180>
 1025400:	2800      	cmp	r0, #0
 1025402:	d1af      	bne.n	1025364 <__sfvwrite_r+0x1a8>
 1025404:	463a      	mov	r2, r7
 1025406:	210a      	movs	r1, #10
 1025408:	4630      	mov	r0, r6
 102540a:	f000 fa51 	bl	10258b0 <memchr>
 102540e:	2800      	cmp	r0, #0
 1025410:	d1a5      	bne.n	102535e <__sfvwrite_r+0x1a2>
 1025412:	1c7b      	adds	r3, r7, #1
 1025414:	469a      	mov	sl, r3
 1025416:	e7a6      	b.n	1025366 <__sfvwrite_r+0x1aa>
 1025418:	6923      	ldr	r3, [r4, #16]
 102541a:	4283      	cmp	r3, r0
 102541c:	d319      	bcc.n	1025452 <__sfvwrite_r+0x296>
 102541e:	f8d4 b014 	ldr.w	fp, [r4, #20]
 1025422:	45ab      	cmp	fp, r5
 1025424:	d815      	bhi.n	1025452 <__sfvwrite_r+0x296>
 1025426:	9b01      	ldr	r3, [sp, #4]
 1025428:	4659      	mov	r1, fp
 102542a:	429d      	cmp	r5, r3
 102542c:	bf94      	ite	ls
 102542e:	4628      	movls	r0, r5
 1025430:	f06f 4000 	mvnhi.w	r0, #2147483648	; 0x80000000
 1025434:	f7f7 f918 	bl	101c668 <__divsi3>
 1025438:	6a67      	ldr	r7, [r4, #36]	; 0x24
 102543a:	4652      	mov	r2, sl
 102543c:	69e1      	ldr	r1, [r4, #28]
 102543e:	fb0b f300 	mul.w	r3, fp, r0
 1025442:	4648      	mov	r0, r9
 1025444:	47b8      	blx	r7
 1025446:	f1b0 0b00 	subs.w	fp, r0, #0
 102544a:	ddc5      	ble.n	10253d8 <__sfvwrite_r+0x21c>
 102544c:	eba5 050b 	sub.w	r5, r5, fp
 1025450:	e761      	b.n	1025316 <__sfvwrite_r+0x15a>
 1025452:	42af      	cmp	r7, r5
 1025454:	4651      	mov	r1, sl
 1025456:	bf28      	it	cs
 1025458:	462f      	movcs	r7, r5
 102545a:	463a      	mov	r2, r7
 102545c:	46bb      	mov	fp, r7
 102545e:	f7f9 fc3f 	bl	101ece0 <memmove>
 1025462:	68a3      	ldr	r3, [r4, #8]
 1025464:	6822      	ldr	r2, [r4, #0]
 1025466:	1bdb      	subs	r3, r3, r7
 1025468:	60a3      	str	r3, [r4, #8]
 102546a:	443a      	add	r2, r7
 102546c:	6022      	str	r2, [r4, #0]
 102546e:	2b00      	cmp	r3, #0
 1025470:	d1ec      	bne.n	102544c <__sfvwrite_r+0x290>
 1025472:	4621      	mov	r1, r4
 1025474:	4648      	mov	r0, r9
 1025476:	f7ff fbf7 	bl	1024c68 <_fflush_r>
 102547a:	2800      	cmp	r0, #0
 102547c:	d0e6      	beq.n	102544c <__sfvwrite_r+0x290>
 102547e:	e7ab      	b.n	10253d8 <__sfvwrite_r+0x21c>
 1025480:	462f      	mov	r7, r5
 1025482:	462b      	mov	r3, r5
 1025484:	e739      	b.n	10252fa <__sfvwrite_r+0x13e>
 1025486:	4621      	mov	r1, r4
 1025488:	4648      	mov	r0, r9
 102548a:	f7ff fbed 	bl	1024c68 <_fflush_r>
 102548e:	2800      	cmp	r0, #0
 1025490:	d089      	beq.n	10253a6 <__sfvwrite_r+0x1ea>
 1025492:	e7a1      	b.n	10253d8 <__sfvwrite_r+0x21c>
 1025494:	461a      	mov	r2, r3
 1025496:	4631      	mov	r1, r6
 1025498:	9300      	str	r3, [sp, #0]
 102549a:	461d      	mov	r5, r3
 102549c:	f7f9 fc20 	bl	101ece0 <memmove>
 10254a0:	68a1      	ldr	r1, [r4, #8]
 10254a2:	6822      	ldr	r2, [r4, #0]
 10254a4:	9b00      	ldr	r3, [sp, #0]
 10254a6:	1ac9      	subs	r1, r1, r3
 10254a8:	4413      	add	r3, r2
 10254aa:	60a1      	str	r1, [r4, #8]
 10254ac:	6023      	str	r3, [r4, #0]
 10254ae:	e775      	b.n	102539c <__sfvwrite_r+0x1e0>
 10254b0:	4648      	mov	r0, r9
 10254b2:	f000 fecb 	bl	102624c <_realloc_r>
 10254b6:	4603      	mov	r3, r0
 10254b8:	2800      	cmp	r0, #0
 10254ba:	f47f af14 	bne.w	10252e6 <__sfvwrite_r+0x12a>
 10254be:	6921      	ldr	r1, [r4, #16]
 10254c0:	4648      	mov	r0, r9
 10254c2:	f7ff fd83 	bl	1024fcc <_free_r>
 10254c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10254ca:	220c      	movs	r2, #12
 10254cc:	f8c9 2000 	str.w	r2, [r9]
 10254d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 10254d4:	e782      	b.n	10253dc <__sfvwrite_r+0x220>
 10254d6:	220c      	movs	r2, #12
 10254d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10254dc:	f8c9 2000 	str.w	r2, [r9]
 10254e0:	e77c      	b.n	10253dc <__sfvwrite_r+0x220>
 10254e2:	f04f 30ff 	mov.w	r0, #4294967295
 10254e6:	e767      	b.n	10253b8 <__sfvwrite_r+0x1fc>

010254e8 <_fwalk>:
 10254e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 10254ec:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 10254f0:	d01a      	beq.n	1025528 <_fwalk+0x40>
 10254f2:	4688      	mov	r8, r1
 10254f4:	2600      	movs	r6, #0
 10254f6:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 10254fa:	3d01      	subs	r5, #1
 10254fc:	d40e      	bmi.n	102551c <_fwalk+0x34>
 10254fe:	89a3      	ldrh	r3, [r4, #12]
 1025500:	3d01      	subs	r5, #1
 1025502:	2b01      	cmp	r3, #1
 1025504:	d906      	bls.n	1025514 <_fwalk+0x2c>
 1025506:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 102550a:	4620      	mov	r0, r4
 102550c:	3301      	adds	r3, #1
 102550e:	d001      	beq.n	1025514 <_fwalk+0x2c>
 1025510:	47c0      	blx	r8
 1025512:	4306      	orrs	r6, r0
 1025514:	1c6b      	adds	r3, r5, #1
 1025516:	f104 0468 	add.w	r4, r4, #104	; 0x68
 102551a:	d1f0      	bne.n	10254fe <_fwalk+0x16>
 102551c:	683f      	ldr	r7, [r7, #0]
 102551e:	2f00      	cmp	r7, #0
 1025520:	d1e9      	bne.n	10254f6 <_fwalk+0xe>
 1025522:	4630      	mov	r0, r6
 1025524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1025528:	463e      	mov	r6, r7
 102552a:	4630      	mov	r0, r6
 102552c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

01025530 <_fwalk_reent>:
 1025530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1025534:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 1025538:	d01e      	beq.n	1025578 <_fwalk_reent+0x48>
 102553a:	4688      	mov	r8, r1
 102553c:	4606      	mov	r6, r0
 102553e:	f04f 0900 	mov.w	r9, #0
 1025542:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 1025546:	3d01      	subs	r5, #1
 1025548:	d410      	bmi.n	102556c <_fwalk_reent+0x3c>
 102554a:	89a3      	ldrh	r3, [r4, #12]
 102554c:	3d01      	subs	r5, #1
 102554e:	2b01      	cmp	r3, #1
 1025550:	d908      	bls.n	1025564 <_fwalk_reent+0x34>
 1025552:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 1025556:	4621      	mov	r1, r4
 1025558:	4630      	mov	r0, r6
 102555a:	3301      	adds	r3, #1
 102555c:	d002      	beq.n	1025564 <_fwalk_reent+0x34>
 102555e:	47c0      	blx	r8
 1025560:	ea49 0900 	orr.w	r9, r9, r0
 1025564:	1c6b      	adds	r3, r5, #1
 1025566:	f104 0468 	add.w	r4, r4, #104	; 0x68
 102556a:	d1ee      	bne.n	102554a <_fwalk_reent+0x1a>
 102556c:	683f      	ldr	r7, [r7, #0]
 102556e:	2f00      	cmp	r7, #0
 1025570:	d1e7      	bne.n	1025542 <_fwalk_reent+0x12>
 1025572:	4648      	mov	r0, r9
 1025574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1025578:	46b9      	mov	r9, r7
 102557a:	4648      	mov	r0, r9
 102557c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

01025580 <_findenv_r>:
 1025580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1025584:	f64e 274c 	movw	r7, #59980	; 0xea4c
 1025588:	f2c0 1706 	movt	r7, #262	; 0x106
 102558c:	460d      	mov	r5, r1
 102558e:	4616      	mov	r6, r2
 1025590:	4680      	mov	r8, r0
 1025592:	f003 f957 	bl	1028844 <__env_lock>
 1025596:	f8d7 9000 	ldr.w	r9, [r7]
 102559a:	f1b9 0f00 	cmp.w	r9, #0
 102559e:	d021      	beq.n	10255e4 <_findenv_r+0x64>
 10255a0:	782a      	ldrb	r2, [r5, #0]
 10255a2:	462c      	mov	r4, r5
 10255a4:	2a3d      	cmp	r2, #61	; 0x3d
 10255a6:	bf18      	it	ne
 10255a8:	2a00      	cmpne	r2, #0
 10255aa:	d005      	beq.n	10255b8 <_findenv_r+0x38>
 10255ac:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 10255b0:	2a00      	cmp	r2, #0
 10255b2:	bf18      	it	ne
 10255b4:	2a3d      	cmpne	r2, #61	; 0x3d
 10255b6:	d1f9      	bne.n	10255ac <_findenv_r+0x2c>
 10255b8:	2a3d      	cmp	r2, #61	; 0x3d
 10255ba:	d013      	beq.n	10255e4 <_findenv_r+0x64>
 10255bc:	f8d9 0000 	ldr.w	r0, [r9]
 10255c0:	1b64      	subs	r4, r4, r5
 10255c2:	b178      	cbz	r0, 10255e4 <_findenv_r+0x64>
 10255c4:	4622      	mov	r2, r4
 10255c6:	4629      	mov	r1, r5
 10255c8:	f7fa fbb6 	bl	101fd38 <strncmp>
 10255cc:	b930      	cbnz	r0, 10255dc <_findenv_r+0x5c>
 10255ce:	f8d9 3000 	ldr.w	r3, [r9]
 10255d2:	eb03 0a04 	add.w	sl, r3, r4
 10255d6:	5d1b      	ldrb	r3, [r3, r4]
 10255d8:	2b3d      	cmp	r3, #61	; 0x3d
 10255da:	d009      	beq.n	10255f0 <_findenv_r+0x70>
 10255dc:	f859 0f04 	ldr.w	r0, [r9, #4]!
 10255e0:	2800      	cmp	r0, #0
 10255e2:	d1ef      	bne.n	10255c4 <_findenv_r+0x44>
 10255e4:	4640      	mov	r0, r8
 10255e6:	f003 f92f 	bl	1028848 <__env_unlock>
 10255ea:	2000      	movs	r0, #0
 10255ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 10255f0:	683b      	ldr	r3, [r7, #0]
 10255f2:	4640      	mov	r0, r8
 10255f4:	eba9 0303 	sub.w	r3, r9, r3
 10255f8:	109b      	asrs	r3, r3, #2
 10255fa:	6033      	str	r3, [r6, #0]
 10255fc:	f003 f924 	bl	1028848 <__env_unlock>
 1025600:	f10a 0001 	add.w	r0, sl, #1
 1025604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

01025608 <_getenv_r>:
 1025608:	b500      	push	{lr}
 102560a:	b083      	sub	sp, #12
 102560c:	aa01      	add	r2, sp, #4
 102560e:	f7ff ffb7 	bl	1025580 <_findenv_r>
 1025612:	b003      	add	sp, #12
 1025614:	f85d fb04 	ldr.w	pc, [sp], #4

01025618 <__localeconv_l>:
 1025618:	30f0      	adds	r0, #240	; 0xf0
 102561a:	4770      	bx	lr

0102561c <_localeconv_r>:
 102561c:	f24e 0280 	movw	r2, #57472	; 0xe080
 1025620:	f2c0 1206 	movt	r2, #262	; 0x106
 1025624:	f24e 43b0 	movw	r3, #58544	; 0xe4b0
 1025628:	f2c0 1306 	movt	r3, #262	; 0x106
 102562c:	6812      	ldr	r2, [r2, #0]
 102562e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1025630:	2800      	cmp	r0, #0
 1025632:	bf08      	it	eq
 1025634:	4618      	moveq	r0, r3
 1025636:	30f0      	adds	r0, #240	; 0xf0
 1025638:	4770      	bx	lr
 102563a:	bf00      	nop

0102563c <localeconv>:
 102563c:	f24e 0280 	movw	r2, #57472	; 0xe080
 1025640:	f2c0 1206 	movt	r2, #262	; 0x106
 1025644:	f24e 43b0 	movw	r3, #58544	; 0xe4b0
 1025648:	f2c0 1306 	movt	r3, #262	; 0x106
 102564c:	6812      	ldr	r2, [r2, #0]
 102564e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1025650:	2800      	cmp	r0, #0
 1025652:	bf08      	it	eq
 1025654:	4618      	moveq	r0, r3
 1025656:	30f0      	adds	r0, #240	; 0xf0
 1025658:	4770      	bx	lr
 102565a:	bf00      	nop

0102565c <__swhatbuf_r>:
 102565c:	b570      	push	{r4, r5, r6, lr}
 102565e:	460c      	mov	r4, r1
 1025660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1025664:	b096      	sub	sp, #88	; 0x58
 1025666:	4615      	mov	r5, r2
 1025668:	461e      	mov	r6, r3
 102566a:	2900      	cmp	r1, #0
 102566c:	db14      	blt.n	1025698 <__swhatbuf_r+0x3c>
 102566e:	466a      	mov	r2, sp
 1025670:	f003 f9c6 	bl	1028a00 <_fstat_r>
 1025674:	2800      	cmp	r0, #0
 1025676:	db0f      	blt.n	1025698 <__swhatbuf_r+0x3c>
 1025678:	9a01      	ldr	r2, [sp, #4]
 102567a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 102567e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 1025682:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 1025686:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
 102568a:	fab2 f282 	clz	r2, r2
 102568e:	0952      	lsrs	r2, r2, #5
 1025690:	6032      	str	r2, [r6, #0]
 1025692:	602b      	str	r3, [r5, #0]
 1025694:	b016      	add	sp, #88	; 0x58
 1025696:	bd70      	pop	{r4, r5, r6, pc}
 1025698:	89a2      	ldrh	r2, [r4, #12]
 102569a:	2300      	movs	r3, #0
 102569c:	6033      	str	r3, [r6, #0]
 102569e:	f012 0080 	ands.w	r0, r2, #128	; 0x80
 10256a2:	d004      	beq.n	10256ae <__swhatbuf_r+0x52>
 10256a4:	4618      	mov	r0, r3
 10256a6:	2340      	movs	r3, #64	; 0x40
 10256a8:	602b      	str	r3, [r5, #0]
 10256aa:	b016      	add	sp, #88	; 0x58
 10256ac:	bd70      	pop	{r4, r5, r6, pc}
 10256ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 10256b2:	602b      	str	r3, [r5, #0]
 10256b4:	b016      	add	sp, #88	; 0x58
 10256b6:	bd70      	pop	{r4, r5, r6, pc}

010256b8 <__smakebuf_r>:
 10256b8:	898a      	ldrh	r2, [r1, #12]
 10256ba:	460b      	mov	r3, r1
 10256bc:	0792      	lsls	r2, r2, #30
 10256be:	d506      	bpl.n	10256ce <__smakebuf_r+0x16>
 10256c0:	f101 0243 	add.w	r2, r1, #67	; 0x43
 10256c4:	2101      	movs	r1, #1
 10256c6:	601a      	str	r2, [r3, #0]
 10256c8:	e9c3 2104 	strd	r2, r1, [r3, #16]
 10256cc:	4770      	bx	lr
 10256ce:	b570      	push	{r4, r5, r6, lr}
 10256d0:	b082      	sub	sp, #8
 10256d2:	ab01      	add	r3, sp, #4
 10256d4:	4606      	mov	r6, r0
 10256d6:	466a      	mov	r2, sp
 10256d8:	460c      	mov	r4, r1
 10256da:	f7ff ffbf 	bl	102565c <__swhatbuf_r>
 10256de:	9900      	ldr	r1, [sp, #0]
 10256e0:	4605      	mov	r5, r0
 10256e2:	4630      	mov	r0, r6
 10256e4:	f7f8 faec 	bl	101dcc0 <_malloc_r>
 10256e8:	b198      	cbz	r0, 1025712 <__smakebuf_r+0x5a>
 10256ea:	9900      	ldr	r1, [sp, #0]
 10256ec:	f644 43c9 	movw	r3, #19657	; 0x4cc9
 10256f0:	9a01      	ldr	r2, [sp, #4]
 10256f2:	f2c0 1302 	movt	r3, #258	; 0x102
 10256f6:	63f3      	str	r3, [r6, #60]	; 0x3c
 10256f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10256fc:	6020      	str	r0, [r4, #0]
 10256fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 1025702:	6120      	str	r0, [r4, #16]
 1025704:	6161      	str	r1, [r4, #20]
 1025706:	81a3      	strh	r3, [r4, #12]
 1025708:	b99a      	cbnz	r2, 1025732 <__smakebuf_r+0x7a>
 102570a:	432b      	orrs	r3, r5
 102570c:	81a3      	strh	r3, [r4, #12]
 102570e:	b002      	add	sp, #8
 1025710:	bd70      	pop	{r4, r5, r6, pc}
 1025712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1025716:	059a      	lsls	r2, r3, #22
 1025718:	d4f9      	bmi.n	102570e <__smakebuf_r+0x56>
 102571a:	f023 0303 	bic.w	r3, r3, #3
 102571e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 1025722:	f043 0302 	orr.w	r3, r3, #2
 1025726:	6022      	str	r2, [r4, #0]
 1025728:	81a3      	strh	r3, [r4, #12]
 102572a:	2301      	movs	r3, #1
 102572c:	e9c4 2304 	strd	r2, r3, [r4, #16]
 1025730:	e7ed      	b.n	102570e <__smakebuf_r+0x56>
 1025732:	4630      	mov	r0, r6
 1025734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 1025738:	f003 f978 	bl	1028a2c <_isatty_r>
 102573c:	b910      	cbnz	r0, 1025744 <__smakebuf_r+0x8c>
 102573e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1025742:	e7e2      	b.n	102570a <__smakebuf_r+0x52>
 1025744:	89a3      	ldrh	r3, [r4, #12]
 1025746:	f023 0303 	bic.w	r3, r3, #3
 102574a:	f043 0301 	orr.w	r3, r3, #1
 102574e:	b21b      	sxth	r3, r3
 1025750:	e7db      	b.n	102570a <__smakebuf_r+0x52>
 1025752:	bf00      	nop

01025754 <__malloc_update_mallinfo>:
 1025754:	b470      	push	{r4, r5, r6}
 1025756:	f24e 643c 	movw	r4, #58940	; 0xe63c
 102575a:	f2c0 1406 	movt	r4, #262	; 0x106
 102575e:	f504 6580 	add.w	r5, r4, #1024	; 0x400
 1025762:	f854 3f08 	ldr.w	r3, [r4, #8]!
 1025766:	685e      	ldr	r6, [r3, #4]
 1025768:	f026 0603 	bic.w	r6, r6, #3
 102576c:	2e0f      	cmp	r6, #15
 102576e:	4631      	mov	r1, r6
 1025770:	bfd4      	ite	le
 1025772:	2000      	movle	r0, #0
 1025774:	2001      	movgt	r0, #1
 1025776:	68e3      	ldr	r3, [r4, #12]
 1025778:	42a3      	cmp	r3, r4
 102577a:	d007      	beq.n	102578c <__malloc_update_mallinfo+0x38>
 102577c:	685a      	ldr	r2, [r3, #4]
 102577e:	3001      	adds	r0, #1
 1025780:	68db      	ldr	r3, [r3, #12]
 1025782:	f022 0203 	bic.w	r2, r2, #3
 1025786:	42a3      	cmp	r3, r4
 1025788:	4411      	add	r1, r2
 102578a:	d1f7      	bne.n	102577c <__malloc_update_mallinfo+0x28>
 102578c:	3408      	adds	r4, #8
 102578e:	42a5      	cmp	r5, r4
 1025790:	d1f1      	bne.n	1025776 <__malloc_update_mallinfo+0x22>
 1025792:	f244 3304 	movw	r3, #17156	; 0x4304
 1025796:	f2c0 1307 	movt	r3, #263	; 0x107
 102579a:	681a      	ldr	r2, [r3, #0]
 102579c:	625e      	str	r6, [r3, #36]	; 0x24
 102579e:	1a52      	subs	r2, r2, r1
 10257a0:	6058      	str	r0, [r3, #4]
 10257a2:	6219      	str	r1, [r3, #32]
 10257a4:	61da      	str	r2, [r3, #28]
 10257a6:	bc70      	pop	{r4, r5, r6}
 10257a8:	4770      	bx	lr
 10257aa:	bf00      	nop

010257ac <_mallinfo_r>:
 10257ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10257ae:	f244 3404 	movw	r4, #17156	; 0x4304
 10257b2:	f2c0 1407 	movt	r4, #263	; 0x107
 10257b6:	4606      	mov	r6, r0
 10257b8:	4608      	mov	r0, r1
 10257ba:	460f      	mov	r7, r1
 10257bc:	f7f9 fb48 	bl	101ee50 <__malloc_lock>
 10257c0:	4635      	mov	r5, r6
 10257c2:	f7ff ffc7 	bl	1025754 <__malloc_update_mallinfo>
 10257c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 10257c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 10257ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 10257cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 10257ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 10257d2:	e885 0003 	stmia.w	r5, {r0, r1}
 10257d6:	4638      	mov	r0, r7
 10257d8:	f7f9 fb3c 	bl	101ee54 <__malloc_unlock>
 10257dc:	4630      	mov	r0, r6
 10257de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

010257e0 <_mallopt_r>:
 10257e0:	b570      	push	{r4, r5, r6, lr}
 10257e2:	460c      	mov	r4, r1
 10257e4:	4615      	mov	r5, r2
 10257e6:	4606      	mov	r6, r0
 10257e8:	f7f9 fb32 	bl	101ee50 <__malloc_lock>
 10257ec:	1d21      	adds	r1, r4, #4
 10257ee:	2903      	cmp	r1, #3
 10257f0:	d823      	bhi.n	102583a <_mallopt_r+0x5a>
 10257f2:	e8df f001 	tbb	[pc, r1]
 10257f6:	1d16      	.short	0x1d16
 10257f8:	020c      	.short	0x020c
 10257fa:	f64e 2348 	movw	r3, #59976	; 0xea48
 10257fe:	f2c0 1306 	movt	r3, #262	; 0x106
 1025802:	4630      	mov	r0, r6
 1025804:	601d      	str	r5, [r3, #0]
 1025806:	f7f9 fb25 	bl	101ee54 <__malloc_unlock>
 102580a:	2001      	movs	r0, #1
 102580c:	bd70      	pop	{r4, r5, r6, pc}
 102580e:	f244 3300 	movw	r3, #17152	; 0x4300
 1025812:	f2c0 1307 	movt	r3, #263	; 0x107
 1025816:	4630      	mov	r0, r6
 1025818:	601d      	str	r5, [r3, #0]
 102581a:	f7f9 fb1b 	bl	101ee54 <__malloc_unlock>
 102581e:	2001      	movs	r0, #1
 1025820:	bd70      	pop	{r4, r5, r6, pc}
 1025822:	4630      	mov	r0, r6
 1025824:	f7f9 fb16 	bl	101ee54 <__malloc_unlock>
 1025828:	fab5 f085 	clz	r0, r5
 102582c:	0940      	lsrs	r0, r0, #5
 102582e:	bd70      	pop	{r4, r5, r6, pc}
 1025830:	4630      	mov	r0, r6
 1025832:	f7f9 fb0f 	bl	101ee54 <__malloc_unlock>
 1025836:	2001      	movs	r0, #1
 1025838:	bd70      	pop	{r4, r5, r6, pc}
 102583a:	4630      	mov	r0, r6
 102583c:	f7f9 fb0a 	bl	101ee54 <__malloc_unlock>
 1025840:	2000      	movs	r0, #0
 1025842:	bd70      	pop	{r4, r5, r6, pc}

01025844 <_malloc_stats_r>:
 1025844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1025846:	4604      	mov	r4, r0
 1025848:	f7f9 fb02 	bl	101ee50 <__malloc_lock>
 102584c:	f7ff ff82 	bl	1025754 <__malloc_update_mallinfo>
 1025850:	f244 3230 	movw	r2, #17200	; 0x4330
 1025854:	f244 3304 	movw	r3, #17156	; 0x4304
 1025858:	f2c0 1207 	movt	r2, #263	; 0x107
 102585c:	f2c0 1307 	movt	r3, #263	; 0x107
 1025860:	4620      	mov	r0, r4
 1025862:	6817      	ldr	r7, [r2, #0]
 1025864:	681e      	ldr	r6, [r3, #0]
 1025866:	69dd      	ldr	r5, [r3, #28]
 1025868:	f7f9 faf4 	bl	101ee54 <__malloc_unlock>
 102586c:	68e4      	ldr	r4, [r4, #12]
 102586e:	463a      	mov	r2, r7
 1025870:	f64d 315c 	movw	r1, #56156	; 0xdb5c
 1025874:	f2c0 1106 	movt	r1, #262	; 0x106
 1025878:	4620      	mov	r0, r4
 102587a:	f7ff fb3b 	bl	1024ef4 <fiprintf>
 102587e:	4632      	mov	r2, r6
 1025880:	4620      	mov	r0, r4
 1025882:	f64d 3178 	movw	r1, #56184	; 0xdb78
 1025886:	f2c0 1106 	movt	r1, #262	; 0x106
 102588a:	f7ff fb33 	bl	1024ef4 <fiprintf>
 102588e:	462a      	mov	r2, r5
 1025890:	4620      	mov	r0, r4
 1025892:	f64d 3194 	movw	r1, #56212	; 0xdb94
 1025896:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 102589a:	f2c0 1106 	movt	r1, #262	; 0x106
 102589e:	f7ff bb29 	b.w	1024ef4 <fiprintf>
 10258a2:	bf00      	nop
	...

010258b0 <memchr>:
 10258b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 10258b4:	2a10      	cmp	r2, #16
 10258b6:	db2b      	blt.n	1025910 <memchr+0x60>
 10258b8:	f010 0f07 	tst.w	r0, #7
 10258bc:	d008      	beq.n	10258d0 <memchr+0x20>
 10258be:	f810 3b01 	ldrb.w	r3, [r0], #1
 10258c2:	3a01      	subs	r2, #1
 10258c4:	428b      	cmp	r3, r1
 10258c6:	d02d      	beq.n	1025924 <memchr+0x74>
 10258c8:	f010 0f07 	tst.w	r0, #7
 10258cc:	b342      	cbz	r2, 1025920 <memchr+0x70>
 10258ce:	d1f6      	bne.n	10258be <memchr+0xe>
 10258d0:	b4f0      	push	{r4, r5, r6, r7}
 10258d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 10258d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 10258da:	f022 0407 	bic.w	r4, r2, #7
 10258de:	f07f 0700 	mvns.w	r7, #0
 10258e2:	2300      	movs	r3, #0
 10258e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 10258e8:	3c08      	subs	r4, #8
 10258ea:	ea85 0501 	eor.w	r5, r5, r1
 10258ee:	ea86 0601 	eor.w	r6, r6, r1
 10258f2:	fa85 f547 	uadd8	r5, r5, r7
 10258f6:	faa3 f587 	sel	r5, r3, r7
 10258fa:	fa86 f647 	uadd8	r6, r6, r7
 10258fe:	faa5 f687 	sel	r6, r5, r7
 1025902:	b98e      	cbnz	r6, 1025928 <memchr+0x78>
 1025904:	d1ee      	bne.n	10258e4 <memchr+0x34>
 1025906:	bcf0      	pop	{r4, r5, r6, r7}
 1025908:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 102590c:	f002 0207 	and.w	r2, r2, #7
 1025910:	b132      	cbz	r2, 1025920 <memchr+0x70>
 1025912:	f810 3b01 	ldrb.w	r3, [r0], #1
 1025916:	3a01      	subs	r2, #1
 1025918:	ea83 0301 	eor.w	r3, r3, r1
 102591c:	b113      	cbz	r3, 1025924 <memchr+0x74>
 102591e:	d1f8      	bne.n	1025912 <memchr+0x62>
 1025920:	2000      	movs	r0, #0
 1025922:	4770      	bx	lr
 1025924:	3801      	subs	r0, #1
 1025926:	4770      	bx	lr
 1025928:	2d00      	cmp	r5, #0
 102592a:	bf06      	itte	eq
 102592c:	4635      	moveq	r5, r6
 102592e:	3803      	subeq	r0, #3
 1025930:	3807      	subne	r0, #7
 1025932:	f015 0f01 	tst.w	r5, #1
 1025936:	d107      	bne.n	1025948 <memchr+0x98>
 1025938:	3001      	adds	r0, #1
 102593a:	f415 7f80 	tst.w	r5, #256	; 0x100
 102593e:	bf02      	ittt	eq
 1025940:	3001      	addeq	r0, #1
 1025942:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 1025946:	3001      	addeq	r0, #1
 1025948:	bcf0      	pop	{r4, r5, r6, r7}
 102594a:	3801      	subs	r0, #1
 102594c:	4770      	bx	lr
 102594e:	bf00      	nop

01025950 <_Balloc>:
 1025950:	b538      	push	{r3, r4, r5, lr}
 1025952:	4605      	mov	r5, r0
 1025954:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1025956:	460c      	mov	r4, r1
 1025958:	b14b      	cbz	r3, 102596e <_Balloc+0x1e>
 102595a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 102595e:	b180      	cbz	r0, 1025982 <_Balloc+0x32>
 1025960:	6802      	ldr	r2, [r0, #0]
 1025962:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 1025966:	2300      	movs	r3, #0
 1025968:	e9c0 3303 	strd	r3, r3, [r0, #12]
 102596c:	bd38      	pop	{r3, r4, r5, pc}
 102596e:	2221      	movs	r2, #33	; 0x21
 1025970:	2104      	movs	r1, #4
 1025972:	f7f7 fb9f 	bl	101d0b4 <_calloc_r>
 1025976:	4603      	mov	r3, r0
 1025978:	64e8      	str	r0, [r5, #76]	; 0x4c
 102597a:	2800      	cmp	r0, #0
 102597c:	d1ed      	bne.n	102595a <_Balloc+0xa>
 102597e:	2000      	movs	r0, #0
 1025980:	bd38      	pop	{r3, r4, r5, pc}
 1025982:	2101      	movs	r1, #1
 1025984:	4628      	mov	r0, r5
 1025986:	fa01 f504 	lsl.w	r5, r1, r4
 102598a:	1d6a      	adds	r2, r5, #5
 102598c:	0092      	lsls	r2, r2, #2
 102598e:	f7f7 fb91 	bl	101d0b4 <_calloc_r>
 1025992:	2800      	cmp	r0, #0
 1025994:	d0f3      	beq.n	102597e <_Balloc+0x2e>
 1025996:	e9c0 4501 	strd	r4, r5, [r0, #4]
 102599a:	e7e4      	b.n	1025966 <_Balloc+0x16>

0102599c <_Bfree>:
 102599c:	b131      	cbz	r1, 10259ac <_Bfree+0x10>
 102599e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 10259a0:	684a      	ldr	r2, [r1, #4]
 10259a2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 10259a6:	6008      	str	r0, [r1, #0]
 10259a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 10259ac:	4770      	bx	lr
 10259ae:	bf00      	nop

010259b0 <__multadd>:
 10259b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 10259b2:	f101 0714 	add.w	r7, r1, #20
 10259b6:	690c      	ldr	r4, [r1, #16]
 10259b8:	b083      	sub	sp, #12
 10259ba:	460d      	mov	r5, r1
 10259bc:	4606      	mov	r6, r0
 10259be:	f04f 0c00 	mov.w	ip, #0
 10259c2:	6838      	ldr	r0, [r7, #0]
 10259c4:	f10c 0c01 	add.w	ip, ip, #1
 10259c8:	4564      	cmp	r4, ip
 10259ca:	b281      	uxth	r1, r0
 10259cc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 10259d0:	fb02 3301 	mla	r3, r2, r1, r3
 10259d4:	ea4f 4113 	mov.w	r1, r3, lsr #16
 10259d8:	b29b      	uxth	r3, r3
 10259da:	fb02 1000 	mla	r0, r2, r0, r1
 10259de:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 10259e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 10259e6:	f847 1b04 	str.w	r1, [r7], #4
 10259ea:	dcea      	bgt.n	10259c2 <__multadd+0x12>
 10259ec:	b13b      	cbz	r3, 10259fe <__multadd+0x4e>
 10259ee:	68aa      	ldr	r2, [r5, #8]
 10259f0:	42a2      	cmp	r2, r4
 10259f2:	dd07      	ble.n	1025a04 <__multadd+0x54>
 10259f4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 10259f8:	3401      	adds	r4, #1
 10259fa:	6153      	str	r3, [r2, #20]
 10259fc:	612c      	str	r4, [r5, #16]
 10259fe:	4628      	mov	r0, r5
 1025a00:	b003      	add	sp, #12
 1025a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1025a04:	6869      	ldr	r1, [r5, #4]
 1025a06:	4630      	mov	r0, r6
 1025a08:	9301      	str	r3, [sp, #4]
 1025a0a:	3101      	adds	r1, #1
 1025a0c:	f7ff ffa0 	bl	1025950 <_Balloc>
 1025a10:	692a      	ldr	r2, [r5, #16]
 1025a12:	f105 010c 	add.w	r1, r5, #12
 1025a16:	3202      	adds	r2, #2
 1025a18:	0092      	lsls	r2, r2, #2
 1025a1a:	4607      	mov	r7, r0
 1025a1c:	300c      	adds	r0, #12
 1025a1e:	f7f8 ee70 	blx	101e700 <memcpy>
 1025a22:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 1025a24:	6869      	ldr	r1, [r5, #4]
 1025a26:	9b01      	ldr	r3, [sp, #4]
 1025a28:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 1025a2c:	6028      	str	r0, [r5, #0]
 1025a2e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 1025a32:	463d      	mov	r5, r7
 1025a34:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 1025a38:	3401      	adds	r4, #1
 1025a3a:	6153      	str	r3, [r2, #20]
 1025a3c:	612c      	str	r4, [r5, #16]
 1025a3e:	e7de      	b.n	10259fe <__multadd+0x4e>

01025a40 <__s2b>:
 1025a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1025a44:	461d      	mov	r5, r3
 1025a46:	f648 6639 	movw	r6, #36409	; 0x8e39
 1025a4a:	3308      	adds	r3, #8
 1025a4c:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 1025a50:	4607      	mov	r7, r0
 1025a52:	460c      	mov	r4, r1
 1025a54:	2d09      	cmp	r5, #9
 1025a56:	fb86 0103 	smull	r0, r1, r6, r3
 1025a5a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 1025a5e:	4690      	mov	r8, r2
 1025a60:	9e08      	ldr	r6, [sp, #32]
 1025a62:	ebc3 0261 	rsb	r2, r3, r1, asr #1
 1025a66:	dd35      	ble.n	1025ad4 <__s2b+0x94>
 1025a68:	2301      	movs	r3, #1
 1025a6a:	2100      	movs	r1, #0
 1025a6c:	005b      	lsls	r3, r3, #1
 1025a6e:	3101      	adds	r1, #1
 1025a70:	429a      	cmp	r2, r3
 1025a72:	dcfb      	bgt.n	1025a6c <__s2b+0x2c>
 1025a74:	4638      	mov	r0, r7
 1025a76:	f7ff ff6b 	bl	1025950 <_Balloc>
 1025a7a:	f1b8 0f09 	cmp.w	r8, #9
 1025a7e:	f04f 0301 	mov.w	r3, #1
 1025a82:	bfdc      	itt	le
 1025a84:	340a      	addle	r4, #10
 1025a86:	f04f 0809 	movle.w	r8, #9
 1025a8a:	6146      	str	r6, [r0, #20]
 1025a8c:	6103      	str	r3, [r0, #16]
 1025a8e:	dd10      	ble.n	1025ab2 <__s2b+0x72>
 1025a90:	f104 0909 	add.w	r9, r4, #9
 1025a94:	4444      	add	r4, r8
 1025a96:	464e      	mov	r6, r9
 1025a98:	f816 3b01 	ldrb.w	r3, [r6], #1
 1025a9c:	4601      	mov	r1, r0
 1025a9e:	220a      	movs	r2, #10
 1025aa0:	4638      	mov	r0, r7
 1025aa2:	3b30      	subs	r3, #48	; 0x30
 1025aa4:	f7ff ff84 	bl	10259b0 <__multadd>
 1025aa8:	42b4      	cmp	r4, r6
 1025aaa:	d1f5      	bne.n	1025a98 <__s2b+0x58>
 1025aac:	f1a8 0408 	sub.w	r4, r8, #8
 1025ab0:	444c      	add	r4, r9
 1025ab2:	4545      	cmp	r5, r8
 1025ab4:	dd0c      	ble.n	1025ad0 <__s2b+0x90>
 1025ab6:	eba5 0508 	sub.w	r5, r5, r8
 1025aba:	4425      	add	r5, r4
 1025abc:	f814 3b01 	ldrb.w	r3, [r4], #1
 1025ac0:	4601      	mov	r1, r0
 1025ac2:	220a      	movs	r2, #10
 1025ac4:	4638      	mov	r0, r7
 1025ac6:	3b30      	subs	r3, #48	; 0x30
 1025ac8:	f7ff ff72 	bl	10259b0 <__multadd>
 1025acc:	42a5      	cmp	r5, r4
 1025ace:	d1f5      	bne.n	1025abc <__s2b+0x7c>
 1025ad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1025ad4:	2100      	movs	r1, #0
 1025ad6:	e7cd      	b.n	1025a74 <__s2b+0x34>

01025ad8 <__hi0bits>:
 1025ad8:	0c02      	lsrs	r2, r0, #16
 1025ada:	4603      	mov	r3, r0
 1025adc:	2000      	movs	r0, #0
 1025ade:	0412      	lsls	r2, r2, #16
 1025ae0:	b90a      	cbnz	r2, 1025ae6 <__hi0bits+0xe>
 1025ae2:	041b      	lsls	r3, r3, #16
 1025ae4:	2010      	movs	r0, #16
 1025ae6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 1025aea:	bf04      	itt	eq
 1025aec:	021b      	lsleq	r3, r3, #8
 1025aee:	3008      	addeq	r0, #8
 1025af0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 1025af4:	bf04      	itt	eq
 1025af6:	011b      	lsleq	r3, r3, #4
 1025af8:	3004      	addeq	r0, #4
 1025afa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 1025afe:	bf04      	itt	eq
 1025b00:	009b      	lsleq	r3, r3, #2
 1025b02:	3002      	addeq	r0, #2
 1025b04:	2b00      	cmp	r3, #0
 1025b06:	db05      	blt.n	1025b14 <__hi0bits+0x3c>
 1025b08:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 1025b0c:	f100 0001 	add.w	r0, r0, #1
 1025b10:	bf08      	it	eq
 1025b12:	2020      	moveq	r0, #32
 1025b14:	4770      	bx	lr
 1025b16:	bf00      	nop

01025b18 <__lo0bits>:
 1025b18:	6803      	ldr	r3, [r0, #0]
 1025b1a:	4601      	mov	r1, r0
 1025b1c:	f013 0207 	ands.w	r2, r3, #7
 1025b20:	d009      	beq.n	1025b36 <__lo0bits+0x1e>
 1025b22:	07da      	lsls	r2, r3, #31
 1025b24:	d422      	bmi.n	1025b6c <__lo0bits+0x54>
 1025b26:	0798      	lsls	r0, r3, #30
 1025b28:	bf4b      	itete	mi
 1025b2a:	085b      	lsrmi	r3, r3, #1
 1025b2c:	089b      	lsrpl	r3, r3, #2
 1025b2e:	2001      	movmi	r0, #1
 1025b30:	2002      	movpl	r0, #2
 1025b32:	600b      	str	r3, [r1, #0]
 1025b34:	4770      	bx	lr
 1025b36:	b298      	uxth	r0, r3
 1025b38:	b9b0      	cbnz	r0, 1025b68 <__lo0bits+0x50>
 1025b3a:	0c1b      	lsrs	r3, r3, #16
 1025b3c:	2010      	movs	r0, #16
 1025b3e:	f013 0fff 	tst.w	r3, #255	; 0xff
 1025b42:	bf04      	itt	eq
 1025b44:	0a1b      	lsreq	r3, r3, #8
 1025b46:	3008      	addeq	r0, #8
 1025b48:	071a      	lsls	r2, r3, #28
 1025b4a:	bf04      	itt	eq
 1025b4c:	091b      	lsreq	r3, r3, #4
 1025b4e:	3004      	addeq	r0, #4
 1025b50:	079a      	lsls	r2, r3, #30
 1025b52:	bf04      	itt	eq
 1025b54:	089b      	lsreq	r3, r3, #2
 1025b56:	3002      	addeq	r0, #2
 1025b58:	07da      	lsls	r2, r3, #31
 1025b5a:	d403      	bmi.n	1025b64 <__lo0bits+0x4c>
 1025b5c:	085b      	lsrs	r3, r3, #1
 1025b5e:	f100 0001 	add.w	r0, r0, #1
 1025b62:	d005      	beq.n	1025b70 <__lo0bits+0x58>
 1025b64:	600b      	str	r3, [r1, #0]
 1025b66:	4770      	bx	lr
 1025b68:	4610      	mov	r0, r2
 1025b6a:	e7e8      	b.n	1025b3e <__lo0bits+0x26>
 1025b6c:	2000      	movs	r0, #0
 1025b6e:	4770      	bx	lr
 1025b70:	2020      	movs	r0, #32
 1025b72:	4770      	bx	lr

01025b74 <__i2b>:
 1025b74:	b510      	push	{r4, lr}
 1025b76:	460c      	mov	r4, r1
 1025b78:	2101      	movs	r1, #1
 1025b7a:	f7ff fee9 	bl	1025950 <_Balloc>
 1025b7e:	2201      	movs	r2, #1
 1025b80:	6144      	str	r4, [r0, #20]
 1025b82:	6102      	str	r2, [r0, #16]
 1025b84:	bd10      	pop	{r4, pc}
 1025b86:	bf00      	nop

01025b88 <__multiply>:
 1025b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1025b8c:	b083      	sub	sp, #12
 1025b8e:	690d      	ldr	r5, [r1, #16]
 1025b90:	6913      	ldr	r3, [r2, #16]
 1025b92:	429d      	cmp	r5, r3
 1025b94:	bfb5      	itete	lt
 1025b96:	4614      	movlt	r4, r2
 1025b98:	460c      	movge	r4, r1
 1025b9a:	461f      	movlt	r7, r3
 1025b9c:	469b      	movge	fp, r3
 1025b9e:	68a3      	ldr	r3, [r4, #8]
 1025ba0:	bfae      	itee	ge
 1025ba2:	462f      	movge	r7, r5
 1025ba4:	46ab      	movlt	fp, r5
 1025ba6:	460d      	movlt	r5, r1
 1025ba8:	eb07 080b 	add.w	r8, r7, fp
 1025bac:	6861      	ldr	r1, [r4, #4]
 1025bae:	bfa8      	it	ge
 1025bb0:	4615      	movge	r5, r2
 1025bb2:	4543      	cmp	r3, r8
 1025bb4:	bfb8      	it	lt
 1025bb6:	3101      	addlt	r1, #1
 1025bb8:	f7ff feca 	bl	1025950 <_Balloc>
 1025bbc:	f100 0a14 	add.w	sl, r0, #20
 1025bc0:	4603      	mov	r3, r0
 1025bc2:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
 1025bc6:	9000      	str	r0, [sp, #0]
 1025bc8:	45ca      	cmp	sl, r9
 1025bca:	bf3c      	itt	cc
 1025bcc:	4653      	movcc	r3, sl
 1025bce:	2000      	movcc	r0, #0
 1025bd0:	d203      	bcs.n	1025bda <__multiply+0x52>
 1025bd2:	f843 0b04 	str.w	r0, [r3], #4
 1025bd6:	4599      	cmp	r9, r3
 1025bd8:	d8fb      	bhi.n	1025bd2 <__multiply+0x4a>
 1025bda:	f105 0e14 	add.w	lr, r5, #20
 1025bde:	f104 0314 	add.w	r3, r4, #20
 1025be2:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 1025be6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 1025bea:	45de      	cmp	lr, fp
 1025bec:	bf3c      	itt	cc
 1025bee:	f8cd 8004 	strcc.w	r8, [sp, #4]
 1025bf2:	4698      	movcc	r8, r3
 1025bf4:	d306      	bcc.n	1025c04 <__multiply+0x7c>
 1025bf6:	e051      	b.n	1025c9c <__multiply+0x114>
 1025bf8:	0c24      	lsrs	r4, r4, #16
 1025bfa:	d12a      	bne.n	1025c52 <__multiply+0xca>
 1025bfc:	45f3      	cmp	fp, lr
 1025bfe:	f10a 0a04 	add.w	sl, sl, #4
 1025c02:	d949      	bls.n	1025c98 <__multiply+0x110>
 1025c04:	f85e 4b04 	ldr.w	r4, [lr], #4
 1025c08:	b2a6      	uxth	r6, r4
 1025c0a:	2e00      	cmp	r6, #0
 1025c0c:	d0f4      	beq.n	1025bf8 <__multiply+0x70>
 1025c0e:	4645      	mov	r5, r8
 1025c10:	4654      	mov	r4, sl
 1025c12:	2300      	movs	r3, #0
 1025c14:	f855 1b04 	ldr.w	r1, [r5], #4
 1025c18:	6820      	ldr	r0, [r4, #0]
 1025c1a:	42af      	cmp	r7, r5
 1025c1c:	b28a      	uxth	r2, r1
 1025c1e:	ea4f 4111 	mov.w	r1, r1, lsr #16
 1025c22:	fa1f fc80 	uxth.w	ip, r0
 1025c26:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1025c2a:	fb06 c202 	mla	r2, r6, r2, ip
 1025c2e:	fb06 0101 	mla	r1, r6, r1, r0
 1025c32:	4413      	add	r3, r2
 1025c34:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 1025c38:	b29b      	uxth	r3, r3
 1025c3a:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 1025c3e:	ea4f 4311 	mov.w	r3, r1, lsr #16
 1025c42:	f844 2b04 	str.w	r2, [r4], #4
 1025c46:	d8e5      	bhi.n	1025c14 <__multiply+0x8c>
 1025c48:	6023      	str	r3, [r4, #0]
 1025c4a:	f85e 4c04 	ldr.w	r4, [lr, #-4]
 1025c4e:	0c24      	lsrs	r4, r4, #16
 1025c50:	d0d4      	beq.n	1025bfc <__multiply+0x74>
 1025c52:	f8da 3000 	ldr.w	r3, [sl]
 1025c56:	4645      	mov	r5, r8
 1025c58:	4656      	mov	r6, sl
 1025c5a:	2200      	movs	r2, #0
 1025c5c:	4618      	mov	r0, r3
 1025c5e:	8829      	ldrh	r1, [r5, #0]
 1025c60:	0c00      	lsrs	r0, r0, #16
 1025c62:	b29b      	uxth	r3, r3
 1025c64:	fb04 0001 	mla	r0, r4, r1, r0
 1025c68:	4402      	add	r2, r0
 1025c6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1025c6e:	f846 3b04 	str.w	r3, [r6], #4
 1025c72:	f855 3b04 	ldr.w	r3, [r5], #4
 1025c76:	6830      	ldr	r0, [r6, #0]
 1025c78:	42af      	cmp	r7, r5
 1025c7a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 1025c7e:	b281      	uxth	r1, r0
 1025c80:	fb04 1303 	mla	r3, r4, r3, r1
 1025c84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 1025c88:	ea4f 4213 	mov.w	r2, r3, lsr #16
 1025c8c:	d8e7      	bhi.n	1025c5e <__multiply+0xd6>
 1025c8e:	45f3      	cmp	fp, lr
 1025c90:	6033      	str	r3, [r6, #0]
 1025c92:	f10a 0a04 	add.w	sl, sl, #4
 1025c96:	d8b5      	bhi.n	1025c04 <__multiply+0x7c>
 1025c98:	f8dd 8004 	ldr.w	r8, [sp, #4]
 1025c9c:	f1b8 0f00 	cmp.w	r8, #0
 1025ca0:	dd0b      	ble.n	1025cba <__multiply+0x132>
 1025ca2:	f859 3c04 	ldr.w	r3, [r9, #-4]
 1025ca6:	f1a9 0904 	sub.w	r9, r9, #4
 1025caa:	b11b      	cbz	r3, 1025cb4 <__multiply+0x12c>
 1025cac:	e005      	b.n	1025cba <__multiply+0x132>
 1025cae:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 1025cb2:	b913      	cbnz	r3, 1025cba <__multiply+0x132>
 1025cb4:	f1b8 0801 	subs.w	r8, r8, #1
 1025cb8:	d1f9      	bne.n	1025cae <__multiply+0x126>
 1025cba:	9800      	ldr	r0, [sp, #0]
 1025cbc:	f8c0 8010 	str.w	r8, [r0, #16]
 1025cc0:	b003      	add	sp, #12
 1025cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1025cc6:	bf00      	nop

01025cc8 <__pow5mult>:
 1025cc8:	f012 0303 	ands.w	r3, r2, #3
 1025ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1025cd0:	4614      	mov	r4, r2
 1025cd2:	4607      	mov	r7, r0
 1025cd4:	bf08      	it	eq
 1025cd6:	460d      	moveq	r5, r1
 1025cd8:	d12d      	bne.n	1025d36 <__pow5mult+0x6e>
 1025cda:	10a4      	asrs	r4, r4, #2
 1025cdc:	d01c      	beq.n	1025d18 <__pow5mult+0x50>
 1025cde:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 1025ce0:	b3ae      	cbz	r6, 1025d4e <__pow5mult+0x86>
 1025ce2:	07e3      	lsls	r3, r4, #31
 1025ce4:	f04f 0800 	mov.w	r8, #0
 1025ce8:	d406      	bmi.n	1025cf8 <__pow5mult+0x30>
 1025cea:	1064      	asrs	r4, r4, #1
 1025cec:	d014      	beq.n	1025d18 <__pow5mult+0x50>
 1025cee:	6830      	ldr	r0, [r6, #0]
 1025cf0:	b1a8      	cbz	r0, 1025d1e <__pow5mult+0x56>
 1025cf2:	4606      	mov	r6, r0
 1025cf4:	07e3      	lsls	r3, r4, #31
 1025cf6:	d5f8      	bpl.n	1025cea <__pow5mult+0x22>
 1025cf8:	4632      	mov	r2, r6
 1025cfa:	4629      	mov	r1, r5
 1025cfc:	4638      	mov	r0, r7
 1025cfe:	f7ff ff43 	bl	1025b88 <__multiply>
 1025d02:	b1b5      	cbz	r5, 1025d32 <__pow5mult+0x6a>
 1025d04:	686a      	ldr	r2, [r5, #4]
 1025d06:	1064      	asrs	r4, r4, #1
 1025d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 1025d0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 1025d0e:	6029      	str	r1, [r5, #0]
 1025d10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1025d14:	4605      	mov	r5, r0
 1025d16:	d1ea      	bne.n	1025cee <__pow5mult+0x26>
 1025d18:	4628      	mov	r0, r5
 1025d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1025d1e:	4632      	mov	r2, r6
 1025d20:	4631      	mov	r1, r6
 1025d22:	4638      	mov	r0, r7
 1025d24:	f7ff ff30 	bl	1025b88 <__multiply>
 1025d28:	6030      	str	r0, [r6, #0]
 1025d2a:	4606      	mov	r6, r0
 1025d2c:	f8c0 8000 	str.w	r8, [r0]
 1025d30:	e7e0      	b.n	1025cf4 <__pow5mult+0x2c>
 1025d32:	4605      	mov	r5, r0
 1025d34:	e7d9      	b.n	1025cea <__pow5mult+0x22>
 1025d36:	1e5a      	subs	r2, r3, #1
 1025d38:	f249 45e8 	movw	r5, #38120	; 0x94e8
 1025d3c:	f2c0 1506 	movt	r5, #262	; 0x106
 1025d40:	2300      	movs	r3, #0
 1025d42:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 1025d46:	f7ff fe33 	bl	10259b0 <__multadd>
 1025d4a:	4605      	mov	r5, r0
 1025d4c:	e7c5      	b.n	1025cda <__pow5mult+0x12>
 1025d4e:	2101      	movs	r1, #1
 1025d50:	4638      	mov	r0, r7
 1025d52:	f7ff fdfd 	bl	1025950 <_Balloc>
 1025d56:	2301      	movs	r3, #1
 1025d58:	f240 2271 	movw	r2, #625	; 0x271
 1025d5c:	4606      	mov	r6, r0
 1025d5e:	e9c0 3204 	strd	r3, r2, [r0, #16]
 1025d62:	2300      	movs	r3, #0
 1025d64:	64b8      	str	r0, [r7, #72]	; 0x48
 1025d66:	6003      	str	r3, [r0, #0]
 1025d68:	e7bb      	b.n	1025ce2 <__pow5mult+0x1a>
 1025d6a:	bf00      	nop

01025d6c <__lshift>:
 1025d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1025d70:	ea4f 1962 	mov.w	r9, r2, asr #5
 1025d74:	690e      	ldr	r6, [r1, #16]
 1025d76:	460d      	mov	r5, r1
 1025d78:	688b      	ldr	r3, [r1, #8]
 1025d7a:	4690      	mov	r8, r2
 1025d7c:	444e      	add	r6, r9
 1025d7e:	4607      	mov	r7, r0
 1025d80:	1c74      	adds	r4, r6, #1
 1025d82:	6849      	ldr	r1, [r1, #4]
 1025d84:	429c      	cmp	r4, r3
 1025d86:	dd03      	ble.n	1025d90 <__lshift+0x24>
 1025d88:	005b      	lsls	r3, r3, #1
 1025d8a:	3101      	adds	r1, #1
 1025d8c:	429c      	cmp	r4, r3
 1025d8e:	dcfb      	bgt.n	1025d88 <__lshift+0x1c>
 1025d90:	4638      	mov	r0, r7
 1025d92:	f7ff fddd 	bl	1025950 <_Balloc>
 1025d96:	f1b9 0f00 	cmp.w	r9, #0
 1025d9a:	4684      	mov	ip, r0
 1025d9c:	f100 0014 	add.w	r0, r0, #20
 1025da0:	dd0e      	ble.n	1025dc0 <__lshift+0x54>
 1025da2:	f109 0905 	add.w	r9, r9, #5
 1025da6:	4603      	mov	r3, r0
 1025da8:	2100      	movs	r1, #0
 1025daa:	ea4f 0989 	mov.w	r9, r9, lsl #2
 1025dae:	eb0c 0209 	add.w	r2, ip, r9
 1025db2:	f843 1b04 	str.w	r1, [r3], #4
 1025db6:	4293      	cmp	r3, r2
 1025db8:	d1fb      	bne.n	1025db2 <__lshift+0x46>
 1025dba:	f1a9 0914 	sub.w	r9, r9, #20
 1025dbe:	4448      	add	r0, r9
 1025dc0:	6929      	ldr	r1, [r5, #16]
 1025dc2:	f018 081f 	ands.w	r8, r8, #31
 1025dc6:	f105 0314 	add.w	r3, r5, #20
 1025dca:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 1025dce:	d022      	beq.n	1025e16 <__lshift+0xaa>
 1025dd0:	f1c8 0220 	rsb	r2, r8, #32
 1025dd4:	f04f 0900 	mov.w	r9, #0
 1025dd8:	6819      	ldr	r1, [r3, #0]
 1025dda:	fa01 f108 	lsl.w	r1, r1, r8
 1025dde:	ea41 0109 	orr.w	r1, r1, r9
 1025de2:	f840 1b04 	str.w	r1, [r0], #4
 1025de6:	f853 1b04 	ldr.w	r1, [r3], #4
 1025dea:	4573      	cmp	r3, lr
 1025dec:	fa21 f902 	lsr.w	r9, r1, r2
 1025df0:	d3f2      	bcc.n	1025dd8 <__lshift+0x6c>
 1025df2:	f1b9 0f00 	cmp.w	r9, #0
 1025df6:	bf18      	it	ne
 1025df8:	4626      	movne	r6, r4
 1025dfa:	f8c0 9000 	str.w	r9, [r0]
 1025dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 1025e00:	4660      	mov	r0, ip
 1025e02:	686a      	ldr	r2, [r5, #4]
 1025e04:	f8cc 6010 	str.w	r6, [ip, #16]
 1025e08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 1025e0c:	6029      	str	r1, [r5, #0]
 1025e0e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1025e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1025e16:	3804      	subs	r0, #4
 1025e18:	f853 2b04 	ldr.w	r2, [r3], #4
 1025e1c:	459e      	cmp	lr, r3
 1025e1e:	f840 2f04 	str.w	r2, [r0, #4]!
 1025e22:	d8f9      	bhi.n	1025e18 <__lshift+0xac>
 1025e24:	e7eb      	b.n	1025dfe <__lshift+0x92>
 1025e26:	bf00      	nop

01025e28 <__mcmp>:
 1025e28:	b430      	push	{r4, r5}
 1025e2a:	4605      	mov	r5, r0
 1025e2c:	690a      	ldr	r2, [r1, #16]
 1025e2e:	6900      	ldr	r0, [r0, #16]
 1025e30:	1a80      	subs	r0, r0, r2
 1025e32:	d110      	bne.n	1025e56 <__mcmp+0x2e>
 1025e34:	0092      	lsls	r2, r2, #2
 1025e36:	3514      	adds	r5, #20
 1025e38:	3114      	adds	r1, #20
 1025e3a:	18ab      	adds	r3, r5, r2
 1025e3c:	4411      	add	r1, r2
 1025e3e:	e001      	b.n	1025e44 <__mcmp+0x1c>
 1025e40:	429d      	cmp	r5, r3
 1025e42:	d208      	bcs.n	1025e56 <__mcmp+0x2e>
 1025e44:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 1025e48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 1025e4c:	4294      	cmp	r4, r2
 1025e4e:	d0f7      	beq.n	1025e40 <__mcmp+0x18>
 1025e50:	bf28      	it	cs
 1025e52:	2001      	movcs	r0, #1
 1025e54:	d301      	bcc.n	1025e5a <__mcmp+0x32>
 1025e56:	bc30      	pop	{r4, r5}
 1025e58:	4770      	bx	lr
 1025e5a:	f04f 30ff 	mov.w	r0, #4294967295
 1025e5e:	bc30      	pop	{r4, r5}
 1025e60:	4770      	bx	lr
 1025e62:	bf00      	nop

01025e64 <__mdiff>:
 1025e64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1025e68:	460f      	mov	r7, r1
 1025e6a:	690d      	ldr	r5, [r1, #16]
 1025e6c:	4616      	mov	r6, r2
 1025e6e:	6911      	ldr	r1, [r2, #16]
 1025e70:	4684      	mov	ip, r0
 1025e72:	f107 0414 	add.w	r4, r7, #20
 1025e76:	f102 0914 	add.w	r9, r2, #20
 1025e7a:	1a6d      	subs	r5, r5, r1
 1025e7c:	2d00      	cmp	r5, #0
 1025e7e:	d15f      	bne.n	1025f40 <__mdiff+0xdc>
 1025e80:	0089      	lsls	r1, r1, #2
 1025e82:	1863      	adds	r3, r4, r1
 1025e84:	4449      	add	r1, r9
 1025e86:	e001      	b.n	1025e8c <__mdiff+0x28>
 1025e88:	42a3      	cmp	r3, r4
 1025e8a:	d964      	bls.n	1025f56 <__mdiff+0xf2>
 1025e8c:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 1025e90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 1025e94:	4290      	cmp	r0, r2
 1025e96:	d0f7      	beq.n	1025e88 <__mdiff+0x24>
 1025e98:	d355      	bcc.n	1025f46 <__mdiff+0xe2>
 1025e9a:	4660      	mov	r0, ip
 1025e9c:	6879      	ldr	r1, [r7, #4]
 1025e9e:	f7ff fd57 	bl	1025950 <_Balloc>
 1025ea2:	f8d7 8010 	ldr.w	r8, [r7, #16]
 1025ea6:	6933      	ldr	r3, [r6, #16]
 1025ea8:	46cc      	mov	ip, r9
 1025eaa:	4627      	mov	r7, r4
 1025eac:	2200      	movs	r2, #0
 1025eae:	eb04 0e88 	add.w	lr, r4, r8, lsl #2
 1025eb2:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 1025eb6:	60c5      	str	r5, [r0, #12]
 1025eb8:	f100 0514 	add.w	r5, r0, #20
 1025ebc:	e000      	b.n	1025ec0 <__mdiff+0x5c>
 1025ebe:	4625      	mov	r5, r4
 1025ec0:	f857 ab04 	ldr.w	sl, [r7], #4
 1025ec4:	462c      	mov	r4, r5
 1025ec6:	f85c 1b04 	ldr.w	r1, [ip], #4
 1025eca:	fa12 f38a 	uxtah	r3, r2, sl
 1025ece:	45e1      	cmp	r9, ip
 1025ed0:	fa1f fb81 	uxth.w	fp, r1
 1025ed4:	ea4f 4211 	mov.w	r2, r1, lsr #16
 1025ed8:	eba3 030b 	sub.w	r3, r3, fp
 1025edc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 1025ee0:	463e      	mov	r6, r7
 1025ee2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 1025ee6:	b29b      	uxth	r3, r3
 1025ee8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1025eec:	ea4f 4222 	mov.w	r2, r2, asr #16
 1025ef0:	f844 3b04 	str.w	r3, [r4], #4
 1025ef4:	d8e3      	bhi.n	1025ebe <__mdiff+0x5a>
 1025ef6:	45be      	cmp	lr, r7
 1025ef8:	d917      	bls.n	1025f2a <__mdiff+0xc6>
 1025efa:	4625      	mov	r5, r4
 1025efc:	f856 1b04 	ldr.w	r1, [r6], #4
 1025f00:	45b6      	cmp	lr, r6
 1025f02:	fa12 f381 	uxtah	r3, r2, r1
 1025f06:	ea4f 4223 	mov.w	r2, r3, asr #16
 1025f0a:	b29b      	uxth	r3, r3
 1025f0c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 1025f10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1025f14:	ea4f 4222 	mov.w	r2, r2, asr #16
 1025f18:	f845 3b04 	str.w	r3, [r5], #4
 1025f1c:	d8ee      	bhi.n	1025efc <__mdiff+0x98>
 1025f1e:	f10e 35ff 	add.w	r5, lr, #4294967295
 1025f22:	1bed      	subs	r5, r5, r7
 1025f24:	f025 0503 	bic.w	r5, r5, #3
 1025f28:	4425      	add	r5, r4
 1025f2a:	b92b      	cbnz	r3, 1025f38 <__mdiff+0xd4>
 1025f2c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 1025f30:	f108 38ff 	add.w	r8, r8, #4294967295
 1025f34:	2b00      	cmp	r3, #0
 1025f36:	d0f9      	beq.n	1025f2c <__mdiff+0xc8>
 1025f38:	f8c0 8010 	str.w	r8, [r0, #16]
 1025f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1025f40:	bfa8      	it	ge
 1025f42:	2500      	movge	r5, #0
 1025f44:	daa9      	bge.n	1025e9a <__mdiff+0x36>
 1025f46:	4622      	mov	r2, r4
 1025f48:	463b      	mov	r3, r7
 1025f4a:	464c      	mov	r4, r9
 1025f4c:	4637      	mov	r7, r6
 1025f4e:	4691      	mov	r9, r2
 1025f50:	461e      	mov	r6, r3
 1025f52:	2501      	movs	r5, #1
 1025f54:	e7a1      	b.n	1025e9a <__mdiff+0x36>
 1025f56:	4660      	mov	r0, ip
 1025f58:	2100      	movs	r1, #0
 1025f5a:	f7ff fcf9 	bl	1025950 <_Balloc>
 1025f5e:	2201      	movs	r2, #1
 1025f60:	2300      	movs	r3, #0
 1025f62:	e9c0 2304 	strd	r2, r3, [r0, #16]
 1025f66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1025f6a:	bf00      	nop

01025f6c <__ulp>:
 1025f6c:	ee10 2a90 	vmov	r2, s1
 1025f70:	2300      	movs	r3, #0
 1025f72:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 1025f76:	401a      	ands	r2, r3
 1025f78:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 1025f7c:	2b00      	cmp	r3, #0
 1025f7e:	dd04      	ble.n	1025f8a <__ulp+0x1e>
 1025f80:	2000      	movs	r0, #0
 1025f82:	4619      	mov	r1, r3
 1025f84:	ec41 0b10 	vmov	d0, r0, r1
 1025f88:	4770      	bx	lr
 1025f8a:	425b      	negs	r3, r3
 1025f8c:	151b      	asrs	r3, r3, #20
 1025f8e:	2b13      	cmp	r3, #19
 1025f90:	dc07      	bgt.n	1025fa2 <__ulp+0x36>
 1025f92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 1025f96:	2000      	movs	r0, #0
 1025f98:	fa42 f103 	asr.w	r1, r2, r3
 1025f9c:	ec41 0b10 	vmov	d0, r0, r1
 1025fa0:	4770      	bx	lr
 1025fa2:	3b14      	subs	r3, #20
 1025fa4:	2100      	movs	r1, #0
 1025fa6:	2b1e      	cmp	r3, #30
 1025fa8:	bfd6      	itet	le
 1025faa:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 1025fae:	2301      	movgt	r3, #1
 1025fb0:	fa22 f303 	lsrle.w	r3, r2, r3
 1025fb4:	4618      	mov	r0, r3
 1025fb6:	ec41 0b10 	vmov	d0, r0, r1
 1025fba:	4770      	bx	lr

01025fbc <__b2d>:
 1025fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1025fbe:	f100 0614 	add.w	r6, r0, #20
 1025fc2:	6904      	ldr	r4, [r0, #16]
 1025fc4:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 1025fc8:	1f27      	subs	r7, r4, #4
 1025fca:	f854 5c04 	ldr.w	r5, [r4, #-4]
 1025fce:	4628      	mov	r0, r5
 1025fd0:	f7ff fd82 	bl	1025ad8 <__hi0bits>
 1025fd4:	280a      	cmp	r0, #10
 1025fd6:	f1c0 0320 	rsb	r3, r0, #32
 1025fda:	600b      	str	r3, [r1, #0]
 1025fdc:	dd24      	ble.n	1026028 <__b2d+0x6c>
 1025fde:	42be      	cmp	r6, r7
 1025fe0:	f1a0 000b 	sub.w	r0, r0, #11
 1025fe4:	d219      	bcs.n	102601a <__b2d+0x5e>
 1025fe6:	f854 1c08 	ldr.w	r1, [r4, #-8]
 1025fea:	b1c0      	cbz	r0, 102601e <__b2d+0x62>
 1025fec:	f1c0 0720 	rsb	r7, r0, #32
 1025ff0:	4085      	lsls	r5, r0
 1025ff2:	fa21 f307 	lsr.w	r3, r1, r7
 1025ff6:	4081      	lsls	r1, r0
 1025ff8:	431d      	orrs	r5, r3
 1025ffa:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 1025ffe:	f1a4 0508 	sub.w	r5, r4, #8
 1026002:	42ae      	cmp	r6, r5
 1026004:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1026008:	d203      	bcs.n	1026012 <__b2d+0x56>
 102600a:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 102600e:	40f8      	lsrs	r0, r7
 1026010:	4301      	orrs	r1, r0
 1026012:	460a      	mov	r2, r1
 1026014:	ec43 2b10 	vmov	d0, r2, r3
 1026018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 102601a:	4601      	mov	r1, r0
 102601c:	b9e8      	cbnz	r0, 102605a <__b2d+0x9e>
 102601e:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 1026022:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1026026:	e7f4      	b.n	1026012 <__b2d+0x56>
 1026028:	f1c0 0c0b 	rsb	ip, r0, #11
 102602c:	42be      	cmp	r6, r7
 102602e:	fa25 f10c 	lsr.w	r1, r5, ip
 1026032:	f100 0015 	add.w	r0, r0, #21
 1026036:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 102603a:	bf38      	it	cc
 102603c:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 1026040:	fa05 f000 	lsl.w	r0, r5, r0
 1026044:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1026048:	bf2c      	ite	cs
 102604a:	2100      	movcs	r1, #0
 102604c:	fa21 f10c 	lsrcc.w	r1, r1, ip
 1026050:	ea40 0201 	orr.w	r2, r0, r1
 1026054:	ec43 2b10 	vmov	d0, r2, r3
 1026058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 102605a:	fa05 f000 	lsl.w	r0, r5, r0
 102605e:	2100      	movs	r1, #0
 1026060:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 1026064:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1026068:	e7d3      	b.n	1026012 <__b2d+0x56>
 102606a:	bf00      	nop

0102606c <__d2b>:
 102606c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 1026070:	4688      	mov	r8, r1
 1026072:	b083      	sub	sp, #12
 1026074:	2101      	movs	r1, #1
 1026076:	ec55 4b10 	vmov	r4, r5, d0
 102607a:	4617      	mov	r7, r2
 102607c:	f7ff fc68 	bl	1025950 <_Balloc>
 1026080:	f3c5 560a 	ubfx	r6, r5, #20, #11
 1026084:	f3c5 0313 	ubfx	r3, r5, #0, #20
 1026088:	4681      	mov	r9, r0
 102608a:	b10e      	cbz	r6, 1026090 <__d2b+0x24>
 102608c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 1026090:	2c00      	cmp	r4, #0
 1026092:	9301      	str	r3, [sp, #4]
 1026094:	d029      	beq.n	10260ea <__d2b+0x7e>
 1026096:	4668      	mov	r0, sp
 1026098:	9400      	str	r4, [sp, #0]
 102609a:	f7ff fd3d 	bl	1025b18 <__lo0bits>
 102609e:	b9c0      	cbnz	r0, 10260d2 <__d2b+0x66>
 10260a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 10260a4:	f8c9 2014 	str.w	r2, [r9, #20]
 10260a8:	2b00      	cmp	r3, #0
 10260aa:	f8c9 3018 	str.w	r3, [r9, #24]
 10260ae:	bf14      	ite	ne
 10260b0:	2102      	movne	r1, #2
 10260b2:	2101      	moveq	r1, #1
 10260b4:	f8c9 1010 	str.w	r1, [r9, #16]
 10260b8:	b30e      	cbz	r6, 10260fe <__d2b+0x92>
 10260ba:	f2a6 4633 	subw	r6, r6, #1075	; 0x433
 10260be:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 10260c2:	4406      	add	r6, r0
 10260c4:	4648      	mov	r0, r9
 10260c6:	f8c8 6000 	str.w	r6, [r8]
 10260ca:	603b      	str	r3, [r7, #0]
 10260cc:	b003      	add	sp, #12
 10260ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 10260d2:	9b01      	ldr	r3, [sp, #4]
 10260d4:	f1c0 0220 	rsb	r2, r0, #32
 10260d8:	9900      	ldr	r1, [sp, #0]
 10260da:	fa03 f202 	lsl.w	r2, r3, r2
 10260de:	40c3      	lsrs	r3, r0
 10260e0:	430a      	orrs	r2, r1
 10260e2:	9301      	str	r3, [sp, #4]
 10260e4:	f8c9 2014 	str.w	r2, [r9, #20]
 10260e8:	e7de      	b.n	10260a8 <__d2b+0x3c>
 10260ea:	a801      	add	r0, sp, #4
 10260ec:	f7ff fd14 	bl	1025b18 <__lo0bits>
 10260f0:	9b01      	ldr	r3, [sp, #4]
 10260f2:	2101      	movs	r1, #1
 10260f4:	e9c9 1304 	strd	r1, r3, [r9, #16]
 10260f8:	3020      	adds	r0, #32
 10260fa:	2e00      	cmp	r6, #0
 10260fc:	d1dd      	bne.n	10260ba <__d2b+0x4e>
 10260fe:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 1026102:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 1026106:	f8c8 0000 	str.w	r0, [r8]
 102610a:	6918      	ldr	r0, [r3, #16]
 102610c:	f7ff fce4 	bl	1025ad8 <__hi0bits>
 1026110:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 1026114:	6038      	str	r0, [r7, #0]
 1026116:	4648      	mov	r0, r9
 1026118:	b003      	add	sp, #12
 102611a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 102611e:	bf00      	nop

01026120 <__ratio>:
 1026120:	b530      	push	{r4, r5, lr}
 1026122:	b087      	sub	sp, #28
 1026124:	460c      	mov	r4, r1
 1026126:	a904      	add	r1, sp, #16
 1026128:	4605      	mov	r5, r0
 102612a:	f7ff ff47 	bl	1025fbc <__b2d>
 102612e:	4620      	mov	r0, r4
 1026130:	a905      	add	r1, sp, #20
 1026132:	ed8d 0b00 	vstr	d0, [sp]
 1026136:	f7ff ff41 	bl	1025fbc <__b2d>
 102613a:	6920      	ldr	r0, [r4, #16]
 102613c:	6929      	ldr	r1, [r5, #16]
 102613e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 1026142:	1a09      	subs	r1, r1, r0
 1026144:	1ad3      	subs	r3, r2, r3
 1026146:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 102614a:	e9dd 0100 	ldrd	r0, r1, [sp]
 102614e:	2b00      	cmp	r3, #0
 1026150:	ed8d 0b02 	vstr	d0, [sp, #8]
 1026154:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 1026158:	dd0c      	ble.n	1026174 <__ratio+0x54>
 102615a:	9a01      	ldr	r2, [sp, #4]
 102615c:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 1026160:	e9cd 0100 	strd	r0, r1, [sp]
 1026164:	ed9d 7b00 	vldr	d7, [sp]
 1026168:	ed9d 6b02 	vldr	d6, [sp, #8]
 102616c:	ee87 0b06 	vdiv.f64	d0, d7, d6
 1026170:	b007      	add	sp, #28
 1026172:	bd30      	pop	{r4, r5, pc}
 1026174:	9a03      	ldr	r2, [sp, #12]
 1026176:	eba2 5503 	sub.w	r5, r2, r3, lsl #20
 102617a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 102617e:	e7f1      	b.n	1026164 <__ratio+0x44>

01026180 <_mprec_log10>:
 1026180:	2817      	cmp	r0, #23
 1026182:	dd08      	ble.n	1026196 <_mprec_log10+0x16>
 1026184:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 1026188:	eeb2 7b04 	vmov.f64	d7, #36	; 0x41200000  10.0
 102618c:	3801      	subs	r0, #1
 102618e:	ee20 0b07 	vmul.f64	d0, d0, d7
 1026192:	d1fb      	bne.n	102618c <_mprec_log10+0xc>
 1026194:	4770      	bx	lr
 1026196:	f249 43e8 	movw	r3, #38120	; 0x94e8
 102619a:	f2c0 1306 	movt	r3, #262	; 0x106
 102619e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 10261a2:	ed90 0b04 	vldr	d0, [r0, #16]
 10261a6:	4770      	bx	lr

010261a8 <__copybits>:
 10261a8:	b470      	push	{r4, r5, r6}
 10261aa:	3901      	subs	r1, #1
 10261ac:	6914      	ldr	r4, [r2, #16]
 10261ae:	f102 0314 	add.w	r3, r2, #20
 10261b2:	1149      	asrs	r1, r1, #5
 10261b4:	1c4e      	adds	r6, r1, #1
 10261b6:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 10261ba:	428b      	cmp	r3, r1
 10261bc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 10261c0:	d20c      	bcs.n	10261dc <__copybits+0x34>
 10261c2:	1f04      	subs	r4, r0, #4
 10261c4:	f853 5b04 	ldr.w	r5, [r3], #4
 10261c8:	4299      	cmp	r1, r3
 10261ca:	f844 5f04 	str.w	r5, [r4, #4]!
 10261ce:	d8f9      	bhi.n	10261c4 <__copybits+0x1c>
 10261d0:	1a8b      	subs	r3, r1, r2
 10261d2:	3b15      	subs	r3, #21
 10261d4:	f023 0303 	bic.w	r3, r3, #3
 10261d8:	3304      	adds	r3, #4
 10261da:	4418      	add	r0, r3
 10261dc:	4286      	cmp	r6, r0
 10261de:	d904      	bls.n	10261ea <__copybits+0x42>
 10261e0:	2300      	movs	r3, #0
 10261e2:	f840 3b04 	str.w	r3, [r0], #4
 10261e6:	4286      	cmp	r6, r0
 10261e8:	d8fb      	bhi.n	10261e2 <__copybits+0x3a>
 10261ea:	bc70      	pop	{r4, r5, r6}
 10261ec:	4770      	bx	lr
 10261ee:	bf00      	nop

010261f0 <__any_on>:
 10261f0:	6903      	ldr	r3, [r0, #16]
 10261f2:	114a      	asrs	r2, r1, #5
 10261f4:	b410      	push	{r4}
 10261f6:	4293      	cmp	r3, r2
 10261f8:	f100 0414 	add.w	r4, r0, #20
 10261fc:	bfb8      	it	lt
 10261fe:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 1026202:	db02      	blt.n	102620a <__any_on+0x1a>
 1026204:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 1026208:	dc0e      	bgt.n	1026228 <__any_on+0x38>
 102620a:	429c      	cmp	r4, r3
 102620c:	d21b      	bcs.n	1026246 <__any_on+0x56>
 102620e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 1026212:	3b04      	subs	r3, #4
 1026214:	b118      	cbz	r0, 102621e <__any_on+0x2e>
 1026216:	e012      	b.n	102623e <__any_on+0x4e>
 1026218:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 102621c:	b97a      	cbnz	r2, 102623e <__any_on+0x4e>
 102621e:	429c      	cmp	r4, r3
 1026220:	d3fa      	bcc.n	1026218 <__any_on+0x28>
 1026222:	f85d 4b04 	ldr.w	r4, [sp], #4
 1026226:	4770      	bx	lr
 1026228:	f011 011f 	ands.w	r1, r1, #31
 102622c:	d0ed      	beq.n	102620a <__any_on+0x1a>
 102622e:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 1026232:	fa20 f201 	lsr.w	r2, r0, r1
 1026236:	fa02 f101 	lsl.w	r1, r2, r1
 102623a:	4288      	cmp	r0, r1
 102623c:	d0e5      	beq.n	102620a <__any_on+0x1a>
 102623e:	2001      	movs	r0, #1
 1026240:	f85d 4b04 	ldr.w	r4, [sp], #4
 1026244:	4770      	bx	lr
 1026246:	2000      	movs	r0, #0
 1026248:	e7eb      	b.n	1026222 <__any_on+0x32>
 102624a:	bf00      	nop

0102624c <_realloc_r>:
 102624c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1026250:	4692      	mov	sl, r2
 1026252:	b083      	sub	sp, #12
 1026254:	2900      	cmp	r1, #0
 1026256:	f000 80df 	beq.w	1026418 <_realloc_r+0x1cc>
 102625a:	460d      	mov	r5, r1
 102625c:	4680      	mov	r8, r0
 102625e:	f7f8 fdf7 	bl	101ee50 <__malloc_lock>
 1026262:	f10a 040b 	add.w	r4, sl, #11
 1026266:	2c16      	cmp	r4, #22
 1026268:	f855 1c04 	ldr.w	r1, [r5, #-4]
 102626c:	bf88      	it	hi
 102626e:	f024 0407 	bichi.w	r4, r4, #7
 1026272:	f1a5 0708 	sub.w	r7, r5, #8
 1026276:	bf99      	ittee	ls
 1026278:	2210      	movls	r2, #16
 102627a:	2300      	movls	r3, #0
 102627c:	0fe3      	lsrhi	r3, r4, #31
 102627e:	4622      	movhi	r2, r4
 1026280:	f021 0603 	bic.w	r6, r1, #3
 1026284:	bf98      	it	ls
 1026286:	4614      	movls	r4, r2
 1026288:	4554      	cmp	r4, sl
 102628a:	bf38      	it	cc
 102628c:	f043 0301 	orrcc.w	r3, r3, #1
 1026290:	2b00      	cmp	r3, #0
 1026292:	f040 80c7 	bne.w	1026424 <_realloc_r+0x1d8>
 1026296:	4296      	cmp	r6, r2
 1026298:	eb07 0906 	add.w	r9, r7, r6
 102629c:	f280 808b 	bge.w	10263b6 <_realloc_r+0x16a>
 10262a0:	f24e 6b3c 	movw	fp, #58940	; 0xe63c
 10262a4:	f2c0 1b06 	movt	fp, #262	; 0x106
 10262a8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 10262ac:	f8db 3008 	ldr.w	r3, [fp, #8]
 10262b0:	454b      	cmp	r3, r9
 10262b2:	f000 80c0 	beq.w	1026436 <_realloc_r+0x1ea>
 10262b6:	f020 0301 	bic.w	r3, r0, #1
 10262ba:	444b      	add	r3, r9
 10262bc:	685b      	ldr	r3, [r3, #4]
 10262be:	07db      	lsls	r3, r3, #31
 10262c0:	f100 80a0 	bmi.w	1026404 <_realloc_r+0x1b8>
 10262c4:	f020 0003 	bic.w	r0, r0, #3
 10262c8:	1833      	adds	r3, r6, r0
 10262ca:	4293      	cmp	r3, r2
 10262cc:	f280 810c 	bge.w	10264e8 <_realloc_r+0x29c>
 10262d0:	07c9      	lsls	r1, r1, #31
 10262d2:	d40f      	bmi.n	10262f4 <_realloc_r+0xa8>
 10262d4:	f855 3c08 	ldr.w	r3, [r5, #-8]
 10262d8:	1afb      	subs	r3, r7, r3
 10262da:	6859      	ldr	r1, [r3, #4]
 10262dc:	f021 0103 	bic.w	r1, r1, #3
 10262e0:	4408      	add	r0, r1
 10262e2:	eb00 0c06 	add.w	ip, r0, r6
 10262e6:	4594      	cmp	ip, r2
 10262e8:	f280 811f 	bge.w	102652a <_realloc_r+0x2de>
 10262ec:	eb06 0c01 	add.w	ip, r6, r1
 10262f0:	4594      	cmp	ip, r2
 10262f2:	da2a      	bge.n	102634a <_realloc_r+0xfe>
 10262f4:	4651      	mov	r1, sl
 10262f6:	4640      	mov	r0, r8
 10262f8:	f7f7 fce2 	bl	101dcc0 <_malloc_r>
 10262fc:	4682      	mov	sl, r0
 10262fe:	b1e8      	cbz	r0, 102633c <_realloc_r+0xf0>
 1026300:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1026304:	f1a0 0208 	sub.w	r2, r0, #8
 1026308:	f023 0301 	bic.w	r3, r3, #1
 102630c:	443b      	add	r3, r7
 102630e:	4293      	cmp	r3, r2
 1026310:	f000 80f4 	beq.w	10264fc <_realloc_r+0x2b0>
 1026314:	1f32      	subs	r2, r6, #4
 1026316:	2a24      	cmp	r2, #36	; 0x24
 1026318:	f200 8103 	bhi.w	1026522 <_realloc_r+0x2d6>
 102631c:	2a13      	cmp	r2, #19
 102631e:	6829      	ldr	r1, [r5, #0]
 1026320:	bf9c      	itt	ls
 1026322:	4603      	movls	r3, r0
 1026324:	462a      	movls	r2, r5
 1026326:	f200 80f1 	bhi.w	102650c <_realloc_r+0x2c0>
 102632a:	6019      	str	r1, [r3, #0]
 102632c:	6851      	ldr	r1, [r2, #4]
 102632e:	6059      	str	r1, [r3, #4]
 1026330:	6892      	ldr	r2, [r2, #8]
 1026332:	609a      	str	r2, [r3, #8]
 1026334:	4629      	mov	r1, r5
 1026336:	4640      	mov	r0, r8
 1026338:	f7fe fe48 	bl	1024fcc <_free_r>
 102633c:	4640      	mov	r0, r8
 102633e:	f7f8 fd89 	bl	101ee54 <__malloc_unlock>
 1026342:	4650      	mov	r0, sl
 1026344:	b003      	add	sp, #12
 1026346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 102634a:	469a      	mov	sl, r3
 102634c:	68d9      	ldr	r1, [r3, #12]
 102634e:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1026352:	1f32      	subs	r2, r6, #4
 1026354:	2a24      	cmp	r2, #36	; 0x24
 1026356:	eb03 090c 	add.w	r9, r3, ip
 102635a:	60c1      	str	r1, [r0, #12]
 102635c:	6088      	str	r0, [r1, #8]
 102635e:	f200 80f6 	bhi.w	102654e <_realloc_r+0x302>
 1026362:	2a13      	cmp	r2, #19
 1026364:	6829      	ldr	r1, [r5, #0]
 1026366:	bf98      	it	ls
 1026368:	4652      	movls	r2, sl
 102636a:	d91c      	bls.n	10263a6 <_realloc_r+0x15a>
 102636c:	6099      	str	r1, [r3, #8]
 102636e:	2a1b      	cmp	r2, #27
 1026370:	6869      	ldr	r1, [r5, #4]
 1026372:	bf98      	it	ls
 1026374:	f103 0210 	addls.w	r2, r3, #16
 1026378:	60d9      	str	r1, [r3, #12]
 102637a:	68a9      	ldr	r1, [r5, #8]
 102637c:	bf98      	it	ls
 102637e:	3508      	addls	r5, #8
 1026380:	d911      	bls.n	10263a6 <_realloc_r+0x15a>
 1026382:	6119      	str	r1, [r3, #16]
 1026384:	2a24      	cmp	r2, #36	; 0x24
 1026386:	68e9      	ldr	r1, [r5, #12]
 1026388:	bf14      	ite	ne
 102638a:	f103 0218 	addne.w	r2, r3, #24
 102638e:	f103 0220 	addeq.w	r2, r3, #32
 1026392:	6159      	str	r1, [r3, #20]
 1026394:	6929      	ldr	r1, [r5, #16]
 1026396:	bf11      	iteee	ne
 1026398:	3510      	addne	r5, #16
 102639a:	6199      	streq	r1, [r3, #24]
 102639c:	6969      	ldreq	r1, [r5, #20]
 102639e:	61d9      	streq	r1, [r3, #28]
 10263a0:	bf04      	itt	eq
 10263a2:	69a9      	ldreq	r1, [r5, #24]
 10263a4:	3518      	addeq	r5, #24
 10263a6:	6011      	str	r1, [r2, #0]
 10263a8:	461f      	mov	r7, r3
 10263aa:	6869      	ldr	r1, [r5, #4]
 10263ac:	4666      	mov	r6, ip
 10263ae:	6051      	str	r1, [r2, #4]
 10263b0:	68ab      	ldr	r3, [r5, #8]
 10263b2:	4655      	mov	r5, sl
 10263b4:	6093      	str	r3, [r2, #8]
 10263b6:	1b32      	subs	r2, r6, r4
 10263b8:	687b      	ldr	r3, [r7, #4]
 10263ba:	2a0f      	cmp	r2, #15
 10263bc:	f003 0301 	and.w	r3, r3, #1
 10263c0:	d80f      	bhi.n	10263e2 <_realloc_r+0x196>
 10263c2:	4333      	orrs	r3, r6
 10263c4:	607b      	str	r3, [r7, #4]
 10263c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 10263ca:	f043 0301 	orr.w	r3, r3, #1
 10263ce:	f8c9 3004 	str.w	r3, [r9, #4]
 10263d2:	4640      	mov	r0, r8
 10263d4:	46aa      	mov	sl, r5
 10263d6:	f7f8 fd3d 	bl	101ee54 <__malloc_unlock>
 10263da:	4650      	mov	r0, sl
 10263dc:	b003      	add	sp, #12
 10263de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10263e2:	1939      	adds	r1, r7, r4
 10263e4:	4323      	orrs	r3, r4
 10263e6:	f042 0201 	orr.w	r2, r2, #1
 10263ea:	607b      	str	r3, [r7, #4]
 10263ec:	604a      	str	r2, [r1, #4]
 10263ee:	4640      	mov	r0, r8
 10263f0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 10263f4:	3108      	adds	r1, #8
 10263f6:	f043 0301 	orr.w	r3, r3, #1
 10263fa:	f8c9 3004 	str.w	r3, [r9, #4]
 10263fe:	f7fe fde5 	bl	1024fcc <_free_r>
 1026402:	e7e6      	b.n	10263d2 <_realloc_r+0x186>
 1026404:	07c8      	lsls	r0, r1, #31
 1026406:	f53f af75 	bmi.w	10262f4 <_realloc_r+0xa8>
 102640a:	f855 3c08 	ldr.w	r3, [r5, #-8]
 102640e:	1afb      	subs	r3, r7, r3
 1026410:	6859      	ldr	r1, [r3, #4]
 1026412:	f021 0103 	bic.w	r1, r1, #3
 1026416:	e769      	b.n	10262ec <_realloc_r+0xa0>
 1026418:	4611      	mov	r1, r2
 102641a:	b003      	add	sp, #12
 102641c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1026420:	f7f7 bc4e 	b.w	101dcc0 <_malloc_r>
 1026424:	f04f 0a00 	mov.w	sl, #0
 1026428:	230c      	movs	r3, #12
 102642a:	4650      	mov	r0, sl
 102642c:	f8c8 3000 	str.w	r3, [r8]
 1026430:	b003      	add	sp, #12
 1026432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1026436:	f020 0003 	bic.w	r0, r0, #3
 102643a:	f104 0c10 	add.w	ip, r4, #16
 102643e:	1833      	adds	r3, r6, r0
 1026440:	4563      	cmp	r3, ip
 1026442:	f280 8098 	bge.w	1026576 <_realloc_r+0x32a>
 1026446:	07cb      	lsls	r3, r1, #31
 1026448:	f53f af54 	bmi.w	10262f4 <_realloc_r+0xa8>
 102644c:	f855 3c08 	ldr.w	r3, [r5, #-8]
 1026450:	1afb      	subs	r3, r7, r3
 1026452:	6859      	ldr	r1, [r3, #4]
 1026454:	f021 0103 	bic.w	r1, r1, #3
 1026458:	4408      	add	r0, r1
 102645a:	eb00 0906 	add.w	r9, r0, r6
 102645e:	45cc      	cmp	ip, r9
 1026460:	f73f af44 	bgt.w	10262ec <_realloc_r+0xa0>
 1026464:	469a      	mov	sl, r3
 1026466:	68d9      	ldr	r1, [r3, #12]
 1026468:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 102646c:	1f32      	subs	r2, r6, #4
 102646e:	2a24      	cmp	r2, #36	; 0x24
 1026470:	60c1      	str	r1, [r0, #12]
 1026472:	6088      	str	r0, [r1, #8]
 1026474:	f200 809c 	bhi.w	10265b0 <_realloc_r+0x364>
 1026478:	2a13      	cmp	r2, #19
 102647a:	6829      	ldr	r1, [r5, #0]
 102647c:	bf98      	it	ls
 102647e:	4652      	movls	r2, sl
 1026480:	d91c      	bls.n	10264bc <_realloc_r+0x270>
 1026482:	6099      	str	r1, [r3, #8]
 1026484:	2a1b      	cmp	r2, #27
 1026486:	6869      	ldr	r1, [r5, #4]
 1026488:	bf98      	it	ls
 102648a:	f103 0210 	addls.w	r2, r3, #16
 102648e:	60d9      	str	r1, [r3, #12]
 1026490:	68a9      	ldr	r1, [r5, #8]
 1026492:	bf98      	it	ls
 1026494:	3508      	addls	r5, #8
 1026496:	d911      	bls.n	10264bc <_realloc_r+0x270>
 1026498:	6119      	str	r1, [r3, #16]
 102649a:	2a24      	cmp	r2, #36	; 0x24
 102649c:	68e9      	ldr	r1, [r5, #12]
 102649e:	bf14      	ite	ne
 10264a0:	f103 0218 	addne.w	r2, r3, #24
 10264a4:	f103 0220 	addeq.w	r2, r3, #32
 10264a8:	6159      	str	r1, [r3, #20]
 10264aa:	6929      	ldr	r1, [r5, #16]
 10264ac:	bf11      	iteee	ne
 10264ae:	3510      	addne	r5, #16
 10264b0:	6199      	streq	r1, [r3, #24]
 10264b2:	6969      	ldreq	r1, [r5, #20]
 10264b4:	61d9      	streq	r1, [r3, #28]
 10264b6:	bf04      	itt	eq
 10264b8:	69a9      	ldreq	r1, [r5, #24]
 10264ba:	3518      	addeq	r5, #24
 10264bc:	6011      	str	r1, [r2, #0]
 10264be:	6869      	ldr	r1, [r5, #4]
 10264c0:	6051      	str	r1, [r2, #4]
 10264c2:	68a9      	ldr	r1, [r5, #8]
 10264c4:	6091      	str	r1, [r2, #8]
 10264c6:	1919      	adds	r1, r3, r4
 10264c8:	eba9 0204 	sub.w	r2, r9, r4
 10264cc:	f8cb 1008 	str.w	r1, [fp, #8]
 10264d0:	f042 0201 	orr.w	r2, r2, #1
 10264d4:	604a      	str	r2, [r1, #4]
 10264d6:	4640      	mov	r0, r8
 10264d8:	685a      	ldr	r2, [r3, #4]
 10264da:	f002 0201 	and.w	r2, r2, #1
 10264de:	4314      	orrs	r4, r2
 10264e0:	605c      	str	r4, [r3, #4]
 10264e2:	f7f8 fcb7 	bl	101ee54 <__malloc_unlock>
 10264e6:	e778      	b.n	10263da <_realloc_r+0x18e>
 10264e8:	f8d9 200c 	ldr.w	r2, [r9, #12]
 10264ec:	461e      	mov	r6, r3
 10264ee:	f8d9 1008 	ldr.w	r1, [r9, #8]
 10264f2:	eb07 0903 	add.w	r9, r7, r3
 10264f6:	60ca      	str	r2, [r1, #12]
 10264f8:	6091      	str	r1, [r2, #8]
 10264fa:	e75c      	b.n	10263b6 <_realloc_r+0x16a>
 10264fc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 1026500:	f023 0303 	bic.w	r3, r3, #3
 1026504:	441e      	add	r6, r3
 1026506:	eb07 0906 	add.w	r9, r7, r6
 102650a:	e754      	b.n	10263b6 <_realloc_r+0x16a>
 102650c:	6001      	str	r1, [r0, #0]
 102650e:	2a1b      	cmp	r2, #27
 1026510:	686b      	ldr	r3, [r5, #4]
 1026512:	6043      	str	r3, [r0, #4]
 1026514:	d823      	bhi.n	102655e <_realloc_r+0x312>
 1026516:	f105 0208 	add.w	r2, r5, #8
 102651a:	f100 0308 	add.w	r3, r0, #8
 102651e:	68a9      	ldr	r1, [r5, #8]
 1026520:	e703      	b.n	102632a <_realloc_r+0xde>
 1026522:	4629      	mov	r1, r5
 1026524:	f7f8 fbdc 	bl	101ece0 <memmove>
 1026528:	e704      	b.n	1026334 <_realloc_r+0xe8>
 102652a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 102652e:	469a      	mov	sl, r3
 1026530:	f8d9 0008 	ldr.w	r0, [r9, #8]
 1026534:	1f32      	subs	r2, r6, #4
 1026536:	2a24      	cmp	r2, #36	; 0x24
 1026538:	eb03 090c 	add.w	r9, r3, ip
 102653c:	60c1      	str	r1, [r0, #12]
 102653e:	6088      	str	r0, [r1, #8]
 1026540:	68d9      	ldr	r1, [r3, #12]
 1026542:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1026546:	60c1      	str	r1, [r0, #12]
 1026548:	6088      	str	r0, [r1, #8]
 102654a:	f67f af0a 	bls.w	1026362 <_realloc_r+0x116>
 102654e:	4629      	mov	r1, r5
 1026550:	4650      	mov	r0, sl
 1026552:	4666      	mov	r6, ip
 1026554:	461f      	mov	r7, r3
 1026556:	4655      	mov	r5, sl
 1026558:	f7f8 fbc2 	bl	101ece0 <memmove>
 102655c:	e72b      	b.n	10263b6 <_realloc_r+0x16a>
 102655e:	68ab      	ldr	r3, [r5, #8]
 1026560:	2a24      	cmp	r2, #36	; 0x24
 1026562:	6083      	str	r3, [r0, #8]
 1026564:	68eb      	ldr	r3, [r5, #12]
 1026566:	60c3      	str	r3, [r0, #12]
 1026568:	d018      	beq.n	102659c <_realloc_r+0x350>
 102656a:	f105 0210 	add.w	r2, r5, #16
 102656e:	f100 0310 	add.w	r3, r0, #16
 1026572:	6929      	ldr	r1, [r5, #16]
 1026574:	e6d9      	b.n	102632a <_realloc_r+0xde>
 1026576:	4427      	add	r7, r4
 1026578:	1b1b      	subs	r3, r3, r4
 102657a:	f8cb 7008 	str.w	r7, [fp, #8]
 102657e:	f043 0301 	orr.w	r3, r3, #1
 1026582:	607b      	str	r3, [r7, #4]
 1026584:	4640      	mov	r0, r8
 1026586:	f855 3c04 	ldr.w	r3, [r5, #-4]
 102658a:	46aa      	mov	sl, r5
 102658c:	f003 0301 	and.w	r3, r3, #1
 1026590:	431c      	orrs	r4, r3
 1026592:	f845 4c04 	str.w	r4, [r5, #-4]
 1026596:	f7f8 fc5d 	bl	101ee54 <__malloc_unlock>
 102659a:	e71e      	b.n	10263da <_realloc_r+0x18e>
 102659c:	6929      	ldr	r1, [r5, #16]
 102659e:	f105 0218 	add.w	r2, r5, #24
 10265a2:	f100 0318 	add.w	r3, r0, #24
 10265a6:	6101      	str	r1, [r0, #16]
 10265a8:	6969      	ldr	r1, [r5, #20]
 10265aa:	6141      	str	r1, [r0, #20]
 10265ac:	69a9      	ldr	r1, [r5, #24]
 10265ae:	e6bc      	b.n	102632a <_realloc_r+0xde>
 10265b0:	4629      	mov	r1, r5
 10265b2:	4650      	mov	r0, sl
 10265b4:	9301      	str	r3, [sp, #4]
 10265b6:	f7f8 fb93 	bl	101ece0 <memmove>
 10265ba:	9b01      	ldr	r3, [sp, #4]
 10265bc:	e783      	b.n	10264c6 <_realloc_r+0x27a>
 10265be:	bf00      	nop

010265c0 <cleanup_glue>:
 10265c0:	b538      	push	{r3, r4, r5, lr}
 10265c2:	460c      	mov	r4, r1
 10265c4:	6809      	ldr	r1, [r1, #0]
 10265c6:	4605      	mov	r5, r0
 10265c8:	b109      	cbz	r1, 10265ce <cleanup_glue+0xe>
 10265ca:	f7ff fff9 	bl	10265c0 <cleanup_glue>
 10265ce:	4621      	mov	r1, r4
 10265d0:	4628      	mov	r0, r5
 10265d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 10265d6:	f7fe bcf9 	b.w	1024fcc <_free_r>
 10265da:	bf00      	nop

010265dc <_reclaim_reent>:
 10265dc:	f24e 0380 	movw	r3, #57472	; 0xe080
 10265e0:	f2c0 1306 	movt	r3, #262	; 0x106
 10265e4:	681b      	ldr	r3, [r3, #0]
 10265e6:	4283      	cmp	r3, r0
 10265e8:	d03b      	beq.n	1026662 <_reclaim_reent+0x86>
 10265ea:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 10265ec:	b570      	push	{r4, r5, r6, lr}
 10265ee:	4605      	mov	r5, r0
 10265f0:	b18b      	cbz	r3, 1026616 <_reclaim_reent+0x3a>
 10265f2:	2600      	movs	r6, #0
 10265f4:	5999      	ldr	r1, [r3, r6]
 10265f6:	b139      	cbz	r1, 1026608 <_reclaim_reent+0x2c>
 10265f8:	680c      	ldr	r4, [r1, #0]
 10265fa:	4628      	mov	r0, r5
 10265fc:	f7fe fce6 	bl	1024fcc <_free_r>
 1026600:	4621      	mov	r1, r4
 1026602:	2c00      	cmp	r4, #0
 1026604:	d1f8      	bne.n	10265f8 <_reclaim_reent+0x1c>
 1026606:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 1026608:	3604      	adds	r6, #4
 102660a:	2e80      	cmp	r6, #128	; 0x80
 102660c:	d1f2      	bne.n	10265f4 <_reclaim_reent+0x18>
 102660e:	4619      	mov	r1, r3
 1026610:	4628      	mov	r0, r5
 1026612:	f7fe fcdb 	bl	1024fcc <_free_r>
 1026616:	6c29      	ldr	r1, [r5, #64]	; 0x40
 1026618:	b111      	cbz	r1, 1026620 <_reclaim_reent+0x44>
 102661a:	4628      	mov	r0, r5
 102661c:	f7fe fcd6 	bl	1024fcc <_free_r>
 1026620:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 1026624:	b151      	cbz	r1, 102663c <_reclaim_reent+0x60>
 1026626:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 102662a:	42b1      	cmp	r1, r6
 102662c:	d006      	beq.n	102663c <_reclaim_reent+0x60>
 102662e:	680c      	ldr	r4, [r1, #0]
 1026630:	4628      	mov	r0, r5
 1026632:	f7fe fccb 	bl	1024fcc <_free_r>
 1026636:	42a6      	cmp	r6, r4
 1026638:	4621      	mov	r1, r4
 102663a:	d1f8      	bne.n	102662e <_reclaim_reent+0x52>
 102663c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 102663e:	b111      	cbz	r1, 1026646 <_reclaim_reent+0x6a>
 1026640:	4628      	mov	r0, r5
 1026642:	f7fe fcc3 	bl	1024fcc <_free_r>
 1026646:	6bab      	ldr	r3, [r5, #56]	; 0x38
 1026648:	b153      	cbz	r3, 1026660 <_reclaim_reent+0x84>
 102664a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 102664c:	4628      	mov	r0, r5
 102664e:	4798      	blx	r3
 1026650:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 1026654:	b121      	cbz	r1, 1026660 <_reclaim_reent+0x84>
 1026656:	4628      	mov	r0, r5
 1026658:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 102665c:	f7ff bfb0 	b.w	10265c0 <cleanup_glue>
 1026660:	bd70      	pop	{r4, r5, r6, pc}
 1026662:	4770      	bx	lr
 1026664:	0000      	movs	r0, r0
	...

01026668 <frexp>:
 1026668:	b430      	push	{r4, r5}
 102666a:	b082      	sub	sp, #8
 102666c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1026670:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 1026674:	ed8d 0b00 	vstr	d0, [sp]
 1026678:	2500      	movs	r5, #0
 102667a:	9b01      	ldr	r3, [sp, #4]
 102667c:	6005      	str	r5, [r0, #0]
 102667e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 1026682:	42a1      	cmp	r1, r4
 1026684:	dc24      	bgt.n	10266d0 <frexp+0x68>
 1026686:	9c00      	ldr	r4, [sp, #0]
 1026688:	ea51 0204 	orrs.w	r2, r1, r4
 102668c:	d020      	beq.n	10266d0 <frexp+0x68>
 102668e:	462c      	mov	r4, r5
 1026690:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 1026694:	401c      	ands	r4, r3
 1026696:	b954      	cbnz	r4, 10266ae <frexp+0x46>
 1026698:	ed9f 7b11 	vldr	d7, [pc, #68]	; 10266e0 <frexp+0x78>
 102669c:	f06f 0535 	mvn.w	r5, #53	; 0x35
 10266a0:	ee20 7b07 	vmul.f64	d7, d0, d7
 10266a4:	ed8d 7b00 	vstr	d7, [sp]
 10266a8:	9b01      	ldr	r3, [sp, #4]
 10266aa:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 10266ae:	f023 44ff 	bic.w	r4, r3, #2139095040	; 0x7f800000
 10266b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 10266b6:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
 10266ba:	1509      	asrs	r1, r1, #20
 10266bc:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 10266c0:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 10266c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 10266c8:	4429      	add	r1, r5
 10266ca:	e9cd 2300 	strd	r2, r3, [sp]
 10266ce:	6001      	str	r1, [r0, #0]
 10266d0:	ed9d 0b00 	vldr	d0, [sp]
 10266d4:	b002      	add	sp, #8
 10266d6:	bc30      	pop	{r4, r5}
 10266d8:	4770      	bx	lr
 10266da:	bf00      	nop
 10266dc:	f3af 8000 	nop.w
 10266e0:	00000000 	.word	0x00000000
 10266e4:	43500000 	.word	0x43500000

010266e8 <__sread>:
 10266e8:	b510      	push	{r4, lr}
 10266ea:	460c      	mov	r4, r1
 10266ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 10266f0:	f002 f9c6 	bl	1028a80 <_read_r>
 10266f4:	2800      	cmp	r0, #0
 10266f6:	bfab      	itete	ge
 10266f8:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 10266fa:	89a3      	ldrhlt	r3, [r4, #12]
 10266fc:	181b      	addge	r3, r3, r0
 10266fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 1026702:	bfac      	ite	ge
 1026704:	6523      	strge	r3, [r4, #80]	; 0x50
 1026706:	81a3      	strhlt	r3, [r4, #12]
 1026708:	bd10      	pop	{r4, pc}
 102670a:	bf00      	nop

0102670c <__seofread>:
 102670c:	2000      	movs	r0, #0
 102670e:	4770      	bx	lr

01026710 <__swrite>:
 1026710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1026714:	4616      	mov	r6, r2
 1026716:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 102671a:	461f      	mov	r7, r3
 102671c:	460c      	mov	r4, r1
 102671e:	4605      	mov	r5, r0
 1026720:	05d3      	lsls	r3, r2, #23
 1026722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1026726:	d409      	bmi.n	102673c <__swrite+0x2c>
 1026728:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 102672c:	463b      	mov	r3, r7
 102672e:	81a2      	strh	r2, [r4, #12]
 1026730:	4628      	mov	r0, r5
 1026732:	4632      	mov	r2, r6
 1026734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 1026738:	f002 b85a 	b.w	10287f0 <_write_r>
 102673c:	2200      	movs	r2, #0
 102673e:	2302      	movs	r3, #2
 1026740:	f002 f988 	bl	1028a54 <_lseek_r>
 1026744:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1026748:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 102674c:	e7ec      	b.n	1026728 <__swrite+0x18>
 102674e:	bf00      	nop

01026750 <__sseek>:
 1026750:	b510      	push	{r4, lr}
 1026752:	460c      	mov	r4, r1
 1026754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1026758:	f002 f97c 	bl	1028a54 <_lseek_r>
 102675c:	89a3      	ldrh	r3, [r4, #12]
 102675e:	1c42      	adds	r2, r0, #1
 1026760:	bf16      	itet	ne
 1026762:	6520      	strne	r0, [r4, #80]	; 0x50
 1026764:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 1026768:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 102676c:	81a3      	strh	r3, [r4, #12]
 102676e:	bd10      	pop	{r4, pc}

01026770 <__sclose>:
 1026770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1026774:	f002 b852 	b.w	102881c <_close_r>

01026778 <__ssprint_r>:
 1026778:	6893      	ldr	r3, [r2, #8]
 102677a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 102677e:	4692      	mov	sl, r2
 1026780:	b083      	sub	sp, #12
 1026782:	2b00      	cmp	r3, #0
 1026784:	d06e      	beq.n	1026864 <__ssprint_r+0xec>
 1026786:	6817      	ldr	r7, [r2, #0]
 1026788:	4681      	mov	r9, r0
 102678a:	460c      	mov	r4, r1
 102678c:	6808      	ldr	r0, [r1, #0]
 102678e:	3708      	adds	r7, #8
 1026790:	688d      	ldr	r5, [r1, #8]
 1026792:	e042      	b.n	102681a <__ssprint_r+0xa2>
 1026794:	89a3      	ldrh	r3, [r4, #12]
 1026796:	f413 6f90 	tst.w	r3, #1152	; 0x480
 102679a:	d02d      	beq.n	10267f8 <__ssprint_r+0x80>
 102679c:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 10267a0:	1a45      	subs	r5, r0, r1
 10267a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 10267a6:	eb05 0806 	add.w	r8, r5, r6
 10267aa:	f108 0801 	add.w	r8, r8, #1
 10267ae:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 10267b2:	1052      	asrs	r2, r2, #1
 10267b4:	4590      	cmp	r8, r2
 10267b6:	bf94      	ite	ls
 10267b8:	4690      	movls	r8, r2
 10267ba:	4642      	movhi	r2, r8
 10267bc:	055b      	lsls	r3, r3, #21
 10267be:	d538      	bpl.n	1026832 <__ssprint_r+0xba>
 10267c0:	4611      	mov	r1, r2
 10267c2:	4648      	mov	r0, r9
 10267c4:	f7f7 fa7c 	bl	101dcc0 <_malloc_r>
 10267c8:	2800      	cmp	r0, #0
 10267ca:	d03c      	beq.n	1026846 <__ssprint_r+0xce>
 10267cc:	462a      	mov	r2, r5
 10267ce:	6921      	ldr	r1, [r4, #16]
 10267d0:	9001      	str	r0, [sp, #4]
 10267d2:	f7f7 ef96 	blx	101e700 <memcpy>
 10267d6:	89a2      	ldrh	r2, [r4, #12]
 10267d8:	9b01      	ldr	r3, [sp, #4]
 10267da:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 10267de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 10267e2:	81a2      	strh	r2, [r4, #12]
 10267e4:	1958      	adds	r0, r3, r5
 10267e6:	f8c4 8014 	str.w	r8, [r4, #20]
 10267ea:	eba8 0505 	sub.w	r5, r8, r5
 10267ee:	46b0      	mov	r8, r6
 10267f0:	60a5      	str	r5, [r4, #8]
 10267f2:	4635      	mov	r5, r6
 10267f4:	6123      	str	r3, [r4, #16]
 10267f6:	6020      	str	r0, [r4, #0]
 10267f8:	4642      	mov	r2, r8
 10267fa:	4659      	mov	r1, fp
 10267fc:	f7f8 fa70 	bl	101ece0 <memmove>
 1026800:	f8da 2008 	ldr.w	r2, [sl, #8]
 1026804:	68a3      	ldr	r3, [r4, #8]
 1026806:	6820      	ldr	r0, [r4, #0]
 1026808:	1b96      	subs	r6, r2, r6
 102680a:	1b5d      	subs	r5, r3, r5
 102680c:	60a5      	str	r5, [r4, #8]
 102680e:	4440      	add	r0, r8
 1026810:	6020      	str	r0, [r4, #0]
 1026812:	f8ca 6008 	str.w	r6, [sl, #8]
 1026816:	b32e      	cbz	r6, 1026864 <__ssprint_r+0xec>
 1026818:	3708      	adds	r7, #8
 102681a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 102681e:	46a8      	mov	r8, r5
 1026820:	f857 bc08 	ldr.w	fp, [r7, #-8]
 1026824:	2e00      	cmp	r6, #0
 1026826:	d0f7      	beq.n	1026818 <__ssprint_r+0xa0>
 1026828:	42ae      	cmp	r6, r5
 102682a:	d2b3      	bcs.n	1026794 <__ssprint_r+0x1c>
 102682c:	4635      	mov	r5, r6
 102682e:	46b0      	mov	r8, r6
 1026830:	e7e2      	b.n	10267f8 <__ssprint_r+0x80>
 1026832:	4648      	mov	r0, r9
 1026834:	f7ff fd0a 	bl	102624c <_realloc_r>
 1026838:	4603      	mov	r3, r0
 102683a:	2800      	cmp	r0, #0
 102683c:	d1d2      	bne.n	10267e4 <__ssprint_r+0x6c>
 102683e:	6921      	ldr	r1, [r4, #16]
 1026840:	4648      	mov	r0, r9
 1026842:	f7fe fbc3 	bl	1024fcc <_free_r>
 1026846:	230c      	movs	r3, #12
 1026848:	f8c9 3000 	str.w	r3, [r9]
 102684c:	89a3      	ldrh	r3, [r4, #12]
 102684e:	f04f 30ff 	mov.w	r0, #4294967295
 1026852:	2200      	movs	r2, #0
 1026854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1026858:	81a3      	strh	r3, [r4, #12]
 102685a:	e9ca 2201 	strd	r2, r2, [sl, #4]
 102685e:	b003      	add	sp, #12
 1026860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1026864:	2000      	movs	r0, #0
 1026866:	f8ca 0004 	str.w	r0, [sl, #4]
 102686a:	b003      	add	sp, #12
 102686c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01026870 <_svfiprintf_r>:
 1026870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1026874:	b0c7      	sub	sp, #284	; 0x11c
 1026876:	460c      	mov	r4, r1
 1026878:	4683      	mov	fp, r0
 102687a:	9109      	str	r1, [sp, #36]	; 0x24
 102687c:	4615      	mov	r5, r2
 102687e:	a816      	add	r0, sp, #88	; 0x58
 1026880:	2208      	movs	r2, #8
 1026882:	2100      	movs	r1, #0
 1026884:	9307      	str	r3, [sp, #28]
 1026886:	f7f8 fa93 	bl	101edb0 <memset>
 102688a:	89a3      	ldrh	r3, [r4, #12]
 102688c:	061b      	lsls	r3, r3, #24
 102688e:	d503      	bpl.n	1026898 <_svfiprintf_r+0x28>
 1026890:	6923      	ldr	r3, [r4, #16]
 1026892:	2b00      	cmp	r3, #0
 1026894:	f000 853f 	beq.w	1027316 <_svfiprintf_r+0xaa6>
 1026898:	f24e 0980 	movw	r9, #57472	; 0xe080
 102689c:	f2c0 1906 	movt	r9, #262	; 0x106
 10268a0:	46aa      	mov	sl, r5
 10268a2:	2300      	movs	r3, #0
 10268a4:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10268a8:	930c      	str	r3, [sp, #48]	; 0x30
 10268aa:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 10268ae:	930f      	str	r3, [sp, #60]	; 0x3c
 10268b0:	9304      	str	r3, [sp, #16]
 10268b2:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 10268b6:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 10268ba:	f24e 46b0 	movw	r6, #58544	; 0xe4b0
 10268be:	f2c0 1606 	movt	r6, #262	; 0x106
 10268c2:	4654      	mov	r4, sl
 10268c4:	f8d9 3000 	ldr.w	r3, [r9]
 10268c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 10268ca:	2b00      	cmp	r3, #0
 10268cc:	bf08      	it	eq
 10268ce:	4633      	moveq	r3, r6
 10268d0:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 10268d4:	f7f7 f932 	bl	101db3c <__locale_mb_cur_max>
 10268d8:	ab16      	add	r3, sp, #88	; 0x58
 10268da:	4622      	mov	r2, r4
 10268dc:	9300      	str	r3, [sp, #0]
 10268de:	a914      	add	r1, sp, #80	; 0x50
 10268e0:	4603      	mov	r3, r0
 10268e2:	4658      	mov	r0, fp
 10268e4:	47a8      	blx	r5
 10268e6:	2800      	cmp	r0, #0
 10268e8:	4603      	mov	r3, r0
 10268ea:	f000 8086 	beq.w	10269fa <_svfiprintf_r+0x18a>
 10268ee:	db7c      	blt.n	10269ea <_svfiprintf_r+0x17a>
 10268f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 10268f2:	2a25      	cmp	r2, #37	; 0x25
 10268f4:	d001      	beq.n	10268fa <_svfiprintf_r+0x8a>
 10268f6:	441c      	add	r4, r3
 10268f8:	e7e4      	b.n	10268c4 <_svfiprintf_r+0x54>
 10268fa:	ebb4 060a 	subs.w	r6, r4, sl
 10268fe:	4605      	mov	r5, r0
 1026900:	d17f      	bne.n	1026a02 <_svfiprintf_r+0x192>
 1026902:	2300      	movs	r3, #0
 1026904:	9306      	str	r3, [sp, #24]
 1026906:	461e      	mov	r6, r3
 1026908:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 102690c:	7863      	ldrb	r3, [r4, #1]
 102690e:	f104 0a01 	add.w	sl, r4, #1
 1026912:	f04f 32ff 	mov.w	r2, #4294967295
 1026916:	9203      	str	r2, [sp, #12]
 1026918:	f10a 0a01 	add.w	sl, sl, #1
 102691c:	f1a3 0220 	sub.w	r2, r3, #32
 1026920:	2a5a      	cmp	r2, #90	; 0x5a
 1026922:	f200 8322 	bhi.w	1026f6a <_svfiprintf_r+0x6fa>
 1026926:	e8df f012 	tbh	[pc, r2, lsl #1]
 102692a:	01d2      	.short	0x01d2
 102692c:	03200320 	.word	0x03200320
 1026930:	032001cd 	.word	0x032001cd
 1026934:	03200320 	.word	0x03200320
 1026938:	032001af 	.word	0x032001af
 102693c:	01a00320 	.word	0x01a00320
 1026940:	0320025e 	.word	0x0320025e
 1026944:	01f4020f 	.word	0x01f4020f
 1026948:	01ef0320 	.word	0x01ef0320
 102694c:	015e015e 	.word	0x015e015e
 1026950:	015e015e 	.word	0x015e015e
 1026954:	015e015e 	.word	0x015e015e
 1026958:	015e015e 	.word	0x015e015e
 102695c:	0320015e 	.word	0x0320015e
 1026960:	03200320 	.word	0x03200320
 1026964:	03200320 	.word	0x03200320
 1026968:	03200320 	.word	0x03200320
 102696c:	03200320 	.word	0x03200320
 1026970:	0220016c 	.word	0x0220016c
 1026974:	03200320 	.word	0x03200320
 1026978:	03200320 	.word	0x03200320
 102697c:	03200320 	.word	0x03200320
 1026980:	03200320 	.word	0x03200320
 1026984:	03200320 	.word	0x03200320
 1026988:	03200214 	.word	0x03200214
 102698c:	03200320 	.word	0x03200320
 1026990:	032002c9 	.word	0x032002c9
 1026994:	032002bc 	.word	0x032002bc
 1026998:	02900320 	.word	0x02900320
 102699c:	03200320 	.word	0x03200320
 10269a0:	03200320 	.word	0x03200320
 10269a4:	03200320 	.word	0x03200320
 10269a8:	03200320 	.word	0x03200320
 10269ac:	03200320 	.word	0x03200320
 10269b0:	0276016c 	.word	0x0276016c
 10269b4:	03200320 	.word	0x03200320
 10269b8:	02fe0320 	.word	0x02fe0320
 10269bc:	005b0276 	.word	0x005b0276
 10269c0:	02f10320 	.word	0x02f10320
 10269c4:	030b0320 	.word	0x030b0320
 10269c8:	0264018f 	.word	0x0264018f
 10269cc:	0320005b 	.word	0x0320005b
 10269d0:	005d02c9 	.word	0x005d02c9
 10269d4:	032001dd 	.word	0x032001dd
 10269d8:	009b0320 	.word	0x009b0320
 10269dc:	005d0320 	.word	0x005d0320
 10269e0:	f046 0620 	orr.w	r6, r6, #32
 10269e4:	f89a 3000 	ldrb.w	r3, [sl]
 10269e8:	e796      	b.n	1026918 <_svfiprintf_r+0xa8>
 10269ea:	2208      	movs	r2, #8
 10269ec:	2100      	movs	r1, #0
 10269ee:	a816      	add	r0, sp, #88	; 0x58
 10269f0:	f7f8 f9de 	bl	101edb0 <memset>
 10269f4:	2301      	movs	r3, #1
 10269f6:	441c      	add	r4, r3
 10269f8:	e764      	b.n	10268c4 <_svfiprintf_r+0x54>
 10269fa:	ebb4 060a 	subs.w	r6, r4, sl
 10269fe:	4605      	mov	r5, r0
 1026a00:	d012      	beq.n	1026a28 <_svfiprintf_r+0x1b8>
 1026a02:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 1026a06:	e9c8 a600 	strd	sl, r6, [r8]
 1026a0a:	3301      	adds	r3, #1
 1026a0c:	4432      	add	r2, r6
 1026a0e:	2b07      	cmp	r3, #7
 1026a10:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 1026a14:	bfd8      	it	le
 1026a16:	f108 0808 	addle.w	r8, r8, #8
 1026a1a:	dc17      	bgt.n	1026a4c <_svfiprintf_r+0x1dc>
 1026a1c:	9b04      	ldr	r3, [sp, #16]
 1026a1e:	4433      	add	r3, r6
 1026a20:	9304      	str	r3, [sp, #16]
 1026a22:	2d00      	cmp	r5, #0
 1026a24:	f47f af6d 	bne.w	1026902 <_svfiprintf_r+0x92>
 1026a28:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1026a2a:	2b00      	cmp	r3, #0
 1026a2c:	f040 8586 	bne.w	102753c <_svfiprintf_r+0xccc>
 1026a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1026a32:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 1026a36:	f013 0f40 	tst.w	r3, #64	; 0x40
 1026a3a:	9b04      	ldr	r3, [sp, #16]
 1026a3c:	bf18      	it	ne
 1026a3e:	f04f 33ff 	movne.w	r3, #4294967295
 1026a42:	9304      	str	r3, [sp, #16]
 1026a44:	9804      	ldr	r0, [sp, #16]
 1026a46:	b047      	add	sp, #284	; 0x11c
 1026a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1026a4c:	aa1a      	add	r2, sp, #104	; 0x68
 1026a4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 1026a50:	4658      	mov	r0, fp
 1026a52:	f7ff fe91 	bl	1026778 <__ssprint_r>
 1026a56:	2800      	cmp	r0, #0
 1026a58:	d1ea      	bne.n	1026a30 <_svfiprintf_r+0x1c0>
 1026a5a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1026a5e:	e7dd      	b.n	1026a1c <_svfiprintf_r+0x1ac>
 1026a60:	06b4      	lsls	r4, r6, #26
 1026a62:	f64d 3230 	movw	r2, #56112	; 0xdb30
 1026a66:	f2c0 1206 	movt	r2, #262	; 0x106
 1026a6a:	920c      	str	r2, [sp, #48]	; 0x30
 1026a6c:	f140 81f5 	bpl.w	1026e5a <_svfiprintf_r+0x5ea>
 1026a70:	9d07      	ldr	r5, [sp, #28]
 1026a72:	3507      	adds	r5, #7
 1026a74:	f025 0207 	bic.w	r2, r5, #7
 1026a78:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1026a7c:	9207      	str	r2, [sp, #28]
 1026a7e:	ea54 0205 	orrs.w	r2, r4, r5
 1026a82:	f006 0201 	and.w	r2, r6, #1
 1026a86:	bf08      	it	eq
 1026a88:	2200      	moveq	r2, #0
 1026a8a:	2a00      	cmp	r2, #0
 1026a8c:	f040 8201 	bne.w	1026e92 <_svfiprintf_r+0x622>
 1026a90:	f426 6780 	bic.w	r7, r6, #1024	; 0x400
 1026a94:	2302      	movs	r3, #2
 1026a96:	9903      	ldr	r1, [sp, #12]
 1026a98:	2200      	movs	r2, #0
 1026a9a:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1026a9e:	1c4a      	adds	r2, r1, #1
 1026aa0:	f000 8182 	beq.w	1026da8 <_svfiprintf_r+0x538>
 1026aa4:	ea54 0205 	orrs.w	r2, r4, r5
 1026aa8:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 1026aac:	bf14      	ite	ne
 1026aae:	2201      	movne	r2, #1
 1026ab0:	2200      	moveq	r2, #0
 1026ab2:	2900      	cmp	r1, #0
 1026ab4:	bf18      	it	ne
 1026ab6:	2201      	movne	r2, #1
 1026ab8:	2a00      	cmp	r2, #0
 1026aba:	f040 8417 	bne.w	10272ec <_svfiprintf_r+0xa7c>
 1026abe:	2b00      	cmp	r3, #0
 1026ac0:	f040 83f0 	bne.w	10272a4 <_svfiprintf_r+0xa34>
 1026ac4:	f017 0201 	ands.w	r2, r7, #1
 1026ac8:	9303      	str	r3, [sp, #12]
 1026aca:	9205      	str	r2, [sp, #20]
 1026acc:	bf04      	itt	eq
 1026ace:	ab46      	addeq	r3, sp, #280	; 0x118
 1026ad0:	930b      	streq	r3, [sp, #44]	; 0x2c
 1026ad2:	d005      	beq.n	1026ae0 <_svfiprintf_r+0x270>
 1026ad4:	2330      	movs	r3, #48	; 0x30
 1026ad6:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 1026ada:	f20d 1317 	addw	r3, sp, #279	; 0x117
 1026ade:	930b      	str	r3, [sp, #44]	; 0x2c
 1026ae0:	9b05      	ldr	r3, [sp, #20]
 1026ae2:	9a03      	ldr	r2, [sp, #12]
 1026ae4:	4293      	cmp	r3, r2
 1026ae6:	bfb8      	it	lt
 1026ae8:	4613      	movlt	r3, r2
 1026aea:	9302      	str	r3, [sp, #8]
 1026aec:	2300      	movs	r3, #0
 1026aee:	9308      	str	r3, [sp, #32]
 1026af0:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 1026af4:	b113      	cbz	r3, 1026afc <_svfiprintf_r+0x28c>
 1026af6:	9b02      	ldr	r3, [sp, #8]
 1026af8:	3301      	adds	r3, #1
 1026afa:	9302      	str	r3, [sp, #8]
 1026afc:	f016 0302 	ands.w	r3, r6, #2
 1026b00:	bf1e      	ittt	ne
 1026b02:	9a02      	ldrne	r2, [sp, #8]
 1026b04:	3202      	addne	r2, #2
 1026b06:	9202      	strne	r2, [sp, #8]
 1026b08:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 1026b0c:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1026b10:	900a      	str	r0, [sp, #40]	; 0x28
 1026b12:	d105      	bne.n	1026b20 <_svfiprintf_r+0x2b0>
 1026b14:	9806      	ldr	r0, [sp, #24]
 1026b16:	9c02      	ldr	r4, [sp, #8]
 1026b18:	1b04      	subs	r4, r0, r4
 1026b1a:	2c00      	cmp	r4, #0
 1026b1c:	f300 8326 	bgt.w	102716c <_svfiprintf_r+0x8fc>
 1026b20:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 1026b24:	1c48      	adds	r0, r1, #1
 1026b26:	f108 0708 	add.w	r7, r8, #8
 1026b2a:	b1ac      	cbz	r4, 1026b58 <_svfiprintf_r+0x2e8>
 1026b2c:	2807      	cmp	r0, #7
 1026b2e:	f10d 044b 	add.w	r4, sp, #75	; 0x4b
 1026b32:	f102 0201 	add.w	r2, r2, #1
 1026b36:	f8c8 4000 	str.w	r4, [r8]
 1026b3a:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 1026b3e:	f04f 0401 	mov.w	r4, #1
 1026b42:	f8c8 4004 	str.w	r4, [r8, #4]
 1026b46:	f300 8355 	bgt.w	10271f4 <_svfiprintf_r+0x984>
 1026b4a:	1c8d      	adds	r5, r1, #2
 1026b4c:	f108 0410 	add.w	r4, r8, #16
 1026b50:	4601      	mov	r1, r0
 1026b52:	46b8      	mov	r8, r7
 1026b54:	4628      	mov	r0, r5
 1026b56:	4627      	mov	r7, r4
 1026b58:	b18b      	cbz	r3, 1026b7e <_svfiprintf_r+0x30e>
 1026b5a:	2807      	cmp	r0, #7
 1026b5c:	ab13      	add	r3, sp, #76	; 0x4c
 1026b5e:	f102 0202 	add.w	r2, r2, #2
 1026b62:	f8c8 3000 	str.w	r3, [r8]
 1026b66:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 1026b6a:	f04f 0302 	mov.w	r3, #2
 1026b6e:	f8c8 3004 	str.w	r3, [r8, #4]
 1026b72:	f300 834f 	bgt.w	1027214 <_svfiprintf_r+0x9a4>
 1026b76:	4601      	mov	r1, r0
 1026b78:	46b8      	mov	r8, r7
 1026b7a:	3001      	adds	r0, #1
 1026b7c:	3708      	adds	r7, #8
 1026b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1026b80:	2b80      	cmp	r3, #128	; 0x80
 1026b82:	f000 825f 	beq.w	1027044 <_svfiprintf_r+0x7d4>
 1026b86:	9b03      	ldr	r3, [sp, #12]
 1026b88:	9c05      	ldr	r4, [sp, #20]
 1026b8a:	1b1c      	subs	r4, r3, r4
 1026b8c:	2c00      	cmp	r4, #0
 1026b8e:	f300 829c 	bgt.w	10270ca <_svfiprintf_r+0x85a>
 1026b92:	9b05      	ldr	r3, [sp, #20]
 1026b94:	2807      	cmp	r0, #7
 1026b96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1026b98:	441a      	add	r2, r3
 1026b9a:	901b      	str	r0, [sp, #108]	; 0x6c
 1026b9c:	921c      	str	r2, [sp, #112]	; 0x70
 1026b9e:	f8c8 1000 	str.w	r1, [r8]
 1026ba2:	f8c8 3004 	str.w	r3, [r8, #4]
 1026ba6:	f300 82c7 	bgt.w	1027138 <_svfiprintf_r+0x8c8>
 1026baa:	0773      	lsls	r3, r6, #29
 1026bac:	d505      	bpl.n	1026bba <_svfiprintf_r+0x34a>
 1026bae:	9b06      	ldr	r3, [sp, #24]
 1026bb0:	9902      	ldr	r1, [sp, #8]
 1026bb2:	1a5c      	subs	r4, r3, r1
 1026bb4:	2c00      	cmp	r4, #0
 1026bb6:	f300 833b 	bgt.w	1027230 <_svfiprintf_r+0x9c0>
 1026bba:	9b04      	ldr	r3, [sp, #16]
 1026bbc:	9906      	ldr	r1, [sp, #24]
 1026bbe:	9802      	ldr	r0, [sp, #8]
 1026bc0:	4281      	cmp	r1, r0
 1026bc2:	bfac      	ite	ge
 1026bc4:	185b      	addge	r3, r3, r1
 1026bc6:	181b      	addlt	r3, r3, r0
 1026bc8:	9304      	str	r3, [sp, #16]
 1026bca:	2a00      	cmp	r2, #0
 1026bcc:	f040 82bd 	bne.w	102714a <_svfiprintf_r+0x8da>
 1026bd0:	2300      	movs	r3, #0
 1026bd2:	931b      	str	r3, [sp, #108]	; 0x6c
 1026bd4:	9b08      	ldr	r3, [sp, #32]
 1026bd6:	b11b      	cbz	r3, 1026be0 <_svfiprintf_r+0x370>
 1026bd8:	9908      	ldr	r1, [sp, #32]
 1026bda:	4658      	mov	r0, fp
 1026bdc:	f7fe f9f6 	bl	1024fcc <_free_r>
 1026be0:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1026be4:	e669      	b.n	10268ba <_svfiprintf_r+0x4a>
 1026be6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1026bea:	2100      	movs	r1, #0
 1026bec:	f81a 3b01 	ldrb.w	r3, [sl], #1
 1026bf0:	200a      	movs	r0, #10
 1026bf2:	fb00 2101 	mla	r1, r0, r1, r2
 1026bf6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1026bfa:	2a09      	cmp	r2, #9
 1026bfc:	d9f6      	bls.n	1026bec <_svfiprintf_r+0x37c>
 1026bfe:	9106      	str	r1, [sp, #24]
 1026c00:	e68c      	b.n	102691c <_svfiprintf_r+0xac>
 1026c02:	9a07      	ldr	r2, [sp, #28]
 1026c04:	2b43      	cmp	r3, #67	; 0x43
 1026c06:	f102 0404 	add.w	r4, r2, #4
 1026c0a:	d002      	beq.n	1026c12 <_svfiprintf_r+0x3a2>
 1026c0c:	06f7      	lsls	r7, r6, #27
 1026c0e:	f140 8379 	bpl.w	1027304 <_svfiprintf_r+0xa94>
 1026c12:	2208      	movs	r2, #8
 1026c14:	2100      	movs	r1, #0
 1026c16:	a818      	add	r0, sp, #96	; 0x60
 1026c18:	ad2d      	add	r5, sp, #180	; 0xb4
 1026c1a:	f7f8 f8c9 	bl	101edb0 <memset>
 1026c1e:	9a07      	ldr	r2, [sp, #28]
 1026c20:	ab18      	add	r3, sp, #96	; 0x60
 1026c22:	4629      	mov	r1, r5
 1026c24:	4658      	mov	r0, fp
 1026c26:	6812      	ldr	r2, [r2, #0]
 1026c28:	f7fc fde8 	bl	10237fc <_wcrtomb_r>
 1026c2c:	1c43      	adds	r3, r0, #1
 1026c2e:	9005      	str	r0, [sp, #20]
 1026c30:	f000 84bf 	beq.w	10275b2 <_svfiprintf_r+0xd42>
 1026c34:	9b05      	ldr	r3, [sp, #20]
 1026c36:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1026c3a:	9302      	str	r3, [sp, #8]
 1026c3c:	2300      	movs	r3, #0
 1026c3e:	9407      	str	r4, [sp, #28]
 1026c40:	950b      	str	r5, [sp, #44]	; 0x2c
 1026c42:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1026c46:	e19d      	b.n	1026f84 <_svfiprintf_r+0x714>
 1026c48:	06b2      	lsls	r2, r6, #26
 1026c4a:	f100 81d0 	bmi.w	1026fee <_svfiprintf_r+0x77e>
 1026c4e:	9a07      	ldr	r2, [sp, #28]
 1026c50:	06f3      	lsls	r3, r6, #27
 1026c52:	f852 4b04 	ldr.w	r4, [r2], #4
 1026c56:	f100 84c3 	bmi.w	10275e0 <_svfiprintf_r+0xd70>
 1026c5a:	0677      	lsls	r7, r6, #25
 1026c5c:	f140 8436 	bpl.w	10274cc <_svfiprintf_r+0xc5c>
 1026c60:	4633      	mov	r3, r6
 1026c62:	9207      	str	r2, [sp, #28]
 1026c64:	b2a4      	uxth	r4, r4
 1026c66:	2500      	movs	r5, #0
 1026c68:	e1c9      	b.n	1026ffe <_svfiprintf_r+0x78e>
 1026c6a:	9a07      	ldr	r2, [sp, #28]
 1026c6c:	f89a 3000 	ldrb.w	r3, [sl]
 1026c70:	f852 1b04 	ldr.w	r1, [r2], #4
 1026c74:	2900      	cmp	r1, #0
 1026c76:	9106      	str	r1, [sp, #24]
 1026c78:	bfa8      	it	ge
 1026c7a:	9207      	strge	r2, [sp, #28]
 1026c7c:	f6bf ae4c 	bge.w	1026918 <_svfiprintf_r+0xa8>
 1026c80:	4249      	negs	r1, r1
 1026c82:	e9cd 1206 	strd	r1, r2, [sp, #24]
 1026c86:	e061      	b.n	1026d4c <_svfiprintf_r+0x4dc>
 1026c88:	4658      	mov	r0, fp
 1026c8a:	f7fe fcc7 	bl	102561c <_localeconv_r>
 1026c8e:	6843      	ldr	r3, [r0, #4]
 1026c90:	4618      	mov	r0, r3
 1026c92:	930f      	str	r3, [sp, #60]	; 0x3c
 1026c94:	f7f8 ffb4 	bl	101fc00 <strlen>
 1026c98:	4604      	mov	r4, r0
 1026c9a:	900e      	str	r0, [sp, #56]	; 0x38
 1026c9c:	4658      	mov	r0, fp
 1026c9e:	f7fe fcbd 	bl	102561c <_localeconv_r>
 1026ca2:	6883      	ldr	r3, [r0, #8]
 1026ca4:	2c00      	cmp	r4, #0
 1026ca6:	bf18      	it	ne
 1026ca8:	2b00      	cmpne	r3, #0
 1026caa:	930d      	str	r3, [sp, #52]	; 0x34
 1026cac:	f43f ae9a 	beq.w	10269e4 <_svfiprintf_r+0x174>
 1026cb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1026cb2:	781a      	ldrb	r2, [r3, #0]
 1026cb4:	f89a 3000 	ldrb.w	r3, [sl]
 1026cb8:	2a00      	cmp	r2, #0
 1026cba:	f43f ae2d 	beq.w	1026918 <_svfiprintf_r+0xa8>
 1026cbe:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 1026cc2:	e629      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026cc4:	f046 0601 	orr.w	r6, r6, #1
 1026cc8:	f89a 3000 	ldrb.w	r3, [sl]
 1026ccc:	e624      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026cce:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1026cd2:	f89a 3000 	ldrb.w	r3, [sl]
 1026cd6:	2a00      	cmp	r2, #0
 1026cd8:	f47f ae1e 	bne.w	1026918 <_svfiprintf_r+0xa8>
 1026cdc:	2220      	movs	r2, #32
 1026cde:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1026ce2:	e619      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026ce4:	06b0      	lsls	r0, r6, #26
 1026ce6:	f100 8178 	bmi.w	1026fda <_svfiprintf_r+0x76a>
 1026cea:	9a07      	ldr	r2, [sp, #28]
 1026cec:	06f1      	lsls	r1, r6, #27
 1026cee:	f852 4b04 	ldr.w	r4, [r2], #4
 1026cf2:	f100 8478 	bmi.w	10275e6 <_svfiprintf_r+0xd76>
 1026cf6:	0673      	lsls	r3, r6, #25
 1026cf8:	9207      	str	r2, [sp, #28]
 1026cfa:	4637      	mov	r7, r6
 1026cfc:	f140 83f1 	bpl.w	10274e2 <_svfiprintf_r+0xc72>
 1026d00:	b2a4      	uxth	r4, r4
 1026d02:	2500      	movs	r5, #0
 1026d04:	2301      	movs	r3, #1
 1026d06:	e6c6      	b.n	1026a96 <_svfiprintf_r+0x226>
 1026d08:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 1026d0c:	f89a 3000 	ldrb.w	r3, [sl]
 1026d10:	e602      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026d12:	4651      	mov	r1, sl
 1026d14:	f811 3b01 	ldrb.w	r3, [r1], #1
 1026d18:	2b2a      	cmp	r3, #42	; 0x2a
 1026d1a:	f000 8452 	beq.w	10275c2 <_svfiprintf_r+0xd52>
 1026d1e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1026d22:	468a      	mov	sl, r1
 1026d24:	2a09      	cmp	r2, #9
 1026d26:	bf84      	itt	hi
 1026d28:	2200      	movhi	r2, #0
 1026d2a:	9203      	strhi	r2, [sp, #12]
 1026d2c:	f63f adf6 	bhi.w	102691c <_svfiprintf_r+0xac>
 1026d30:	2100      	movs	r1, #0
 1026d32:	f81a 3b01 	ldrb.w	r3, [sl], #1
 1026d36:	200a      	movs	r0, #10
 1026d38:	fb00 2101 	mla	r1, r0, r1, r2
 1026d3c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1026d40:	2a09      	cmp	r2, #9
 1026d42:	d9f6      	bls.n	1026d32 <_svfiprintf_r+0x4c2>
 1026d44:	9103      	str	r1, [sp, #12]
 1026d46:	e5e9      	b.n	102691c <_svfiprintf_r+0xac>
 1026d48:	f89a 3000 	ldrb.w	r3, [sl]
 1026d4c:	f046 0604 	orr.w	r6, r6, #4
 1026d50:	e5e2      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026d52:	06b1      	lsls	r1, r6, #26
 1026d54:	f046 0310 	orr.w	r3, r6, #16
 1026d58:	f100 814a 	bmi.w	1026ff0 <_svfiprintf_r+0x780>
 1026d5c:	9a07      	ldr	r2, [sp, #28]
 1026d5e:	3204      	adds	r2, #4
 1026d60:	9907      	ldr	r1, [sp, #28]
 1026d62:	2500      	movs	r5, #0
 1026d64:	9207      	str	r2, [sp, #28]
 1026d66:	680c      	ldr	r4, [r1, #0]
 1026d68:	e149      	b.n	1026ffe <_svfiprintf_r+0x78e>
 1026d6a:	f046 0710 	orr.w	r7, r6, #16
 1026d6e:	06b6      	lsls	r6, r6, #26
 1026d70:	f100 810d 	bmi.w	1026f8e <_svfiprintf_r+0x71e>
 1026d74:	9b07      	ldr	r3, [sp, #28]
 1026d76:	1d1a      	adds	r2, r3, #4
 1026d78:	9b07      	ldr	r3, [sp, #28]
 1026d7a:	9207      	str	r2, [sp, #28]
 1026d7c:	681c      	ldr	r4, [r3, #0]
 1026d7e:	17e5      	asrs	r5, r4, #31
 1026d80:	4622      	mov	r2, r4
 1026d82:	2a00      	cmp	r2, #0
 1026d84:	462b      	mov	r3, r5
 1026d86:	f173 0300 	sbcs.w	r3, r3, #0
 1026d8a:	f280 810f 	bge.w	1026fac <_svfiprintf_r+0x73c>
 1026d8e:	4264      	negs	r4, r4
 1026d90:	9903      	ldr	r1, [sp, #12]
 1026d92:	f04f 032d 	mov.w	r3, #45	; 0x2d
 1026d96:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1026d9a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 1026d9e:	1c4a      	adds	r2, r1, #1
 1026da0:	f04f 0301 	mov.w	r3, #1
 1026da4:	f47f ae7e 	bne.w	1026aa4 <_svfiprintf_r+0x234>
 1026da8:	2b01      	cmp	r3, #1
 1026daa:	f000 8281 	beq.w	10272b0 <_svfiprintf_r+0xa40>
 1026dae:	2b02      	cmp	r3, #2
 1026db0:	bf18      	it	ne
 1026db2:	a946      	addne	r1, sp, #280	; 0x118
 1026db4:	f040 8128 	bne.w	1027008 <_svfiprintf_r+0x798>
 1026db8:	ab46      	add	r3, sp, #280	; 0x118
 1026dba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 1026dbc:	461a      	mov	r2, r3
 1026dbe:	f004 010f 	and.w	r1, r4, #15
 1026dc2:	0923      	lsrs	r3, r4, #4
 1026dc4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 1026dc8:	0928      	lsrs	r0, r5, #4
 1026dca:	5c71      	ldrb	r1, [r6, r1]
 1026dcc:	461c      	mov	r4, r3
 1026dce:	4605      	mov	r5, r0
 1026dd0:	ea54 0305 	orrs.w	r3, r4, r5
 1026dd4:	f802 1d01 	strb.w	r1, [r2, #-1]!
 1026dd8:	d1f1      	bne.n	1026dbe <_svfiprintf_r+0x54e>
 1026dda:	ab46      	add	r3, sp, #280	; 0x118
 1026ddc:	920b      	str	r2, [sp, #44]	; 0x2c
 1026dde:	1a9b      	subs	r3, r3, r2
 1026de0:	463e      	mov	r6, r7
 1026de2:	9305      	str	r3, [sp, #20]
 1026de4:	e67c      	b.n	1026ae0 <_svfiprintf_r+0x270>
 1026de6:	232b      	movs	r3, #43	; 0x2b
 1026de8:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1026dec:	f89a 3000 	ldrb.w	r3, [sl]
 1026df0:	e592      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026df2:	9b07      	ldr	r3, [sp, #28]
 1026df4:	f647 0230 	movw	r2, #30768	; 0x7830
 1026df8:	f64d 3130 	movw	r1, #56112	; 0xdb30
 1026dfc:	f046 0702 	orr.w	r7, r6, #2
 1026e00:	f2c0 1106 	movt	r1, #262	; 0x106
 1026e04:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 1026e08:	f853 4b04 	ldr.w	r4, [r3], #4
 1026e0c:	2500      	movs	r5, #0
 1026e0e:	910c      	str	r1, [sp, #48]	; 0x30
 1026e10:	9307      	str	r3, [sp, #28]
 1026e12:	2302      	movs	r3, #2
 1026e14:	e63f      	b.n	1026a96 <_svfiprintf_r+0x226>
 1026e16:	06b5      	lsls	r5, r6, #26
 1026e18:	f100 80b8 	bmi.w	1026f8c <_svfiprintf_r+0x71c>
 1026e1c:	9b07      	ldr	r3, [sp, #28]
 1026e1e:	06f4      	lsls	r4, r6, #27
 1026e20:	f103 0204 	add.w	r2, r3, #4
 1026e24:	f100 83d9 	bmi.w	10275da <_svfiprintf_r+0xd6a>
 1026e28:	9b07      	ldr	r3, [sp, #28]
 1026e2a:	0670      	lsls	r0, r6, #25
 1026e2c:	bf48      	it	mi
 1026e2e:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1026e32:	d404      	bmi.n	1026e3e <_svfiprintf_r+0x5ce>
 1026e34:	05b1      	lsls	r1, r6, #22
 1026e36:	f140 837a 	bpl.w	102752e <_svfiprintf_r+0xcbe>
 1026e3a:	f993 4000 	ldrsb.w	r4, [r3]
 1026e3e:	17e5      	asrs	r5, r4, #31
 1026e40:	9207      	str	r2, [sp, #28]
 1026e42:	4637      	mov	r7, r6
 1026e44:	4622      	mov	r2, r4
 1026e46:	462b      	mov	r3, r5
 1026e48:	e0ab      	b.n	1026fa2 <_svfiprintf_r+0x732>
 1026e4a:	06b4      	lsls	r4, r6, #26
 1026e4c:	f64d 028c 	movw	r2, #55436	; 0xd88c
 1026e50:	f2c0 1206 	movt	r2, #262	; 0x106
 1026e54:	920c      	str	r2, [sp, #48]	; 0x30
 1026e56:	f53f ae0b 	bmi.w	1026a70 <_svfiprintf_r+0x200>
 1026e5a:	9a07      	ldr	r2, [sp, #28]
 1026e5c:	06f0      	lsls	r0, r6, #27
 1026e5e:	f852 4b04 	ldr.w	r4, [r2], #4
 1026e62:	9207      	str	r2, [sp, #28]
 1026e64:	d40b      	bmi.n	1026e7e <_svfiprintf_r+0x60e>
 1026e66:	0671      	lsls	r1, r6, #25
 1026e68:	bf44      	itt	mi
 1026e6a:	b2a4      	uxthmi	r4, r4
 1026e6c:	2500      	movmi	r5, #0
 1026e6e:	f53f ae06 	bmi.w	1026a7e <_svfiprintf_r+0x20e>
 1026e72:	05b2      	lsls	r2, r6, #22
 1026e74:	bf44      	itt	mi
 1026e76:	b2e4      	uxtbmi	r4, r4
 1026e78:	2500      	movmi	r5, #0
 1026e7a:	f53f ae00 	bmi.w	1026a7e <_svfiprintf_r+0x20e>
 1026e7e:	2500      	movs	r5, #0
 1026e80:	ea54 0205 	orrs.w	r2, r4, r5
 1026e84:	f006 0201 	and.w	r2, r6, #1
 1026e88:	bf08      	it	eq
 1026e8a:	2200      	moveq	r2, #0
 1026e8c:	2a00      	cmp	r2, #0
 1026e8e:	f43f adff 	beq.w	1026a90 <_svfiprintf_r+0x220>
 1026e92:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 1026e96:	f046 0602 	orr.w	r6, r6, #2
 1026e9a:	2330      	movs	r3, #48	; 0x30
 1026e9c:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 1026ea0:	e5f6      	b.n	1026a90 <_svfiprintf_r+0x220>
 1026ea2:	06b4      	lsls	r4, r6, #26
 1026ea4:	f046 0710 	orr.w	r7, r6, #16
 1026ea8:	f100 8098 	bmi.w	1026fdc <_svfiprintf_r+0x76c>
 1026eac:	9b07      	ldr	r3, [sp, #28]
 1026eae:	1d1a      	adds	r2, r3, #4
 1026eb0:	9b07      	ldr	r3, [sp, #28]
 1026eb2:	2500      	movs	r5, #0
 1026eb4:	9207      	str	r2, [sp, #28]
 1026eb6:	681c      	ldr	r4, [r3, #0]
 1026eb8:	2301      	movs	r3, #1
 1026eba:	e5ec      	b.n	1026a96 <_svfiprintf_r+0x226>
 1026ebc:	9d07      	ldr	r5, [sp, #28]
 1026ebe:	2200      	movs	r2, #0
 1026ec0:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1026ec4:	f855 1b04 	ldr.w	r1, [r5], #4
 1026ec8:	910b      	str	r1, [sp, #44]	; 0x2c
 1026eca:	2900      	cmp	r1, #0
 1026ecc:	f000 82f1 	beq.w	10274b2 <_svfiprintf_r+0xc42>
 1026ed0:	2b53      	cmp	r3, #83	; 0x53
 1026ed2:	f000 8231 	beq.w	1027338 <_svfiprintf_r+0xac8>
 1026ed6:	f016 0410 	ands.w	r4, r6, #16
 1026eda:	f040 822d 	bne.w	1027338 <_svfiprintf_r+0xac8>
 1026ede:	9a03      	ldr	r2, [sp, #12]
 1026ee0:	1c53      	adds	r3, r2, #1
 1026ee2:	f000 8343 	beq.w	102756c <_svfiprintf_r+0xcfc>
 1026ee6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 1026ee8:	4621      	mov	r1, r4
 1026eea:	4638      	mov	r0, r7
 1026eec:	f7fe fce0 	bl	10258b0 <memchr>
 1026ef0:	9008      	str	r0, [sp, #32]
 1026ef2:	2800      	cmp	r0, #0
 1026ef4:	f000 8332 	beq.w	102755c <_svfiprintf_r+0xcec>
 1026ef8:	1bc3      	subs	r3, r0, r7
 1026efa:	4622      	mov	r2, r4
 1026efc:	9305      	str	r3, [sp, #20]
 1026efe:	9403      	str	r4, [sp, #12]
 1026f00:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1026f04:	e9cd 5407 	strd	r5, r4, [sp, #28]
 1026f08:	9302      	str	r3, [sp, #8]
 1026f0a:	e5f1      	b.n	1026af0 <_svfiprintf_r+0x280>
 1026f0c:	f89a 3000 	ldrb.w	r3, [sl]
 1026f10:	2b6c      	cmp	r3, #108	; 0x6c
 1026f12:	bf09      	itett	eq
 1026f14:	f046 0620 	orreq.w	r6, r6, #32
 1026f18:	f046 0610 	orrne.w	r6, r6, #16
 1026f1c:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 1026f20:	f10a 0a01 	addeq.w	sl, sl, #1
 1026f24:	e4f8      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026f26:	f89a 3000 	ldrb.w	r3, [sl]
 1026f2a:	2b68      	cmp	r3, #104	; 0x68
 1026f2c:	bf09      	itett	eq
 1026f2e:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 1026f32:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 1026f36:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 1026f3a:	f10a 0a01 	addeq.w	sl, sl, #1
 1026f3e:	e4eb      	b.n	1026918 <_svfiprintf_r+0xa8>
 1026f40:	9a07      	ldr	r2, [sp, #28]
 1026f42:	06b7      	lsls	r7, r6, #26
 1026f44:	f102 0304 	add.w	r3, r2, #4
 1026f48:	f100 81d2 	bmi.w	10272f0 <_svfiprintf_r+0xa80>
 1026f4c:	06f5      	lsls	r5, r6, #27
 1026f4e:	f100 825d 	bmi.w	102740c <_svfiprintf_r+0xb9c>
 1026f52:	0674      	lsls	r4, r6, #25
 1026f54:	f100 82e4 	bmi.w	1027520 <_svfiprintf_r+0xcb0>
 1026f58:	05b0      	lsls	r0, r6, #22
 1026f5a:	f140 8257 	bpl.w	102740c <_svfiprintf_r+0xb9c>
 1026f5e:	9a07      	ldr	r2, [sp, #28]
 1026f60:	9307      	str	r3, [sp, #28]
 1026f62:	9b04      	ldr	r3, [sp, #16]
 1026f64:	6812      	ldr	r2, [r2, #0]
 1026f66:	7013      	strb	r3, [r2, #0]
 1026f68:	e4a7      	b.n	10268ba <_svfiprintf_r+0x4a>
 1026f6a:	2b00      	cmp	r3, #0
 1026f6c:	f43f ad5c 	beq.w	1026a28 <_svfiprintf_r+0x1b8>
 1026f70:	2201      	movs	r2, #1
 1026f72:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1026f76:	9202      	str	r2, [sp, #8]
 1026f78:	2300      	movs	r3, #0
 1026f7a:	9205      	str	r2, [sp, #20]
 1026f7c:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1026f80:	ab2d      	add	r3, sp, #180	; 0xb4
 1026f82:	930b      	str	r3, [sp, #44]	; 0x2c
 1026f84:	2300      	movs	r3, #0
 1026f86:	9308      	str	r3, [sp, #32]
 1026f88:	9303      	str	r3, [sp, #12]
 1026f8a:	e5b7      	b.n	1026afc <_svfiprintf_r+0x28c>
 1026f8c:	4637      	mov	r7, r6
 1026f8e:	9d07      	ldr	r5, [sp, #28]
 1026f90:	3507      	adds	r5, #7
 1026f92:	f025 0307 	bic.w	r3, r5, #7
 1026f96:	4619      	mov	r1, r3
 1026f98:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 1026f9c:	4614      	mov	r4, r2
 1026f9e:	461d      	mov	r5, r3
 1026fa0:	9107      	str	r1, [sp, #28]
 1026fa2:	2a00      	cmp	r2, #0
 1026fa4:	f173 0300 	sbcs.w	r3, r3, #0
 1026fa8:	f6ff aef1 	blt.w	1026d8e <_svfiprintf_r+0x51e>
 1026fac:	9b03      	ldr	r3, [sp, #12]
 1026fae:	3301      	adds	r3, #1
 1026fb0:	f000 817e 	beq.w	10272b0 <_svfiprintf_r+0xa40>
 1026fb4:	ea54 0305 	orrs.w	r3, r4, r5
 1026fb8:	9a03      	ldr	r2, [sp, #12]
 1026fba:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 1026fbe:	bf14      	ite	ne
 1026fc0:	2301      	movne	r3, #1
 1026fc2:	2300      	moveq	r3, #0
 1026fc4:	2a00      	cmp	r2, #0
 1026fc6:	bf18      	it	ne
 1026fc8:	2301      	movne	r3, #1
 1026fca:	2b00      	cmp	r3, #0
 1026fcc:	f040 816f 	bne.w	10272ae <_svfiprintf_r+0xa3e>
 1026fd0:	aa46      	add	r2, sp, #280	; 0x118
 1026fd2:	9303      	str	r3, [sp, #12]
 1026fd4:	920b      	str	r2, [sp, #44]	; 0x2c
 1026fd6:	9305      	str	r3, [sp, #20]
 1026fd8:	e582      	b.n	1026ae0 <_svfiprintf_r+0x270>
 1026fda:	4637      	mov	r7, r6
 1026fdc:	9d07      	ldr	r5, [sp, #28]
 1026fde:	2301      	movs	r3, #1
 1026fe0:	3507      	adds	r5, #7
 1026fe2:	f025 0207 	bic.w	r2, r5, #7
 1026fe6:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1026fea:	9207      	str	r2, [sp, #28]
 1026fec:	e553      	b.n	1026a96 <_svfiprintf_r+0x226>
 1026fee:	4633      	mov	r3, r6
 1026ff0:	9d07      	ldr	r5, [sp, #28]
 1026ff2:	3507      	adds	r5, #7
 1026ff4:	f025 0207 	bic.w	r2, r5, #7
 1026ff8:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1026ffc:	9207      	str	r2, [sp, #28]
 1026ffe:	f423 6780 	bic.w	r7, r3, #1024	; 0x400
 1027002:	2300      	movs	r3, #0
 1027004:	e547      	b.n	1026a96 <_svfiprintf_r+0x226>
 1027006:	4611      	mov	r1, r2
 1027008:	08e2      	lsrs	r2, r4, #3
 102700a:	08e8      	lsrs	r0, r5, #3
 102700c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1027010:	f004 0307 	and.w	r3, r4, #7
 1027014:	4605      	mov	r5, r0
 1027016:	3330      	adds	r3, #48	; 0x30
 1027018:	4614      	mov	r4, r2
 102701a:	ea54 0005 	orrs.w	r0, r4, r5
 102701e:	f801 3c01 	strb.w	r3, [r1, #-1]
 1027022:	f101 32ff 	add.w	r2, r1, #4294967295
 1027026:	d1ee      	bne.n	1027006 <_svfiprintf_r+0x796>
 1027028:	2b30      	cmp	r3, #48	; 0x30
 102702a:	bf0c      	ite	eq
 102702c:	2300      	moveq	r3, #0
 102702e:	f007 0301 	andne.w	r3, r7, #1
 1027032:	920b      	str	r2, [sp, #44]	; 0x2c
 1027034:	2b00      	cmp	r3, #0
 1027036:	f040 81cd 	bne.w	10273d4 <_svfiprintf_r+0xb64>
 102703a:	ab46      	add	r3, sp, #280	; 0x118
 102703c:	463e      	mov	r6, r7
 102703e:	1a9b      	subs	r3, r3, r2
 1027040:	9305      	str	r3, [sp, #20]
 1027042:	e54d      	b.n	1026ae0 <_svfiprintf_r+0x270>
 1027044:	9b06      	ldr	r3, [sp, #24]
 1027046:	9c02      	ldr	r4, [sp, #8]
 1027048:	1b1c      	subs	r4, r3, r4
 102704a:	2c00      	cmp	r4, #0
 102704c:	f77f ad9b 	ble.w	1026b86 <_svfiprintf_r+0x316>
 1027050:	2c10      	cmp	r4, #16
 1027052:	4db8      	ldr	r5, [pc, #736]	; (1027334 <_svfiprintf_r+0xac4>)
 1027054:	f340 82aa 	ble.w	10275ac <_svfiprintf_r+0xd3c>
 1027058:	960a      	str	r6, [sp, #40]	; 0x28
 102705a:	2710      	movs	r7, #16
 102705c:	462e      	mov	r6, r5
 102705e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1027060:	e002      	b.n	1027068 <_svfiprintf_r+0x7f8>
 1027062:	3c10      	subs	r4, #16
 1027064:	2c10      	cmp	r4, #16
 1027066:	dd17      	ble.n	1027098 <_svfiprintf_r+0x828>
 1027068:	3101      	adds	r1, #1
 102706a:	3210      	adds	r2, #16
 102706c:	2907      	cmp	r1, #7
 102706e:	e9c8 6700 	strd	r6, r7, [r8]
 1027072:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1027076:	f108 0808 	add.w	r8, r8, #8
 102707a:	ddf2      	ble.n	1027062 <_svfiprintf_r+0x7f2>
 102707c:	aa1a      	add	r2, sp, #104	; 0x68
 102707e:	4629      	mov	r1, r5
 1027080:	4658      	mov	r0, fp
 1027082:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1027086:	f7ff fb77 	bl	1026778 <__ssprint_r>
 102708a:	2800      	cmp	r0, #0
 102708c:	d165      	bne.n	102715a <_svfiprintf_r+0x8ea>
 102708e:	3c10      	subs	r4, #16
 1027090:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1027094:	2c10      	cmp	r4, #16
 1027096:	dce7      	bgt.n	1027068 <_svfiprintf_r+0x7f8>
 1027098:	4635      	mov	r5, r6
 102709a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 102709c:	3101      	adds	r1, #1
 102709e:	f108 0308 	add.w	r3, r8, #8
 10270a2:	2907      	cmp	r1, #7
 10270a4:	4422      	add	r2, r4
 10270a6:	f8c8 5000 	str.w	r5, [r8]
 10270aa:	921c      	str	r2, [sp, #112]	; 0x70
 10270ac:	f8c8 4004 	str.w	r4, [r8, #4]
 10270b0:	911b      	str	r1, [sp, #108]	; 0x6c
 10270b2:	f300 819b 	bgt.w	10273ec <_svfiprintf_r+0xb7c>
 10270b6:	f103 0708 	add.w	r7, r3, #8
 10270ba:	4698      	mov	r8, r3
 10270bc:	9c05      	ldr	r4, [sp, #20]
 10270be:	1c48      	adds	r0, r1, #1
 10270c0:	9b03      	ldr	r3, [sp, #12]
 10270c2:	1b1c      	subs	r4, r3, r4
 10270c4:	2c00      	cmp	r4, #0
 10270c6:	f77f ad64 	ble.w	1026b92 <_svfiprintf_r+0x322>
 10270ca:	2c10      	cmp	r4, #16
 10270cc:	4d99      	ldr	r5, [pc, #612]	; (1027334 <_svfiprintf_r+0xac4>)
 10270ce:	f340 8210 	ble.w	10274f2 <_svfiprintf_r+0xc82>
 10270d2:	9603      	str	r6, [sp, #12]
 10270d4:	2710      	movs	r7, #16
 10270d6:	462e      	mov	r6, r5
 10270d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10270da:	e002      	b.n	10270e2 <_svfiprintf_r+0x872>
 10270dc:	3c10      	subs	r4, #16
 10270de:	2c10      	cmp	r4, #16
 10270e0:	dd16      	ble.n	1027110 <_svfiprintf_r+0x8a0>
 10270e2:	3101      	adds	r1, #1
 10270e4:	3210      	adds	r2, #16
 10270e6:	2907      	cmp	r1, #7
 10270e8:	e9c8 6700 	strd	r6, r7, [r8]
 10270ec:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 10270f0:	f108 0808 	add.w	r8, r8, #8
 10270f4:	ddf2      	ble.n	10270dc <_svfiprintf_r+0x86c>
 10270f6:	aa1a      	add	r2, sp, #104	; 0x68
 10270f8:	4629      	mov	r1, r5
 10270fa:	4658      	mov	r0, fp
 10270fc:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1027100:	f7ff fb3a 	bl	1026778 <__ssprint_r>
 1027104:	bb48      	cbnz	r0, 102715a <_svfiprintf_r+0x8ea>
 1027106:	3c10      	subs	r4, #16
 1027108:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 102710c:	2c10      	cmp	r4, #16
 102710e:	dce8      	bgt.n	10270e2 <_svfiprintf_r+0x872>
 1027110:	4635      	mov	r5, r6
 1027112:	9e03      	ldr	r6, [sp, #12]
 1027114:	1c48      	adds	r0, r1, #1
 1027116:	f108 0308 	add.w	r3, r8, #8
 102711a:	2807      	cmp	r0, #7
 102711c:	4422      	add	r2, r4
 102711e:	f8c8 5000 	str.w	r5, [r8]
 1027122:	921c      	str	r2, [sp, #112]	; 0x70
 1027124:	f8c8 4004 	str.w	r4, [r8, #4]
 1027128:	901b      	str	r0, [sp, #108]	; 0x6c
 102712a:	f300 80d0 	bgt.w	10272ce <_svfiprintf_r+0xa5e>
 102712e:	3001      	adds	r0, #1
 1027130:	f103 0708 	add.w	r7, r3, #8
 1027134:	4698      	mov	r8, r3
 1027136:	e52c      	b.n	1026b92 <_svfiprintf_r+0x322>
 1027138:	aa1a      	add	r2, sp, #104	; 0x68
 102713a:	9909      	ldr	r1, [sp, #36]	; 0x24
 102713c:	4658      	mov	r0, fp
 102713e:	f7ff fb1b 	bl	1026778 <__ssprint_r>
 1027142:	b950      	cbnz	r0, 102715a <_svfiprintf_r+0x8ea>
 1027144:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1027146:	af1d      	add	r7, sp, #116	; 0x74
 1027148:	e52f      	b.n	1026baa <_svfiprintf_r+0x33a>
 102714a:	aa1a      	add	r2, sp, #104	; 0x68
 102714c:	9909      	ldr	r1, [sp, #36]	; 0x24
 102714e:	4658      	mov	r0, fp
 1027150:	f7ff fb12 	bl	1026778 <__ssprint_r>
 1027154:	2800      	cmp	r0, #0
 1027156:	f43f ad3b 	beq.w	1026bd0 <_svfiprintf_r+0x360>
 102715a:	9b08      	ldr	r3, [sp, #32]
 102715c:	2b00      	cmp	r3, #0
 102715e:	f43f ac67 	beq.w	1026a30 <_svfiprintf_r+0x1c0>
 1027162:	9908      	ldr	r1, [sp, #32]
 1027164:	4658      	mov	r0, fp
 1027166:	f7fd ff31 	bl	1024fcc <_free_r>
 102716a:	e461      	b.n	1026a30 <_svfiprintf_r+0x1c0>
 102716c:	2c10      	cmp	r4, #16
 102716e:	f249 6510 	movw	r5, #38416	; 0x9610
 1027172:	f2c0 1506 	movt	r5, #262	; 0x106
 1027176:	dd23      	ble.n	10271c0 <_svfiprintf_r+0x950>
 1027178:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
 102717c:	2710      	movs	r7, #16
 102717e:	462e      	mov	r6, r5
 1027180:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1027182:	e002      	b.n	102718a <_svfiprintf_r+0x91a>
 1027184:	3c10      	subs	r4, #16
 1027186:	2c10      	cmp	r4, #16
 1027188:	dd17      	ble.n	10271ba <_svfiprintf_r+0x94a>
 102718a:	3101      	adds	r1, #1
 102718c:	3210      	adds	r2, #16
 102718e:	2907      	cmp	r1, #7
 1027190:	e9c8 6700 	strd	r6, r7, [r8]
 1027194:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1027198:	f108 0808 	add.w	r8, r8, #8
 102719c:	ddf2      	ble.n	1027184 <_svfiprintf_r+0x914>
 102719e:	aa1a      	add	r2, sp, #104	; 0x68
 10271a0:	4629      	mov	r1, r5
 10271a2:	4658      	mov	r0, fp
 10271a4:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10271a8:	f7ff fae6 	bl	1026778 <__ssprint_r>
 10271ac:	2800      	cmp	r0, #0
 10271ae:	d1d4      	bne.n	102715a <_svfiprintf_r+0x8ea>
 10271b0:	3c10      	subs	r4, #16
 10271b2:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 10271b6:	2c10      	cmp	r4, #16
 10271b8:	dce7      	bgt.n	102718a <_svfiprintf_r+0x91a>
 10271ba:	4635      	mov	r5, r6
 10271bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10271be:	9e11      	ldr	r6, [sp, #68]	; 0x44
 10271c0:	3101      	adds	r1, #1
 10271c2:	4422      	add	r2, r4
 10271c4:	2907      	cmp	r1, #7
 10271c6:	e9c8 5400 	strd	r5, r4, [r8]
 10271ca:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 10271ce:	bfd8      	it	le
 10271d0:	f108 0808 	addle.w	r8, r8, #8
 10271d4:	f77f aca4 	ble.w	1026b20 <_svfiprintf_r+0x2b0>
 10271d8:	aa1a      	add	r2, sp, #104	; 0x68
 10271da:	9909      	ldr	r1, [sp, #36]	; 0x24
 10271dc:	4658      	mov	r0, fp
 10271de:	9310      	str	r3, [sp, #64]	; 0x40
 10271e0:	f7ff faca 	bl	1026778 <__ssprint_r>
 10271e4:	2800      	cmp	r0, #0
 10271e6:	d1b8      	bne.n	102715a <_svfiprintf_r+0x8ea>
 10271e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 10271ea:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10271ee:	991b      	ldr	r1, [sp, #108]	; 0x6c
 10271f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10271f2:	e495      	b.n	1026b20 <_svfiprintf_r+0x2b0>
 10271f4:	aa1a      	add	r2, sp, #104	; 0x68
 10271f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 10271f8:	4658      	mov	r0, fp
 10271fa:	9310      	str	r3, [sp, #64]	; 0x40
 10271fc:	f7ff fabc 	bl	1026778 <__ssprint_r>
 1027200:	2800      	cmp	r0, #0
 1027202:	d1aa      	bne.n	102715a <_svfiprintf_r+0x8ea>
 1027204:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1027206:	af1f      	add	r7, sp, #124	; 0x7c
 1027208:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 102720a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 102720e:	1c48      	adds	r0, r1, #1
 1027210:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1027212:	e4a1      	b.n	1026b58 <_svfiprintf_r+0x2e8>
 1027214:	aa1a      	add	r2, sp, #104	; 0x68
 1027216:	9909      	ldr	r1, [sp, #36]	; 0x24
 1027218:	4658      	mov	r0, fp
 102721a:	f7ff faad 	bl	1026778 <__ssprint_r>
 102721e:	2800      	cmp	r0, #0
 1027220:	d19b      	bne.n	102715a <_svfiprintf_r+0x8ea>
 1027222:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1027224:	af1f      	add	r7, sp, #124	; 0x7c
 1027226:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1027228:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 102722c:	1c48      	adds	r0, r1, #1
 102722e:	e4a6      	b.n	1026b7e <_svfiprintf_r+0x30e>
 1027230:	2c10      	cmp	r4, #16
 1027232:	f249 6510 	movw	r5, #38416	; 0x9610
 1027236:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 1027238:	f2c0 1506 	movt	r5, #262	; 0x106
 102723c:	bfc4      	itt	gt
 102723e:	2610      	movgt	r6, #16
 1027240:	f8dd 8024 	ldrgt.w	r8, [sp, #36]	; 0x24
 1027244:	dc03      	bgt.n	102724e <_svfiprintf_r+0x9de>
 1027246:	e01a      	b.n	102727e <_svfiprintf_r+0xa0e>
 1027248:	3c10      	subs	r4, #16
 102724a:	2c10      	cmp	r4, #16
 102724c:	dd17      	ble.n	102727e <_svfiprintf_r+0xa0e>
 102724e:	3301      	adds	r3, #1
 1027250:	3210      	adds	r2, #16
 1027252:	2b07      	cmp	r3, #7
 1027254:	e9c7 5600 	strd	r5, r6, [r7]
 1027258:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 102725c:	f107 0708 	add.w	r7, r7, #8
 1027260:	ddf2      	ble.n	1027248 <_svfiprintf_r+0x9d8>
 1027262:	aa1a      	add	r2, sp, #104	; 0x68
 1027264:	4641      	mov	r1, r8
 1027266:	4658      	mov	r0, fp
 1027268:	af1d      	add	r7, sp, #116	; 0x74
 102726a:	f7ff fa85 	bl	1026778 <__ssprint_r>
 102726e:	2800      	cmp	r0, #0
 1027270:	f47f af73 	bne.w	102715a <_svfiprintf_r+0x8ea>
 1027274:	3c10      	subs	r4, #16
 1027276:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 102727a:	2c10      	cmp	r4, #16
 102727c:	dce7      	bgt.n	102724e <_svfiprintf_r+0x9de>
 102727e:	3301      	adds	r3, #1
 1027280:	4422      	add	r2, r4
 1027282:	2b07      	cmp	r3, #7
 1027284:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 1027288:	e9c7 5400 	strd	r5, r4, [r7]
 102728c:	f77f ac95 	ble.w	1026bba <_svfiprintf_r+0x34a>
 1027290:	aa1a      	add	r2, sp, #104	; 0x68
 1027292:	9909      	ldr	r1, [sp, #36]	; 0x24
 1027294:	4658      	mov	r0, fp
 1027296:	f7ff fa6f 	bl	1026778 <__ssprint_r>
 102729a:	2800      	cmp	r0, #0
 102729c:	f47f af5d 	bne.w	102715a <_svfiprintf_r+0x8ea>
 10272a0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 10272a2:	e48a      	b.n	1026bba <_svfiprintf_r+0x34a>
 10272a4:	ab46      	add	r3, sp, #280	; 0x118
 10272a6:	9203      	str	r2, [sp, #12]
 10272a8:	930b      	str	r3, [sp, #44]	; 0x2c
 10272aa:	9205      	str	r2, [sp, #20]
 10272ac:	e418      	b.n	1026ae0 <_svfiprintf_r+0x270>
 10272ae:	4637      	mov	r7, r6
 10272b0:	2d00      	cmp	r5, #0
 10272b2:	bf08      	it	eq
 10272b4:	2c0a      	cmpeq	r4, #10
 10272b6:	f080 80b0 	bcs.w	102741a <_svfiprintf_r+0xbaa>
 10272ba:	2301      	movs	r3, #1
 10272bc:	3430      	adds	r4, #48	; 0x30
 10272be:	9305      	str	r3, [sp, #20]
 10272c0:	463e      	mov	r6, r7
 10272c2:	f20d 1317 	addw	r3, sp, #279	; 0x117
 10272c6:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 10272ca:	930b      	str	r3, [sp, #44]	; 0x2c
 10272cc:	e408      	b.n	1026ae0 <_svfiprintf_r+0x270>
 10272ce:	aa1a      	add	r2, sp, #104	; 0x68
 10272d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 10272d2:	4658      	mov	r0, fp
 10272d4:	f7ff fa50 	bl	1026778 <__ssprint_r>
 10272d8:	2800      	cmp	r0, #0
 10272da:	f47f af3e 	bne.w	102715a <_svfiprintf_r+0x8ea>
 10272de:	981b      	ldr	r0, [sp, #108]	; 0x6c
 10272e0:	af1f      	add	r7, sp, #124	; 0x7c
 10272e2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 10272e4:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10272e8:	3001      	adds	r0, #1
 10272ea:	e452      	b.n	1026b92 <_svfiprintf_r+0x322>
 10272ec:	4637      	mov	r7, r6
 10272ee:	e55b      	b.n	1026da8 <_svfiprintf_r+0x538>
 10272f0:	9904      	ldr	r1, [sp, #16]
 10272f2:	6812      	ldr	r2, [r2, #0]
 10272f4:	9307      	str	r3, [sp, #28]
 10272f6:	17cd      	asrs	r5, r1, #31
 10272f8:	4608      	mov	r0, r1
 10272fa:	4629      	mov	r1, r5
 10272fc:	e9c2 0100 	strd	r0, r1, [r2]
 1027300:	f7ff badb 	b.w	10268ba <_svfiprintf_r+0x4a>
 1027304:	9b07      	ldr	r3, [sp, #28]
 1027306:	2201      	movs	r2, #1
 1027308:	ad2d      	add	r5, sp, #180	; 0xb4
 102730a:	9202      	str	r2, [sp, #8]
 102730c:	9205      	str	r2, [sp, #20]
 102730e:	681b      	ldr	r3, [r3, #0]
 1027310:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1027314:	e492      	b.n	1026c3c <_svfiprintf_r+0x3cc>
 1027316:	2140      	movs	r1, #64	; 0x40
 1027318:	4658      	mov	r0, fp
 102731a:	f7f6 fcd1 	bl	101dcc0 <_malloc_r>
 102731e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1027320:	6018      	str	r0, [r3, #0]
 1027322:	6118      	str	r0, [r3, #16]
 1027324:	2800      	cmp	r0, #0
 1027326:	f000 8160 	beq.w	10275ea <_svfiprintf_r+0xd7a>
 102732a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 102732c:	2340      	movs	r3, #64	; 0x40
 102732e:	6153      	str	r3, [r2, #20]
 1027330:	f7ff bab2 	b.w	1026898 <_svfiprintf_r+0x28>
 1027334:	01069620 	.word	0x01069620
 1027338:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 102733a:	2208      	movs	r2, #8
 102733c:	2100      	movs	r1, #0
 102733e:	a818      	add	r0, sp, #96	; 0x60
 1027340:	9315      	str	r3, [sp, #84]	; 0x54
 1027342:	f7f7 fd35 	bl	101edb0 <memset>
 1027346:	9f03      	ldr	r7, [sp, #12]
 1027348:	1c7b      	adds	r3, r7, #1
 102734a:	f000 80d4 	beq.w	10274f6 <_svfiprintf_r+0xc86>
 102734e:	2400      	movs	r4, #0
 1027350:	9602      	str	r6, [sp, #8]
 1027352:	9503      	str	r5, [sp, #12]
 1027354:	4626      	mov	r6, r4
 1027356:	e009      	b.n	102736c <_svfiprintf_r+0xafc>
 1027358:	f7fc fa50 	bl	10237fc <_wcrtomb_r>
 102735c:	1833      	adds	r3, r6, r0
 102735e:	3001      	adds	r0, #1
 1027360:	f000 8127 	beq.w	10275b2 <_svfiprintf_r+0xd42>
 1027364:	42bb      	cmp	r3, r7
 1027366:	dc0a      	bgt.n	102737e <_svfiprintf_r+0xb0e>
 1027368:	461e      	mov	r6, r3
 102736a:	d008      	beq.n	102737e <_svfiprintf_r+0xb0e>
 102736c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 102736e:	ab18      	add	r3, sp, #96	; 0x60
 1027370:	a92d      	add	r1, sp, #180	; 0xb4
 1027372:	4658      	mov	r0, fp
 1027374:	5915      	ldr	r5, [r2, r4]
 1027376:	3404      	adds	r4, #4
 1027378:	462a      	mov	r2, r5
 102737a:	2d00      	cmp	r5, #0
 102737c:	d1ec      	bne.n	1027358 <_svfiprintf_r+0xae8>
 102737e:	9605      	str	r6, [sp, #20]
 1027380:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 1027384:	9b05      	ldr	r3, [sp, #20]
 1027386:	2b00      	cmp	r3, #0
 1027388:	f000 80c3 	beq.w	1027512 <_svfiprintf_r+0xca2>
 102738c:	2b63      	cmp	r3, #99	; 0x63
 102738e:	f300 80dc 	bgt.w	102754a <_svfiprintf_r+0xcda>
 1027392:	2300      	movs	r3, #0
 1027394:	9308      	str	r3, [sp, #32]
 1027396:	ab2d      	add	r3, sp, #180	; 0xb4
 1027398:	930b      	str	r3, [sp, #44]	; 0x2c
 102739a:	2208      	movs	r2, #8
 102739c:	2100      	movs	r1, #0
 102739e:	a818      	add	r0, sp, #96	; 0x60
 10273a0:	f7f7 fd06 	bl	101edb0 <memset>
 10273a4:	9c05      	ldr	r4, [sp, #20]
 10273a6:	ab18      	add	r3, sp, #96	; 0x60
 10273a8:	aa15      	add	r2, sp, #84	; 0x54
 10273aa:	9300      	str	r3, [sp, #0]
 10273ac:	4658      	mov	r0, fp
 10273ae:	4623      	mov	r3, r4
 10273b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10273b2:	f7fc fa79 	bl	10238a8 <_wcsrtombs_r>
 10273b6:	4284      	cmp	r4, r0
 10273b8:	f040 811f 	bne.w	10275fa <_svfiprintf_r+0xd8a>
 10273bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10273be:	2400      	movs	r4, #0
 10273c0:	9507      	str	r5, [sp, #28]
 10273c2:	9403      	str	r4, [sp, #12]
 10273c4:	4619      	mov	r1, r3
 10273c6:	9b05      	ldr	r3, [sp, #20]
 10273c8:	54cc      	strb	r4, [r1, r3]
 10273ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10273ce:	9302      	str	r3, [sp, #8]
 10273d0:	f7ff bb8e 	b.w	1026af0 <_svfiprintf_r+0x280>
 10273d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10273d6:	3902      	subs	r1, #2
 10273d8:	2330      	movs	r3, #48	; 0x30
 10273da:	463e      	mov	r6, r7
 10273dc:	910b      	str	r1, [sp, #44]	; 0x2c
 10273de:	f802 3c01 	strb.w	r3, [r2, #-1]
 10273e2:	ab46      	add	r3, sp, #280	; 0x118
 10273e4:	1a5b      	subs	r3, r3, r1
 10273e6:	9305      	str	r3, [sp, #20]
 10273e8:	f7ff bb7a 	b.w	1026ae0 <_svfiprintf_r+0x270>
 10273ec:	aa1a      	add	r2, sp, #104	; 0x68
 10273ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 10273f0:	4658      	mov	r0, fp
 10273f2:	f7ff f9c1 	bl	1026778 <__ssprint_r>
 10273f6:	2800      	cmp	r0, #0
 10273f8:	f47f aeaf 	bne.w	102715a <_svfiprintf_r+0x8ea>
 10273fc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 10273fe:	af1f      	add	r7, sp, #124	; 0x7c
 1027400:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1027402:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1027406:	1c48      	adds	r0, r1, #1
 1027408:	f7ff bbbd 	b.w	1026b86 <_svfiprintf_r+0x316>
 102740c:	9a07      	ldr	r2, [sp, #28]
 102740e:	6812      	ldr	r2, [r2, #0]
 1027410:	9307      	str	r3, [sp, #28]
 1027412:	9b04      	ldr	r3, [sp, #16]
 1027414:	6013      	str	r3, [r2, #0]
 1027416:	f7ff ba50 	b.w	10268ba <_svfiprintf_r+0x4a>
 102741a:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 102741e:	2200      	movs	r2, #0
 1027420:	9702      	str	r7, [sp, #8]
 1027422:	ae46      	add	r6, sp, #280	; 0x118
 1027424:	f8cd a020 	str.w	sl, [sp, #32]
 1027428:	4617      	mov	r7, r2
 102742a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 102742e:	4699      	mov	r9, r3
 1027430:	f8cd 8014 	str.w	r8, [sp, #20]
 1027434:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 1027438:	e008      	b.n	102744c <_svfiprintf_r+0xbdc>
 102743a:	f7f5 fd39 	bl	101ceb0 <__aeabi_uldivmod>
 102743e:	2d00      	cmp	r5, #0
 1027440:	bf08      	it	eq
 1027442:	2c0a      	cmpeq	r4, #10
 1027444:	d328      	bcc.n	1027498 <_svfiprintf_r+0xc28>
 1027446:	4604      	mov	r4, r0
 1027448:	4646      	mov	r6, r8
 102744a:	460d      	mov	r5, r1
 102744c:	220a      	movs	r2, #10
 102744e:	2300      	movs	r3, #0
 1027450:	4620      	mov	r0, r4
 1027452:	4629      	mov	r1, r5
 1027454:	f7f5 fd2c 	bl	101ceb0 <__aeabi_uldivmod>
 1027458:	3701      	adds	r7, #1
 102745a:	4620      	mov	r0, r4
 102745c:	4629      	mov	r1, r5
 102745e:	f106 38ff 	add.w	r8, r6, #4294967295
 1027462:	2300      	movs	r3, #0
 1027464:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 1027468:	220a      	movs	r2, #10
 102746a:	f806 cc01 	strb.w	ip, [r6, #-1]
 102746e:	f1b9 0f00 	cmp.w	r9, #0
 1027472:	d0e2      	beq.n	102743a <_svfiprintf_r+0xbca>
 1027474:	f89a 6000 	ldrb.w	r6, [sl]
 1027478:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 102747c:	bf18      	it	ne
 102747e:	f04f 0c01 	movne.w	ip, #1
 1027482:	42be      	cmp	r6, r7
 1027484:	bf18      	it	ne
 1027486:	f04f 0c00 	movne.w	ip, #0
 102748a:	f1bc 0f00 	cmp.w	ip, #0
 102748e:	d0d4      	beq.n	102743a <_svfiprintf_r+0xbca>
 1027490:	429d      	cmp	r5, r3
 1027492:	bf08      	it	eq
 1027494:	4294      	cmpeq	r4, r2
 1027496:	d275      	bcs.n	1027584 <_svfiprintf_r+0xd14>
 1027498:	4642      	mov	r2, r8
 102749a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 102749e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 10274a2:	9f02      	ldr	r7, [sp, #8]
 10274a4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 10274a8:	f8dd a020 	ldr.w	sl, [sp, #32]
 10274ac:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 10274b0:	e5c3      	b.n	102703a <_svfiprintf_r+0x7ca>
 10274b2:	9b03      	ldr	r3, [sp, #12]
 10274b4:	f64d 3244 	movw	r2, #56132	; 0xdb44
 10274b8:	9507      	str	r5, [sp, #28]
 10274ba:	f2c0 1206 	movt	r2, #262	; 0x106
 10274be:	2b06      	cmp	r3, #6
 10274c0:	920b      	str	r2, [sp, #44]	; 0x2c
 10274c2:	bf28      	it	cs
 10274c4:	2306      	movcs	r3, #6
 10274c6:	9305      	str	r3, [sp, #20]
 10274c8:	9302      	str	r3, [sp, #8]
 10274ca:	e55b      	b.n	1026f84 <_svfiprintf_r+0x714>
 10274cc:	05b5      	lsls	r5, r6, #22
 10274ce:	bf45      	ittet	mi
 10274d0:	9207      	strmi	r2, [sp, #28]
 10274d2:	b2e4      	uxtbmi	r4, r4
 10274d4:	9207      	strpl	r2, [sp, #28]
 10274d6:	4633      	movmi	r3, r6
 10274d8:	bf4e      	itee	mi
 10274da:	2500      	movmi	r5, #0
 10274dc:	2500      	movpl	r5, #0
 10274de:	4633      	movpl	r3, r6
 10274e0:	e58d      	b.n	1026ffe <_svfiprintf_r+0x78e>
 10274e2:	05b5      	lsls	r5, r6, #22
 10274e4:	f04f 0301 	mov.w	r3, #1
 10274e8:	bf48      	it	mi
 10274ea:	b2e4      	uxtbmi	r4, r4
 10274ec:	2500      	movs	r5, #0
 10274ee:	f7ff bad2 	b.w	1026a96 <_svfiprintf_r+0x226>
 10274f2:	463b      	mov	r3, r7
 10274f4:	e611      	b.n	102711a <_svfiprintf_r+0x8aa>
 10274f6:	2300      	movs	r3, #0
 10274f8:	aa18      	add	r2, sp, #96	; 0x60
 10274fa:	4619      	mov	r1, r3
 10274fc:	9200      	str	r2, [sp, #0]
 10274fe:	4658      	mov	r0, fp
 1027500:	aa15      	add	r2, sp, #84	; 0x54
 1027502:	f7fc f9d1 	bl	10238a8 <_wcsrtombs_r>
 1027506:	1c43      	adds	r3, r0, #1
 1027508:	9005      	str	r0, [sp, #20]
 102750a:	d052      	beq.n	10275b2 <_svfiprintf_r+0xd42>
 102750c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 102750e:	9315      	str	r3, [sp, #84]	; 0x54
 1027510:	e738      	b.n	1027384 <_svfiprintf_r+0xb14>
 1027512:	9b05      	ldr	r3, [sp, #20]
 1027514:	9507      	str	r5, [sp, #28]
 1027516:	e9cd 3302 	strd	r3, r3, [sp, #8]
 102751a:	9308      	str	r3, [sp, #32]
 102751c:	f7ff bae8 	b.w	1026af0 <_svfiprintf_r+0x280>
 1027520:	9a07      	ldr	r2, [sp, #28]
 1027522:	9307      	str	r3, [sp, #28]
 1027524:	9b04      	ldr	r3, [sp, #16]
 1027526:	6812      	ldr	r2, [r2, #0]
 1027528:	8013      	strh	r3, [r2, #0]
 102752a:	f7ff b9c6 	b.w	10268ba <_svfiprintf_r+0x4a>
 102752e:	681c      	ldr	r4, [r3, #0]
 1027530:	4637      	mov	r7, r6
 1027532:	9207      	str	r2, [sp, #28]
 1027534:	17e5      	asrs	r5, r4, #31
 1027536:	4622      	mov	r2, r4
 1027538:	462b      	mov	r3, r5
 102753a:	e532      	b.n	1026fa2 <_svfiprintf_r+0x732>
 102753c:	4658      	mov	r0, fp
 102753e:	aa1a      	add	r2, sp, #104	; 0x68
 1027540:	9909      	ldr	r1, [sp, #36]	; 0x24
 1027542:	f7ff f919 	bl	1026778 <__ssprint_r>
 1027546:	f7ff ba73 	b.w	1026a30 <_svfiprintf_r+0x1c0>
 102754a:	1c59      	adds	r1, r3, #1
 102754c:	4658      	mov	r0, fp
 102754e:	f7f6 fbb7 	bl	101dcc0 <_malloc_r>
 1027552:	900b      	str	r0, [sp, #44]	; 0x2c
 1027554:	b368      	cbz	r0, 10275b2 <_svfiprintf_r+0xd42>
 1027556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1027558:	9308      	str	r3, [sp, #32]
 102755a:	e71e      	b.n	102739a <_svfiprintf_r+0xb2a>
 102755c:	9b03      	ldr	r3, [sp, #12]
 102755e:	9507      	str	r5, [sp, #28]
 1027560:	9302      	str	r3, [sp, #8]
 1027562:	9305      	str	r3, [sp, #20]
 1027564:	9b08      	ldr	r3, [sp, #32]
 1027566:	9303      	str	r3, [sp, #12]
 1027568:	f7ff bac2 	b.w	1026af0 <_svfiprintf_r+0x280>
 102756c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 102756e:	9403      	str	r4, [sp, #12]
 1027570:	f7f8 fb46 	bl	101fc00 <strlen>
 1027574:	9507      	str	r5, [sp, #28]
 1027576:	9408      	str	r4, [sp, #32]
 1027578:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 102757c:	9005      	str	r0, [sp, #20]
 102757e:	9302      	str	r3, [sp, #8]
 1027580:	f7ff bab6 	b.w	1026af0 <_svfiprintf_r+0x280>
 1027584:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 1027586:	990f      	ldr	r1, [sp, #60]	; 0x3c
 1027588:	eba8 0802 	sub.w	r8, r8, r2
 102758c:	4640      	mov	r0, r8
 102758e:	f7f8 fc25 	bl	101fddc <strncpy>
 1027592:	f89a 3001 	ldrb.w	r3, [sl, #1]
 1027596:	b10b      	cbz	r3, 102759c <_svfiprintf_r+0xd2c>
 1027598:	f10a 0a01 	add.w	sl, sl, #1
 102759c:	4620      	mov	r0, r4
 102759e:	4629      	mov	r1, r5
 10275a0:	220a      	movs	r2, #10
 10275a2:	2300      	movs	r3, #0
 10275a4:	f7f5 fc84 	bl	101ceb0 <__aeabi_uldivmod>
 10275a8:	2700      	movs	r7, #0
 10275aa:	e74c      	b.n	1027446 <_svfiprintf_r+0xbd6>
 10275ac:	463b      	mov	r3, r7
 10275ae:	4601      	mov	r1, r0
 10275b0:	e577      	b.n	10270a2 <_svfiprintf_r+0x832>
 10275b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10275b4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 10275b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10275bc:	8193      	strh	r3, [r2, #12]
 10275be:	f7ff ba3a 	b.w	1026a36 <_svfiprintf_r+0x1c6>
 10275c2:	9a07      	ldr	r2, [sp, #28]
 10275c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 10275c8:	468a      	mov	sl, r1
 10275ca:	f852 0b04 	ldr.w	r0, [r2], #4
 10275ce:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 10275d2:	9207      	str	r2, [sp, #28]
 10275d4:	9103      	str	r1, [sp, #12]
 10275d6:	f7ff b99f 	b.w	1026918 <_svfiprintf_r+0xa8>
 10275da:	4637      	mov	r7, r6
 10275dc:	f7ff bbcc 	b.w	1026d78 <_svfiprintf_r+0x508>
 10275e0:	4633      	mov	r3, r6
 10275e2:	f7ff bbbd 	b.w	1026d60 <_svfiprintf_r+0x4f0>
 10275e6:	4637      	mov	r7, r6
 10275e8:	e462      	b.n	1026eb0 <_svfiprintf_r+0x640>
 10275ea:	230c      	movs	r3, #12
 10275ec:	f04f 32ff 	mov.w	r2, #4294967295
 10275f0:	f8cb 3000 	str.w	r3, [fp]
 10275f4:	9204      	str	r2, [sp, #16]
 10275f6:	f7ff ba25 	b.w	1026a44 <_svfiprintf_r+0x1d4>
 10275fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10275fc:	8993      	ldrh	r3, [r2, #12]
 10275fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1027602:	8193      	strh	r3, [r2, #12]
 1027604:	e5a9      	b.n	102715a <_svfiprintf_r+0x8ea>
 1027606:	bf00      	nop

01027608 <__sprint_r.part.0>:
 1027608:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 102760c:	4693      	mov	fp, r2
 102760e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 1027610:	049c      	lsls	r4, r3, #18
 1027612:	d52c      	bpl.n	102766e <__sprint_r.part.0+0x66>
 1027614:	6893      	ldr	r3, [r2, #8]
 1027616:	460e      	mov	r6, r1
 1027618:	6812      	ldr	r2, [r2, #0]
 102761a:	4607      	mov	r7, r0
 102761c:	f102 0908 	add.w	r9, r2, #8
 1027620:	b31b      	cbz	r3, 102766a <__sprint_r.part.0+0x62>
 1027622:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 1027626:	ea5f 089a 	movs.w	r8, sl, lsr #2
 102762a:	d014      	beq.n	1027656 <__sprint_r.part.0+0x4e>
 102762c:	3d04      	subs	r5, #4
 102762e:	2400      	movs	r4, #0
 1027630:	e001      	b.n	1027636 <__sprint_r.part.0+0x2e>
 1027632:	45a0      	cmp	r8, r4
 1027634:	d00d      	beq.n	1027652 <__sprint_r.part.0+0x4a>
 1027636:	4632      	mov	r2, r6
 1027638:	f855 1f04 	ldr.w	r1, [r5, #4]!
 102763c:	4638      	mov	r0, r7
 102763e:	3401      	adds	r4, #1
 1027640:	f001 f9a8 	bl	1028994 <_fputwc_r>
 1027644:	1c43      	adds	r3, r0, #1
 1027646:	d1f4      	bne.n	1027632 <__sprint_r.part.0+0x2a>
 1027648:	2300      	movs	r3, #0
 102764a:	e9cb 3301 	strd	r3, r3, [fp, #4]
 102764e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1027652:	f8db 3008 	ldr.w	r3, [fp, #8]
 1027656:	f02a 0a03 	bic.w	sl, sl, #3
 102765a:	f109 0908 	add.w	r9, r9, #8
 102765e:	eba3 030a 	sub.w	r3, r3, sl
 1027662:	f8cb 3008 	str.w	r3, [fp, #8]
 1027666:	2b00      	cmp	r3, #0
 1027668:	d1db      	bne.n	1027622 <__sprint_r.part.0+0x1a>
 102766a:	2000      	movs	r0, #0
 102766c:	e7ec      	b.n	1027648 <__sprint_r.part.0+0x40>
 102766e:	f7fd fda5 	bl	10251bc <__sfvwrite_r>
 1027672:	2300      	movs	r3, #0
 1027674:	e9cb 3301 	strd	r3, r3, [fp, #4]
 1027678:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0102767c <__sprint_r>:
 102767c:	6893      	ldr	r3, [r2, #8]
 102767e:	b103      	cbz	r3, 1027682 <__sprint_r+0x6>
 1027680:	e7c2      	b.n	1027608 <__sprint_r.part.0>
 1027682:	b410      	push	{r4}
 1027684:	4618      	mov	r0, r3
 1027686:	6053      	str	r3, [r2, #4]
 1027688:	f85d 4b04 	ldr.w	r4, [sp], #4
 102768c:	4770      	bx	lr
 102768e:	bf00      	nop

01027690 <_vfiprintf_r>:
 1027690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1027694:	b0c7      	sub	sp, #284	; 0x11c
 1027696:	4683      	mov	fp, r0
 1027698:	4615      	mov	r5, r2
 102769a:	9106      	str	r1, [sp, #24]
 102769c:	a816      	add	r0, sp, #88	; 0x58
 102769e:	2208      	movs	r2, #8
 10276a0:	2100      	movs	r1, #0
 10276a2:	461c      	mov	r4, r3
 10276a4:	9307      	str	r3, [sp, #28]
 10276a6:	f7f7 fb83 	bl	101edb0 <memset>
 10276aa:	f1bb 0f00 	cmp.w	fp, #0
 10276ae:	d004      	beq.n	10276ba <_vfiprintf_r+0x2a>
 10276b0:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 10276b4:	2b00      	cmp	r3, #0
 10276b6:	f000 83ac 	beq.w	1027e12 <_vfiprintf_r+0x782>
 10276ba:	9906      	ldr	r1, [sp, #24]
 10276bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 10276c0:	b293      	uxth	r3, r2
 10276c2:	049e      	lsls	r6, r3, #18
 10276c4:	d407      	bmi.n	10276d6 <_vfiprintf_r+0x46>
 10276c6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 10276ca:	6e4a      	ldr	r2, [r1, #100]	; 0x64
 10276cc:	818b      	strh	r3, [r1, #12]
 10276ce:	b29b      	uxth	r3, r3
 10276d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 10276d4:	664a      	str	r2, [r1, #100]	; 0x64
 10276d6:	0718      	lsls	r0, r3, #28
 10276d8:	f140 80af 	bpl.w	102783a <_vfiprintf_r+0x1aa>
 10276dc:	9a06      	ldr	r2, [sp, #24]
 10276de:	6912      	ldr	r2, [r2, #16]
 10276e0:	2a00      	cmp	r2, #0
 10276e2:	f000 80aa 	beq.w	102783a <_vfiprintf_r+0x1aa>
 10276e6:	f003 031a 	and.w	r3, r3, #26
 10276ea:	2b0a      	cmp	r3, #10
 10276ec:	f000 80b3 	beq.w	1027856 <_vfiprintf_r+0x1c6>
 10276f0:	2300      	movs	r3, #0
 10276f2:	930c      	str	r3, [sp, #48]	; 0x30
 10276f4:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 10276f8:	f24e 0880 	movw	r8, #57472	; 0xe080
 10276fc:	930d      	str	r3, [sp, #52]	; 0x34
 10276fe:	f2c0 1806 	movt	r8, #262	; 0x106
 1027702:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 1027706:	462f      	mov	r7, r5
 1027708:	9303      	str	r3, [sp, #12]
 102770a:	ab1d      	add	r3, sp, #116	; 0x74
 102770c:	931a      	str	r3, [sp, #104]	; 0x68
 102770e:	4699      	mov	r9, r3
 1027710:	f24e 46b0 	movw	r6, #58544	; 0xe4b0
 1027714:	f2c0 1606 	movt	r6, #262	; 0x106
 1027718:	463c      	mov	r4, r7
 102771a:	f8d8 3000 	ldr.w	r3, [r8]
 102771e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1027720:	2b00      	cmp	r3, #0
 1027722:	bf08      	it	eq
 1027724:	4633      	moveq	r3, r6
 1027726:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 102772a:	f7f6 fa07 	bl	101db3c <__locale_mb_cur_max>
 102772e:	ab16      	add	r3, sp, #88	; 0x58
 1027730:	4622      	mov	r2, r4
 1027732:	9300      	str	r3, [sp, #0]
 1027734:	a914      	add	r1, sp, #80	; 0x50
 1027736:	4603      	mov	r3, r0
 1027738:	4658      	mov	r0, fp
 102773a:	47a8      	blx	r5
 102773c:	2800      	cmp	r0, #0
 102773e:	4603      	mov	r3, r0
 1027740:	f000 809f 	beq.w	1027882 <_vfiprintf_r+0x1f2>
 1027744:	f2c0 8095 	blt.w	1027872 <_vfiprintf_r+0x1e2>
 1027748:	9a14      	ldr	r2, [sp, #80]	; 0x50
 102774a:	2a25      	cmp	r2, #37	; 0x25
 102774c:	d001      	beq.n	1027752 <_vfiprintf_r+0xc2>
 102774e:	441c      	add	r4, r3
 1027750:	e7e3      	b.n	102771a <_vfiprintf_r+0x8a>
 1027752:	1be6      	subs	r6, r4, r7
 1027754:	4605      	mov	r5, r0
 1027756:	f040 8097 	bne.w	1027888 <_vfiprintf_r+0x1f8>
 102775a:	2300      	movs	r3, #0
 102775c:	9305      	str	r3, [sp, #20]
 102775e:	461e      	mov	r6, r3
 1027760:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1027764:	7863      	ldrb	r3, [r4, #1]
 1027766:	1c67      	adds	r7, r4, #1
 1027768:	f04f 3aff 	mov.w	sl, #4294967295
 102776c:	3701      	adds	r7, #1
 102776e:	f1a3 0220 	sub.w	r2, r3, #32
 1027772:	2a5a      	cmp	r2, #90	; 0x5a
 1027774:	f200 8351 	bhi.w	1027e1a <_vfiprintf_r+0x78a>
 1027778:	e8df f012 	tbh	[pc, r2, lsl #1]
 102777c:	034f01bb 	.word	0x034f01bb
 1027780:	0207034f 	.word	0x0207034f
 1027784:	034f034f 	.word	0x034f034f
 1027788:	01ea034f 	.word	0x01ea034f
 102778c:	034f034f 	.word	0x034f034f
 1027790:	01d701dc 	.word	0x01d701dc
 1027794:	0223034f 	.word	0x0223034f
 1027798:	034f020b 	.word	0x034f020b
 102779c:	019a0227 	.word	0x019a0227
 10277a0:	019a019a 	.word	0x019a019a
 10277a4:	019a019a 	.word	0x019a019a
 10277a8:	019a019a 	.word	0x019a019a
 10277ac:	019a019a 	.word	0x019a019a
 10277b0:	034f034f 	.word	0x034f034f
 10277b4:	034f034f 	.word	0x034f034f
 10277b8:	034f034f 	.word	0x034f034f
 10277bc:	034f034f 	.word	0x034f034f
 10277c0:	02ee034f 	.word	0x02ee034f
 10277c4:	034f02e0 	.word	0x034f02e0
 10277c8:	034f034f 	.word	0x034f034f
 10277cc:	034f034f 	.word	0x034f034f
 10277d0:	034f034f 	.word	0x034f034f
 10277d4:	034f034f 	.word	0x034f034f
 10277d8:	0311034f 	.word	0x0311034f
 10277dc:	034f034f 	.word	0x034f034f
 10277e0:	02b8034f 	.word	0x02b8034f
 10277e4:	02aa034f 	.word	0x02aa034f
 10277e8:	034f034f 	.word	0x034f034f
 10277ec:	034f027e 	.word	0x034f027e
 10277f0:	034f034f 	.word	0x034f034f
 10277f4:	034f034f 	.word	0x034f034f
 10277f8:	034f034f 	.word	0x034f034f
 10277fc:	034f034f 	.word	0x034f034f
 1027800:	02ee034f 	.word	0x02ee034f
 1027804:	034f0235 	.word	0x034f0235
 1027808:	034f034f 	.word	0x034f034f
 102780c:	0235022b 	.word	0x0235022b
 1027810:	034f005b 	.word	0x034f005b
 1027814:	034f0341 	.word	0x034f0341
 1027818:	0331031c 	.word	0x0331031c
 102781c:	005b01a8 	.word	0x005b01a8
 1027820:	02b8034f 	.word	0x02b8034f
 1027824:	01c5005d 	.word	0x01c5005d
 1027828:	034f034f 	.word	0x034f034f
 102782c:	034f00b2 	.word	0x034f00b2
 1027830:	005d      	.short	0x005d
 1027832:	f046 0620 	orr.w	r6, r6, #32
 1027836:	783b      	ldrb	r3, [r7, #0]
 1027838:	e798      	b.n	102776c <_vfiprintf_r+0xdc>
 102783a:	9906      	ldr	r1, [sp, #24]
 102783c:	4658      	mov	r0, fp
 102783e:	f7fc f967 	bl	1023b10 <__swsetup_r>
 1027842:	2800      	cmp	r0, #0
 1027844:	f040 86c4 	bne.w	10285d0 <_vfiprintf_r+0xf40>
 1027848:	9b06      	ldr	r3, [sp, #24]
 102784a:	899b      	ldrh	r3, [r3, #12]
 102784c:	f003 031a 	and.w	r3, r3, #26
 1027850:	2b0a      	cmp	r3, #10
 1027852:	f47f af4d 	bne.w	10276f0 <_vfiprintf_r+0x60>
 1027856:	9b06      	ldr	r3, [sp, #24]
 1027858:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 102785c:	2b00      	cmp	r3, #0
 102785e:	f6ff af47 	blt.w	10276f0 <_vfiprintf_r+0x60>
 1027862:	4623      	mov	r3, r4
 1027864:	462a      	mov	r2, r5
 1027866:	9906      	ldr	r1, [sp, #24]
 1027868:	4658      	mov	r0, fp
 102786a:	f000 fedd 	bl	1028628 <__sbprintf>
 102786e:	9003      	str	r0, [sp, #12]
 1027870:	e02f      	b.n	10278d2 <_vfiprintf_r+0x242>
 1027872:	2208      	movs	r2, #8
 1027874:	2100      	movs	r1, #0
 1027876:	a816      	add	r0, sp, #88	; 0x58
 1027878:	f7f7 fa9a 	bl	101edb0 <memset>
 102787c:	2301      	movs	r3, #1
 102787e:	441c      	add	r4, r3
 1027880:	e74b      	b.n	102771a <_vfiprintf_r+0x8a>
 1027882:	1be6      	subs	r6, r4, r7
 1027884:	4605      	mov	r5, r0
 1027886:	d01a      	beq.n	10278be <_vfiprintf_r+0x22e>
 1027888:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 102788c:	e9c9 7600 	strd	r7, r6, [r9]
 1027890:	3301      	adds	r3, #1
 1027892:	4432      	add	r2, r6
 1027894:	2b07      	cmp	r3, #7
 1027896:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 102789a:	dd1e      	ble.n	10278da <_vfiprintf_r+0x24a>
 102789c:	2a00      	cmp	r2, #0
 102789e:	f000 84ce 	beq.w	102823e <_vfiprintf_r+0xbae>
 10278a2:	aa1a      	add	r2, sp, #104	; 0x68
 10278a4:	9906      	ldr	r1, [sp, #24]
 10278a6:	4658      	mov	r0, fp
 10278a8:	f7ff feae 	bl	1027608 <__sprint_r.part.0>
 10278ac:	b958      	cbnz	r0, 10278c6 <_vfiprintf_r+0x236>
 10278ae:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10278b2:	9b03      	ldr	r3, [sp, #12]
 10278b4:	4433      	add	r3, r6
 10278b6:	9303      	str	r3, [sp, #12]
 10278b8:	2d00      	cmp	r5, #0
 10278ba:	f47f af4e 	bne.w	102775a <_vfiprintf_r+0xca>
 10278be:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 10278c0:	2b00      	cmp	r3, #0
 10278c2:	f040 8633 	bne.w	102852c <_vfiprintf_r+0xe9c>
 10278c6:	9b06      	ldr	r3, [sp, #24]
 10278c8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 10278cc:	065b      	lsls	r3, r3, #25
 10278ce:	f100 867f 	bmi.w	10285d0 <_vfiprintf_r+0xf40>
 10278d2:	9803      	ldr	r0, [sp, #12]
 10278d4:	b047      	add	sp, #284	; 0x11c
 10278d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10278da:	f109 0908 	add.w	r9, r9, #8
 10278de:	e7e8      	b.n	10278b2 <_vfiprintf_r+0x222>
 10278e0:	06b1      	lsls	r1, r6, #26
 10278e2:	f64d 3230 	movw	r2, #56112	; 0xdb30
 10278e6:	f2c0 1206 	movt	r2, #262	; 0x106
 10278ea:	920c      	str	r2, [sp, #48]	; 0x30
 10278ec:	f140 81cc 	bpl.w	1027c88 <_vfiprintf_r+0x5f8>
 10278f0:	9d07      	ldr	r5, [sp, #28]
 10278f2:	3507      	adds	r5, #7
 10278f4:	f025 0207 	bic.w	r2, r5, #7
 10278f8:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 10278fc:	9207      	str	r2, [sp, #28]
 10278fe:	ea54 0205 	orrs.w	r2, r4, r5
 1027902:	f006 0201 	and.w	r2, r6, #1
 1027906:	bf08      	it	eq
 1027908:	2200      	moveq	r2, #0
 102790a:	2a00      	cmp	r2, #0
 102790c:	f040 81d8 	bne.w	1027cc0 <_vfiprintf_r+0x630>
 1027910:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1027914:	9302      	str	r3, [sp, #8]
 1027916:	2302      	movs	r3, #2
 1027918:	f1ba 3fff 	cmp.w	sl, #4294967295
 102791c:	f04f 0200 	mov.w	r2, #0
 1027920:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1027924:	f000 818a 	beq.w	1027c3c <_vfiprintf_r+0x5ac>
 1027928:	ea54 0205 	orrs.w	r2, r4, r5
 102792c:	9a02      	ldr	r2, [sp, #8]
 102792e:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 1027932:	bf14      	ite	ne
 1027934:	2201      	movne	r2, #1
 1027936:	2200      	moveq	r2, #0
 1027938:	f1ba 0f00 	cmp.w	sl, #0
 102793c:	bf18      	it	ne
 102793e:	2201      	movne	r2, #1
 1027940:	2a00      	cmp	r2, #0
 1027942:	f040 84ac 	bne.w	102829e <_vfiprintf_r+0xc0e>
 1027946:	2b00      	cmp	r3, #0
 1027948:	f040 845e 	bne.w	1028208 <_vfiprintf_r+0xb78>
 102794c:	9a02      	ldr	r2, [sp, #8]
 102794e:	469a      	mov	sl, r3
 1027950:	f012 0201 	ands.w	r2, r2, #1
 1027954:	9204      	str	r2, [sp, #16]
 1027956:	bf04      	itt	eq
 1027958:	ab46      	addeq	r3, sp, #280	; 0x118
 102795a:	930b      	streq	r3, [sp, #44]	; 0x2c
 102795c:	d005      	beq.n	102796a <_vfiprintf_r+0x2da>
 102795e:	2330      	movs	r3, #48	; 0x30
 1027960:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 1027964:	f20d 1317 	addw	r3, sp, #279	; 0x117
 1027968:	930b      	str	r3, [sp, #44]	; 0x2c
 102796a:	9b04      	ldr	r3, [sp, #16]
 102796c:	4553      	cmp	r3, sl
 102796e:	bfb8      	it	lt
 1027970:	4653      	movlt	r3, sl
 1027972:	9302      	str	r3, [sp, #8]
 1027974:	2300      	movs	r3, #0
 1027976:	9308      	str	r3, [sp, #32]
 1027978:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 102797c:	b113      	cbz	r3, 1027984 <_vfiprintf_r+0x2f4>
 102797e:	9b02      	ldr	r3, [sp, #8]
 1027980:	3301      	adds	r3, #1
 1027982:	9302      	str	r3, [sp, #8]
 1027984:	f016 0302 	ands.w	r3, r6, #2
 1027988:	9309      	str	r3, [sp, #36]	; 0x24
 102798a:	e9dd 2c1b 	ldrd	r2, ip, [sp, #108]	; 0x6c
 102798e:	bf18      	it	ne
 1027990:	9b02      	ldrne	r3, [sp, #8]
 1027992:	f102 0101 	add.w	r1, r2, #1
 1027996:	bf1c      	itt	ne
 1027998:	3302      	addne	r3, #2
 102799a:	9302      	strne	r3, [sp, #8]
 102799c:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 10279a0:	4608      	mov	r0, r1
 10279a2:	930a      	str	r3, [sp, #40]	; 0x28
 10279a4:	d105      	bne.n	10279b2 <_vfiprintf_r+0x322>
 10279a6:	9b05      	ldr	r3, [sp, #20]
 10279a8:	9c02      	ldr	r4, [sp, #8]
 10279aa:	1b1c      	subs	r4, r3, r4
 10279ac:	2c00      	cmp	r4, #0
 10279ae:	f300 8381 	bgt.w	10280b4 <_vfiprintf_r+0xa24>
 10279b2:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 10279b6:	f109 0108 	add.w	r1, r9, #8
 10279ba:	b194      	cbz	r4, 10279e2 <_vfiprintf_r+0x352>
 10279bc:	2807      	cmp	r0, #7
 10279be:	f10d 024b 	add.w	r2, sp, #75	; 0x4b
 10279c2:	f10c 0c01 	add.w	ip, ip, #1
 10279c6:	f8c9 2000 	str.w	r2, [r9]
 10279ca:	e9cd 0c1b 	strd	r0, ip, [sp, #108]	; 0x6c
 10279ce:	f04f 0201 	mov.w	r2, #1
 10279d2:	f8c9 2004 	str.w	r2, [r9, #4]
 10279d6:	f300 834b 	bgt.w	1028070 <_vfiprintf_r+0x9e0>
 10279da:	4602      	mov	r2, r0
 10279dc:	4689      	mov	r9, r1
 10279de:	3001      	adds	r0, #1
 10279e0:	3108      	adds	r1, #8
 10279e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10279e4:	b303      	cbz	r3, 1027a28 <_vfiprintf_r+0x398>
 10279e6:	2807      	cmp	r0, #7
 10279e8:	ab13      	add	r3, sp, #76	; 0x4c
 10279ea:	f10c 0c02 	add.w	ip, ip, #2
 10279ee:	f8c9 3000 	str.w	r3, [r9]
 10279f2:	e9cd 0c1b 	strd	r0, ip, [sp, #108]	; 0x6c
 10279f6:	f04f 0302 	mov.w	r3, #2
 10279fa:	f8c9 3004 	str.w	r3, [r9, #4]
 10279fe:	f340 8354 	ble.w	10280aa <_vfiprintf_r+0xa1a>
 1027a02:	f1bc 0f00 	cmp.w	ip, #0
 1027a06:	f000 8430 	beq.w	102826a <_vfiprintf_r+0xbda>
 1027a0a:	aa1a      	add	r2, sp, #104	; 0x68
 1027a0c:	9906      	ldr	r1, [sp, #24]
 1027a0e:	4658      	mov	r0, fp
 1027a10:	f7ff fdfa 	bl	1027608 <__sprint_r.part.0>
 1027a14:	2800      	cmp	r0, #0
 1027a16:	f040 8322 	bne.w	102805e <_vfiprintf_r+0x9ce>
 1027a1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1027a1c:	a91f      	add	r1, sp, #124	; 0x7c
 1027a1e:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1027a22:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1027a26:	1c50      	adds	r0, r2, #1
 1027a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1027a2a:	2b80      	cmp	r3, #128	; 0x80
 1027a2c:	f000 8266 	beq.w	1027efc <_vfiprintf_r+0x86c>
 1027a30:	9b04      	ldr	r3, [sp, #16]
 1027a32:	ebaa 0403 	sub.w	r4, sl, r3
 1027a36:	2c00      	cmp	r4, #0
 1027a38:	f300 82c2 	bgt.w	1027fc0 <_vfiprintf_r+0x930>
 1027a3c:	9a04      	ldr	r2, [sp, #16]
 1027a3e:	2807      	cmp	r0, #7
 1027a40:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 1027a42:	901b      	str	r0, [sp, #108]	; 0x6c
 1027a44:	4613      	mov	r3, r2
 1027a46:	f8c9 2004 	str.w	r2, [r9, #4]
 1027a4a:	4463      	add	r3, ip
 1027a4c:	f8c9 4000 	str.w	r4, [r9]
 1027a50:	931c      	str	r3, [sp, #112]	; 0x70
 1027a52:	dd0c      	ble.n	1027a6e <_vfiprintf_r+0x3de>
 1027a54:	2b00      	cmp	r3, #0
 1027a56:	f000 837b 	beq.w	1028150 <_vfiprintf_r+0xac0>
 1027a5a:	aa1a      	add	r2, sp, #104	; 0x68
 1027a5c:	9906      	ldr	r1, [sp, #24]
 1027a5e:	4658      	mov	r0, fp
 1027a60:	f7ff fdd2 	bl	1027608 <__sprint_r.part.0>
 1027a64:	2800      	cmp	r0, #0
 1027a66:	f040 82fa 	bne.w	102805e <_vfiprintf_r+0x9ce>
 1027a6a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1027a6c:	a91d      	add	r1, sp, #116	; 0x74
 1027a6e:	0772      	lsls	r2, r6, #29
 1027a70:	d505      	bpl.n	1027a7e <_vfiprintf_r+0x3ee>
 1027a72:	9a05      	ldr	r2, [sp, #20]
 1027a74:	9802      	ldr	r0, [sp, #8]
 1027a76:	1a14      	subs	r4, r2, r0
 1027a78:	2c00      	cmp	r4, #0
 1027a7a:	f300 8372 	bgt.w	1028162 <_vfiprintf_r+0xad2>
 1027a7e:	9a03      	ldr	r2, [sp, #12]
 1027a80:	9905      	ldr	r1, [sp, #20]
 1027a82:	9802      	ldr	r0, [sp, #8]
 1027a84:	4281      	cmp	r1, r0
 1027a86:	bfac      	ite	ge
 1027a88:	1852      	addge	r2, r2, r1
 1027a8a:	1812      	addlt	r2, r2, r0
 1027a8c:	9203      	str	r2, [sp, #12]
 1027a8e:	2b00      	cmp	r3, #0
 1027a90:	f040 82dd 	bne.w	102804e <_vfiprintf_r+0x9be>
 1027a94:	9908      	ldr	r1, [sp, #32]
 1027a96:	2300      	movs	r3, #0
 1027a98:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1027a9c:	931b      	str	r3, [sp, #108]	; 0x6c
 1027a9e:	2900      	cmp	r1, #0
 1027aa0:	f43f ae36 	beq.w	1027710 <_vfiprintf_r+0x80>
 1027aa4:	4658      	mov	r0, fp
 1027aa6:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1027aaa:	f7fd fa8f 	bl	1024fcc <_free_r>
 1027aae:	e62f      	b.n	1027710 <_vfiprintf_r+0x80>
 1027ab0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1027ab4:	2100      	movs	r1, #0
 1027ab6:	f817 3b01 	ldrb.w	r3, [r7], #1
 1027aba:	200a      	movs	r0, #10
 1027abc:	fb00 2101 	mla	r1, r0, r1, r2
 1027ac0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1027ac4:	2a09      	cmp	r2, #9
 1027ac6:	d9f6      	bls.n	1027ab6 <_vfiprintf_r+0x426>
 1027ac8:	9105      	str	r1, [sp, #20]
 1027aca:	e650      	b.n	102776e <_vfiprintf_r+0xde>
 1027acc:	9b07      	ldr	r3, [sp, #28]
 1027ace:	f046 0202 	orr.w	r2, r6, #2
 1027ad2:	f64d 3130 	movw	r1, #56112	; 0xdb30
 1027ad6:	9202      	str	r2, [sp, #8]
 1027ad8:	f2c0 1106 	movt	r1, #262	; 0x106
 1027adc:	f647 0230 	movw	r2, #30768	; 0x7830
 1027ae0:	f853 4b04 	ldr.w	r4, [r3], #4
 1027ae4:	2500      	movs	r5, #0
 1027ae6:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 1027aea:	910c      	str	r1, [sp, #48]	; 0x30
 1027aec:	9307      	str	r3, [sp, #28]
 1027aee:	2302      	movs	r3, #2
 1027af0:	e712      	b.n	1027918 <_vfiprintf_r+0x288>
 1027af2:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1027af6:	783b      	ldrb	r3, [r7, #0]
 1027af8:	2a00      	cmp	r2, #0
 1027afa:	f47f ae37 	bne.w	102776c <_vfiprintf_r+0xdc>
 1027afe:	2220      	movs	r2, #32
 1027b00:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1027b04:	e632      	b.n	102776c <_vfiprintf_r+0xdc>
 1027b06:	06b2      	lsls	r2, r6, #26
 1027b08:	f100 81c1 	bmi.w	1027e8e <_vfiprintf_r+0x7fe>
 1027b0c:	9a07      	ldr	r2, [sp, #28]
 1027b0e:	06f3      	lsls	r3, r6, #27
 1027b10:	f852 4b04 	ldr.w	r4, [r2], #4
 1027b14:	f100 8571 	bmi.w	10285fa <_vfiprintf_r+0xf6a>
 1027b18:	0675      	lsls	r5, r6, #25
 1027b1a:	9207      	str	r2, [sp, #28]
 1027b1c:	9602      	str	r6, [sp, #8]
 1027b1e:	f140 84c7 	bpl.w	10284b0 <_vfiprintf_r+0xe20>
 1027b22:	b2a4      	uxth	r4, r4
 1027b24:	2500      	movs	r5, #0
 1027b26:	2301      	movs	r3, #1
 1027b28:	e6f6      	b.n	1027918 <_vfiprintf_r+0x288>
 1027b2a:	232b      	movs	r3, #43	; 0x2b
 1027b2c:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1027b30:	783b      	ldrb	r3, [r7, #0]
 1027b32:	e61b      	b.n	102776c <_vfiprintf_r+0xdc>
 1027b34:	9a07      	ldr	r2, [sp, #28]
 1027b36:	783b      	ldrb	r3, [r7, #0]
 1027b38:	f852 1b04 	ldr.w	r1, [r2], #4
 1027b3c:	2900      	cmp	r1, #0
 1027b3e:	9105      	str	r1, [sp, #20]
 1027b40:	bfa8      	it	ge
 1027b42:	9207      	strge	r2, [sp, #28]
 1027b44:	f6bf ae12 	bge.w	102776c <_vfiprintf_r+0xdc>
 1027b48:	4249      	negs	r1, r1
 1027b4a:	9207      	str	r2, [sp, #28]
 1027b4c:	9105      	str	r1, [sp, #20]
 1027b4e:	e039      	b.n	1027bc4 <_vfiprintf_r+0x534>
 1027b50:	4658      	mov	r0, fp
 1027b52:	f7fd fd63 	bl	102561c <_localeconv_r>
 1027b56:	6843      	ldr	r3, [r0, #4]
 1027b58:	4618      	mov	r0, r3
 1027b5a:	930e      	str	r3, [sp, #56]	; 0x38
 1027b5c:	f7f8 f850 	bl	101fc00 <strlen>
 1027b60:	4604      	mov	r4, r0
 1027b62:	900f      	str	r0, [sp, #60]	; 0x3c
 1027b64:	4658      	mov	r0, fp
 1027b66:	f7fd fd59 	bl	102561c <_localeconv_r>
 1027b6a:	6883      	ldr	r3, [r0, #8]
 1027b6c:	2c00      	cmp	r4, #0
 1027b6e:	bf18      	it	ne
 1027b70:	2b00      	cmpne	r3, #0
 1027b72:	930d      	str	r3, [sp, #52]	; 0x34
 1027b74:	f43f ae5f 	beq.w	1027836 <_vfiprintf_r+0x1a6>
 1027b78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1027b7a:	781a      	ldrb	r2, [r3, #0]
 1027b7c:	783b      	ldrb	r3, [r7, #0]
 1027b7e:	2a00      	cmp	r2, #0
 1027b80:	f43f adf4 	beq.w	102776c <_vfiprintf_r+0xdc>
 1027b84:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 1027b88:	e5f0      	b.n	102776c <_vfiprintf_r+0xdc>
 1027b8a:	f046 0601 	orr.w	r6, r6, #1
 1027b8e:	783b      	ldrb	r3, [r7, #0]
 1027b90:	e5ec      	b.n	102776c <_vfiprintf_r+0xdc>
 1027b92:	4639      	mov	r1, r7
 1027b94:	f811 3b01 	ldrb.w	r3, [r1], #1
 1027b98:	2b2a      	cmp	r3, #42	; 0x2a
 1027b9a:	f000 851e 	beq.w	10285da <_vfiprintf_r+0xf4a>
 1027b9e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1027ba2:	460f      	mov	r7, r1
 1027ba4:	2a09      	cmp	r2, #9
 1027ba6:	f04f 0a00 	mov.w	sl, #0
 1027baa:	f63f ade0 	bhi.w	102776e <_vfiprintf_r+0xde>
 1027bae:	f817 3b01 	ldrb.w	r3, [r7], #1
 1027bb2:	210a      	movs	r1, #10
 1027bb4:	fb01 2a0a 	mla	sl, r1, sl, r2
 1027bb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1027bbc:	2a09      	cmp	r2, #9
 1027bbe:	d9f6      	bls.n	1027bae <_vfiprintf_r+0x51e>
 1027bc0:	e5d5      	b.n	102776e <_vfiprintf_r+0xde>
 1027bc2:	783b      	ldrb	r3, [r7, #0]
 1027bc4:	f046 0604 	orr.w	r6, r6, #4
 1027bc8:	e5d0      	b.n	102776c <_vfiprintf_r+0xdc>
 1027bca:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 1027bce:	783b      	ldrb	r3, [r7, #0]
 1027bd0:	e5cc      	b.n	102776c <_vfiprintf_r+0xdc>
 1027bd2:	783b      	ldrb	r3, [r7, #0]
 1027bd4:	2b68      	cmp	r3, #104	; 0x68
 1027bd6:	bf09      	itett	eq
 1027bd8:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 1027bdc:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 1027be0:	787b      	ldrbeq	r3, [r7, #1]
 1027be2:	3701      	addeq	r7, #1
 1027be4:	e5c2      	b.n	102776c <_vfiprintf_r+0xdc>
 1027be6:	06b3      	lsls	r3, r6, #26
 1027be8:	f100 8128 	bmi.w	1027e3c <_vfiprintf_r+0x7ac>
 1027bec:	9b07      	ldr	r3, [sp, #28]
 1027bee:	06f5      	lsls	r5, r6, #27
 1027bf0:	f103 0204 	add.w	r2, r3, #4
 1027bf4:	f100 8504 	bmi.w	1028600 <_vfiprintf_r+0xf70>
 1027bf8:	9b07      	ldr	r3, [sp, #28]
 1027bfa:	0674      	lsls	r4, r6, #25
 1027bfc:	bf48      	it	mi
 1027bfe:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1027c02:	d404      	bmi.n	1027c0e <_vfiprintf_r+0x57e>
 1027c04:	05b0      	lsls	r0, r6, #22
 1027c06:	f140 848a 	bpl.w	102851e <_vfiprintf_r+0xe8e>
 1027c0a:	f993 4000 	ldrsb.w	r4, [r3]
 1027c0e:	17e5      	asrs	r5, r4, #31
 1027c10:	9207      	str	r2, [sp, #28]
 1027c12:	4622      	mov	r2, r4
 1027c14:	2a00      	cmp	r2, #0
 1027c16:	462b      	mov	r3, r5
 1027c18:	f173 0300 	sbcs.w	r3, r3, #0
 1027c1c:	9602      	str	r6, [sp, #8]
 1027c1e:	f280 811d 	bge.w	1027e5c <_vfiprintf_r+0x7cc>
 1027c22:	4264      	negs	r4, r4
 1027c24:	f04f 032d 	mov.w	r3, #45	; 0x2d
 1027c28:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1027c2c:	f04f 0301 	mov.w	r3, #1
 1027c30:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 1027c34:	f1ba 3fff 	cmp.w	sl, #4294967295
 1027c38:	f47f ae76 	bne.w	1027928 <_vfiprintf_r+0x298>
 1027c3c:	2b01      	cmp	r3, #1
 1027c3e:	f000 8304 	beq.w	102824a <_vfiprintf_r+0xbba>
 1027c42:	2b02      	cmp	r3, #2
 1027c44:	bf18      	it	ne
 1027c46:	a946      	addne	r1, sp, #280	; 0x118
 1027c48:	f040 8139 	bne.w	1027ebe <_vfiprintf_r+0x82e>
 1027c4c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 1027c4e:	aa46      	add	r2, sp, #280	; 0x118
 1027c50:	f004 010f 	and.w	r1, r4, #15
 1027c54:	0923      	lsrs	r3, r4, #4
 1027c56:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 1027c5a:	0928      	lsrs	r0, r5, #4
 1027c5c:	5c71      	ldrb	r1, [r6, r1]
 1027c5e:	461c      	mov	r4, r3
 1027c60:	4605      	mov	r5, r0
 1027c62:	ea54 0305 	orrs.w	r3, r4, r5
 1027c66:	f802 1d01 	strb.w	r1, [r2, #-1]!
 1027c6a:	d1f1      	bne.n	1027c50 <_vfiprintf_r+0x5c0>
 1027c6c:	ab46      	add	r3, sp, #280	; 0x118
 1027c6e:	920b      	str	r2, [sp, #44]	; 0x2c
 1027c70:	1a9b      	subs	r3, r3, r2
 1027c72:	9e02      	ldr	r6, [sp, #8]
 1027c74:	9304      	str	r3, [sp, #16]
 1027c76:	e678      	b.n	102796a <_vfiprintf_r+0x2da>
 1027c78:	06b1      	lsls	r1, r6, #26
 1027c7a:	f64d 028c 	movw	r2, #55436	; 0xd88c
 1027c7e:	f2c0 1206 	movt	r2, #262	; 0x106
 1027c82:	920c      	str	r2, [sp, #48]	; 0x30
 1027c84:	f53f ae34 	bmi.w	10278f0 <_vfiprintf_r+0x260>
 1027c88:	9a07      	ldr	r2, [sp, #28]
 1027c8a:	f852 4b04 	ldr.w	r4, [r2], #4
 1027c8e:	9207      	str	r2, [sp, #28]
 1027c90:	06f2      	lsls	r2, r6, #27
 1027c92:	d40b      	bmi.n	1027cac <_vfiprintf_r+0x61c>
 1027c94:	0675      	lsls	r5, r6, #25
 1027c96:	bf44      	itt	mi
 1027c98:	b2a4      	uxthmi	r4, r4
 1027c9a:	2500      	movmi	r5, #0
 1027c9c:	f53f ae2f 	bmi.w	10278fe <_vfiprintf_r+0x26e>
 1027ca0:	05b0      	lsls	r0, r6, #22
 1027ca2:	bf44      	itt	mi
 1027ca4:	b2e4      	uxtbmi	r4, r4
 1027ca6:	2500      	movmi	r5, #0
 1027ca8:	f53f ae29 	bmi.w	10278fe <_vfiprintf_r+0x26e>
 1027cac:	2500      	movs	r5, #0
 1027cae:	ea54 0205 	orrs.w	r2, r4, r5
 1027cb2:	f006 0201 	and.w	r2, r6, #1
 1027cb6:	bf08      	it	eq
 1027cb8:	2200      	moveq	r2, #0
 1027cba:	2a00      	cmp	r2, #0
 1027cbc:	f43f ae28 	beq.w	1027910 <_vfiprintf_r+0x280>
 1027cc0:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 1027cc4:	f046 0602 	orr.w	r6, r6, #2
 1027cc8:	2330      	movs	r3, #48	; 0x30
 1027cca:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 1027cce:	e61f      	b.n	1027910 <_vfiprintf_r+0x280>
 1027cd0:	06b1      	lsls	r1, r6, #26
 1027cd2:	f046 0310 	orr.w	r3, r6, #16
 1027cd6:	9302      	str	r3, [sp, #8]
 1027cd8:	f100 80da 	bmi.w	1027e90 <_vfiprintf_r+0x800>
 1027cdc:	9b07      	ldr	r3, [sp, #28]
 1027cde:	1d1a      	adds	r2, r3, #4
 1027ce0:	9b07      	ldr	r3, [sp, #28]
 1027ce2:	2500      	movs	r5, #0
 1027ce4:	9207      	str	r2, [sp, #28]
 1027ce6:	681c      	ldr	r4, [r3, #0]
 1027ce8:	2301      	movs	r3, #1
 1027cea:	e615      	b.n	1027918 <_vfiprintf_r+0x288>
 1027cec:	9d07      	ldr	r5, [sp, #28]
 1027cee:	2200      	movs	r2, #0
 1027cf0:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1027cf4:	f855 1b04 	ldr.w	r1, [r5], #4
 1027cf8:	910b      	str	r1, [sp, #44]	; 0x2c
 1027cfa:	2900      	cmp	r1, #0
 1027cfc:	f000 8373 	beq.w	10283e6 <_vfiprintf_r+0xd56>
 1027d00:	2b53      	cmp	r3, #83	; 0x53
 1027d02:	f000 82ff 	beq.w	1028304 <_vfiprintf_r+0xc74>
 1027d06:	f016 0410 	ands.w	r4, r6, #16
 1027d0a:	f040 82fb 	bne.w	1028304 <_vfiprintf_r+0xc74>
 1027d0e:	f1ba 3fff 	cmp.w	sl, #4294967295
 1027d12:	f000 8420 	beq.w	1028556 <_vfiprintf_r+0xec6>
 1027d16:	4652      	mov	r2, sl
 1027d18:	4621      	mov	r1, r4
 1027d1a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1027d1c:	f7fd fdc8 	bl	10258b0 <memchr>
 1027d20:	9008      	str	r0, [sp, #32]
 1027d22:	2800      	cmp	r0, #0
 1027d24:	f000 840e 	beq.w	1028544 <_vfiprintf_r+0xeb4>
 1027d28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1027d2a:	46a2      	mov	sl, r4
 1027d2c:	e9cd 5407 	strd	r5, r4, [sp, #28]
 1027d30:	1a83      	subs	r3, r0, r2
 1027d32:	9304      	str	r3, [sp, #16]
 1027d34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1027d38:	9302      	str	r3, [sp, #8]
 1027d3a:	e61d      	b.n	1027978 <_vfiprintf_r+0x2e8>
 1027d3c:	06b2      	lsls	r2, r6, #26
 1027d3e:	f046 0310 	orr.w	r3, r6, #16
 1027d42:	9302      	str	r3, [sp, #8]
 1027d44:	d47b      	bmi.n	1027e3e <_vfiprintf_r+0x7ae>
 1027d46:	9b07      	ldr	r3, [sp, #28]
 1027d48:	1d1a      	adds	r2, r3, #4
 1027d4a:	9b07      	ldr	r3, [sp, #28]
 1027d4c:	9207      	str	r2, [sp, #28]
 1027d4e:	681c      	ldr	r4, [r3, #0]
 1027d50:	17e5      	asrs	r5, r4, #31
 1027d52:	4622      	mov	r2, r4
 1027d54:	462b      	mov	r3, r5
 1027d56:	e07c      	b.n	1027e52 <_vfiprintf_r+0x7c2>
 1027d58:	9a07      	ldr	r2, [sp, #28]
 1027d5a:	2b43      	cmp	r3, #67	; 0x43
 1027d5c:	f102 0404 	add.w	r4, r2, #4
 1027d60:	d002      	beq.n	1027d68 <_vfiprintf_r+0x6d8>
 1027d62:	06f1      	lsls	r1, r6, #27
 1027d64:	f140 82b5 	bpl.w	10282d2 <_vfiprintf_r+0xc42>
 1027d68:	2208      	movs	r2, #8
 1027d6a:	2100      	movs	r1, #0
 1027d6c:	a818      	add	r0, sp, #96	; 0x60
 1027d6e:	ad2d      	add	r5, sp, #180	; 0xb4
 1027d70:	f7f7 f81e 	bl	101edb0 <memset>
 1027d74:	9a07      	ldr	r2, [sp, #28]
 1027d76:	ab18      	add	r3, sp, #96	; 0x60
 1027d78:	4629      	mov	r1, r5
 1027d7a:	4658      	mov	r0, fp
 1027d7c:	6812      	ldr	r2, [r2, #0]
 1027d7e:	f7fb fd3d 	bl	10237fc <_wcrtomb_r>
 1027d82:	1c43      	adds	r3, r0, #1
 1027d84:	9004      	str	r0, [sp, #16]
 1027d86:	f000 8413 	beq.w	10285b0 <_vfiprintf_r+0xf20>
 1027d8a:	9b04      	ldr	r3, [sp, #16]
 1027d8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1027d90:	9302      	str	r3, [sp, #8]
 1027d92:	2300      	movs	r3, #0
 1027d94:	9407      	str	r4, [sp, #28]
 1027d96:	950b      	str	r5, [sp, #44]	; 0x2c
 1027d98:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1027d9c:	e04a      	b.n	1027e34 <_vfiprintf_r+0x7a4>
 1027d9e:	06b1      	lsls	r1, r6, #26
 1027da0:	f046 0310 	orr.w	r3, r6, #16
 1027da4:	d47e      	bmi.n	1027ea4 <_vfiprintf_r+0x814>
 1027da6:	9a07      	ldr	r2, [sp, #28]
 1027da8:	3204      	adds	r2, #4
 1027daa:	9907      	ldr	r1, [sp, #28]
 1027dac:	2500      	movs	r5, #0
 1027dae:	9207      	str	r2, [sp, #28]
 1027db0:	680c      	ldr	r4, [r1, #0]
 1027db2:	e07e      	b.n	1027eb2 <_vfiprintf_r+0x822>
 1027db4:	9a07      	ldr	r2, [sp, #28]
 1027db6:	06b1      	lsls	r1, r6, #26
 1027db8:	f102 0304 	add.w	r3, r2, #4
 1027dbc:	f100 8278 	bmi.w	10282b0 <_vfiprintf_r+0xc20>
 1027dc0:	06f5      	lsls	r5, r6, #27
 1027dc2:	f100 8309 	bmi.w	10283d8 <_vfiprintf_r+0xd48>
 1027dc6:	0674      	lsls	r4, r6, #25
 1027dc8:	f100 83a2 	bmi.w	1028510 <_vfiprintf_r+0xe80>
 1027dcc:	05b0      	lsls	r0, r6, #22
 1027dce:	f140 8303 	bpl.w	10283d8 <_vfiprintf_r+0xd48>
 1027dd2:	9a07      	ldr	r2, [sp, #28]
 1027dd4:	9307      	str	r3, [sp, #28]
 1027dd6:	9b03      	ldr	r3, [sp, #12]
 1027dd8:	6812      	ldr	r2, [r2, #0]
 1027dda:	7013      	strb	r3, [r2, #0]
 1027ddc:	e498      	b.n	1027710 <_vfiprintf_r+0x80>
 1027dde:	06b2      	lsls	r2, r6, #26
 1027de0:	d45f      	bmi.n	1027ea2 <_vfiprintf_r+0x812>
 1027de2:	9a07      	ldr	r2, [sp, #28]
 1027de4:	06f3      	lsls	r3, r6, #27
 1027de6:	f852 4b04 	ldr.w	r4, [r2], #4
 1027dea:	f100 840c 	bmi.w	1028606 <_vfiprintf_r+0xf76>
 1027dee:	0675      	lsls	r5, r6, #25
 1027df0:	f140 8353 	bpl.w	102849a <_vfiprintf_r+0xe0a>
 1027df4:	4633      	mov	r3, r6
 1027df6:	9207      	str	r2, [sp, #28]
 1027df8:	b2a4      	uxth	r4, r4
 1027dfa:	2500      	movs	r5, #0
 1027dfc:	e059      	b.n	1027eb2 <_vfiprintf_r+0x822>
 1027dfe:	783b      	ldrb	r3, [r7, #0]
 1027e00:	2b6c      	cmp	r3, #108	; 0x6c
 1027e02:	bf09      	itett	eq
 1027e04:	f046 0620 	orreq.w	r6, r6, #32
 1027e08:	f046 0610 	orrne.w	r6, r6, #16
 1027e0c:	787b      	ldrbeq	r3, [r7, #1]
 1027e0e:	3701      	addeq	r7, #1
 1027e10:	e4ac      	b.n	102776c <_vfiprintf_r+0xdc>
 1027e12:	4658      	mov	r0, fp
 1027e14:	f7fd f83a 	bl	1024e8c <__sinit>
 1027e18:	e44f      	b.n	10276ba <_vfiprintf_r+0x2a>
 1027e1a:	2b00      	cmp	r3, #0
 1027e1c:	f43f ad4f 	beq.w	10278be <_vfiprintf_r+0x22e>
 1027e20:	2201      	movs	r2, #1
 1027e22:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1027e26:	9202      	str	r2, [sp, #8]
 1027e28:	2300      	movs	r3, #0
 1027e2a:	9204      	str	r2, [sp, #16]
 1027e2c:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1027e30:	ab2d      	add	r3, sp, #180	; 0xb4
 1027e32:	930b      	str	r3, [sp, #44]	; 0x2c
 1027e34:	2300      	movs	r3, #0
 1027e36:	9308      	str	r3, [sp, #32]
 1027e38:	469a      	mov	sl, r3
 1027e3a:	e5a3      	b.n	1027984 <_vfiprintf_r+0x2f4>
 1027e3c:	9602      	str	r6, [sp, #8]
 1027e3e:	9d07      	ldr	r5, [sp, #28]
 1027e40:	3507      	adds	r5, #7
 1027e42:	f025 0307 	bic.w	r3, r5, #7
 1027e46:	4619      	mov	r1, r3
 1027e48:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 1027e4c:	4614      	mov	r4, r2
 1027e4e:	461d      	mov	r5, r3
 1027e50:	9107      	str	r1, [sp, #28]
 1027e52:	2a00      	cmp	r2, #0
 1027e54:	f173 0300 	sbcs.w	r3, r3, #0
 1027e58:	f6ff aee3 	blt.w	1027c22 <_vfiprintf_r+0x592>
 1027e5c:	f1ba 3fff 	cmp.w	sl, #4294967295
 1027e60:	f000 81f3 	beq.w	102824a <_vfiprintf_r+0xbba>
 1027e64:	ea54 0305 	orrs.w	r3, r4, r5
 1027e68:	9b02      	ldr	r3, [sp, #8]
 1027e6a:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 1027e6e:	bf14      	ite	ne
 1027e70:	2301      	movne	r3, #1
 1027e72:	2300      	moveq	r3, #0
 1027e74:	f1ba 0f00 	cmp.w	sl, #0
 1027e78:	bf18      	it	ne
 1027e7a:	2301      	movne	r3, #1
 1027e7c:	2b00      	cmp	r3, #0
 1027e7e:	f040 81e3 	bne.w	1028248 <_vfiprintf_r+0xbb8>
 1027e82:	469a      	mov	sl, r3
 1027e84:	ab46      	add	r3, sp, #280	; 0x118
 1027e86:	f8cd a010 	str.w	sl, [sp, #16]
 1027e8a:	930b      	str	r3, [sp, #44]	; 0x2c
 1027e8c:	e56d      	b.n	102796a <_vfiprintf_r+0x2da>
 1027e8e:	9602      	str	r6, [sp, #8]
 1027e90:	9d07      	ldr	r5, [sp, #28]
 1027e92:	2301      	movs	r3, #1
 1027e94:	3507      	adds	r5, #7
 1027e96:	f025 0207 	bic.w	r2, r5, #7
 1027e9a:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1027e9e:	9207      	str	r2, [sp, #28]
 1027ea0:	e53a      	b.n	1027918 <_vfiprintf_r+0x288>
 1027ea2:	4633      	mov	r3, r6
 1027ea4:	9d07      	ldr	r5, [sp, #28]
 1027ea6:	3507      	adds	r5, #7
 1027ea8:	f025 0207 	bic.w	r2, r5, #7
 1027eac:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1027eb0:	9207      	str	r2, [sp, #28]
 1027eb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 1027eb6:	9302      	str	r3, [sp, #8]
 1027eb8:	2300      	movs	r3, #0
 1027eba:	e52d      	b.n	1027918 <_vfiprintf_r+0x288>
 1027ebc:	4611      	mov	r1, r2
 1027ebe:	08e2      	lsrs	r2, r4, #3
 1027ec0:	08e8      	lsrs	r0, r5, #3
 1027ec2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1027ec6:	f004 0307 	and.w	r3, r4, #7
 1027eca:	4605      	mov	r5, r0
 1027ecc:	3330      	adds	r3, #48	; 0x30
 1027ece:	4614      	mov	r4, r2
 1027ed0:	ea54 0005 	orrs.w	r0, r4, r5
 1027ed4:	f801 3c01 	strb.w	r3, [r1, #-1]
 1027ed8:	f101 32ff 	add.w	r2, r1, #4294967295
 1027edc:	d1ee      	bne.n	1027ebc <_vfiprintf_r+0x82c>
 1027ede:	9e02      	ldr	r6, [sp, #8]
 1027ee0:	920b      	str	r2, [sp, #44]	; 0x2c
 1027ee2:	4630      	mov	r0, r6
 1027ee4:	2b30      	cmp	r3, #48	; 0x30
 1027ee6:	bf0c      	ite	eq
 1027ee8:	2000      	moveq	r0, #0
 1027eea:	f000 0001 	andne.w	r0, r0, #1
 1027eee:	2800      	cmp	r0, #0
 1027ef0:	f040 8266 	bne.w	10283c0 <_vfiprintf_r+0xd30>
 1027ef4:	ab46      	add	r3, sp, #280	; 0x118
 1027ef6:	1a9b      	subs	r3, r3, r2
 1027ef8:	9304      	str	r3, [sp, #16]
 1027efa:	e536      	b.n	102796a <_vfiprintf_r+0x2da>
 1027efc:	9b05      	ldr	r3, [sp, #20]
 1027efe:	9c02      	ldr	r4, [sp, #8]
 1027f00:	1b1c      	subs	r4, r3, r4
 1027f02:	2c00      	cmp	r4, #0
 1027f04:	f77f ad94 	ble.w	1027a30 <_vfiprintf_r+0x3a0>
 1027f08:	2c10      	cmp	r4, #16
 1027f0a:	4dbe      	ldr	r5, [pc, #760]	; (1028204 <_vfiprintf_r+0xb74>)
 1027f0c:	f340 834d 	ble.w	10285aa <_vfiprintf_r+0xf1a>
 1027f10:	9609      	str	r6, [sp, #36]	; 0x24
 1027f12:	4666      	mov	r6, ip
 1027f14:	970a      	str	r7, [sp, #40]	; 0x28
 1027f16:	462f      	mov	r7, r5
 1027f18:	9d06      	ldr	r5, [sp, #24]
 1027f1a:	e00a      	b.n	1027f32 <_vfiprintf_r+0x8a2>
 1027f1c:	f7ff fb74 	bl	1027608 <__sprint_r.part.0>
 1027f20:	2800      	cmp	r0, #0
 1027f22:	f040 809c 	bne.w	102805e <_vfiprintf_r+0x9ce>
 1027f26:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 1027f2a:	1c51      	adds	r1, r2, #1
 1027f2c:	3c10      	subs	r4, #16
 1027f2e:	2c10      	cmp	r4, #16
 1027f30:	dd1c      	ble.n	1027f6c <_vfiprintf_r+0x8dc>
 1027f32:	1c50      	adds	r0, r2, #1
 1027f34:	3610      	adds	r6, #16
 1027f36:	2807      	cmp	r0, #7
 1027f38:	f8c9 7000 	str.w	r7, [r9]
 1027f3c:	f102 0102 	add.w	r1, r2, #2
 1027f40:	f04f 0310 	mov.w	r3, #16
 1027f44:	961c      	str	r6, [sp, #112]	; 0x70
 1027f46:	4602      	mov	r2, r0
 1027f48:	f8c9 3004 	str.w	r3, [r9, #4]
 1027f4c:	f109 0908 	add.w	r9, r9, #8
 1027f50:	901b      	str	r0, [sp, #108]	; 0x6c
 1027f52:	ddeb      	ble.n	1027f2c <_vfiprintf_r+0x89c>
 1027f54:	aa1a      	add	r2, sp, #104	; 0x68
 1027f56:	4629      	mov	r1, r5
 1027f58:	4658      	mov	r0, fp
 1027f5a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1027f5e:	2e00      	cmp	r6, #0
 1027f60:	d1dc      	bne.n	1027f1c <_vfiprintf_r+0x88c>
 1027f62:	3c10      	subs	r4, #16
 1027f64:	2101      	movs	r1, #1
 1027f66:	2c10      	cmp	r4, #16
 1027f68:	4632      	mov	r2, r6
 1027f6a:	dce2      	bgt.n	1027f32 <_vfiprintf_r+0x8a2>
 1027f6c:	46b4      	mov	ip, r6
 1027f6e:	463d      	mov	r5, r7
 1027f70:	9e09      	ldr	r6, [sp, #36]	; 0x24
 1027f72:	f109 0308 	add.w	r3, r9, #8
 1027f76:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 1027f78:	2907      	cmp	r1, #7
 1027f7a:	44a4      	add	ip, r4
 1027f7c:	f8c9 5000 	str.w	r5, [r9]
 1027f80:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 1027f84:	f8c9 4004 	str.w	r4, [r9, #4]
 1027f88:	911b      	str	r1, [sp, #108]	; 0x6c
 1027f8a:	f340 818a 	ble.w	10282a2 <_vfiprintf_r+0xc12>
 1027f8e:	f1bc 0f00 	cmp.w	ip, #0
 1027f92:	f000 82ac 	beq.w	10284ee <_vfiprintf_r+0xe5e>
 1027f96:	aa1a      	add	r2, sp, #104	; 0x68
 1027f98:	9906      	ldr	r1, [sp, #24]
 1027f9a:	4658      	mov	r0, fp
 1027f9c:	f7ff fb34 	bl	1027608 <__sprint_r.part.0>
 1027fa0:	2800      	cmp	r0, #0
 1027fa2:	d15c      	bne.n	102805e <_vfiprintf_r+0x9ce>
 1027fa4:	9b04      	ldr	r3, [sp, #16]
 1027fa6:	a91f      	add	r1, sp, #124	; 0x7c
 1027fa8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1027faa:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1027fae:	ebaa 0403 	sub.w	r4, sl, r3
 1027fb2:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1027fb6:	2c00      	cmp	r4, #0
 1027fb8:	f102 0001 	add.w	r0, r2, #1
 1027fbc:	f77f ad3e 	ble.w	1027a3c <_vfiprintf_r+0x3ac>
 1027fc0:	2c10      	cmp	r4, #16
 1027fc2:	4d90      	ldr	r5, [pc, #576]	; (1028204 <_vfiprintf_r+0xb74>)
 1027fc4:	f340 827c 	ble.w	10284c0 <_vfiprintf_r+0xe30>
 1027fc8:	9609      	str	r6, [sp, #36]	; 0x24
 1027fca:	f04f 0a10 	mov.w	sl, #16
 1027fce:	970a      	str	r7, [sp, #40]	; 0x28
 1027fd0:	4666      	mov	r6, ip
 1027fd2:	462f      	mov	r7, r5
 1027fd4:	9d06      	ldr	r5, [sp, #24]
 1027fd6:	e009      	b.n	1027fec <_vfiprintf_r+0x95c>
 1027fd8:	f7ff fb16 	bl	1027608 <__sprint_r.part.0>
 1027fdc:	2800      	cmp	r0, #0
 1027fde:	d13e      	bne.n	102805e <_vfiprintf_r+0x9ce>
 1027fe0:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 1027fe4:	1c50      	adds	r0, r2, #1
 1027fe6:	3c10      	subs	r4, #16
 1027fe8:	2c10      	cmp	r4, #16
 1027fea:	dd1a      	ble.n	1028022 <_vfiprintf_r+0x992>
 1027fec:	1c51      	adds	r1, r2, #1
 1027fee:	3610      	adds	r6, #16
 1027ff0:	2907      	cmp	r1, #7
 1027ff2:	f8c9 7000 	str.w	r7, [r9]
 1027ff6:	f102 0002 	add.w	r0, r2, #2
 1027ffa:	f8c9 a004 	str.w	sl, [r9, #4]
 1027ffe:	961c      	str	r6, [sp, #112]	; 0x70
 1028000:	460a      	mov	r2, r1
 1028002:	f109 0908 	add.w	r9, r9, #8
 1028006:	911b      	str	r1, [sp, #108]	; 0x6c
 1028008:	dded      	ble.n	1027fe6 <_vfiprintf_r+0x956>
 102800a:	aa1a      	add	r2, sp, #104	; 0x68
 102800c:	4629      	mov	r1, r5
 102800e:	4658      	mov	r0, fp
 1028010:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028014:	2e00      	cmp	r6, #0
 1028016:	d1df      	bne.n	1027fd8 <_vfiprintf_r+0x948>
 1028018:	3c10      	subs	r4, #16
 102801a:	2001      	movs	r0, #1
 102801c:	2c10      	cmp	r4, #16
 102801e:	4632      	mov	r2, r6
 1028020:	dce4      	bgt.n	1027fec <_vfiprintf_r+0x95c>
 1028022:	46b4      	mov	ip, r6
 1028024:	463d      	mov	r5, r7
 1028026:	9e09      	ldr	r6, [sp, #36]	; 0x24
 1028028:	f109 0308 	add.w	r3, r9, #8
 102802c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 102802e:	2807      	cmp	r0, #7
 1028030:	44a4      	add	ip, r4
 1028032:	f8c9 5000 	str.w	r5, [r9]
 1028036:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 102803a:	f8c9 4004 	str.w	r4, [r9, #4]
 102803e:	901b      	str	r0, [sp, #108]	; 0x6c
 1028040:	f300 80e8 	bgt.w	1028214 <_vfiprintf_r+0xb84>
 1028044:	3001      	adds	r0, #1
 1028046:	f103 0108 	add.w	r1, r3, #8
 102804a:	4699      	mov	r9, r3
 102804c:	e4f6      	b.n	1027a3c <_vfiprintf_r+0x3ac>
 102804e:	aa1a      	add	r2, sp, #104	; 0x68
 1028050:	9906      	ldr	r1, [sp, #24]
 1028052:	4658      	mov	r0, fp
 1028054:	f7ff fad8 	bl	1027608 <__sprint_r.part.0>
 1028058:	2800      	cmp	r0, #0
 102805a:	f43f ad1b 	beq.w	1027a94 <_vfiprintf_r+0x404>
 102805e:	9b08      	ldr	r3, [sp, #32]
 1028060:	2b00      	cmp	r3, #0
 1028062:	f43f ac30 	beq.w	10278c6 <_vfiprintf_r+0x236>
 1028066:	9908      	ldr	r1, [sp, #32]
 1028068:	4658      	mov	r0, fp
 102806a:	f7fc ffaf 	bl	1024fcc <_free_r>
 102806e:	e42a      	b.n	10278c6 <_vfiprintf_r+0x236>
 1028070:	f1bc 0f00 	cmp.w	ip, #0
 1028074:	d00e      	beq.n	1028094 <_vfiprintf_r+0xa04>
 1028076:	aa1a      	add	r2, sp, #104	; 0x68
 1028078:	9906      	ldr	r1, [sp, #24]
 102807a:	4658      	mov	r0, fp
 102807c:	f7ff fac4 	bl	1027608 <__sprint_r.part.0>
 1028080:	2800      	cmp	r0, #0
 1028082:	d1ec      	bne.n	102805e <_vfiprintf_r+0x9ce>
 1028084:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1028086:	a91f      	add	r1, sp, #124	; 0x7c
 1028088:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 102808c:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028090:	1c50      	adds	r0, r2, #1
 1028092:	e4a6      	b.n	10279e2 <_vfiprintf_r+0x352>
 1028094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1028096:	2b00      	cmp	r3, #0
 1028098:	f000 8114 	beq.w	10282c4 <_vfiprintf_r+0xc34>
 102809c:	a91f      	add	r1, sp, #124	; 0x7c
 102809e:	2302      	movs	r3, #2
 10280a0:	4610      	mov	r0, r2
 10280a2:	931e      	str	r3, [sp, #120]	; 0x78
 10280a4:	469c      	mov	ip, r3
 10280a6:	ab13      	add	r3, sp, #76	; 0x4c
 10280a8:	931d      	str	r3, [sp, #116]	; 0x74
 10280aa:	4602      	mov	r2, r0
 10280ac:	4689      	mov	r9, r1
 10280ae:	3001      	adds	r0, #1
 10280b0:	3108      	adds	r1, #8
 10280b2:	e4b9      	b.n	1027a28 <_vfiprintf_r+0x398>
 10280b4:	2c10      	cmp	r4, #16
 10280b6:	f249 6530 	movw	r5, #38448	; 0x9630
 10280ba:	f2c0 1506 	movt	r5, #262	; 0x106
 10280be:	f340 8256 	ble.w	102856e <_vfiprintf_r+0xede>
 10280c2:	9610      	str	r6, [sp, #64]	; 0x40
 10280c4:	2310      	movs	r3, #16
 10280c6:	9711      	str	r7, [sp, #68]	; 0x44
 10280c8:	4666      	mov	r6, ip
 10280ca:	9f06      	ldr	r7, [sp, #24]
 10280cc:	e00c      	b.n	10280e8 <_vfiprintf_r+0xa58>
 10280ce:	f7ff fa9b 	bl	1027608 <__sprint_r.part.0>
 10280d2:	2800      	cmp	r0, #0
 10280d4:	d1c3      	bne.n	102805e <_vfiprintf_r+0x9ce>
 10280d6:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 10280da:	2310      	movs	r3, #16
 10280dc:	f102 0e01 	add.w	lr, r2, #1
 10280e0:	3c10      	subs	r4, #16
 10280e2:	1c51      	adds	r1, r2, #1
 10280e4:	2c10      	cmp	r4, #16
 10280e6:	dd1d      	ble.n	1028124 <_vfiprintf_r+0xa94>
 10280e8:	2907      	cmp	r1, #7
 10280ea:	f106 0610 	add.w	r6, r6, #16
 10280ee:	f8c9 5000 	str.w	r5, [r9]
 10280f2:	f102 0e02 	add.w	lr, r2, #2
 10280f6:	f8c9 3004 	str.w	r3, [r9, #4]
 10280fa:	460a      	mov	r2, r1
 10280fc:	961c      	str	r6, [sp, #112]	; 0x70
 10280fe:	f109 0908 	add.w	r9, r9, #8
 1028102:	911b      	str	r1, [sp, #108]	; 0x6c
 1028104:	ddec      	ble.n	10280e0 <_vfiprintf_r+0xa50>
 1028106:	aa1a      	add	r2, sp, #104	; 0x68
 1028108:	4639      	mov	r1, r7
 102810a:	4658      	mov	r0, fp
 102810c:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028110:	2e00      	cmp	r6, #0
 1028112:	d1dc      	bne.n	10280ce <_vfiprintf_r+0xa3e>
 1028114:	3c10      	subs	r4, #16
 1028116:	4632      	mov	r2, r6
 1028118:	2c10      	cmp	r4, #16
 102811a:	f04f 0e01 	mov.w	lr, #1
 102811e:	f102 0101 	add.w	r1, r2, #1
 1028122:	dce1      	bgt.n	10280e8 <_vfiprintf_r+0xa58>
 1028124:	46b4      	mov	ip, r6
 1028126:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 102812a:	f1be 0f07 	cmp.w	lr, #7
 102812e:	44a4      	add	ip, r4
 1028130:	f8c9 5000 	str.w	r5, [r9]
 1028134:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 1028138:	f8c9 4004 	str.w	r4, [r9, #4]
 102813c:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 1028140:	f300 809a 	bgt.w	1028278 <_vfiprintf_r+0xbe8>
 1028144:	f109 0908 	add.w	r9, r9, #8
 1028148:	f10e 0001 	add.w	r0, lr, #1
 102814c:	4672      	mov	r2, lr
 102814e:	e430      	b.n	10279b2 <_vfiprintf_r+0x322>
 1028150:	0771      	lsls	r1, r6, #29
 1028152:	931b      	str	r3, [sp, #108]	; 0x6c
 1028154:	d54c      	bpl.n	10281f0 <_vfiprintf_r+0xb60>
 1028156:	9a05      	ldr	r2, [sp, #20]
 1028158:	9902      	ldr	r1, [sp, #8]
 102815a:	1a54      	subs	r4, r2, r1
 102815c:	2c00      	cmp	r4, #0
 102815e:	dd47      	ble.n	10281f0 <_vfiprintf_r+0xb60>
 1028160:	a91d      	add	r1, sp, #116	; 0x74
 1028162:	2c10      	cmp	r4, #16
 1028164:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1028166:	f340 8204 	ble.w	1028572 <_vfiprintf_r+0xee2>
 102816a:	f249 6530 	movw	r5, #38448	; 0x9630
 102816e:	2610      	movs	r6, #16
 1028170:	f2c0 1506 	movt	r5, #262	; 0x106
 1028174:	f8dd 9018 	ldr.w	r9, [sp, #24]
 1028178:	e00c      	b.n	1028194 <_vfiprintf_r+0xb04>
 102817a:	f7ff fa45 	bl	1027608 <__sprint_r.part.0>
 102817e:	a91d      	add	r1, sp, #116	; 0x74
 1028180:	2800      	cmp	r0, #0
 1028182:	f47f af6c 	bne.w	102805e <_vfiprintf_r+0x9ce>
 1028186:	e9dd 031b 	ldrd	r0, r3, [sp, #108]	; 0x6c
 102818a:	f100 0c01 	add.w	ip, r0, #1
 102818e:	3c10      	subs	r4, #16
 1028190:	2c10      	cmp	r4, #16
 1028192:	dd18      	ble.n	10281c6 <_vfiprintf_r+0xb36>
 1028194:	1c42      	adds	r2, r0, #1
 1028196:	3310      	adds	r3, #16
 1028198:	2a07      	cmp	r2, #7
 102819a:	600d      	str	r5, [r1, #0]
 102819c:	f100 0c02 	add.w	ip, r0, #2
 10281a0:	604e      	str	r6, [r1, #4]
 10281a2:	931c      	str	r3, [sp, #112]	; 0x70
 10281a4:	4610      	mov	r0, r2
 10281a6:	f101 0108 	add.w	r1, r1, #8
 10281aa:	921b      	str	r2, [sp, #108]	; 0x6c
 10281ac:	ddef      	ble.n	102818e <_vfiprintf_r+0xafe>
 10281ae:	aa1a      	add	r2, sp, #104	; 0x68
 10281b0:	4649      	mov	r1, r9
 10281b2:	4658      	mov	r0, fp
 10281b4:	2b00      	cmp	r3, #0
 10281b6:	d1e0      	bne.n	102817a <_vfiprintf_r+0xaea>
 10281b8:	3c10      	subs	r4, #16
 10281ba:	f04f 0c01 	mov.w	ip, #1
 10281be:	2c10      	cmp	r4, #16
 10281c0:	4618      	mov	r0, r3
 10281c2:	a91d      	add	r1, sp, #116	; 0x74
 10281c4:	dce6      	bgt.n	1028194 <_vfiprintf_r+0xb04>
 10281c6:	f1bc 0f07 	cmp.w	ip, #7
 10281ca:	4423      	add	r3, r4
 10281cc:	600d      	str	r5, [r1, #0]
 10281ce:	931c      	str	r3, [sp, #112]	; 0x70
 10281d0:	604c      	str	r4, [r1, #4]
 10281d2:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
 10281d6:	f77f ac52 	ble.w	1027a7e <_vfiprintf_r+0x3ee>
 10281da:	b14b      	cbz	r3, 10281f0 <_vfiprintf_r+0xb60>
 10281dc:	aa1a      	add	r2, sp, #104	; 0x68
 10281de:	9906      	ldr	r1, [sp, #24]
 10281e0:	4658      	mov	r0, fp
 10281e2:	f7ff fa11 	bl	1027608 <__sprint_r.part.0>
 10281e6:	2800      	cmp	r0, #0
 10281e8:	f47f af39 	bne.w	102805e <_vfiprintf_r+0x9ce>
 10281ec:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 10281ee:	e446      	b.n	1027a7e <_vfiprintf_r+0x3ee>
 10281f0:	9b03      	ldr	r3, [sp, #12]
 10281f2:	9a05      	ldr	r2, [sp, #20]
 10281f4:	9902      	ldr	r1, [sp, #8]
 10281f6:	428a      	cmp	r2, r1
 10281f8:	bfac      	ite	ge
 10281fa:	189b      	addge	r3, r3, r2
 10281fc:	185b      	addlt	r3, r3, r1
 10281fe:	9303      	str	r3, [sp, #12]
 1028200:	e448      	b.n	1027a94 <_vfiprintf_r+0x404>
 1028202:	bf00      	nop
 1028204:	01069640 	.word	0x01069640
 1028208:	ab46      	add	r3, sp, #280	; 0x118
 102820a:	4692      	mov	sl, r2
 102820c:	930b      	str	r3, [sp, #44]	; 0x2c
 102820e:	9204      	str	r2, [sp, #16]
 1028210:	f7ff bbab 	b.w	102796a <_vfiprintf_r+0x2da>
 1028214:	f1bc 0f00 	cmp.w	ip, #0
 1028218:	f000 80c8 	beq.w	10283ac <_vfiprintf_r+0xd1c>
 102821c:	aa1a      	add	r2, sp, #104	; 0x68
 102821e:	9906      	ldr	r1, [sp, #24]
 1028220:	4658      	mov	r0, fp
 1028222:	f7ff f9f1 	bl	1027608 <__sprint_r.part.0>
 1028226:	2800      	cmp	r0, #0
 1028228:	f47f af19 	bne.w	102805e <_vfiprintf_r+0x9ce>
 102822c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 102822e:	a91f      	add	r1, sp, #124	; 0x7c
 1028230:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1028234:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028238:	3001      	adds	r0, #1
 102823a:	f7ff bbff 	b.w	1027a3c <_vfiprintf_r+0x3ac>
 102823e:	921b      	str	r2, [sp, #108]	; 0x6c
 1028240:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028244:	f7ff bb35 	b.w	10278b2 <_vfiprintf_r+0x222>
 1028248:	9602      	str	r6, [sp, #8]
 102824a:	2d00      	cmp	r5, #0
 102824c:	bf08      	it	eq
 102824e:	2c0a      	cmpeq	r4, #10
 1028250:	f080 80d6 	bcs.w	1028400 <_vfiprintf_r+0xd70>
 1028254:	2301      	movs	r3, #1
 1028256:	3430      	adds	r4, #48	; 0x30
 1028258:	9304      	str	r3, [sp, #16]
 102825a:	f20d 1317 	addw	r3, sp, #279	; 0x117
 102825e:	9e02      	ldr	r6, [sp, #8]
 1028260:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 1028264:	930b      	str	r3, [sp, #44]	; 0x2c
 1028266:	f7ff bb80 	b.w	102796a <_vfiprintf_r+0x2da>
 102826a:	a91f      	add	r1, sp, #124	; 0x7c
 102826c:	2001      	movs	r0, #1
 102826e:	4662      	mov	r2, ip
 1028270:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028274:	f7ff bbd8 	b.w	1027a28 <_vfiprintf_r+0x398>
 1028278:	f1bc 0f00 	cmp.w	ip, #0
 102827c:	d032      	beq.n	10282e4 <_vfiprintf_r+0xc54>
 102827e:	aa1a      	add	r2, sp, #104	; 0x68
 1028280:	9906      	ldr	r1, [sp, #24]
 1028282:	4658      	mov	r0, fp
 1028284:	f7ff f9c0 	bl	1027608 <__sprint_r.part.0>
 1028288:	2800      	cmp	r0, #0
 102828a:	f47f aee8 	bne.w	102805e <_vfiprintf_r+0x9ce>
 102828e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1028290:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028294:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1028298:	1c50      	adds	r0, r2, #1
 102829a:	f7ff bb8a 	b.w	10279b2 <_vfiprintf_r+0x322>
 102829e:	9602      	str	r6, [sp, #8]
 10282a0:	e4cc      	b.n	1027c3c <_vfiprintf_r+0x5ac>
 10282a2:	1c48      	adds	r0, r1, #1
 10282a4:	460a      	mov	r2, r1
 10282a6:	4699      	mov	r9, r3
 10282a8:	f103 0108 	add.w	r1, r3, #8
 10282ac:	f7ff bbc0 	b.w	1027a30 <_vfiprintf_r+0x3a0>
 10282b0:	9903      	ldr	r1, [sp, #12]
 10282b2:	6812      	ldr	r2, [r2, #0]
 10282b4:	9307      	str	r3, [sp, #28]
 10282b6:	17cd      	asrs	r5, r1, #31
 10282b8:	4608      	mov	r0, r1
 10282ba:	4629      	mov	r1, r5
 10282bc:	e9c2 0100 	strd	r0, r1, [r2]
 10282c0:	f7ff ba26 	b.w	1027710 <_vfiprintf_r+0x80>
 10282c4:	4610      	mov	r0, r2
 10282c6:	a91f      	add	r1, sp, #124	; 0x7c
 10282c8:	4662      	mov	r2, ip
 10282ca:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10282ce:	f7ff bbab 	b.w	1027a28 <_vfiprintf_r+0x398>
 10282d2:	9b07      	ldr	r3, [sp, #28]
 10282d4:	2201      	movs	r2, #1
 10282d6:	ad2d      	add	r5, sp, #180	; 0xb4
 10282d8:	9202      	str	r2, [sp, #8]
 10282da:	9204      	str	r2, [sp, #16]
 10282dc:	681b      	ldr	r3, [r3, #0]
 10282de:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 10282e2:	e556      	b.n	1027d92 <_vfiprintf_r+0x702>
 10282e4:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 10282e8:	2a00      	cmp	r2, #0
 10282ea:	f040 8107 	bne.w	10284fc <_vfiprintf_r+0xe6c>
 10282ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10282f0:	2b00      	cmp	r3, #0
 10282f2:	f040 8165 	bne.w	10285c0 <_vfiprintf_r+0xf30>
 10282f6:	4662      	mov	r2, ip
 10282f8:	a91f      	add	r1, sp, #124	; 0x7c
 10282fa:	2001      	movs	r0, #1
 10282fc:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1028300:	f7ff bb96 	b.w	1027a30 <_vfiprintf_r+0x3a0>
 1028304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1028306:	2208      	movs	r2, #8
 1028308:	2100      	movs	r1, #0
 102830a:	a818      	add	r0, sp, #96	; 0x60
 102830c:	9315      	str	r3, [sp, #84]	; 0x54
 102830e:	f7f6 fd4f 	bl	101edb0 <memset>
 1028312:	f1ba 3fff 	cmp.w	sl, #4294967295
 1028316:	f000 80d5 	beq.w	10284c4 <_vfiprintf_r+0xe34>
 102831a:	2400      	movs	r4, #0
 102831c:	9602      	str	r6, [sp, #8]
 102831e:	9507      	str	r5, [sp, #28]
 1028320:	4626      	mov	r6, r4
 1028322:	e009      	b.n	1028338 <_vfiprintf_r+0xca8>
 1028324:	f7fb fa6a 	bl	10237fc <_wcrtomb_r>
 1028328:	1833      	adds	r3, r6, r0
 102832a:	3001      	adds	r0, #1
 102832c:	f000 8140 	beq.w	10285b0 <_vfiprintf_r+0xf20>
 1028330:	4553      	cmp	r3, sl
 1028332:	dc0a      	bgt.n	102834a <_vfiprintf_r+0xcba>
 1028334:	461e      	mov	r6, r3
 1028336:	d008      	beq.n	102834a <_vfiprintf_r+0xcba>
 1028338:	9a15      	ldr	r2, [sp, #84]	; 0x54
 102833a:	ab18      	add	r3, sp, #96	; 0x60
 102833c:	a92d      	add	r1, sp, #180	; 0xb4
 102833e:	4658      	mov	r0, fp
 1028340:	5915      	ldr	r5, [r2, r4]
 1028342:	3404      	adds	r4, #4
 1028344:	462a      	mov	r2, r5
 1028346:	2d00      	cmp	r5, #0
 1028348:	d1ec      	bne.n	1028324 <_vfiprintf_r+0xc94>
 102834a:	9604      	str	r6, [sp, #16]
 102834c:	9d07      	ldr	r5, [sp, #28]
 102834e:	9e02      	ldr	r6, [sp, #8]
 1028350:	9b04      	ldr	r3, [sp, #16]
 1028352:	2b00      	cmp	r3, #0
 1028354:	f000 80c4 	beq.w	10284e0 <_vfiprintf_r+0xe50>
 1028358:	2b63      	cmp	r3, #99	; 0x63
 102835a:	f340 80ee 	ble.w	102853a <_vfiprintf_r+0xeaa>
 102835e:	1c59      	adds	r1, r3, #1
 1028360:	4658      	mov	r0, fp
 1028362:	f7f5 fcad 	bl	101dcc0 <_malloc_r>
 1028366:	900b      	str	r0, [sp, #44]	; 0x2c
 1028368:	2800      	cmp	r0, #0
 102836a:	f000 8121 	beq.w	10285b0 <_vfiprintf_r+0xf20>
 102836e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1028370:	9308      	str	r3, [sp, #32]
 1028372:	2208      	movs	r2, #8
 1028374:	2100      	movs	r1, #0
 1028376:	a818      	add	r0, sp, #96	; 0x60
 1028378:	f7f6 fd1a 	bl	101edb0 <memset>
 102837c:	9c04      	ldr	r4, [sp, #16]
 102837e:	ab18      	add	r3, sp, #96	; 0x60
 1028380:	aa15      	add	r2, sp, #84	; 0x54
 1028382:	9300      	str	r3, [sp, #0]
 1028384:	4658      	mov	r0, fp
 1028386:	4623      	mov	r3, r4
 1028388:	990b      	ldr	r1, [sp, #44]	; 0x2c
 102838a:	f7fb fa8d 	bl	10238a8 <_wcsrtombs_r>
 102838e:	4284      	cmp	r4, r0
 1028390:	f040 812d 	bne.w	10285ee <_vfiprintf_r+0xf5e>
 1028394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1028396:	2400      	movs	r4, #0
 1028398:	9507      	str	r5, [sp, #28]
 102839a:	46a2      	mov	sl, r4
 102839c:	4619      	mov	r1, r3
 102839e:	9b04      	ldr	r3, [sp, #16]
 10283a0:	54cc      	strb	r4, [r1, r3]
 10283a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10283a6:	9302      	str	r3, [sp, #8]
 10283a8:	f7ff bae6 	b.w	1027978 <_vfiprintf_r+0x2e8>
 10283ac:	9b04      	ldr	r3, [sp, #16]
 10283ae:	a91f      	add	r1, sp, #124	; 0x7c
 10283b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10283b2:	931c      	str	r3, [sp, #112]	; 0x70
 10283b4:	e9cd 231d 	strd	r2, r3, [sp, #116]	; 0x74
 10283b8:	2201      	movs	r2, #1
 10283ba:	921b      	str	r2, [sp, #108]	; 0x6c
 10283bc:	f7ff bb57 	b.w	1027a6e <_vfiprintf_r+0x3de>
 10283c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10283c2:	3902      	subs	r1, #2
 10283c4:	2330      	movs	r3, #48	; 0x30
 10283c6:	9e02      	ldr	r6, [sp, #8]
 10283c8:	910b      	str	r1, [sp, #44]	; 0x2c
 10283ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 10283ce:	ab46      	add	r3, sp, #280	; 0x118
 10283d0:	1a5b      	subs	r3, r3, r1
 10283d2:	9304      	str	r3, [sp, #16]
 10283d4:	f7ff bac9 	b.w	102796a <_vfiprintf_r+0x2da>
 10283d8:	9a07      	ldr	r2, [sp, #28]
 10283da:	6812      	ldr	r2, [r2, #0]
 10283dc:	9307      	str	r3, [sp, #28]
 10283de:	9b03      	ldr	r3, [sp, #12]
 10283e0:	6013      	str	r3, [r2, #0]
 10283e2:	f7ff b995 	b.w	1027710 <_vfiprintf_r+0x80>
 10283e6:	4653      	mov	r3, sl
 10283e8:	2b06      	cmp	r3, #6
 10283ea:	f64d 3244 	movw	r2, #56132	; 0xdb44
 10283ee:	9507      	str	r5, [sp, #28]
 10283f0:	bf28      	it	cs
 10283f2:	2306      	movcs	r3, #6
 10283f4:	f2c0 1206 	movt	r2, #262	; 0x106
 10283f8:	9304      	str	r3, [sp, #16]
 10283fa:	920b      	str	r2, [sp, #44]	; 0x2c
 10283fc:	9302      	str	r3, [sp, #8]
 10283fe:	e519      	b.n	1027e34 <_vfiprintf_r+0x7a4>
 1028400:	9b02      	ldr	r3, [sp, #8]
 1028402:	2200      	movs	r2, #0
 1028404:	f8cd 9010 	str.w	r9, [sp, #16]
 1028408:	ae46      	add	r6, sp, #280	; 0x118
 102840a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 102840e:	9709      	str	r7, [sp, #36]	; 0x24
 1028410:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 1028414:	4691      	mov	r9, r2
 1028416:	f8cd a020 	str.w	sl, [sp, #32]
 102841a:	461f      	mov	r7, r3
 102841c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 1028420:	e008      	b.n	1028434 <_vfiprintf_r+0xda4>
 1028422:	f7f4 fd45 	bl	101ceb0 <__aeabi_uldivmod>
 1028426:	2d00      	cmp	r5, #0
 1028428:	bf08      	it	eq
 102842a:	2c0a      	cmpeq	r4, #10
 102842c:	d328      	bcc.n	1028480 <_vfiprintf_r+0xdf0>
 102842e:	4604      	mov	r4, r0
 1028430:	4656      	mov	r6, sl
 1028432:	460d      	mov	r5, r1
 1028434:	220a      	movs	r2, #10
 1028436:	2300      	movs	r3, #0
 1028438:	4620      	mov	r0, r4
 102843a:	4629      	mov	r1, r5
 102843c:	f7f4 fd38 	bl	101ceb0 <__aeabi_uldivmod>
 1028440:	f109 0901 	add.w	r9, r9, #1
 1028444:	4620      	mov	r0, r4
 1028446:	4629      	mov	r1, r5
 1028448:	f106 3aff 	add.w	sl, r6, #4294967295
 102844c:	2300      	movs	r3, #0
 102844e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 1028452:	220a      	movs	r2, #10
 1028454:	f806 cc01 	strb.w	ip, [r6, #-1]
 1028458:	2f00      	cmp	r7, #0
 102845a:	d0e2      	beq.n	1028422 <_vfiprintf_r+0xd92>
 102845c:	f898 6000 	ldrb.w	r6, [r8]
 1028460:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 1028464:	bf18      	it	ne
 1028466:	f04f 0c01 	movne.w	ip, #1
 102846a:	454e      	cmp	r6, r9
 102846c:	bf18      	it	ne
 102846e:	f04f 0c00 	movne.w	ip, #0
 1028472:	f1bc 0f00 	cmp.w	ip, #0
 1028476:	d0d4      	beq.n	1028422 <_vfiprintf_r+0xd92>
 1028478:	429d      	cmp	r5, r3
 102847a:	bf08      	it	eq
 102847c:	4294      	cmpeq	r4, r2
 102847e:	d27f      	bcs.n	1028580 <_vfiprintf_r+0xef0>
 1028480:	4652      	mov	r2, sl
 1028482:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 1028486:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 102848a:	f8dd 9010 	ldr.w	r9, [sp, #16]
 102848e:	f8dd a020 	ldr.w	sl, [sp, #32]
 1028492:	e9dd 7809 	ldrd	r7, r8, [sp, #36]	; 0x24
 1028496:	9e02      	ldr	r6, [sp, #8]
 1028498:	e52c      	b.n	1027ef4 <_vfiprintf_r+0x864>
 102849a:	05b0      	lsls	r0, r6, #22
 102849c:	bf45      	ittet	mi
 102849e:	9207      	strmi	r2, [sp, #28]
 10284a0:	b2e4      	uxtbmi	r4, r4
 10284a2:	9207      	strpl	r2, [sp, #28]
 10284a4:	4633      	movmi	r3, r6
 10284a6:	bf4e      	itee	mi
 10284a8:	2500      	movmi	r5, #0
 10284aa:	2500      	movpl	r5, #0
 10284ac:	4633      	movpl	r3, r6
 10284ae:	e500      	b.n	1027eb2 <_vfiprintf_r+0x822>
 10284b0:	05b0      	lsls	r0, r6, #22
 10284b2:	f04f 0500 	mov.w	r5, #0
 10284b6:	bf48      	it	mi
 10284b8:	b2e4      	uxtbmi	r4, r4
 10284ba:	2301      	movs	r3, #1
 10284bc:	f7ff ba2c 	b.w	1027918 <_vfiprintf_r+0x288>
 10284c0:	460b      	mov	r3, r1
 10284c2:	e5b4      	b.n	102802e <_vfiprintf_r+0x99e>
 10284c4:	2300      	movs	r3, #0
 10284c6:	aa18      	add	r2, sp, #96	; 0x60
 10284c8:	4619      	mov	r1, r3
 10284ca:	9200      	str	r2, [sp, #0]
 10284cc:	4658      	mov	r0, fp
 10284ce:	aa15      	add	r2, sp, #84	; 0x54
 10284d0:	f7fb f9ea 	bl	10238a8 <_wcsrtombs_r>
 10284d4:	1c43      	adds	r3, r0, #1
 10284d6:	9004      	str	r0, [sp, #16]
 10284d8:	d06a      	beq.n	10285b0 <_vfiprintf_r+0xf20>
 10284da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10284dc:	9315      	str	r3, [sp, #84]	; 0x54
 10284de:	e737      	b.n	1028350 <_vfiprintf_r+0xcc0>
 10284e0:	9b04      	ldr	r3, [sp, #16]
 10284e2:	9507      	str	r5, [sp, #28]
 10284e4:	9302      	str	r3, [sp, #8]
 10284e6:	469a      	mov	sl, r3
 10284e8:	9308      	str	r3, [sp, #32]
 10284ea:	f7ff ba45 	b.w	1027978 <_vfiprintf_r+0x2e8>
 10284ee:	a91f      	add	r1, sp, #124	; 0x7c
 10284f0:	2001      	movs	r0, #1
 10284f2:	4662      	mov	r2, ip
 10284f4:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10284f8:	f7ff ba9a 	b.w	1027a30 <_vfiprintf_r+0x3a0>
 10284fc:	2201      	movs	r2, #1
 10284fe:	f10d 014b 	add.w	r1, sp, #75	; 0x4b
 1028502:	4610      	mov	r0, r2
 1028504:	911d      	str	r1, [sp, #116]	; 0x74
 1028506:	921e      	str	r2, [sp, #120]	; 0x78
 1028508:	4694      	mov	ip, r2
 102850a:	a91f      	add	r1, sp, #124	; 0x7c
 102850c:	f7ff ba65 	b.w	10279da <_vfiprintf_r+0x34a>
 1028510:	9a07      	ldr	r2, [sp, #28]
 1028512:	9307      	str	r3, [sp, #28]
 1028514:	9b03      	ldr	r3, [sp, #12]
 1028516:	6812      	ldr	r2, [r2, #0]
 1028518:	8013      	strh	r3, [r2, #0]
 102851a:	f7ff b8f9 	b.w	1027710 <_vfiprintf_r+0x80>
 102851e:	681c      	ldr	r4, [r3, #0]
 1028520:	9207      	str	r2, [sp, #28]
 1028522:	9602      	str	r6, [sp, #8]
 1028524:	17e5      	asrs	r5, r4, #31
 1028526:	4622      	mov	r2, r4
 1028528:	462b      	mov	r3, r5
 102852a:	e492      	b.n	1027e52 <_vfiprintf_r+0x7c2>
 102852c:	4658      	mov	r0, fp
 102852e:	aa1a      	add	r2, sp, #104	; 0x68
 1028530:	9906      	ldr	r1, [sp, #24]
 1028532:	f7ff f869 	bl	1027608 <__sprint_r.part.0>
 1028536:	f7ff b9c6 	b.w	10278c6 <_vfiprintf_r+0x236>
 102853a:	2300      	movs	r3, #0
 102853c:	9308      	str	r3, [sp, #32]
 102853e:	ab2d      	add	r3, sp, #180	; 0xb4
 1028540:	930b      	str	r3, [sp, #44]	; 0x2c
 1028542:	e716      	b.n	1028372 <_vfiprintf_r+0xce2>
 1028544:	f8cd a008 	str.w	sl, [sp, #8]
 1028548:	f8cd a010 	str.w	sl, [sp, #16]
 102854c:	9507      	str	r5, [sp, #28]
 102854e:	f8dd a020 	ldr.w	sl, [sp, #32]
 1028552:	f7ff ba11 	b.w	1027978 <_vfiprintf_r+0x2e8>
 1028556:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1028558:	46a2      	mov	sl, r4
 102855a:	f7f7 fb51 	bl	101fc00 <strlen>
 102855e:	9507      	str	r5, [sp, #28]
 1028560:	9408      	str	r4, [sp, #32]
 1028562:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 1028566:	9004      	str	r0, [sp, #16]
 1028568:	9302      	str	r3, [sp, #8]
 102856a:	f7ff ba05 	b.w	1027978 <_vfiprintf_r+0x2e8>
 102856e:	468e      	mov	lr, r1
 1028570:	e5db      	b.n	102812a <_vfiprintf_r+0xa9a>
 1028572:	f249 6530 	movw	r5, #38448	; 0x9630
 1028576:	f100 0c01 	add.w	ip, r0, #1
 102857a:	f2c0 1506 	movt	r5, #262	; 0x106
 102857e:	e622      	b.n	10281c6 <_vfiprintf_r+0xb36>
 1028580:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 1028582:	990e      	ldr	r1, [sp, #56]	; 0x38
 1028584:	ebaa 0a02 	sub.w	sl, sl, r2
 1028588:	4650      	mov	r0, sl
 102858a:	f7f7 fc27 	bl	101fddc <strncpy>
 102858e:	f898 3001 	ldrb.w	r3, [r8, #1]
 1028592:	b10b      	cbz	r3, 1028598 <_vfiprintf_r+0xf08>
 1028594:	f108 0801 	add.w	r8, r8, #1
 1028598:	4620      	mov	r0, r4
 102859a:	4629      	mov	r1, r5
 102859c:	220a      	movs	r2, #10
 102859e:	2300      	movs	r3, #0
 10285a0:	f7f4 fc86 	bl	101ceb0 <__aeabi_uldivmod>
 10285a4:	f04f 0900 	mov.w	r9, #0
 10285a8:	e741      	b.n	102842e <_vfiprintf_r+0xd9e>
 10285aa:	460b      	mov	r3, r1
 10285ac:	4601      	mov	r1, r0
 10285ae:	e4e3      	b.n	1027f78 <_vfiprintf_r+0x8e8>
 10285b0:	9a06      	ldr	r2, [sp, #24]
 10285b2:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 10285b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10285ba:	8193      	strh	r3, [r2, #12]
 10285bc:	f7ff b986 	b.w	10278cc <_vfiprintf_r+0x23c>
 10285c0:	2302      	movs	r3, #2
 10285c2:	aa13      	add	r2, sp, #76	; 0x4c
 10285c4:	931e      	str	r3, [sp, #120]	; 0x78
 10285c6:	469c      	mov	ip, r3
 10285c8:	921d      	str	r2, [sp, #116]	; 0x74
 10285ca:	a91f      	add	r1, sp, #124	; 0x7c
 10285cc:	2001      	movs	r0, #1
 10285ce:	e56c      	b.n	10280aa <_vfiprintf_r+0xa1a>
 10285d0:	f04f 33ff 	mov.w	r3, #4294967295
 10285d4:	9303      	str	r3, [sp, #12]
 10285d6:	f7ff b97c 	b.w	10278d2 <_vfiprintf_r+0x242>
 10285da:	9a07      	ldr	r2, [sp, #28]
 10285dc:	787b      	ldrb	r3, [r7, #1]
 10285de:	460f      	mov	r7, r1
 10285e0:	f852 0b04 	ldr.w	r0, [r2], #4
 10285e4:	ea40 7ae0 	orr.w	sl, r0, r0, asr #31
 10285e8:	9207      	str	r2, [sp, #28]
 10285ea:	f7ff b8bf 	b.w	102776c <_vfiprintf_r+0xdc>
 10285ee:	9a06      	ldr	r2, [sp, #24]
 10285f0:	8993      	ldrh	r3, [r2, #12]
 10285f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10285f6:	8193      	strh	r3, [r2, #12]
 10285f8:	e531      	b.n	102805e <_vfiprintf_r+0x9ce>
 10285fa:	9602      	str	r6, [sp, #8]
 10285fc:	f7ff bb70 	b.w	1027ce0 <_vfiprintf_r+0x650>
 1028600:	9602      	str	r6, [sp, #8]
 1028602:	f7ff bba2 	b.w	1027d4a <_vfiprintf_r+0x6ba>
 1028606:	4633      	mov	r3, r6
 1028608:	f7ff bbcf 	b.w	1027daa <_vfiprintf_r+0x71a>

0102860c <vfiprintf>:
 102860c:	b410      	push	{r4}
 102860e:	f24e 0480 	movw	r4, #57472	; 0xe080
 1028612:	f2c0 1406 	movt	r4, #262	; 0x106
 1028616:	4613      	mov	r3, r2
 1028618:	460a      	mov	r2, r1
 102861a:	4601      	mov	r1, r0
 102861c:	6820      	ldr	r0, [r4, #0]
 102861e:	f85d 4b04 	ldr.w	r4, [sp], #4
 1028622:	f7ff b835 	b.w	1027690 <_vfiprintf_r>
 1028626:	bf00      	nop

01028628 <__sbprintf>:
 1028628:	b5f0      	push	{r4, r5, r6, r7, lr}
 102862a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 102862e:	6e4e      	ldr	r6, [r1, #100]	; 0x64
 1028630:	460c      	mov	r4, r1
 1028632:	898d      	ldrh	r5, [r1, #12]
 1028634:	2700      	movs	r7, #0
 1028636:	9706      	str	r7, [sp, #24]
 1028638:	4669      	mov	r1, sp
 102863a:	89e7      	ldrh	r7, [r4, #14]
 102863c:	f025 0502 	bic.w	r5, r5, #2
 1028640:	9619      	str	r6, [sp, #100]	; 0x64
 1028642:	f8ad 500c 	strh.w	r5, [sp, #12]
 1028646:	69e6      	ldr	r6, [r4, #28]
 1028648:	6a65      	ldr	r5, [r4, #36]	; 0x24
 102864a:	f8ad 700e 	strh.w	r7, [sp, #14]
 102864e:	9607      	str	r6, [sp, #28]
 1028650:	ae1a      	add	r6, sp, #104	; 0x68
 1028652:	9509      	str	r5, [sp, #36]	; 0x24
 1028654:	f44f 6580 	mov.w	r5, #1024	; 0x400
 1028658:	9600      	str	r6, [sp, #0]
 102865a:	9604      	str	r6, [sp, #16]
 102865c:	4606      	mov	r6, r0
 102865e:	9502      	str	r5, [sp, #8]
 1028660:	9505      	str	r5, [sp, #20]
 1028662:	f7ff f815 	bl	1027690 <_vfiprintf_r>
 1028666:	1e05      	subs	r5, r0, #0
 1028668:	db07      	blt.n	102867a <__sbprintf+0x52>
 102866a:	4630      	mov	r0, r6
 102866c:	4669      	mov	r1, sp
 102866e:	f7fc fafb 	bl	1024c68 <_fflush_r>
 1028672:	2800      	cmp	r0, #0
 1028674:	bf18      	it	ne
 1028676:	f04f 35ff 	movne.w	r5, #4294967295
 102867a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 102867e:	4628      	mov	r0, r5
 1028680:	065b      	lsls	r3, r3, #25
 1028682:	bf42      	ittt	mi
 1028684:	89a3      	ldrhmi	r3, [r4, #12]
 1028686:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 102868a:	81a3      	strhmi	r3, [r4, #12]
 102868c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 1028690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1028692:	bf00      	nop

01028694 <_wcsnrtombs_l>:
 1028694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1028698:	b08b      	sub	sp, #44	; 0x2c
 102869a:	e9dd 9414 	ldrd	r9, r4, [sp, #80]	; 0x50
 102869e:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 10286a2:	2c00      	cmp	r4, #0
 10286a4:	d058      	beq.n	1028758 <_wcsnrtombs_l+0xc4>
 10286a6:	6816      	ldr	r6, [r2, #0]
 10286a8:	2900      	cmp	r1, #0
 10286aa:	d05a      	beq.n	1028762 <_wcsnrtombs_l+0xce>
 10286ac:	f1b9 0f00 	cmp.w	r9, #0
 10286b0:	d064      	beq.n	102877c <_wcsnrtombs_l+0xe8>
 10286b2:	1e5d      	subs	r5, r3, #1
 10286b4:	2b00      	cmp	r3, #0
 10286b6:	d063      	beq.n	1028780 <_wcsnrtombs_l+0xec>
 10286b8:	9205      	str	r2, [sp, #20]
 10286ba:	3e04      	subs	r6, #4
 10286bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 10286c0:	f04f 0800 	mov.w	r8, #0
 10286c4:	9104      	str	r1, [sp, #16]
 10286c6:	46cb      	mov	fp, r9
 10286c8:	e00a      	b.n	10286e0 <_wcsnrtombs_l+0x4c>
 10286ca:	9b03      	ldr	r3, [sp, #12]
 10286cc:	bb13      	cbnz	r3, 1028714 <_wcsnrtombs_l+0x80>
 10286ce:	6833      	ldr	r3, [r6, #0]
 10286d0:	2b00      	cmp	r3, #0
 10286d2:	d035      	beq.n	1028740 <_wcsnrtombs_l+0xac>
 10286d4:	4559      	cmp	r1, fp
 10286d6:	d255      	bcs.n	1028784 <_wcsnrtombs_l+0xf0>
 10286d8:	3d01      	subs	r5, #1
 10286da:	4688      	mov	r8, r1
 10286dc:	1c6b      	adds	r3, r5, #1
 10286de:	d015      	beq.n	102870c <_wcsnrtombs_l+0x78>
 10286e0:	6827      	ldr	r7, [r4, #0]
 10286e2:	4623      	mov	r3, r4
 10286e4:	f856 2f04 	ldr.w	r2, [r6, #4]!
 10286e8:	a907      	add	r1, sp, #28
 10286ea:	9802      	ldr	r0, [sp, #8]
 10286ec:	9701      	str	r7, [sp, #4]
 10286ee:	f8da 70e0 	ldr.w	r7, [sl, #224]	; 0xe0
 10286f2:	f8d4 9004 	ldr.w	r9, [r4, #4]
 10286f6:	47b8      	blx	r7
 10286f8:	1c42      	adds	r2, r0, #1
 10286fa:	d035      	beq.n	1028768 <_wcsnrtombs_l+0xd4>
 10286fc:	eb00 0108 	add.w	r1, r0, r8
 1028700:	4559      	cmp	r1, fp
 1028702:	d9e2      	bls.n	10286ca <_wcsnrtombs_l+0x36>
 1028704:	f8dd b004 	ldr.w	fp, [sp, #4]
 1028708:	e9c4 b900 	strd	fp, r9, [r4]
 102870c:	4640      	mov	r0, r8
 102870e:	b00b      	add	sp, #44	; 0x2c
 1028710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1028714:	2800      	cmp	r0, #0
 1028716:	dd0c      	ble.n	1028732 <_wcsnrtombs_l+0x9e>
 1028718:	9b04      	ldr	r3, [sp, #16]
 102871a:	aa07      	add	r2, sp, #28
 102871c:	4418      	add	r0, r3
 102871e:	3b01      	subs	r3, #1
 1028720:	f100 3cff 	add.w	ip, r0, #4294967295
 1028724:	f812 7b01 	ldrb.w	r7, [r2], #1
 1028728:	f803 7f01 	strb.w	r7, [r3, #1]!
 102872c:	4563      	cmp	r3, ip
 102872e:	d1f9      	bne.n	1028724 <_wcsnrtombs_l+0x90>
 1028730:	9004      	str	r0, [sp, #16]
 1028732:	9a05      	ldr	r2, [sp, #20]
 1028734:	6813      	ldr	r3, [r2, #0]
 1028736:	3304      	adds	r3, #4
 1028738:	6013      	str	r3, [r2, #0]
 102873a:	6833      	ldr	r3, [r6, #0]
 102873c:	2b00      	cmp	r3, #0
 102873e:	d1c9      	bne.n	10286d4 <_wcsnrtombs_l+0x40>
 1028740:	9a03      	ldr	r2, [sp, #12]
 1028742:	b10a      	cbz	r2, 1028748 <_wcsnrtombs_l+0xb4>
 1028744:	9a05      	ldr	r2, [sp, #20]
 1028746:	6013      	str	r3, [r2, #0]
 1028748:	f101 38ff 	add.w	r8, r1, #4294967295
 102874c:	2300      	movs	r3, #0
 102874e:	6023      	str	r3, [r4, #0]
 1028750:	4640      	mov	r0, r8
 1028752:	b00b      	add	sp, #44	; 0x2c
 1028754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1028758:	f500 748e 	add.w	r4, r0, #284	; 0x11c
 102875c:	6816      	ldr	r6, [r2, #0]
 102875e:	2900      	cmp	r1, #0
 1028760:	d1a4      	bne.n	10286ac <_wcsnrtombs_l+0x18>
 1028762:	f04f 39ff 	mov.w	r9, #4294967295
 1028766:	e7a4      	b.n	10286b2 <_wcsnrtombs_l+0x1e>
 1028768:	9902      	ldr	r1, [sp, #8]
 102876a:	4680      	mov	r8, r0
 102876c:	228a      	movs	r2, #138	; 0x8a
 102876e:	2300      	movs	r3, #0
 1028770:	4640      	mov	r0, r8
 1028772:	600a      	str	r2, [r1, #0]
 1028774:	6023      	str	r3, [r4, #0]
 1028776:	b00b      	add	sp, #44	; 0x2c
 1028778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 102877c:	46c8      	mov	r8, r9
 102877e:	e7c5      	b.n	102870c <_wcsnrtombs_l+0x78>
 1028780:	4698      	mov	r8, r3
 1028782:	e7c3      	b.n	102870c <_wcsnrtombs_l+0x78>
 1028784:	4688      	mov	r8, r1
 1028786:	e7c1      	b.n	102870c <_wcsnrtombs_l+0x78>

01028788 <_wcsnrtombs_r>:
 1028788:	f24e 0080 	movw	r0, #57472	; 0xe080
 102878c:	f2c0 1006 	movt	r0, #262	; 0x106
 1028790:	b5f0      	push	{r4, r5, r6, r7, lr}
 1028792:	b085      	sub	sp, #20
 1028794:	6800      	ldr	r0, [r0, #0]
 1028796:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 102879a:	e9dd 760a 	ldrd	r7, r6, [sp, #40]	; 0x28
 102879e:	f2c0 1506 	movt	r5, #262	; 0x106
 10287a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 10287a4:	9700      	str	r7, [sp, #0]
 10287a6:	2c00      	cmp	r4, #0
 10287a8:	bf08      	it	eq
 10287aa:	462c      	moveq	r4, r5
 10287ac:	e9cd 6401 	strd	r6, r4, [sp, #4]
 10287b0:	f7ff ff70 	bl	1028694 <_wcsnrtombs_l>
 10287b4:	b005      	add	sp, #20
 10287b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

010287b8 <wcsnrtombs>:
 10287b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 10287ba:	f24e 0480 	movw	r4, #57472	; 0xe080
 10287be:	f2c0 1406 	movt	r4, #262	; 0x106
 10287c2:	b085      	sub	sp, #20
 10287c4:	f24e 45b0 	movw	r5, #58544	; 0xe4b0
 10287c8:	f2c0 1506 	movt	r5, #262	; 0x106
 10287cc:	6827      	ldr	r7, [r4, #0]
 10287ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 10287d0:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 10287d2:	9300      	str	r3, [sp, #0]
 10287d4:	4613      	mov	r3, r2
 10287d6:	2c00      	cmp	r4, #0
 10287d8:	bf08      	it	eq
 10287da:	462c      	moveq	r4, r5
 10287dc:	460a      	mov	r2, r1
 10287de:	9402      	str	r4, [sp, #8]
 10287e0:	4601      	mov	r1, r0
 10287e2:	9601      	str	r6, [sp, #4]
 10287e4:	4638      	mov	r0, r7
 10287e6:	f7ff ff55 	bl	1028694 <_wcsnrtombs_l>
 10287ea:	b005      	add	sp, #20
 10287ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 10287ee:	bf00      	nop

010287f0 <_write_r>:
 10287f0:	b570      	push	{r4, r5, r6, lr}
 10287f2:	460d      	mov	r5, r1
 10287f4:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 10287f8:	f2c0 140c 	movt	r4, #268	; 0x10c
 10287fc:	4611      	mov	r1, r2
 10287fe:	4606      	mov	r6, r0
 1028800:	461a      	mov	r2, r3
 1028802:	4628      	mov	r0, r5
 1028804:	2300      	movs	r3, #0
 1028806:	6023      	str	r3, [r4, #0]
 1028808:	f000 ea20 	blx	1028c4c <_write>
 102880c:	1c43      	adds	r3, r0, #1
 102880e:	d000      	beq.n	1028812 <_write_r+0x22>
 1028810:	bd70      	pop	{r4, r5, r6, pc}
 1028812:	6823      	ldr	r3, [r4, #0]
 1028814:	2b00      	cmp	r3, #0
 1028816:	d0fb      	beq.n	1028810 <_write_r+0x20>
 1028818:	6033      	str	r3, [r6, #0]
 102881a:	bd70      	pop	{r4, r5, r6, pc}

0102881c <_close_r>:
 102881c:	b538      	push	{r3, r4, r5, lr}
 102881e:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 1028822:	f2c0 140c 	movt	r4, #268	; 0x10c
 1028826:	4605      	mov	r5, r0
 1028828:	4608      	mov	r0, r1
 102882a:	2300      	movs	r3, #0
 102882c:	6023      	str	r3, [r4, #0]
 102882e:	f000 ea60 	blx	1028cf0 <_close>
 1028832:	1c43      	adds	r3, r0, #1
 1028834:	d000      	beq.n	1028838 <_close_r+0x1c>
 1028836:	bd38      	pop	{r3, r4, r5, pc}
 1028838:	6823      	ldr	r3, [r4, #0]
 102883a:	2b00      	cmp	r3, #0
 102883c:	d0fb      	beq.n	1028836 <_close_r+0x1a>
 102883e:	602b      	str	r3, [r5, #0]
 1028840:	bd38      	pop	{r3, r4, r5, pc}
 1028842:	bf00      	nop

01028844 <__env_lock>:
 1028844:	4770      	bx	lr
 1028846:	bf00      	nop

01028848 <__env_unlock>:
 1028848:	4770      	bx	lr
 102884a:	bf00      	nop

0102884c <_fclose_r>:
 102884c:	b570      	push	{r4, r5, r6, lr}
 102884e:	b139      	cbz	r1, 1028860 <_fclose_r+0x14>
 1028850:	4605      	mov	r5, r0
 1028852:	460c      	mov	r4, r1
 1028854:	b108      	cbz	r0, 102885a <_fclose_r+0xe>
 1028856:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1028858:	b383      	cbz	r3, 10288bc <_fclose_r+0x70>
 102885a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 102885e:	b913      	cbnz	r3, 1028866 <_fclose_r+0x1a>
 1028860:	2600      	movs	r6, #0
 1028862:	4630      	mov	r0, r6
 1028864:	bd70      	pop	{r4, r5, r6, pc}
 1028866:	4621      	mov	r1, r4
 1028868:	4628      	mov	r0, r5
 102886a:	f7fc f957 	bl	1024b1c <__sflush_r>
 102886e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 1028870:	4606      	mov	r6, r0
 1028872:	b133      	cbz	r3, 1028882 <_fclose_r+0x36>
 1028874:	69e1      	ldr	r1, [r4, #28]
 1028876:	4628      	mov	r0, r5
 1028878:	4798      	blx	r3
 102887a:	2800      	cmp	r0, #0
 102887c:	bfb8      	it	lt
 102887e:	f04f 36ff 	movlt.w	r6, #4294967295
 1028882:	89a3      	ldrh	r3, [r4, #12]
 1028884:	061b      	lsls	r3, r3, #24
 1028886:	d420      	bmi.n	10288ca <_fclose_r+0x7e>
 1028888:	6b21      	ldr	r1, [r4, #48]	; 0x30
 102888a:	b141      	cbz	r1, 102889e <_fclose_r+0x52>
 102888c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 1028890:	4299      	cmp	r1, r3
 1028892:	d002      	beq.n	102889a <_fclose_r+0x4e>
 1028894:	4628      	mov	r0, r5
 1028896:	f7fc fb99 	bl	1024fcc <_free_r>
 102889a:	2300      	movs	r3, #0
 102889c:	6323      	str	r3, [r4, #48]	; 0x30
 102889e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 10288a0:	b121      	cbz	r1, 10288ac <_fclose_r+0x60>
 10288a2:	4628      	mov	r0, r5
 10288a4:	f7fc fb92 	bl	1024fcc <_free_r>
 10288a8:	2300      	movs	r3, #0
 10288aa:	6463      	str	r3, [r4, #68]	; 0x44
 10288ac:	f7fc faf2 	bl	1024e94 <__sfp_lock_acquire>
 10288b0:	2300      	movs	r3, #0
 10288b2:	81a3      	strh	r3, [r4, #12]
 10288b4:	f7fc faf0 	bl	1024e98 <__sfp_lock_release>
 10288b8:	4630      	mov	r0, r6
 10288ba:	bd70      	pop	{r4, r5, r6, pc}
 10288bc:	f7fc fae6 	bl	1024e8c <__sinit>
 10288c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10288c4:	2b00      	cmp	r3, #0
 10288c6:	d0cb      	beq.n	1028860 <_fclose_r+0x14>
 10288c8:	e7cd      	b.n	1028866 <_fclose_r+0x1a>
 10288ca:	6921      	ldr	r1, [r4, #16]
 10288cc:	4628      	mov	r0, r5
 10288ce:	f7fc fb7d 	bl	1024fcc <_free_r>
 10288d2:	e7d9      	b.n	1028888 <_fclose_r+0x3c>

010288d4 <fclose>:
 10288d4:	f24e 0380 	movw	r3, #57472	; 0xe080
 10288d8:	f2c0 1306 	movt	r3, #262	; 0x106
 10288dc:	4601      	mov	r1, r0
 10288de:	6818      	ldr	r0, [r3, #0]
 10288e0:	f7ff bfb4 	b.w	102884c <_fclose_r>

010288e4 <__fputwc>:
 10288e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 10288e8:	b082      	sub	sp, #8
 10288ea:	4680      	mov	r8, r0
 10288ec:	4689      	mov	r9, r1
 10288ee:	4614      	mov	r4, r2
 10288f0:	f7f5 f924 	bl	101db3c <__locale_mb_cur_max>
 10288f4:	2801      	cmp	r0, #1
 10288f6:	d103      	bne.n	1028900 <__fputwc+0x1c>
 10288f8:	f109 33ff 	add.w	r3, r9, #4294967295
 10288fc:	2bfe      	cmp	r3, #254	; 0xfe
 10288fe:	d938      	bls.n	1028972 <__fputwc+0x8e>
 1028900:	466d      	mov	r5, sp
 1028902:	464a      	mov	r2, r9
 1028904:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 1028908:	4640      	mov	r0, r8
 102890a:	4629      	mov	r1, r5
 102890c:	f7fa ff76 	bl	10237fc <_wcrtomb_r>
 1028910:	1c42      	adds	r2, r0, #1
 1028912:	4606      	mov	r6, r0
 1028914:	d038      	beq.n	1028988 <__fputwc+0xa4>
 1028916:	b398      	cbz	r0, 1028980 <__fputwc+0x9c>
 1028918:	f89d c000 	ldrb.w	ip, [sp]
 102891c:	f1c5 0a01 	rsb	sl, r5, #1
 1028920:	e00a      	b.n	1028938 <__fputwc+0x54>
 1028922:	6823      	ldr	r3, [r4, #0]
 1028924:	1c5a      	adds	r2, r3, #1
 1028926:	6022      	str	r2, [r4, #0]
 1028928:	f883 c000 	strb.w	ip, [r3]
 102892c:	eb0a 0305 	add.w	r3, sl, r5
 1028930:	429e      	cmp	r6, r3
 1028932:	d925      	bls.n	1028980 <__fputwc+0x9c>
 1028934:	f815 cf01 	ldrb.w	ip, [r5, #1]!
 1028938:	68a3      	ldr	r3, [r4, #8]
 102893a:	f103 3eff 	add.w	lr, r3, #4294967295
 102893e:	f8c4 e008 	str.w	lr, [r4, #8]
 1028942:	f1be 0f00 	cmp.w	lr, #0
 1028946:	daec      	bge.n	1028922 <__fputwc+0x3e>
 1028948:	69a7      	ldr	r7, [r4, #24]
 102894a:	4661      	mov	r1, ip
 102894c:	4622      	mov	r2, r4
 102894e:	4640      	mov	r0, r8
 1028950:	45be      	cmp	lr, r7
 1028952:	bfb4      	ite	lt
 1028954:	2300      	movlt	r3, #0
 1028956:	2301      	movge	r3, #1
 1028958:	f1bc 0f0a 	cmp.w	ip, #10
 102895c:	bf08      	it	eq
 102895e:	2300      	moveq	r3, #0
 1028960:	2b00      	cmp	r3, #0
 1028962:	d1de      	bne.n	1028922 <__fputwc+0x3e>
 1028964:	f000 f8a2 	bl	1028aac <__swbuf_r>
 1028968:	1c43      	adds	r3, r0, #1
 102896a:	d1df      	bne.n	102892c <__fputwc+0x48>
 102896c:	b002      	add	sp, #8
 102896e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1028972:	fa5f fc89 	uxtb.w	ip, r9
 1028976:	4606      	mov	r6, r0
 1028978:	466d      	mov	r5, sp
 102897a:	f88d c000 	strb.w	ip, [sp]
 102897e:	e7cd      	b.n	102891c <__fputwc+0x38>
 1028980:	4648      	mov	r0, r9
 1028982:	b002      	add	sp, #8
 1028984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1028988:	89a3      	ldrh	r3, [r4, #12]
 102898a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 102898e:	81a3      	strh	r3, [r4, #12]
 1028990:	e7ec      	b.n	102896c <__fputwc+0x88>
 1028992:	bf00      	nop

01028994 <_fputwc_r>:
 1028994:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1028998:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 102899c:	d10b      	bne.n	10289b6 <_fputwc_r+0x22>
 102899e:	b410      	push	{r4}
 10289a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 10289a4:	6e54      	ldr	r4, [r2, #100]	; 0x64
 10289a6:	8193      	strh	r3, [r2, #12]
 10289a8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 10289ac:	6654      	str	r4, [r2, #100]	; 0x64
 10289ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 10289b2:	f7ff bf97 	b.w	10288e4 <__fputwc>
 10289b6:	f7ff bf95 	b.w	10288e4 <__fputwc>
 10289ba:	bf00      	nop

010289bc <fputwc>:
 10289bc:	f24e 0380 	movw	r3, #57472	; 0xe080
 10289c0:	f2c0 1306 	movt	r3, #262	; 0x106
 10289c4:	b570      	push	{r4, r5, r6, lr}
 10289c6:	4606      	mov	r6, r0
 10289c8:	681d      	ldr	r5, [r3, #0]
 10289ca:	460c      	mov	r4, r1
 10289cc:	b10d      	cbz	r5, 10289d2 <fputwc+0x16>
 10289ce:	6bab      	ldr	r3, [r5, #56]	; 0x38
 10289d0:	b18b      	cbz	r3, 10289f6 <fputwc+0x3a>
 10289d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10289d6:	049a      	lsls	r2, r3, #18
 10289d8:	d406      	bmi.n	10289e8 <fputwc+0x2c>
 10289da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 10289dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 10289e0:	81a3      	strh	r3, [r4, #12]
 10289e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 10289e6:	6662      	str	r2, [r4, #100]	; 0x64
 10289e8:	4622      	mov	r2, r4
 10289ea:	4631      	mov	r1, r6
 10289ec:	4628      	mov	r0, r5
 10289ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 10289f2:	f7ff bf77 	b.w	10288e4 <__fputwc>
 10289f6:	4628      	mov	r0, r5
 10289f8:	f7fc fa48 	bl	1024e8c <__sinit>
 10289fc:	e7e9      	b.n	10289d2 <fputwc+0x16>
 10289fe:	bf00      	nop

01028a00 <_fstat_r>:
 1028a00:	b538      	push	{r3, r4, r5, lr}
 1028a02:	460b      	mov	r3, r1
 1028a04:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 1028a08:	f2c0 140c 	movt	r4, #268	; 0x10c
 1028a0c:	4605      	mov	r5, r0
 1028a0e:	4611      	mov	r1, r2
 1028a10:	4618      	mov	r0, r3
 1028a12:	2300      	movs	r3, #0
 1028a14:	6023      	str	r3, [r4, #0]
 1028a16:	f000 e94c 	blx	1028cb0 <_fstat>
 1028a1a:	1c43      	adds	r3, r0, #1
 1028a1c:	d000      	beq.n	1028a20 <_fstat_r+0x20>
 1028a1e:	bd38      	pop	{r3, r4, r5, pc}
 1028a20:	6823      	ldr	r3, [r4, #0]
 1028a22:	2b00      	cmp	r3, #0
 1028a24:	d0fb      	beq.n	1028a1e <_fstat_r+0x1e>
 1028a26:	602b      	str	r3, [r5, #0]
 1028a28:	bd38      	pop	{r3, r4, r5, pc}
 1028a2a:	bf00      	nop

01028a2c <_isatty_r>:
 1028a2c:	b538      	push	{r3, r4, r5, lr}
 1028a2e:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 1028a32:	f2c0 140c 	movt	r4, #268	; 0x10c
 1028a36:	4605      	mov	r5, r0
 1028a38:	4608      	mov	r0, r1
 1028a3a:	2300      	movs	r3, #0
 1028a3c:	6023      	str	r3, [r4, #0]
 1028a3e:	f000 e94e 	blx	1028cdc <_isatty>
 1028a42:	1c43      	adds	r3, r0, #1
 1028a44:	d000      	beq.n	1028a48 <_isatty_r+0x1c>
 1028a46:	bd38      	pop	{r3, r4, r5, pc}
 1028a48:	6823      	ldr	r3, [r4, #0]
 1028a4a:	2b00      	cmp	r3, #0
 1028a4c:	d0fb      	beq.n	1028a46 <_isatty_r+0x1a>
 1028a4e:	602b      	str	r3, [r5, #0]
 1028a50:	bd38      	pop	{r3, r4, r5, pc}
 1028a52:	bf00      	nop

01028a54 <_lseek_r>:
 1028a54:	b570      	push	{r4, r5, r6, lr}
 1028a56:	460d      	mov	r5, r1
 1028a58:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 1028a5c:	f2c0 140c 	movt	r4, #268	; 0x10c
 1028a60:	4611      	mov	r1, r2
 1028a62:	4606      	mov	r6, r0
 1028a64:	461a      	mov	r2, r3
 1028a66:	4628      	mov	r0, r5
 1028a68:	2300      	movs	r3, #0
 1028a6a:	6023      	str	r3, [r4, #0]
 1028a6c:	f000 e8ac 	blx	1028bc8 <_lseek>
 1028a70:	1c43      	adds	r3, r0, #1
 1028a72:	d000      	beq.n	1028a76 <_lseek_r+0x22>
 1028a74:	bd70      	pop	{r4, r5, r6, pc}
 1028a76:	6823      	ldr	r3, [r4, #0]
 1028a78:	2b00      	cmp	r3, #0
 1028a7a:	d0fb      	beq.n	1028a74 <_lseek_r+0x20>
 1028a7c:	6033      	str	r3, [r6, #0]
 1028a7e:	bd70      	pop	{r4, r5, r6, pc}

01028a80 <_read_r>:
 1028a80:	b570      	push	{r4, r5, r6, lr}
 1028a82:	460d      	mov	r5, r1
 1028a84:	f641 74dc 	movw	r4, #8156	; 0x1fdc
 1028a88:	f2c0 140c 	movt	r4, #268	; 0x10c
 1028a8c:	4611      	mov	r1, r2
 1028a8e:	4606      	mov	r6, r0
 1028a90:	461a      	mov	r2, r3
 1028a92:	4628      	mov	r0, r5
 1028a94:	2300      	movs	r3, #0
 1028a96:	6023      	str	r3, [r4, #0]
 1028a98:	f000 e908 	blx	1028cac <_read>
 1028a9c:	1c43      	adds	r3, r0, #1
 1028a9e:	d000      	beq.n	1028aa2 <_read_r+0x22>
 1028aa0:	bd70      	pop	{r4, r5, r6, pc}
 1028aa2:	6823      	ldr	r3, [r4, #0]
 1028aa4:	2b00      	cmp	r3, #0
 1028aa6:	d0fb      	beq.n	1028aa0 <_read_r+0x20>
 1028aa8:	6033      	str	r3, [r6, #0]
 1028aaa:	bd70      	pop	{r4, r5, r6, pc}

01028aac <__swbuf_r>:
 1028aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1028aae:	460d      	mov	r5, r1
 1028ab0:	4614      	mov	r4, r2
 1028ab2:	4606      	mov	r6, r0
 1028ab4:	b110      	cbz	r0, 1028abc <__swbuf_r+0x10>
 1028ab6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1028ab8:	2b00      	cmp	r3, #0
 1028aba:	d03a      	beq.n	1028b32 <__swbuf_r+0x86>
 1028abc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1028ac0:	69a3      	ldr	r3, [r4, #24]
 1028ac2:	b291      	uxth	r1, r2
 1028ac4:	0708      	lsls	r0, r1, #28
 1028ac6:	60a3      	str	r3, [r4, #8]
 1028ac8:	d51e      	bpl.n	1028b08 <__swbuf_r+0x5c>
 1028aca:	6923      	ldr	r3, [r4, #16]
 1028acc:	b1e3      	cbz	r3, 1028b08 <__swbuf_r+0x5c>
 1028ace:	b2ed      	uxtb	r5, r5
 1028ad0:	0489      	lsls	r1, r1, #18
 1028ad2:	462f      	mov	r7, r5
 1028ad4:	d525      	bpl.n	1028b22 <__swbuf_r+0x76>
 1028ad6:	6822      	ldr	r2, [r4, #0]
 1028ad8:	6961      	ldr	r1, [r4, #20]
 1028ada:	1ad3      	subs	r3, r2, r3
 1028adc:	4299      	cmp	r1, r3
 1028ade:	bfc8      	it	gt
 1028ae0:	3301      	addgt	r3, #1
 1028ae2:	dd32      	ble.n	1028b4a <__swbuf_r+0x9e>
 1028ae4:	68a1      	ldr	r1, [r4, #8]
 1028ae6:	1c50      	adds	r0, r2, #1
 1028ae8:	6020      	str	r0, [r4, #0]
 1028aea:	3901      	subs	r1, #1
 1028aec:	60a1      	str	r1, [r4, #8]
 1028aee:	7015      	strb	r5, [r2, #0]
 1028af0:	6962      	ldr	r2, [r4, #20]
 1028af2:	429a      	cmp	r2, r3
 1028af4:	d020      	beq.n	1028b38 <__swbuf_r+0x8c>
 1028af6:	7b23      	ldrb	r3, [r4, #12]
 1028af8:	2d0a      	cmp	r5, #10
 1028afa:	bf14      	ite	ne
 1028afc:	2500      	movne	r5, #0
 1028afe:	f003 0501 	andeq.w	r5, r3, #1
 1028b02:	b9cd      	cbnz	r5, 1028b38 <__swbuf_r+0x8c>
 1028b04:	4638      	mov	r0, r7
 1028b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1028b08:	4621      	mov	r1, r4
 1028b0a:	4630      	mov	r0, r6
 1028b0c:	f7fb f800 	bl	1023b10 <__swsetup_r>
 1028b10:	b9c0      	cbnz	r0, 1028b44 <__swbuf_r+0x98>
 1028b12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1028b16:	b2ed      	uxtb	r5, r5
 1028b18:	6923      	ldr	r3, [r4, #16]
 1028b1a:	462f      	mov	r7, r5
 1028b1c:	b291      	uxth	r1, r2
 1028b1e:	0489      	lsls	r1, r1, #18
 1028b20:	d4d9      	bmi.n	1028ad6 <__swbuf_r+0x2a>
 1028b22:	6e61      	ldr	r1, [r4, #100]	; 0x64
 1028b24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 1028b28:	81a2      	strh	r2, [r4, #12]
 1028b2a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 1028b2e:	6661      	str	r1, [r4, #100]	; 0x64
 1028b30:	e7d1      	b.n	1028ad6 <__swbuf_r+0x2a>
 1028b32:	f7fc f9ab 	bl	1024e8c <__sinit>
 1028b36:	e7c1      	b.n	1028abc <__swbuf_r+0x10>
 1028b38:	4621      	mov	r1, r4
 1028b3a:	4630      	mov	r0, r6
 1028b3c:	f7fc f894 	bl	1024c68 <_fflush_r>
 1028b40:	2800      	cmp	r0, #0
 1028b42:	d0df      	beq.n	1028b04 <__swbuf_r+0x58>
 1028b44:	f04f 37ff 	mov.w	r7, #4294967295
 1028b48:	e7dc      	b.n	1028b04 <__swbuf_r+0x58>
 1028b4a:	4621      	mov	r1, r4
 1028b4c:	4630      	mov	r0, r6
 1028b4e:	f7fc f88b 	bl	1024c68 <_fflush_r>
 1028b52:	2800      	cmp	r0, #0
 1028b54:	d1f6      	bne.n	1028b44 <__swbuf_r+0x98>
 1028b56:	6822      	ldr	r2, [r4, #0]
 1028b58:	2301      	movs	r3, #1
 1028b5a:	e7c3      	b.n	1028ae4 <__swbuf_r+0x38>

01028b5c <__swbuf>:
 1028b5c:	f24e 0380 	movw	r3, #57472	; 0xe080
 1028b60:	f2c0 1306 	movt	r3, #262	; 0x106
 1028b64:	460a      	mov	r2, r1
 1028b66:	4601      	mov	r1, r0
 1028b68:	6818      	ldr	r0, [r3, #0]
 1028b6a:	f7ff bf9f 	b.w	1028aac <__swbuf_r>
 1028b6e:	bf00      	nop

01028b70 <_sbrk>:
  static u8 *heap = NULL;
  u8 *prev_heap;
  static u8 *HeapEndPtr = (u8 *)&_heap_end;
  caddr_t Status;

  if (heap == NULL) {
 1028b70:	e3042338 	movw	r2, #17208	; 0x4338
 1028b74:	e3402107 	movt	r2, #263	; 0x107
 1028b78:	e5923000 	ldr	r3, [r2]
 1028b7c:	e3530000 	cmp	r3, #0
    heap = (u8 *)&_heap_start;
 1028b80:	03011fe0 	movweq	r1, #8160	; 0x1fe0
 1028b84:	0340110c 	movteq	r1, #268	; 0x10c
 1028b88:	01a03001 	moveq	r3, r1
 1028b8c:	05821000 	streq	r1, [r2]
  }
  prev_heap = heap;

	if (((heap + incr) <= HeapEndPtr) && (prev_heap != NULL)) {
 1028b90:	e3011fe0 	movw	r1, #8160	; 0x1fe0
 1028b94:	e0830000 	add	r0, r3, r0
 1028b98:	e3401e8c 	movt	r1, #3724	; 0xe8c
 1028b9c:	e1500001 	cmp	r0, r1
  heap += incr;
	  Status = (caddr_t) ((void *)prev_heap);
	} else {
	  Status = (caddr_t) -1;
 1028ba0:	83e03000 	mvnhi	r3, #0
  heap += incr;
 1028ba4:	95820000 	strls	r0, [r2]
  }

  return Status;
}
 1028ba8:	e1a00003 	mov	r0, r3
 1028bac:	e12fff1e 	bx	lr

01028bb0 <lseek>:
#endif
/*
 * lseek --  Since a serial port is non-seekable, we return an error.
 */
__attribute__((weak)) off_t lseek(s32 fd, off_t offset, s32 whence)
{
 1028bb0:	e92d4010 	push	{r4, lr}
  (void)fd;
  (void)offset;
  (void)whence;
  errno = ESPIPE;
 1028bb4:	eb000041 	bl	1028cc0 <__errno>
 1028bb8:	e3a0301d 	mov	r3, #29
 1028bbc:	e5803000 	str	r3, [r0]
  return ((off_t)-1);
}
 1028bc0:	e3e00000 	mvn	r0, #0
 1028bc4:	e8bd8010 	pop	{r4, pc}

01028bc8 <_lseek>:
 1028bc8:	e92d4010 	push	{r4, lr}
 1028bcc:	eb00003b 	bl	1028cc0 <__errno>
 1028bd0:	e3a0301d 	mov	r3, #29
 1028bd4:	e5803000 	str	r3, [r0]
 1028bd8:	e3e00000 	mvn	r0, #0
 1028bdc:	e8bd8010 	pop	{r4, pc}

01028be0 <write>:
 *          open will only return an error.
 */
__attribute__((weak)) sint32
write (sint32 fd, char8* buf, sint32 nbytes)

{
 1028be0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
#ifdef STDOUT_BASEADDRESS
  s32 i;
  char8* LocalBuf = buf;

  (void)fd;
  for (i = 0; i < nbytes; i++) {
 1028be4:	e2526000 	subs	r6, r2, #0
 1028be8:	da000015 	ble	1028c44 <write+0x64>
 1028bec:	e1a04001 	mov	r4, r1
 1028bf0:	e3a03000 	mov	r3, #0
 1028bf4:	ea000003 	b	1028c08 <write+0x28>
	}
	if(LocalBuf != NULL) {
	    if (*LocalBuf == '\n') {
	      outbyte ('\r');
	    }
	    outbyte (*LocalBuf);
 1028bf8:	ebffc88b 	bl	101ae2c <outbyte>
  for (i = 0; i < nbytes; i++) {
 1028bfc:	e1560005 	cmp	r6, r5
 1028c00:	e1a03005 	mov	r3, r5
 1028c04:	da00000e 	ble	1028c44 <write+0x64>
	if(LocalBuf != NULL) {
 1028c08:	e3540000 	cmp	r4, #0
 1028c0c:	e2835001 	add	r5, r3, #1
 1028c10:	0a00000b 	beq	1028c44 <write+0x64>
	if(LocalBuf != NULL) {
 1028c14:	e0947003 	adds	r7, r4, r3
 1028c18:	0a000009 	beq	1028c44 <write+0x64>
	    if (*LocalBuf == '\n') {
 1028c1c:	e7d40003 	ldrb	r0, [r4, r3]
 1028c20:	e350000a 	cmp	r0, #10
 1028c24:	1afffff3 	bne	1028bf8 <write+0x18>
	      outbyte ('\r');
 1028c28:	e3a0000d 	mov	r0, #13
 1028c2c:	ebffc87e 	bl	101ae2c <outbyte>
 1028c30:	e5d70000 	ldrb	r0, [r7]
	    outbyte (*LocalBuf);
 1028c34:	ebffc87c 	bl	101ae2c <outbyte>
  for (i = 0; i < nbytes; i++) {
 1028c38:	e1560005 	cmp	r6, r5
 1028c3c:	e1a03005 	mov	r3, r5
 1028c40:	cafffff0 	bgt	1028c08 <write+0x28>
  (void)fd;
  (void)buf;
  (void)nbytes;
  return 0;
#endif
}
 1028c44:	e1a00006 	mov	r0, r6
 1028c48:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01028c4c <_write>:
 1028c4c:	eaffffe3 	b	1028be0 <write>

01028c50 <read>:
  s32 i;
  s32 numbytes = 0;
  char8* LocalBuf = buf;

  (void)fd;
  if(LocalBuf != NULL) {
 1028c50:	e3510000 	cmp	r1, #0
 1028c54:	0a000012 	beq	1028ca4 <read+0x54>
	for (i = 0; i < nbytes; i++) {
 1028c58:	e3520000 	cmp	r2, #0
 1028c5c:	da00000f 	ble	1028ca0 <read+0x50>
 1028c60:	e2422001 	sub	r2, r2, #1
{
 1028c64:	e92d4070 	push	{r4, r5, r6, lr}
 1028c68:	e2414001 	sub	r4, r1, #1
 1028c6c:	e0815002 	add	r5, r1, r2
 1028c70:	e2616002 	rsb	r6, r1, #2
 1028c74:	ea000001 	b	1028c80 <read+0x30>
	for (i = 0; i < nbytes; i++) {
 1028c78:	e1540005 	cmp	r4, r5
 1028c7c:	0a000005 	beq	1028c98 <read+0x48>
		numbytes++;
		*(LocalBuf + i) = inbyte();
 1028c80:	eb000017 	bl	1028ce4 <inbyte>
		if ((*(LocalBuf + i) == '\n' )|| (*(LocalBuf + i) == '\r')) {
 1028c84:	e350000d 	cmp	r0, #13
 1028c88:	1350000a 	cmpne	r0, #10
 1028c8c:	e0861004 	add	r1, r6, r4
		*(LocalBuf + i) = inbyte();
 1028c90:	e5e40001 	strb	r0, [r4, #1]!
		if ((*(LocalBuf + i) == '\n' )|| (*(LocalBuf + i) == '\r')) {
 1028c94:	1afffff7 	bne	1028c78 <read+0x28>
  (void)fd;
  (void)buf;
  (void)nbytes;
  return 0;
#endif
}
 1028c98:	e1a00001 	mov	r0, r1
 1028c9c:	e8bd8070 	pop	{r4, r5, r6, pc}
  s32 numbytes = 0;
 1028ca0:	e3a01000 	mov	r1, #0
}
 1028ca4:	e1a00001 	mov	r0, r1
 1028ca8:	e12fff1e 	bx	lr

01028cac <_read>:
 1028cac:	eaffffe7 	b	1028c50 <read>

01028cb0 <_fstat>:
 * fstat -- Since we have no file system, we just return an error.
 */
__attribute__((weak)) s32 _fstat(s32 fd, struct stat *buf)
{
  (void)fd;
  buf->st_mode = S_IFCHR; /* Always pretend to be a tty */
 1028cb0:	e3a03a02 	mov	r3, #8192	; 0x2000

  return (0);
}
 1028cb4:	e3a00000 	mov	r0, #0
  buf->st_mode = S_IFCHR; /* Always pretend to be a tty */
 1028cb8:	e5813004 	str	r3, [r1, #4]
}
 1028cbc:	e12fff1e 	bx	lr

01028cc0 <__errno>:
#endif

__attribute__((weak)) sint32 *
__errno (void)
{
  return &_REENT->_errno;
 1028cc0:	e30e3080 	movw	r3, #57472	; 0xe080
 1028cc4:	e3403106 	movt	r3, #262	; 0x106
}
 1028cc8:	e5930000 	ldr	r0, [r3]
 1028ccc:	e12fff1e 	bx	lr

01028cd0 <_exit>:
*/
__attribute__((weak)) void _exit (sint32 status)
{
  (void)status;
  while (1) {
	;
 1028cd0:	eafffffe 	b	1028cd0 <_exit>

01028cd4 <isatty>:
 */
__attribute__((weak)) sint32 isatty(sint32 fd)
{
  (void)fd;
  return (1);
}
 1028cd4:	e3a00001 	mov	r0, #1
 1028cd8:	e12fff1e 	bx	lr

01028cdc <_isatty>:
 1028cdc:	e3a00001 	mov	r0, #1
 1028ce0:	e12fff1e 	bx	lr

01028ce4 <inbyte>:
#ifdef __cplusplus
}
#endif 

char inbyte(void) {
	 return XUartPs_RecvByte(STDIN_BASEADDRESS);
 1028ce4:	e3a00a01 	mov	r0, #4096	; 0x1000
 1028ce8:	e34e0000 	movt	r0, #57344	; 0xe000
 1028cec:	eaffcc33 	b	101bdc0 <XUartPs_RecvByte>

01028cf0 <_close>:

__attribute__((weak)) s32 _close(s32 fd)
{
  (void)fd;
  return (0);
}
 1028cf0:	e3a00000 	mov	r0, #0
 1028cf4:	e12fff1e 	bx	lr

01028cf8 <main>:
#include "spi.h"
#include "mipi_csi.h"
#include "system_control.h"

int main()
{
 1028cf8:	e92d4010 	push	{r4, lr}
	int res, i = 0;

	Xil_DCacheDisable();
 1028cfc:	ebffc785 	bl	101ab18 <Xil_DCacheDisable>

	hal_init();
 1028d00:	ebff9df7 	bl	10104e4 <hal_init>
	dma_bd_init();
 1028d04:	ebff94f7 	bl	100e0e8 <dma_bd_init>
	acq_init();
 1028d08:	ebff8cdd 	bl	100c084 <acq_init>
	trig_init();
 1028d0c:	ebffb0c0 	bl	1015014 <trig_init>
	acq_ctrl_init();
 1028d10:	ebff864c 	bl	100a648 <acq_ctrl_init>
	spi_init();
 1028d14:	ebffa704 	bl	101292c <spi_init>
	mipi_csi_init();
 1028d18:	ebffa2b4 	bl	10117f0 <mipi_csi_init>
	sysctrl_init();
 1028d1c:	ebffad9d 	bl	1014398 <sysctrl_init>

	test_timing_many_mallocs(64, 1800, 1);
 1028d20:	e3a02001 	mov	r2, #1
 1028d24:	e3001708 	movw	r1, #1800	; 0x708
 1028d28:	e3a00040 	mov	r0, #64	; 0x40
 1028d2c:	ebffae5a 	bl	101469c <test_timing_many_mallocs>
	test_timing_many_mallocs(64, 1800, 1);
 1028d30:	e3a02001 	mov	r2, #1
 1028d34:	e3001708 	movw	r1, #1800	; 0x708
 1028d38:	e3a00040 	mov	r0, #64	; 0x40
 1028d3c:	ebffae56 	bl	101469c <test_timing_many_mallocs>
	test_timing_many_mallocs(64, 1800, 1);
 1028d40:	e3a02001 	mov	r2, #1
 1028d44:	e3001708 	movw	r1, #1800	; 0x708
 1028d48:	e3a00040 	mov	r0, #64	; 0x40
 1028d4c:	ebffae52 	bl	101469c <test_timing_many_mallocs>

	test_timing_dma_bd(10000);
 1028d50:	e3020710 	movw	r0, #10000	; 0x2710
 1028d54:	ebffaf04 	bl	101496c <test_timing_dma_bd>
	acq_hacks_init();
	acq_hacks_run();
#endif

	// Run system control main loop;  we never leave that function.
	sysctrl_main_loop();
 1028d58:	ebffae24 	bl	10145f0 <sysctrl_main_loop>

    cleanup_platform();
 1028d5c:	ebffa608 	bl	1012584 <cleanup_platform>
}
 1028d60:	e3a00000 	mov	r0, #0
 1028d64:	e8bd8010 	pop	{r4, pc}

01028d68 <__free_from_arm>:
 1028d68:	e51ff004 	ldr	pc, [pc, #-4]	; 1028d6c <__free_from_arm+0x4>
 1028d6c:	0101dcb1 	.word	0x0101dcb1

01028d70 <__memset_from_arm>:
 1028d70:	e51ff004 	ldr	pc, [pc, #-4]	; 1028d74 <__memset_from_arm+0x4>
 1028d74:	0101edb1 	.word	0x0101edb1

01028d78 <__qsort_from_arm>:
 1028d78:	e51ff004 	ldr	pc, [pc, #-4]	; 1028d7c <__qsort_from_arm+0x4>
 1028d7c:	0101efa1 	.word	0x0101efa1

01028d80 <__strcmp_from_arm>:
 1028d80:	e51ff004 	ldr	pc, [pc, #-4]	; 1028d84 <__strcmp_from_arm+0x4>
 1028d84:	0101f809 	.word	0x0101f809

Disassembly of section .init:

01028d88 <_init>:
 1028d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1028d8a:	bf00      	nop
 1028d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 1028d8e:	bc08      	pop	{r3}
 1028d90:	469e      	mov	lr, r3
 1028d92:	4770      	bx	lr

Disassembly of section .fini:

01028d94 <_fini>:
 1028d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1028d96:	bf00      	nop
 1028d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 1028d9a:	bc08      	pop	{r3}
 1028d9c:	469e      	mov	lr, r3
 1028d9e:	4770      	bx	lr
