// Seed: 2693472596
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9
);
  wire id_11;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input wand id_7,
    output tri id_8,
    output wor id_9,
    input supply1 id_10
    , id_15,
    input tri0 id_11,
    input tri1 id_12,
    output tri1 id_13
);
  module_0();
  uwire id_16;
  assign id_16 = id_1 - id_16;
endmodule
