Vivado Simulator 2018.3
Time resolution is 1 ps
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
