;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-120
	JMP -1, @-20
	ADD 270, 65
	ADD 270, 65
	SUB #12, @670
	SLT -7, <-20
	JMP 300, 90
	SLT -1, <-20
	SLT -1, <-20
	MOV @121, 103
	JMP <127, 106
	JMP -1, @-20
	SPL <-127, 100
	SUB @121, 106
	SUB 130, 9
	SUB 213, 0
	JMZ 0, <-2
	SUB @121, 106
	CMP -7, <-120
	JMZ -1, @-20
	JMZ -1, @-20
	JMZ -7, @-20
	SUB @121, 106
	SUB 213, 0
	SUB 12, @10
	CMP @-127, 100
	SUB @121, 106
	SUB 12, @10
	SUB @121, 106
	SUB -7, <-120
	SUB @-127, 100
	SUB 0, @12
	SUB -7, <-120
	SUB 213, 0
	SUB 0, @12
	SUB -7, <-120
	MOV -7, -20
	SUB -7, <-120
	DJN -1, @-20
	MOV #72, @-205
	DJN -1, @-20
	MOV #72, @-205
	SPL 0, <-2
	CMP -207, <-120
	SPL 0, <-2
