/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [10:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [32:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_32z;
  reg [10:0] celloutsig_0_34z;
  reg [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = in_data[15] ? celloutsig_0_3z[4] : celloutsig_0_0z[0];
  assign celloutsig_0_5z = ~(celloutsig_0_0z[0] & celloutsig_0_3z[3]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z & celloutsig_1_13z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & celloutsig_0_1z[7]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z[0] & celloutsig_0_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_12z & celloutsig_0_16z);
  assign celloutsig_1_0z = !(in_data[162] ? in_data[176] : in_data[181]);
  assign celloutsig_0_21z = !(celloutsig_0_0z[3] ? in_data[7] : celloutsig_0_20z);
  assign celloutsig_0_43z = celloutsig_0_8z[3] | ~(celloutsig_0_32z);
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_8z[2:0], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, _00_, celloutsig_1_0z, celloutsig_1_5z } & { in_data[178:177], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_13z = { _00_[3], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z } / { 1'h1, celloutsig_1_8z[7:6], celloutsig_1_2z };
  assign celloutsig_1_3z = in_data[107:98] == in_data[119:110];
  assign celloutsig_1_7z = { _00_[1:0], celloutsig_1_2z, celloutsig_1_0z } == { in_data[181:179], celloutsig_1_2z };
  assign celloutsig_0_18z = { in_data[44:30], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_13z } > { in_data[19:15], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_2z = { in_data[167:165], celloutsig_1_0z } <= _00_;
  assign celloutsig_1_10z = { in_data[176:168], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } && in_data[191:179];
  assign celloutsig_0_15z = { celloutsig_0_4z[11:5], celloutsig_0_5z, celloutsig_0_7z } && { in_data[72:66], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_20z = { _01_[7:5], celloutsig_0_8z } && { celloutsig_0_11z[2:0], celloutsig_0_8z };
  assign celloutsig_0_32z = { celloutsig_0_1z[8:7], celloutsig_0_29z } && { celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_9z = ! { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_11z = - { in_data[29:27], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_29z = - celloutsig_0_22z[5:3];
  assign celloutsig_1_4z = ^ in_data[147:141];
  assign celloutsig_1_5z = ^ { in_data[142:132], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_16z = ^ { celloutsig_0_4z[8:3], celloutsig_0_8z };
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_1z[6:5], celloutsig_0_0z, celloutsig_0_3z } >> { in_data[12:10], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[91:88] <<< in_data[71:68];
  assign celloutsig_0_42z = { celloutsig_0_3z[3:0], celloutsig_0_20z } <<< celloutsig_0_34z[10:6];
  assign celloutsig_1_18z = celloutsig_1_8z[6:4] <<< in_data[183:181];
  assign celloutsig_0_8z = { celloutsig_0_4z[8:6], celloutsig_0_5z } <<< celloutsig_0_0z;
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_11z[2] & celloutsig_0_7z) | in_data[78]);
  always_latch
    if (clkin_data[0]) celloutsig_0_34z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_34z = { in_data[73], celloutsig_0_22z[24:15] };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_1z[7:4], 1'h1 };
  assign { celloutsig_0_1z[7:6], celloutsig_0_1z[8], celloutsig_0_1z[5:4] } = { celloutsig_0_0z[3:1], celloutsig_0_0z[1:0] } ~^ { in_data[17:16], in_data[18], in_data[15:14] };
  assign { celloutsig_0_22z[32], celloutsig_0_22z[18], celloutsig_0_22z[31], celloutsig_0_22z[17], celloutsig_0_22z[19], celloutsig_0_22z[30], celloutsig_0_22z[16:15], celloutsig_0_22z[29], celloutsig_0_22z[24], celloutsig_0_22z[1:0], celloutsig_0_22z[6:2], celloutsig_0_22z[23:20] } = { celloutsig_0_1z[7], celloutsig_0_1z[7:6], celloutsig_0_1z[6], celloutsig_0_1z[8], celloutsig_0_1z[5], celloutsig_0_1z[5:4], celloutsig_0_1z[4], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z } & { in_data[80], in_data[66], in_data[79], in_data[65], in_data[67], in_data[78], in_data[64], celloutsig_0_1z[8], in_data[77], in_data[72], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_6z, in_data[71:68] };
  assign celloutsig_0_1z[3:0] = 4'hf;
  assign { celloutsig_0_22z[28:25], celloutsig_0_22z[14:7] } = { in_data[76:73], celloutsig_0_1z[7:4], celloutsig_0_8z };
  assign { out_data[130:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
