0.7
2020.1
May 27 2020
20:09:33
C:/Users/hhw/fpga/Digital_clock/Digital_clock.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sim_1/new/tb_div_n32p.v,1669737076,verilog,,,,tb_div_n32p,,,,,,,,
C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sources_1/new/div_n32p.v,1669737271,verilog,,C:/Users/hhw/fpga/Digital_clock/Digital_clock.srcs/sim_1/new/tb_div_n32p.v,,div_n32p,,,,,,,,
