// Seed: 1798858771
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_4;
  assign id_4 = -id_3 - 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wor id_11
);
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_13, id_13
  );
endmodule
