Analysis & Synthesis report for stx_4_1ch
Wed May 29 21:17:54 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status
 11. State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status
 12. State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status
 13. State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state
 14. State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component
 22. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component
 23. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration
 24. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
 25. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
 26. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
 27. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
 28. Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio
 29. Source assignments for sld_signaltap:RX
 30. Source assignments for sld_signaltap:TX
 31. Source assignments for sld_signaltap:init
 32. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR
 33. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component
 34. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration
 35. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr
 36. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr
 37. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr
 38. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter
 39. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode
 40. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic
 41. Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:RX
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:TX
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:init
 45. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component"
 46. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_1"
 47. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"
 48. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_1"
 49. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0"
 50. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic"
 51. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic"
 52. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig"
 53. Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR"
 54. Signal Tap Logic Analyzer Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "TX"
 58. Connections to In-System Debugging Instance "RX"
 59. Connections to In-System Debugging Instance "init"
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed May 29 21:17:54 2019           ;
; Quartus Prime Version             ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                     ; stx_4_1ch                                       ;
; Top-level Entity Name             ; XCVR_TOP                                        ;
; Family                            ; Arria II GX                                     ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 1,675                                           ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 2,801                                           ;
; Total registers                   ; 2801                                            ;
; Total pins                        ; 68                                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 87,040                                          ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 1                                               ;
; Total GXB Receiver Channel PMA    ; 1                                               ;
; Total GXB Transmitter Channel PCS ; 1                                               ;
; Total GXB Transmitter Channel PMA ; 1                                               ;
; Total PLLs                        ; 0                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP2AGX95EF29I3     ;                    ;
; Top-level entity name                                                           ; XCVR_top           ; stx_4_1ch          ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                  ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/openscr8B10B/encoder_16b20b.vhd                                                                                           ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd                                   ;             ;
; ../src/openscr8B10B/encode_v.v                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v                                           ;             ;
; ../src/openscr8B10B/decoder_16b20b.vhd                                                                                           ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd                                   ;             ;
; ../src/openscr8B10B/decode_v.v                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v                                           ;             ;
; ../src/traffic.vhd                                                                                                               ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd                                                       ;             ;
; ../src/reset_logic.vhd                                                                                                           ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd                                                   ;             ;
; ../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd                                                          ; yes             ; User Wizard-Generated File                   ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd  ;             ;
; ../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd                                                                            ; yes             ; User Wizard-Generated File                   ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd                    ;             ;
; ../src/XCVR_top.vhd                                                                                                              ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd                                                      ;             ;
; ../src/XCVR_8B10B_interconnect.vhd                                                                                               ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd                                       ;             ;
; ../src/frame_gen.vhd                                                                                                             ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd                                                     ;             ;
; ../src/frame_check.vhd                                                                                                           ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd                                                   ;             ;
; ../src/DataStruct_param_def_header.vhd                                                                                           ; yes             ; User VHDL File                               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd                                   ;             ;
; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v                                      ; clk_buffer  ;
; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v              ; clk_buffer  ;
; alt_cal.v                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v                                                                                 ;             ;
; lpm_mux.tdf                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                               ;             ;
; aglobal181.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;             ;
; muxlut.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                ;             ;
; bypassff.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                              ;             ;
; altshift.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altshift.inc                                                                              ;             ;
; db/mux_snc.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf                                                     ;             ;
; lpm_compare.tdf                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                           ;             ;
; comptree.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/comptree.inc                                                                              ;             ;
; db/cmpr_19i.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_19i.tdf                                                    ;             ;
; db/cmpr_dci.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_dci.tdf                                                    ;             ;
; db/cmpr_nuh.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_nuh.tdf                                                    ;             ;
; lpm_counter.tdf                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                           ;             ;
; lpm_constant.inc                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                          ;             ;
; lpm_decode.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; lpm_add_sub.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;             ;
; cmpconst.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                              ;             ;
; lpm_compare.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                           ;             ;
; lpm_counter.inc                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                           ;             ;
; dffeea.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                ;             ;
; alt_counter_stratix.inc                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                   ;             ;
; db/cntr_u4o.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_u4o.tdf                                                    ;             ;
; lpm_decode.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                            ;             ;
; declut.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/declut.inc                                                                                ;             ;
; db/decode_8kg.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_8kg.tdf                                                  ;             ;
; sld_signaltap.vhd                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                         ;             ;
; sld_signaltap_impl.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                    ;             ;
; sld_ela_control.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                       ;             ;
; lpm_shiftreg.tdf                                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                          ;             ;
; sld_mbpmg.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                              ;             ;
; sld_buffer_manager.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                    ;             ;
; altsyncram.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; a_rdenreg.inc                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_5l84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_5l84.tdf                                             ;             ;
; altdpram.tdf                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                              ;             ;
; memmodes.inc                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                            ;             ;
; a_hdffe.inc                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                               ;             ;
; alt_le_rden_reg.inc                                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                       ;             ;
; altsyncram.inc                                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                            ;             ;
; db/mux_8pc.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_8pc.tdf                                                     ;             ;
; db/decode_srf.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_srf.tdf                                                  ;             ;
; db/cntr_5di.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_5di.tdf                                                    ;             ;
; db/cmpr_bdc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_bdc.tdf                                                    ;             ;
; db/cntr_n5j.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_n5j.tdf                                                    ;             ;
; db/cntr_rci.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_rci.tdf                                                    ;             ;
; db/cmpr_adc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_adc.tdf                                                    ;             ;
; db/cntr_hvi.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_hvi.tdf                                                    ;             ;
; db/cmpr_6dc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_6dc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; db/altsyncram_lk84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_lk84.tdf                                             ;             ;
; db/cntr_sci.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_sci.tdf                                                    ;             ;
; db/altsyncram_vh84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vh84.tdf                                             ;             ;
; db/cntr_ebi.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_ebi.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/sldde52b15d/alt_sld_fab.v                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/clk_buffer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/clk_buffer.v                                                     ; clk_buffer  ;
; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v                ; yes             ; Auto-Found Verilog HDL File                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v                             ; clk_buffer  ;
; db/altsyncram_vn84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vn84.tdf                                             ;             ;
; db/cntr_jei.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_jei.tdf                                                    ;             ;
; db/cmpr_ddc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_ddc.tdf                                                    ;             ;
; db/altsyncram_7o84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_7o84.tdf                                             ;             ;
; db/cntr_nei.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_nei.tdf                                                    ;             ;
; db/altsyncram_hn84.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_hn84.tdf                                             ;             ;
; db/cntr_bei.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_bei.tdf                                                    ;             ;
; db/cmpr_cdc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_cdc.tdf                                                    ;             ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+-----------------------------------------------+--------------------------+
; Resource                                      ; Usage                    ;
+-----------------------------------------------+--------------------------+
; Estimated ALUTs Used                          ; 1675                     ;
;     -- Combinational ALUTs                    ; 1675                     ;
;     -- Memory ALUTs                           ; 0                        ;
;     -- LUT_REGs                               ; 0                        ;
; Dedicated logic registers                     ; 2801                     ;
;                                               ;                          ;
; Estimated ALUTs Unavailable                   ; 18                       ;
;     -- Due to unpartnered combinational logic ; 18                       ;
;     -- Due to Memory ALUTs                    ; 0                        ;
;                                               ;                          ;
; Total combinational functions                 ; 1675                     ;
; Combinational ALUT usage by number of inputs  ;                          ;
;     -- 7 input functions                      ; 18                       ;
;     -- 6 input functions                      ; 376                      ;
;     -- 5 input functions                      ; 340                      ;
;     -- 4 input functions                      ; 176                      ;
;     -- <=3 input functions                    ; 765                      ;
;                                               ;                          ;
; Combinational ALUTs by mode                   ;                          ;
;     -- normal mode                            ; 1228                     ;
;     -- extended LUT mode                      ; 18                       ;
;     -- arithmetic mode                        ; 429                      ;
;     -- shared arithmetic mode                 ; 0                        ;
;                                               ;                          ;
; Estimated ALUT/register pairs used            ; 3282                     ;
;                                               ;                          ;
; Total registers                               ; 2801                     ;
;     -- Dedicated logic registers              ; 2801                     ;
;     -- I/O registers                          ; 0                        ;
;     -- LUT_REGs                               ; 0                        ;
;                                               ;                          ;
;                                               ;                          ;
; I/O pins                                      ; 68                       ;
; Total MLAB memory bits                        ; 0                        ;
; Total block memory bits                       ; 87040                    ;
;                                               ;                          ;
; DSP block 18-bit elements                     ; 0                        ;
;                                               ;                          ;
; Total PLLs                                    ; 2                        ;
;     -- GXB PLLs                               ; 2                        ;
;                                               ;                          ;
; Maximum fan-out node                          ; altera_internal_jtag~TDO ;
; Maximum fan-out                               ; 1203                     ;
; Total fan-out                                 ; 18107                    ;
; Average fan-out                               ; 3.84                     ;
+-----------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |XCVR_TOP                                                                                                                               ; 1675 (2)            ; 2801 (0)                  ; 87040             ; 0            ; 0       ; 0         ; 0         ; 0         ; 68   ; 0            ; |XCVR_TOP                                                                                                                                                                                                                                                                                                                                            ; XCVR_TOP                                    ; work         ;
;    |XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|                                                                ; 752 (0)             ; 646 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen                                                                                                                                                                                                                                                                        ; XCVR_8B10B_interconnect                     ; work         ;
;       |FRAME_CHECK:\Data_check_loop:0:judg_if_data_is_internal:Data_check|                                                              ; 17 (17)             ; 16 (16)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:0:judg_if_data_is_internal:Data_check                                                                                                                                                                                                     ; FRAME_CHECK                                 ; work         ;
;       |FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen|                                                                    ; 21 (21)             ; 16 (16)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen                                                                                                                                                                                                           ; FRAME_GEN                                   ; work         ;
;       |XCVR_3125_4ch:XCVR|                                                                                                              ; 1 (0)               ; 3 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR                                                                                                                                                                                                                                                     ; XCVR_3125_4ch                               ; work         ;
;          |XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component|                                                                        ; 1 (1)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component                                                                                                                                                                                               ; XCVR_3125_4ch_alt4gxb                       ; work         ;
;       |XCVR_Reconfig_3125_4ch:XCVR_reconfig|                                                                                            ; 490 (0)             ; 338 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig                                                                                                                                                                                                                                   ; XCVR_Reconfig_3125_4ch                      ; work         ;
;          |XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|                            ; 490 (23)            ; 338 (12)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component                                                                                                                                 ; XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm ; work         ;
;             |XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|                                                                                ; 33 (25)             ; 108 (102)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio                                                                                      ; XCVR_Reconfig_3125_4ch_alt_dprio_kuj        ; work         ;
;                |lpm_compare:pre_amble_cmpr|                                                                                             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr                                                           ; lpm_compare                                 ; work         ;
;                   |cmpr_19i:auto_generated|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr|cmpr_19i:auto_generated                                   ; cmpr_19i                                    ; work         ;
;                |lpm_counter:state_mc_counter|                                                                                           ; 6 (0)               ; 6 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter                                                         ; lpm_counter                                 ; work         ;
;                   |cntr_u4o:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter|cntr_u4o:auto_generated                                 ; cntr_u4o                                    ; work         ;
;             |alt_cal:calibration|                                                                                                       ; 434 (426)           ; 218 (206)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration                                                                                                             ; alt_cal                                     ; work         ;
;                |alt_cal_edge_detect:pd0_det|                                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det                                                                                 ; alt_cal_edge_detect                         ; work         ;
;                |alt_cal_edge_detect:pd180_det|                                                                                          ; 1 (1)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det                                                                               ; alt_cal_edge_detect                         ; work         ;
;                |alt_cal_edge_detect:pd270_det|                                                                                          ; 1 (1)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det                                                                               ; alt_cal_edge_detect                         ; work         ;
;                |alt_cal_edge_detect:pd90_det|                                                                                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det                                                                                ; alt_cal_edge_detect                         ; work         ;
;                |lpm_mux:alt_cal_mux_gen.testbus_mux|                                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux                                                                         ; lpm_mux                                     ; work         ;
;                   |mux_snc:auto_generated|                                                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_snc:auto_generated                                                  ; mux_snc                                     ; work         ;
;       |clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG                                                                                                                                                                                       ; clk_buffer                                  ; clk_buffer   ;
;          |clk_buffer_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0                                                                                                                                                  ; clk_buffer_altclkctrl_0                     ; clk_buffer   ;
;             |clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component                                                                                ; clk_buffer_altclkctrl_0_sub                 ; clk_buffer   ;
;       |clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG                                                                                                                                                                                       ; clk_buffer                                  ; clk_buffer   ;
;          |clk_buffer_altclkctrl_0:altclkctrl_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0                                                                                                                                                  ; clk_buffer_altclkctrl_0                     ; clk_buffer   ;
;             |clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component                                                                                ; clk_buffer_altclkctrl_0_sub                 ; clk_buffer   ;
;       |decoder_16b20b:\generate_16B20B_dec_loop:0:dec|                                                                                  ; 28 (0)              ; 38 (38)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec                                                                                                                                                                                                                         ; decoder_16b20b                              ; work         ;
;          |decode_v:decoder_0|                                                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0                                                                                                                                                                                                      ; decode_v                                    ; work         ;
;          |decode_v:decoder_1|                                                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_1                                                                                                                                                                                                      ; decode_v                                    ; work         ;
;       |encoder_16b20b:\generate_16B20B_enc_loop:0:enc|                                                                                  ; 28 (0)              ; 37 (37)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc                                                                                                                                                                                                                         ; encoder_16b20b                              ; work         ;
;          |encode_v:encoder_0|                                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0                                                                                                                                                                                                      ; encode_v                                    ; work         ;
;          |encode_v:encoder_1|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_1                                                                                                                                                                                                      ; encode_v                                    ; work         ;
;       |reset_logic:rst_logic|                                                                                                           ; 74 (74)             ; 62 (62)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic                                                                                                                                                                                                                                                  ; reset_logic                                 ; work         ;
;       |traffic:\generate_traffic_loop:0:traffic|                                                                                        ; 93 (93)             ; 136 (136)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic                                                                                                                                                                                                                               ; traffic                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 146 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 146 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 146 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 146 (7)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 139 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (86)            ; 139 (110)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                              ; altera_sld   ;
;    |sld_signaltap:RX|                                                                                                                   ; 287 (2)             ; 895 (94)                  ; 48128             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 285 (0)             ; 801 (0)                   ; 48128             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 285 (67)            ; 801 (268)                 ; 48128             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                              ; sld_signaltap_implb                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                               ; altdpram                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                           ; lpm_decode                                  ; work         ;
;                   |decode_srf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_srf:auto_generated                                                                                                                                 ; decode_srf                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 48128             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                              ; altsyncram                                  ; work         ;
;                |altsyncram_5l84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 48128             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5l84:auto_generated                                                                                                                                                               ; altsyncram_5l84                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                               ; lpm_shiftreg                                ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                 ; lpm_shiftreg                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                      ; serial_crc_16                               ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                   ; sld_buffer_manager                          ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 59 (1)              ; 251 (1)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                  ; sld_ela_control                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                          ; lpm_shiftreg                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 47 (0)              ; 235 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                           ; sld_ela_basic_multi_level_trigger           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 141 (141)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                ; lpm_shiftreg                                ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 47 (0)              ; 94 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                            ; sld_mbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                      ; sld_sbpmg                                   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                    ; sld_ela_trigger_flow_mgr                    ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                            ; lpm_shiftreg                                ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 111 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                             ; sld_offload_buffer_mgr                      ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                   ; lpm_counter                                 ; work         ;
;                   |cntr_5di:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5di:auto_generated                                                                           ; cntr_5di                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                            ; lpm_counter                                 ; work         ;
;                   |cntr_n5j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_n5j:auto_generated                                                                                                    ; cntr_n5j                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                  ; lpm_counter                                 ; work         ;
;                   |cntr_rci:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rci:auto_generated                                                                                          ; cntr_rci                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                     ; lpm_counter                                 ; work         ;
;                   |cntr_hvi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_hvi:auto_generated                                                                                             ; cntr_hvi                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                            ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 47 (47)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                             ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                          ; lpm_shiftreg                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                        ; sld_rom_sr                                  ; work         ;
;    |sld_signaltap:TX|                                                                                                                   ; 265 (2)             ; 690 (60)                  ; 30720             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 263 (0)             ; 630 (0)                   ; 30720             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 263 (67)            ; 630 (200)                 ; 30720             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                              ; sld_signaltap_implb                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                               ; altdpram                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                           ; lpm_decode                                  ; work         ;
;                   |decode_srf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_srf:auto_generated                                                                                                                                 ; decode_srf                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 30720             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                              ; altsyncram                                  ; work         ;
;                |altsyncram_lk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 30720             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lk84:auto_generated                                                                                                                                                               ; altsyncram_lk84                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                               ; lpm_shiftreg                                ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                 ; lpm_shiftreg                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                      ; serial_crc_16                               ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                   ; sld_buffer_manager                          ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 38 (1)              ; 166 (1)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                  ; sld_ela_control                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                          ; lpm_shiftreg                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 150 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                           ; sld_ela_basic_multi_level_trigger           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 90 (90)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                ; lpm_shiftreg                                ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 60 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                            ; sld_mbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                     ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                      ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                      ; sld_sbpmg                                   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                    ; sld_ela_trigger_flow_mgr                    ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                            ; lpm_shiftreg                                ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (11)             ; 93 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                             ; sld_offload_buffer_mgr                      ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                   ; lpm_counter                                 ; work         ;
;                   |cntr_sci:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sci:auto_generated                                                                           ; cntr_sci                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                            ; lpm_counter                                 ; work         ;
;                   |cntr_n5j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_n5j:auto_generated                                                                                                    ; cntr_n5j                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                  ; lpm_counter                                 ; work         ;
;                   |cntr_rci:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rci:auto_generated                                                                                          ; cntr_rci                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                     ; lpm_counter                                 ; work         ;
;                   |cntr_hvi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_hvi:auto_generated                                                                                             ; cntr_hvi                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                            ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 30 (30)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                             ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                          ; lpm_shiftreg                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                        ; sld_rom_sr                                  ; work         ;
;    |sld_signaltap:init|                                                                                                                 ; 240 (2)             ; 424 (16)                  ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 238 (0)             ; 408 (0)                   ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 238 (67)            ; 408 (112)                 ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                                  ; work         ;
;                   |decode_srf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_srf:auto_generated                                                                                                                               ; decode_srf                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                                  ; work         ;
;                |altsyncram_vh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vh84:auto_generated                                                                                                                                                             ; altsyncram_vh84                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                                ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                               ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                          ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 12 (1)              ; 56 (1)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 8 (0)               ; 40 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                                ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 8 (0)               ; 16 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                                   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr                    ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                                ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (9)              ; 69 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr                      ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                                 ; work         ;
;                   |cntr_ebi:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ebi:auto_generated                                                                         ; cntr_ebi                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                                 ; work         ;
;                   |cntr_n5j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_n5j:auto_generated                                                                                                  ; cntr_n5j                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                                 ; work         ;
;                   |cntr_rci:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rci:auto_generated                                                                                        ; cntr_rci                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                                 ; work         ;
;                   |cntr_hvi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_hvi:auto_generated                                                                                           ; cntr_hvi                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                                ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |XCVR_TOP|sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5l84:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1024         ; 47           ; 1024         ; 47           ; 48128 ; None ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lk84:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1024         ; 30           ; 1024         ; 30           ; 30720 ; None ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                                                                                           ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; N/A    ; altclkctrl     ; 18.1    ; N/A          ; N/A          ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG                                                                                                                ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/clk_buffer/clk_buffer.qsys ;
; N/A    ; altclkctrl     ; 18.1    ; N/A          ; N/A          ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG                                                                                                                ; /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/clk_buffer/clk_buffer.qsys ;
; Altera ; ALTGX          ; 18.1    ; N/A          ; N/A          ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR                                                                                                                                                                              ; ../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd                                                     ;
; Altera ; ALTGX_RECONFIG ; 18.1    ; N/A          ; N/A          ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig                                                                                                                                                            ; ../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd                                   ;
; Altera ; Signal Tap     ; N/A     ; N/A          ; Licensed     ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                           ;
; Altera ; Signal Tap     ; N/A     ; N/A          ; Licensed     ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                           ;
; Altera ; Signal Tap     ; N/A     ; N/A          ; Licensed     ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                           ;
; Altera ; Signal Tap     ; N/A     ; N/A          ; Licensed     ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                           ;
; Altera ; Signal Tap     ; N/A     ; N/A          ; Licensed     ; |XCVR_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                           ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status                                                     ;
+-----------------------------------+-----------------------------------+----------------------------+----------------------------+----------------------------+-------------------------+
; Name                              ; lane_up_status.now_xcvr_init_done ; lane_up_status.pre_lane_up ; lane_up_status.comma_align ; lane_up_status.wait_locked ; lane_up_status.power_on ;
+-----------------------------------+-----------------------------------+----------------------------+----------------------------+----------------------------+-------------------------+
; lane_up_status.power_on           ; 0                                 ; 0                          ; 0                          ; 0                          ; 0                       ;
; lane_up_status.wait_locked        ; 0                                 ; 0                          ; 0                          ; 1                          ; 1                       ;
; lane_up_status.comma_align        ; 0                                 ; 0                          ; 1                          ; 0                          ; 1                       ;
; lane_up_status.pre_lane_up        ; 0                                 ; 1                          ; 0                          ; 0                          ; 1                       ;
; lane_up_status.now_xcvr_init_done ; 1                                 ; 0                          ; 0                          ; 0                          ; 1                       ;
+-----------------------------------+-----------------------------------+----------------------------+----------------------------+----------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status                                   ;
+----------------------------+----------------------------+----------------------+--------------------------+---------------------------+---------------------------+----------------+
; Name                       ; rx_status.wait_client_data ; rx_status.sync_align ; rx_status.wait_pattern_B ; rx_status.wait_pattern_k1 ; rx_status.wait_pattern_k0 ; rx_status.idle ;
+----------------------------+----------------------------+----------------------+--------------------------+---------------------------+---------------------------+----------------+
; rx_status.idle             ; 0                          ; 0                    ; 0                        ; 0                         ; 0                         ; 0              ;
; rx_status.wait_pattern_k0  ; 0                          ; 0                    ; 0                        ; 0                         ; 1                         ; 1              ;
; rx_status.wait_pattern_k1  ; 0                          ; 0                    ; 0                        ; 1                         ; 0                         ; 1              ;
; rx_status.wait_pattern_B   ; 0                          ; 0                    ; 1                        ; 0                         ; 0                         ; 1              ;
; rx_status.sync_align       ; 0                          ; 1                    ; 0                        ; 0                         ; 0                         ; 1              ;
; rx_status.wait_client_data ; 1                          ; 0                    ; 0                        ; 0                         ; 0                         ; 1              ;
+----------------------------+----------------------------+----------------------+--------------------------+---------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status                                                                                                      ;
+------------------------------------------+----------------------------+------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+----------------+
; Name                                     ; tx_status.sent_client_data ; tx_status.sent_sync_patterns ; tx_status.sent_pattern_B_wait_rx_obtain ; tx_status.sent_pattern_k1_wait_rx_obtain ; tx_status.sent_pattern_k0_wait_rx_obtain ; tx_status.idle ;
+------------------------------------------+----------------------------+------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+----------------+
; tx_status.idle                           ; 0                          ; 0                            ; 0                                       ; 0                                        ; 0                                        ; 0              ;
; tx_status.sent_pattern_k0_wait_rx_obtain ; 0                          ; 0                            ; 0                                       ; 0                                        ; 1                                        ; 1              ;
; tx_status.sent_pattern_k1_wait_rx_obtain ; 0                          ; 0                            ; 0                                       ; 1                                        ; 0                                        ; 1              ;
; tx_status.sent_pattern_B_wait_rx_obtain  ; 0                          ; 0                            ; 1                                       ; 0                                        ; 0                                        ; 1              ;
; tx_status.sent_sync_patterns             ; 0                          ; 1                            ; 0                                       ; 0                                        ; 0                                        ; 1              ;
; tx_status.sent_client_data               ; 1                          ; 0                            ; 0                                       ; 0                                        ; 0                                        ; 1              ;
+------------------------------------------+----------------------------+------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state                                                                              ;
+---------------------------+--------------------------+--------------------------+-------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+---------------------------+----------------+
; Name                      ; ret_state.TESTBUS_OFF_WR ; ret_state.TESTBUS_OFF_RD ; ret_state.TESTBUS_ON_WR ; ret_state.KICK_PAUSE ; ret_state.KICK_START_WR ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_WR ; ret_state.CAL_RX_RD ; ret_state.CAL_PD_WR ; ret_state.OFFSETS_PDEN_WR ; ret_state.OFFSETS_PDEN_RD ; ret_state.IDLE ;
+---------------------------+--------------------------+--------------------------+-------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+---------------------------+----------------+
; ret_state.IDLE            ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 0              ;
; ret_state.OFFSETS_PDEN_RD ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 1                         ; 1              ;
; ret_state.OFFSETS_PDEN_WR ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 1                         ; 0                         ; 1              ;
; ret_state.CAL_PD_WR       ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 1                   ; 0                         ; 0                         ; 1              ;
; ret_state.CAL_RX_RD       ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 1                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.CAL_RX_WR       ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 1                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.DPRIO_WAIT      ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 1                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.CH_ADV          ; 0                        ; 0                        ; 0                       ; 0                    ; 0                       ; 1                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.KICK_START_WR   ; 0                        ; 0                        ; 0                       ; 0                    ; 1                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.KICK_PAUSE      ; 0                        ; 0                        ; 0                       ; 1                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.TESTBUS_ON_WR   ; 0                        ; 0                        ; 1                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.TESTBUS_OFF_RD  ; 0                        ; 1                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
; ret_state.TESTBUS_OFF_WR  ; 1                        ; 0                        ; 0                       ; 0                    ; 0                       ; 0                ; 0                    ; 0                   ; 0                   ; 0                   ; 0                         ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+-------------------------+----------------------+-------------------------+------------------+----------------------+---------------------+---------------------+---------------------+---------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state                                                                                                                                                                                                                                 ;
+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.TESTBUS_OFF_WR ; state.TESTBUS_OFF_RD ; state.TESTBUS_ON_WR ; state.TESTBUS_ON_RD ; state.KICK_DELAY_OC ; state.KICK_PAUSE ; state.KICK_START_WR ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.KICK_START_RD ; state.CH_ADV ; state.KICK_SETWAIT ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.CAL_PD_WR ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_PD_WR       ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 1               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 1                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 1               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 1                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_SETWAIT    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 1                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 1            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_RD   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 1                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 1                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 1                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_START_WR   ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 1                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_PAUSE      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.KICK_DELAY_OC   ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TESTBUS_ON_RD   ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TESTBUS_ON_WR   ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TESTBUS_OFF_RD  ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TESTBUS_OFF_WR  ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                ; 0                   ; 0                 ; 0                ; 0                   ; 0            ; 0                  ; 0                ; 0               ; 0                ; 0               ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+------------------+---------------------+-------------------+------------------+---------------------+--------------+--------------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|done                                             ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|p0addr                                           ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|powerup_done                                     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|kick_done                                        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|powerdown_done                                   ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[11]                                                 ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[10]                                                 ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[9]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[8]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[7]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[6]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[5]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[4]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[3]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[2]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[1]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|address_pres_reg[0]                                                  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|recal_counter[0]                                 ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|recal_counter[1]                                 ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 118                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_K_r[1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|data_in_buf_1[8]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|address[4..9] ; Merged with XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|address[3] ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|address[3]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state~15  ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state~16  ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state~17  ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state~18  ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|ret_state~19  ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state~25      ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state~26      ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state~27      ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state~28      ; Lost fanout                                                                                                                                                                                                                                           ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state~29      ; Lost fanout                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 20                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_K_r[1] ; Stuck at GND              ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[1],               ;
;                                                                                                                        ; due to stuck port data_in ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|data_in_buf_1[8] ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2801  ;
; Number of registers using Synchronous Clear  ; 452   ;
; Number of registers using Synchronous Load   ; 579   ;
; Number of registers using Asynchronous Clear ; 982   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1410  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|XCVR_rst_out                                                                                                                                                                                                                          ; 2       ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|XCVR_rst_out_r                                                                                                                                                                                                                        ; 2       ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det|alt_edge_det_ff1                                                     ; 1       ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det|alt_edge_det_ff1                                                   ; 1       ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det|alt_edge_det_ff1                                                    ; 1       ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; 1       ;
; sld_signaltap:RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                              ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:init|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; Total number of inverted registers = 41                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|\lane_up_FSM:locked_cnt[15]                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|pd_1[0]            ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|address[0]         ;
; 5:1                ; 17 bits   ; 51 ALUTs      ; 17 ALUTs             ; 34 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|delay_oc_count[6]  ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd0_l[3]       ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd90_l[3]      ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd180_l[0]     ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd270_l[3]     ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_rx_lr_l[4]     ;
; 6:1                ; 16 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|\Tx_procedure:rx_wait_cnt[0]                                                                                                         ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 12 ALUTs             ; 3 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|dataout[13]        ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 12 ALUTs             ; 3 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|dataout[1]         ;
; 9:1                ; 6 bits    ; 36 ALUTs      ; 18 ALUTs             ; 18 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|counter[5]         ;
; 9:1                ; 5 bits    ; 30 ALUTs      ; 15 ALUTs             ; 15 ALUTs               ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_rx_lr[0]       ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|counter[0]         ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_channel[1] ;
; 13:1               ; 3 bits    ; 24 ALUTs      ; 15 ALUTs             ; 9 ALUTs                ; Yes        ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|dataout[9]         ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|int_pd180[1]       ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|int_pd90[0]        ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|int_pd270[0]       ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|int_pd0[0]         ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|Selector80         ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_channel    ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd0            ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd90           ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd180          ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|cal_pd270          ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|state              ;
; 15:1               ; 5 bits    ; 50 ALUTs      ; 35 ALUTs             ; 15 ALUTs               ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|Selector35         ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; No         ; |XCVR_TOP|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|Selector32         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                                                                                           ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                                                                                           ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                                                                                            ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                                                                                            ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE   ; 19017 ; -    ; -                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; done                                                                                                                                                                                                               ;
; POWER_UP_LEVEL    ; LOW   ; -    ; done                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[0]                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[1]                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; powerup_done                                                                                                                                                                                                       ;
; POWER_UP_LEVEL    ; LOW   ; -    ; powerup_done                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; kick_done                                                                                                                                                                                                          ;
; POWER_UP_LEVEL    ; LOW   ; -    ; kick_done                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; powerdown_done                                                                                                                                                                                                     ;
; POWER_UP_LEVEL    ; LOW   ; -    ; powerdown_done                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; p0addr                                                                                                                                                                                                             ;
; POWER_UP_LEVEL    ; LOW   ; -    ; p0addr                                                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det ;
+-----------------+-------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                         ; From ; To                                                                                                                                                                                                                       ;
+-----------------+-------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101,R105 ; -    ; -                                                                                                                                                                                                                        ;
+-----------------+-------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det ;
+-----------------+-------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                         ; From ; To                                                                                                                                                                                                                        ;
+-----------------+-------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101,R105 ; -    ; -                                                                                                                                                                                                                         ;
+-----------------+-------------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                         ; From ; To                                                                                                                                                                                                                         ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101,R105 ; -    ; -                                                                                                                                                                                                                          ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                         ; From ; To                                                                                                                                                                                                                         ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C101,C103,C104,C106,D101,R105 ; -    ; -                                                                                                                                                                                                                          ;
+-----------------+-------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                      ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                      ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                               ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                               ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                    ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                                         ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                                         ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                    ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                                ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                               ;
+---------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Source assignments for sld_signaltap:RX ;
+-----------------+-------+------+--------+
; Assignment      ; Value ; From ; To     ;
+-----------------+-------+------+--------+
; MESSAGE_DISABLE ; 13410 ; -    ; -      ;
+-----------------+-------+------+--------+


+-----------------------------------------+
; Source assignments for sld_signaltap:TX ;
+-----------------+-------+------+--------+
; Assignment      ; Value ; From ; To     ;
+-----------------+-------+------+--------+
; MESSAGE_DISABLE ; 13410 ; -    ; -      ;
+-----------------+-------+------+--------+


+-------------------------------------------+
; Source assignments for sld_signaltap:init ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                              ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                    ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                    ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                          ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration ;
+-----------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                                                                                                                                                     ;
+-----------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE    ; String                                                                                                                                                                                                                                   ;
; lpm_type              ; alt_cal  ; String                                                                                                                                                                                                                                   ;
; lpm_hint              ; UNUSED   ; String                                                                                                                                                                                                                                   ;
; number_of_channels    ; 4        ; Signed Integer                                                                                                                                                                                                                           ;
; channel_address_width ; 2        ; Signed Integer                                                                                                                                                                                                                           ;
; sample_length         ; 01100100 ; Unsigned Binary                                                                                                                                                                                                                          ;
; IDLE                  ; 00000    ; Unsigned Binary                                                                                                                                                                                                                          ;
; CH_WAIT               ; 00001    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TESTBUS_SET           ; 00010    ; Unsigned Binary                                                                                                                                                                                                                          ;
; OFFSETS_PDEN_RD       ; 00011    ; Unsigned Binary                                                                                                                                                                                                                          ;
; OFFSETS_PDEN_WR       ; 00100    ; Unsigned Binary                                                                                                                                                                                                                          ;
; CAL_PD_WR             ; 00101    ; Unsigned Binary                                                                                                                                                                                                                          ;
; CAL_RX_RD             ; 00110    ; Unsigned Binary                                                                                                                                                                                                                          ;
; CAL_RX_WR             ; 00111    ; Unsigned Binary                                                                                                                                                                                                                          ;
; DPRIO_WAIT            ; 01000    ; Unsigned Binary                                                                                                                                                                                                                          ;
; SAMPLE_TB             ; 01001    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TEST_INPUT            ; 01010    ; Unsigned Binary                                                                                                                                                                                                                          ;
; CH_ADV                ; 01100    ; Unsigned Binary                                                                                                                                                                                                                          ;
; DPRIO_READ            ; 01110    ; Unsigned Binary                                                                                                                                                                                                                          ;
; DPRIO_WRITE           ; 01111    ; Unsigned Binary                                                                                                                                                                                                                          ;
; KICK_SETWAIT          ; 01011    ; Unsigned Binary                                                                                                                                                                                                                          ;
; KICK_START_RD         ; 01101    ; Unsigned Binary                                                                                                                                                                                                                          ;
; KICK_START_WR         ; 10000    ; Unsigned Binary                                                                                                                                                                                                                          ;
; KICK_PAUSE            ; 10001    ; Unsigned Binary                                                                                                                                                                                                                          ;
; KICK_DELAY_OC         ; 10010    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TESTBUS_ON_RD         ; 10011    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TESTBUS_ON_WR         ; 10100    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TESTBUS_OFF_RD        ; 10101    ; Unsigned Binary                                                                                                                                                                                                                          ;
; TESTBUS_OFF_WR        ; 10110    ; Unsigned Binary                                                                                                                                                                                                                          ;
+-----------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Arria II GX ; Untyped                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_19i    ; Untyped                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Arria II GX ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_dci    ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                        ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Arria II GX ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_nuh    ; Untyped                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                  ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                                                                                                                                                                                           ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                                                                                                                                                                                                  ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                                                                                                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Arria II GX ; Untyped                                                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                                                                                                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_u4o    ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_DECODES            ; 8           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Arria II GX ; Untyped                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; decode_8kg  ; Untyped                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic ;
+---------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value            ; Type                                                                                                             ;
+---------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; sent_k_until_clks   ; 65535            ; Signed Integer                                                                                                   ;
; flag_of_k_ctrl      ; 01               ; Unsigned Binary                                                                                                  ;
; flag_of_k_data      ; 00               ; Unsigned Binary                                                                                                  ;
; flag_of_k_ctrl_swap ; 10               ; Unsigned Binary                                                                                                  ;
; flag_of_k_err_2     ; 11               ; Unsigned Binary                                                                                                  ;
; pattern_k0          ; 0000001010111100 ; Unsigned Binary                                                                                                  ;
; pattern_k1          ; 0000000010111100 ; Unsigned Binary                                                                                                  ;
; pattern_k0_swap     ; 1011110000000010 ; Unsigned Binary                                                                                                  ;
; pattern_b           ; 0101011001111000 ; Unsigned Binary                                                                                                  ;
; gp_data             ; 0001001000110100 ; Unsigned Binary                                                                                                  ;
+---------------------+------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------+
; power_on_wait_clks       ; 65535 ; Signed Integer                                                                                      ;
; wait_locked_clks         ; 65535 ; Signed Integer                                                                                      ;
; wait_alignment_done_clks ; 255   ; Signed Integer                                                                                      ;
; pre_lane_up_clks         ; 255   ; Signed Integer                                                                                      ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:RX                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 47                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 47                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 165                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 47                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:TX                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 114                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:init                                                 ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334530                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 8                                                ; Untyped        ;
; sld_trigger_bits                                ; 8                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 1024                                             ; Untyped        ;
; sld_segment_size                                ; 1024                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 48                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_1" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; dispin  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; dispout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; dispin  ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; dispout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_1" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; dispin  ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; dispout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; dispin  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; dispout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic" ;
+-------------------------+-------+----------+--------------------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                                  ;
+-------------------------+-------+----------+--------------------------------------------------------------------------+
; rx_elastic_buf_overflow ; Input ; Info     ; Stuck at GND                                                             ;
+-------------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; rx_elastic_buf_sync_done ; Input  ; Info     ; Stuck at VCC                                                                              ;
; gp_sync_can_start        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; rx_data_client           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR"        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_seriallpbken ; Input  ; Info     ; Stuck at GND                                                                        ;
; coreclkout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                   ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; TX            ; 30                  ; 30               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; RX            ; 47                  ; 47               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; init          ; 8                   ; 8                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------------------+------------------+
; Type                             ; Count            ;
+----------------------------------+------------------+
; arriaii_ff                       ; 646              ;
;     CLR                          ; 107              ;
;     CLR SCLR                     ; 16               ;
;     ENA                          ; 171              ;
;     ENA CLR                      ; 17               ;
;     ENA CLR SCLR                 ; 56               ;
;     ENA SCLR                     ; 33               ;
;     ENA SCLR SLD                 ; 5                ;
;     ENA SLD                      ; 25               ;
;     SCLR                         ; 15               ;
;     SLD                          ; 64               ;
;     plain                        ; 137              ;
; boundary_port                    ; 144              ;
; stratixiv_clkena                 ; 2                ;
; stratixiv_hssi_calibration_block ; 1                ;
; stratixiv_hssi_clock_divider     ; 1                ;
; stratixiv_hssi_cmu               ; 1                ;
; stratixiv_hssi_pll               ; 2                ;
; stratixiv_hssi_rx_pcs            ; 1                ;
; stratixiv_hssi_rx_pma            ; 1                ;
; stratixiv_hssi_tx_pcs            ; 1                ;
; stratixiv_hssi_tx_pma            ; 1                ;
; stratixiv_lcell_comb             ; 754              ;
;     arith                        ; 170              ;
;         0 data inputs            ; 4                ;
;         1 data inputs            ; 136              ;
;         2 data inputs            ; 25               ;
;         5 data inputs            ; 5                ;
;     extend                       ; 15               ;
;         7 data inputs            ; 15               ;
;     normal                       ; 569              ;
;         0 data inputs            ; 4                ;
;         1 data inputs            ; 5                ;
;         2 data inputs            ; 127              ;
;         3 data inputs            ; 61               ;
;         4 data inputs            ; 93               ;
;         5 data inputs            ; 140              ;
;         6 data inputs            ; 139              ;
;                                  ;                  ;
; Max LUT depth                    ; 5.00             ;
; Average LUT depth                ; 0.63             ;
+----------------------------------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "TX"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                  ; Type          ; Status    ; Partition Name   ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                           ; Details                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[0]                                  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[0]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[0]                                  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[0]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[1]                                  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|TX_K[1]                                  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_Clk                                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|wire_sd1_outclk ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[0]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[0]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[0]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[10]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[10]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[10]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[10]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[11]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[11]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[11]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[11]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[12]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[12]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[12]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[12]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[13]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[13]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[13]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[13]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[14]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[14]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[14]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[14]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[15]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[15]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[15]                         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[15]                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[1]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[1]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[1]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[2]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[2]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[2]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[3]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[3]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[3]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[4]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[4]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[4]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[5]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[5]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[5]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[6]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[6]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[6]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[7]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[7]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[7]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[8]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[8]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[8]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[8]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[9]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[9]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[9]                          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Tx_DATA_Xcvr[9]                                                                                                                                                ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.idle                           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.idle~_wirecell                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.idle                           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.idle~_wirecell                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_client_data               ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_client_data                                                                                                                                     ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_client_data               ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_client_data                                                                                                                                     ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_B_wait_rx_obtain  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_B_wait_rx_obtain                                                                                                                        ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_B_wait_rx_obtain  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_B_wait_rx_obtain                                                                                                                        ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k0_wait_rx_obtain ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k0_wait_rx_obtain                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k0_wait_rx_obtain ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k0_wait_rx_obtain                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k1_wait_rx_obtain ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k1_wait_rx_obtain                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k1_wait_rx_obtain ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_pattern_k1_wait_rx_obtain                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_sync_patterns             ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_sync_patterns                                                                                                                                   ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_sync_patterns             ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|tx_status.sent_sync_patterns                                                                                                                                   ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|TX_K[0]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|TX_K[1]                                  ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; TX|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "RX"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                    ; Type          ; Status    ; Partition Name   ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                           ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|RX_K[0]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|disp_out[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|RX_K[0]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|disp_out[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|RX_K[1]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|disp_out[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|RX_K[1]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|disp_out[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_Clk                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component|wire_sd1_outclk ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[0]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[0]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[10]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[10]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[10]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[10]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[11]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[11]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[11]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[11]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[12]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[12]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[12]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[12]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[13]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[13]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[13]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[13]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[14]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[14]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[14]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[14]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[15]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[15]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[15]           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[15]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[1]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[1]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[2]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[2]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[2]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[2]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[3]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[3]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[3]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[3]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[4]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[4]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[4]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[4]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[5]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[5]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[5]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[5]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[6]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[6]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[6]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[6]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[7]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[7]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[7]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[7]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[8]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[8]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[8]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[8]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[9]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[9]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_Xcvr[9]            ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|data_out[9]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[0]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[0]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[0]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[10]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[10]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[10]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[10]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[11]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[11]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[11]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[11]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[12]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[12]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[12]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[12]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[13]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[13]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[13]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[13]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[14]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[14]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[14]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[14]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[15]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[15]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[15]         ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[15]                                                                                                                                             ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[1]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[1]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[1]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[2]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[2]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[2]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[2]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[3]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[3]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[3]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[3]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[4]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[4]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[4]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[4]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[5]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[5]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[5]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[5]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[6]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[6]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[6]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[6]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[7]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[7]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[7]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[7]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[8]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[8]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[8]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[8]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[9]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[9]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[9]          ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|Rx_DATA_client[9]                                                                                                                                              ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.idle             ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.idle~_wirecell                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.idle             ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.idle~_wirecell                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.sync_align       ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.sync_align                                                                                                                                           ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.sync_align       ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.sync_align                                                                                                                                           ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_client_data ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_client_data                                                                                                                                     ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_client_data ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_client_data                                                                                                                                     ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_B   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_B                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_B   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_B                                                                                                                                       ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k0  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k0                                                                                                                                      ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k0  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k0                                                                                                                                      ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k1  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k1                                                                                                                                      ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k1  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_status.wait_pattern_k1                                                                                                                                      ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_traffic_ready           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_traffic_ready                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_traffic_ready           ; pre-synthesis ; connected ; Top              ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic|rx_traffic_ready                                                                                                                                               ; N/A                                                                                                                                                            ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|RX_K[0]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic|RX_K[1]                    ; pre-synthesis ; missing   ; Top              ; post-synthesis    ; GND                                                                                                                                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|gnd                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~GND                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
; RX|vcc                                                                                                                                  ; post-fitting  ; connected ; sld_signaltap:RX ; post-synthesis    ; sld_signaltap:RX|~VCC                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "init"                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                        ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                                                                                           ; Details ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|INIT_CLK                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_Ref_Clock_external                                                                                                     ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|align_en                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|align_en                          ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|align_en                          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|align_en                          ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|error_happen                      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|error_happen                      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; GND                                                                                                                         ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up                           ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up                           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up                           ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.comma_align        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.comma_align        ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.comma_align        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.comma_align        ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.now_xcvr_init_done ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.now_xcvr_init_done ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.now_xcvr_init_done ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.now_xcvr_init_done ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.power_on           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.power_on~_wirecell ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.power_on           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.power_on~_wirecell ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.pre_lane_up        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.pre_lane_up        ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.pre_lane_up        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.pre_lane_up        ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.wait_locked        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.wait_locked        ; N/A     ;
; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.wait_locked        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic|lane_up_status.wait_locked        ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|gnd                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~GND                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
; init|vcc                                                                                                                    ; post-fitting  ; connected ; sld_signaltap:init ; post-synthesis    ; sld_signaltap:init|~VCC                                                                                                     ; N/A     ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed May 29 21:16:57 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "clk_buffer.qsys"
Info (12250): 2019.05.29.21:17:15 Progress: Loading clk_buffer/clk_buffer.qsys
Info (12250): 2019.05.29.21:17:15 Progress: Reading input file
Info (12250): 2019.05.29.21:17:15 Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Warning (12251): Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)
Info (12250): 2019.05.29.21:17:16 Progress: Parameterizing module altclkctrl_0
Info (12250): 2019.05.29.21:17:16 Progress: Building connections
Info (12250): 2019.05.29.21:17:16 Progress: Parameterizing connections
Info (12250): 2019.05.29.21:17:16 Progress: Validating
Info (12250): 2019.05.29.21:17:17 Progress: Done reading input file
Info (12250): 2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX.
Info (12250): 2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
Info (12250): 2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info (12250): Clk_buffer: Generating clk_buffer "clk_buffer" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0.
Info (12250): Altclkctrl_0: "clk_buffer" instantiated altclkctrl "altclkctrl_0"
Info (12250): Clk_buffer: Done "clk_buffer" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "clk_buffer.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd
    Info (12022): Found design unit 1: encoder_16b20b-arch File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd Line: 22
    Info (12023): Found entity 1: encoder_16b20b File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v
    Info (12023): Found entity 1: encode_v File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd
    Info (12022): Found design unit 1: decoder_16b20b-arch File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd Line: 25
    Info (12023): Found entity 1: decoder_16b20b File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v
    Info (12023): Found entity 1: decode_v File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd
    Info (12022): Found design unit 1: ch_sync_buffer_2ch-top File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd Line: 35
    Info (12023): Found entity 1: ch_sync_buffer_2ch File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd
    Info (12022): Found design unit 1: ch_sync_buf_out_mux-Behavioral File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd Line: 16
    Info (12023): Found entity 1: ch_sync_buf_out_mux File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd
    Info (12022): Found design unit 1: D_FF_sync_buf-Behavioral File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd Line: 19
    Info (12023): Found entity 1: D_FF_sync_buf File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd
    Info (12022): Found design unit 1: traffic-top File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd Line: 49
    Info (12023): Found entity 1: traffic File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd
    Info (12022): Found design unit 1: reset_logic-Behavioral File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd Line: 37
    Info (12023): Found entity 1: reset_logic File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd Line: 10
Info (12021): Found 6 design units, including 3 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd
    Info (12022): Found design unit 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 70
    Info (12022): Found design unit 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1248
    Info (12022): Found design unit 3: xcvr_reconfig_3125_4ch-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1440
    Info (12023): Found entity 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 50
    Info (12023): Found entity 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1238
    Info (12023): Found entity 3: XCVR_Reconfig_3125_4ch File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1429
Info (12021): Found 4 design units, including 2 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd
    Info (12022): Found design unit 1: XCVR_3125_4ch_alt4gxb-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 79
    Info (12022): Found design unit 2: xcvr_3125_4ch-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 2198
    Info (12023): Found entity 1: XCVR_3125_4ch_alt4gxb File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 46
    Info (12023): Found entity 2: XCVR_3125_4ch File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 2164
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd
    Info (12022): Found design unit 1: XCVR_TOP-XCVR_TOP_connect File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 45
    Info (12023): Found entity 1: XCVR_TOP File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd
    Info (12022): Found design unit 1: XCVR_8B10B_interconnect-Top File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 39
    Info (12023): Found entity 1: XCVR_8B10B_interconnect File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd
    Info (12022): Found design unit 1: FRAME_GEN-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd Line: 21
    Info (12023): Found entity 1: FRAME_GEN File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd
    Info (12022): Found design unit 1: FRAME_CHECK-RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd Line: 28
    Info (12023): Found entity 1: FRAME_CHECK File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd
    Info (12022): Found design unit 1: DataStruct_param_def_header File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-clock_divider_RTL File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd Line: 21
    Info (12023): Found entity 1: clock_divider File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/clk_buffer/clk_buffer.v
    Info (12023): Found entity 1: clk_buffer File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v
    Info (12023): Found entity 1: clk_buffer_altclkctrl_0_sub File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: clk_buffer_altclkctrl_0 File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v Line: 85
Info (12127): Elaborating entity "XCVR_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at XCVR_top.vhd(27): used implicit default value for signal "Ref_clock_ckh_LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at XCVR_top.vhd(28): used implicit default value for signal "clk_div_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 28
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tx_Para_data_bank" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rx_Para_data_bank" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "error_cnt_ch_bank" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tx_Para_data_bank_buf" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rx_Para_data_bank_buf" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "error_cnt_ch_bank_buf" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tx_Para_data_bank" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rx_Para_data_bank" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "error_cnt_ch_bank" into its bus
Info (12128): Elaborating entity "XCVR_8B10B_interconnect" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at XCVR_8B10B_interconnect.vhd(123): used implicit default value for signal "rx_Para_data_from_sync_buf_ch" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(124): object "rx_Para_data_to_sync_buf_ch" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(126): object "elastic_can_start_sync" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 126
Warning (10873): Using initial value X (don't care) for net "RX_para_external_ch[0]" at XCVR_8B10B_interconnect.vhd(23) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 23
Warning (10873): Using initial value X (don't care) for net "TX_para_external_clk_ch[0]" at XCVR_8B10B_interconnect.vhd(24) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "RX_para_external_clk_ch[0]" at XCVR_8B10B_interconnect.vhd(25) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 25
Warning (10873): Using initial value X (don't care) for net "tx_traffic_ready_ext_ch" at XCVR_8B10B_interconnect.vhd(26) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 26
Warning (10873): Using initial value X (don't care) for net "rx_traffic_ready_ext_ch" at XCVR_8B10B_interconnect.vhd(27) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 27
Info (12128): Elaborating entity "XCVR_3125_4ch" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 182
Info (12128): Elaborating entity "XCVR_3125_4ch_alt4gxb" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 2264
Warning (10036): Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(172): object "wire_receive_pcs0_signaldetect" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 172
Warning (10036): Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(192): object "wire_transmit_pcs0_forceelecidleout" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(332): object "wire_w_coreclkout_wire_range129w" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd Line: 332
Info (12128): Elaborating entity "XCVR_Reconfig_3125_4ch" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 211
Info (12128): Elaborating entity "XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1466
Info (12128): Elaborating entity "alt_cal" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1369
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1369
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1369
    Info (12134): Parameter "CHANNEL_ADDRESS_WIDTH" = "2"
    Info (12134): Parameter "NUMBER_OF_CHANNELS" = "4"
    Info (12134): Parameter "SIM_MODEL_MODE" = "FALSE"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "alt_cal"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v Line: 205
Info (12131): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux", which is child of megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_snc.tdf
    Info (12023): Found entity 1: mux_snc File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf Line: 22
Info (12128): Elaborating entity "mux_snc" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_snc:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "alt_cal_edge_detect" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v Line: 240
Info (12131): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|alt_cal:calibration" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v Line: 240
Info (12128): Elaborating entity "XCVR_Reconfig_3125_4ch_alt_dprio_kuj" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1398
Info (12128): Elaborating entity "lpm_compare" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1174
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1174
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1174
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_19i.tdf
    Info (12023): Found entity 1: cmpr_19i File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_19i.tdf Line: 22
Info (12128): Elaborating entity "cmpr_19i" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:pre_amble_cmpr|cmpr_19i:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1185
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1185
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1185
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dci.tdf
    Info (12023): Found entity 1: cmpr_dci File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_dci.tdf Line: 22
Info (12128): Elaborating entity "cmpr_dci" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_dci:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1196
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1196
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1196
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nuh.tdf
    Info (12023): Found entity 1: cmpr_nuh File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_nuh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_nuh" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_compare:state_mc_cmpr|cmpr_nuh:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_counter" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1207
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1207
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1207
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DEFAULT"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u4o.tdf
    Info (12023): Found entity 1: cntr_u4o File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_u4o.tdf Line: 25
Info (12128): Elaborating entity "cntr_u4o" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_counter:state_mc_counter|cntr_u4o:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_decode" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1218
Info (12130): Elaborated megafunction instantiation "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1218
Info (12133): Instantiated megafunction "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode" with the following parameter: File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd Line: 1218
    Info (12134): Parameter "LPM_DECODES" = "8"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8kg.tdf
    Info (12023): Found entity 1: decode_8kg File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_8kg.tdf Line: 22
Info (12128): Elaborating entity "decode_8kg" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_Reconfig_3125_4ch:XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio|lpm_decode:state_mc_decode|decode_8kg:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "FRAME_GEN" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 221
Warning (10037): Verilog HDL or VHDL warning at frame_gen.vhd(30): conditional expression evaluates to a constant File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd Line: 30
Info (12128): Elaborating entity "FRAME_CHECK" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:0:judg_if_data_is_internal:Data_check" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 235
Info (12128): Elaborating entity "traffic" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 254
Info (12128): Elaborating entity "reset_logic" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_logic:rst_logic" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 277
Info (12128): Elaborating entity "encoder_16b20b" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 298
Info (12128): Elaborating entity "encode_v" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at encode_v.v(96): object "illegalk" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v Line: 96
Info (12128): Elaborating entity "decoder_16b20b" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 311
Info (12128): Elaborating entity "decode_v" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(64): object "cdei" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(68): object "p22enin" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(69): object "p22ei" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(72): object "p31dnenin" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(74): object "p31e" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(114): object "alt7" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at decode_v.v(116): object "k28" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 116
Warning (10230): Verilog HDL assignment warning at decode_v.v(136): truncated value with size 32 to match size of target (1) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 136
Warning (10230): Verilog HDL assignment warning at decode_v.v(156): truncated value with size 32 to match size of target (1) File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v Line: 156
Info (12128): Elaborating entity "clk_buffer" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd Line: 328
Info (12128): Elaborating entity "clk_buffer_altclkctrl_0" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v Line: 14
Info (12128): Elaborating entity "clk_buffer_altclkctrl_0_sub" for hierarchy "XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at clk_buffer_altclkctrl_0.v(46): object "clkselect" assigned a value but never read File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l84.tdf
    Info (12023): Found entity 1: altsyncram_5l84 File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_5l84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8pc.tdf
    Info (12023): Found entity 1: mux_8pc File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_srf.tdf
    Info (12023): Found entity 1: decode_srf File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_srf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5di.tdf
    Info (12023): Found entity 1: cntr_5di File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_5di.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf
    Info (12023): Found entity 1: cmpr_bdc File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_bdc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n5j.tdf
    Info (12023): Found entity 1: cntr_n5j File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_n5j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rci.tdf
    Info (12023): Found entity 1: cntr_rci File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_rci.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf
    Info (12023): Found entity 1: cmpr_adc File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_adc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hvi.tdf
    Info (12023): Found entity 1: cntr_hvi File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_hvi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6dc.tdf
    Info (12023): Found entity 1: cmpr_6dc File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_6dc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lk84.tdf
    Info (12023): Found entity 1: altsyncram_lk84 File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_lk84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sci.tdf
    Info (12023): Found entity 1: cntr_sci File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_sci.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh84.tdf
    Info (12023): Found entity 1: altsyncram_vh84 File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vh84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ebi.tdf
    Info (12023): Found entity 1: cntr_ebi File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_ebi.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "RX"
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "TX"
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "init"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.29.21:17:31 Progress: Loading sldde52b15d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v Line: 54
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rx_Para_data_bank[0][0][0]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][1]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][2]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][3]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][4]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][5]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][6]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][7]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][8]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][9]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][10]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][11]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][12]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][13]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][14]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "rx_Para_data_bank[0][0][15]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 21
    Warning (13410): Pin "ext_tx_para_data_clk_bank[0][0]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 22
    Warning (13410): Pin "ext_rx_para_data_clk_bank[0][0]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 23
    Warning (13410): Pin "tx_traffic_ready_ext_bank[0]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 24
    Warning (13410): Pin "rx_traffic_ready_ext_bank[0]" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 25
    Warning (13410): Pin "Ref_clock_ckh_LED" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 27
    Warning (13410): Pin "clk_div_out" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 28
    Warning (13410): Pin "RJ45_CLK_BUF_EN_0_N" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 30
    Warning (13410): Pin "RJ45_CLK_BUF_EN_1_N" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 31
    Warning (13410): Pin "opt0_en" is stuck at VCC File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 33
    Warning (13410): Pin "opt1_en" is stuck at VCC File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 34
    Warning (13410): Pin "opt0_dis" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 35
    Warning (13410): Pin "opt1_dis" is stuck at GND File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 36
    Warning (13410): Pin "opt0_reset_n" is stuck at VCC File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 37
    Warning (13410): Pin "opt1_reset_n" is stuck at VCC File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "TX" to 81 of its 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections.
Critical Warning (35025): Partially connected in-system debug instance "RX" to 115 of its 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections.
Info (35024): Successfully connected in-system debug instance "init" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "XCVR_Ref_Clock_internal" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "init_clk" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 15
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][0]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][1]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][2]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][3]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][4]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][5]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][6]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][7]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][8]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][9]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][10]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][11]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][12]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][13]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][14]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
    Warning (15610): No output dependent on input pin "tx_Para_data_bank[0][0][15]" File: /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd Line: 20
Info (21057): Implemented 3742 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 3573 logic cells
    Info (21064): Implemented 85 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 1202 megabytes
    Info: Processing ended: Wed May 29 21:17:54 2019
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:49


