0.7
2020.2
Jun 10 2021
19:45:28
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_top/hdl/design_top_wrapper.vhd,1640874002,vhdl,,,,design_top_wrapper,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_Addr_Counter_0_0/sim/design_top_Addr_Counter_0_0.vhd,1639576596,vhdl,,,,design_top_addr_counter_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_Addr_ctrl_0_0/sim/design_top_Addr_ctrl_0_0.vhd,1639577496,vhdl,,,,design_top_addr_ctrl_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_CTRL_0_0/sim/design_top_CTRL_0_0.vhd,1639579143,vhdl,,,,design_top_ctrl_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_clk_divider_0_0/sim/design_top_clk_divider_0_0.vhd,1639476333,vhdl,,,,design_top_clk_divider_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_clk_divider_UART_0_0/sim/design_top_clk_divider_UART_0_0.vhd,1639476333,vhdl,,,,design_top_clk_divider_uart_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_fsm_intr_0_0/sim/design_top_fsm_intr_0_0.vhd,1639476333,vhdl,,,,design_top_fsm_intr_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_print_data_reg_0_3/sim/design_top_print_data_reg_0_3.vhd,1640871446,vhdl,,,,design_top_print_data_reg_0_3,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_print_reg_0_0/sim/design_top_print_reg_0_0.vhd,1640874002,vhdl,,,,design_top_print_reg_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_tx_mod_0_0/sim/design_top_tx_mod_0_0.vhd,1640871163,vhdl,,,,design_top_tx_mod_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/ip/design_top_xlconstant_0_0/sim/design_top_xlconstant_0_0.v,1639586331,verilog,,,,design_top_xlconstant_0_0,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.ip_user_files/bd/design_top/sim/design_top.vhd,1640874630,vhdl,,,,address_handler_imp_1yp68t6;design_top;uart_tx_imp_12i32oe,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/esme/Desktop/fsm_intr_fsm.vhd,1639476333,vhdl,,,,fsm_intr,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/esme/OneDrive - Syddansk Universitet/Courses/Robot ELectronics E19/Lectures/Lecture 6/VHDL code/UART/clk_divider.vhd,1639476333,vhdl,,,,clk_divider_uart,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/esme/OneDrive - Syddansk Universitet/Courses/Robot ELectronics E19/Lectures/Lecture 6/VHDL code/UART/tx_mod_fsm.vhd,1639476333,vhdl,,,,tx_mod,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/miniProject/print_data_registry.vhd,1640871309,vhdl,,,,print_data_reg,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/miniProject/print_reg.vhd,1640873598,vhdl,,,,print_reg,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/imports/new/clk_divider.vhd,1639476333,vhdl,,,,clk_divider,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/new/Addr_Counter.vhd,1639584071,vhdl,,,,addr_counter,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/new/Addr_ctrl.vhd,1639584071,vhdl,,,,addr_ctrl,,,,,,,,
/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/sources_1/new/CTRL.vhd,1639580505,vhdl,,,,ctrl,,,,,,,,
