Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top06.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top06.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top06"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top06
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/meupacote06.vhd" in Library work.
Package <meupacote06> compiled.
Package body <meupacote06> compiled.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/clkgen0.vhd" in Library work.
Architecture behavioral of Entity clkgen0 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/contador255.vhd" in Library work.
Architecture behavioral of Entity contador255 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/somachaves.vhd" in Library work.
Architecture behavioral of Entity somachaves is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/clkgen2.vhd" in Library work.
Architecture behavioral of Entity clkgen2 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/clkgen4.vhd" in Library work.
Architecture behavioral of Entity clkgen4 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/mux2x1.vhd" in Library work.
Architecture behavioral of Entity mux2x1 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/dem2x4.vhd" in Library work.
Architecture behavioral of Entity dem2x4 is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/decod7seg.vhd" in Library work.
Architecture behavioral of Entity decod7seg is up to date.
Compiling vhdl file "C:/Xilinx/Projects/PR5/EX06/top06.vhd" in Library work.
Architecture behavioral of Entity top06 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top06> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkgen0> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <contador255> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <somachaves> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clkgen2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clkgen4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mux2x1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <dem2x4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decod7seg> in library <work> (architecture <Behavioral>) with generics.
	N = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top06> in library <work> (Architecture <behavioral>).
Entity <top06> analyzed. Unit <top06> generated.

Analyzing Entity <clkgen0> in library <work> (Architecture <Behavioral>).
Entity <clkgen0> analyzed. Unit <clkgen0> generated.

Analyzing Entity <contador255> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Xilinx/Projects/PR5/EX06/contador255.vhd" line 12: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <contador255> analyzed. Unit <contador255> generated.

Analyzing Entity <somachaves> in library <work> (Architecture <Behavioral>).
Entity <somachaves> analyzed. Unit <somachaves> generated.

Analyzing Entity <clkgen2> in library <work> (Architecture <Behavioral>).
Entity <clkgen2> analyzed. Unit <clkgen2> generated.

Analyzing Entity <clkgen4> in library <work> (Architecture <Behavioral>).
Entity <clkgen4> analyzed. Unit <clkgen4> generated.

Analyzing Entity <mux2x1> in library <work> (Architecture <Behavioral>).
Entity <mux2x1> analyzed. Unit <mux2x1> generated.

Analyzing Entity <dem2x4> in library <work> (Architecture <Behavioral>).
Entity <dem2x4> analyzed. Unit <dem2x4> generated.

Analyzing generic Entity <decod7seg> in library <work> (Architecture <Behavioral>).
	N = 3
Entity <decod7seg> analyzed. Unit <decod7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkgen0>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/clkgen0.vhd".
    Found 1-bit register for signal <clk>.
    Found 26-bit up counter for signal <i>.
    Found 1-bit register for signal <v_clk>.
    Found 26-bit adder for signal <v_clk$add0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clkgen0> synthesized.


Synthesizing Unit <contador255>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/contador255.vhd".
    Found 8-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
Unit <contador255> synthesized.


Synthesizing Unit <somachaves>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/somachaves.vhd".
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0000> created at line 74.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0001> created at line 74.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0002> created at line 74.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0003> created at line 74.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0004> created at line 74.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 75.
    Found 4-bit adder for signal <bcd_3_0$add0001> created at line 75.
    Found 4-bit adder for signal <bcd_3_0$add0002> created at line 75.
    Found 4-bit adder for signal <bcd_3_0$add0003> created at line 75.
    Found 4-bit adder for signal <bcd_3_0$add0004> created at line 75.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0000> created at line 77.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0001> created at line 77.
    Found 4-bit adder for signal <bcd_7_4$add0000> created at line 78.
    Found 4-bit adder for signal <bcd_7_4$add0001> created at line 78.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <somachaves> synthesized.


Synthesizing Unit <clkgen2>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/clkgen2.vhd".
    Found 1-bit register for signal <clk>.
    Found 26-bit up counter for signal <i>.
    Found 1-bit register for signal <v_clk>.
    Found 26-bit adder for signal <v_clk$add0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clkgen2> synthesized.


Synthesizing Unit <clkgen4>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/clkgen4.vhd".
    Found 1-bit register for signal <clk>.
    Found 27-bit up counter for signal <i>.
    Found 1-bit register for signal <v_clk>.
    Found 27-bit adder for signal <v_clk$add0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clkgen4> synthesized.


Synthesizing Unit <mux2x1>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/mux2x1.vhd".
Unit <mux2x1> synthesized.


Synthesizing Unit <dem2x4>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/dem2x4.vhd".
    Found 1-of-4 decoder for signal <aux4>.
    Summary:
	inferred   1 Decoder(s).
Unit <dem2x4> synthesized.


Synthesizing Unit <decod7seg>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/decod7seg.vhd".
    Found 16x8-bit ROM for signal <catodos>.
    Summary:
	inferred   1 ROM(s).
Unit <decod7seg> synthesized.


Synthesizing Unit <top06>.
    Related source file is "C:/Xilinx/Projects/PR5/EX06/top06.vhd".
WARNING:Xst:653 - Signal <inputNUM<3>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <top06> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 10
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 4-bit adder                                           : 7
# Counters                                             : 4
 26-bit up counter                                     : 2
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 6
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 10
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 4-bit adder                                           : 7
# Counters                                             : 4
 26-bit up counter                                     : 2
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 7
 4-bit comparator greater                              : 7
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top06> ...

Optimizing unit <somachaves> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top06, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top06.ngr
Top Level Output File Name         : top06
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 699
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 159
#      LUT2                        : 94
#      LUT3                        : 10
#      LUT4                        : 64
#      MUXCY                       : 180
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 166
# FlipFlops/Latches                : 93
#      FDC                         : 84
#      FDCE                        : 3
#      FDE                         : 3
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      179  out of    960    18%  
 Number of Slice Flip Flops:             93  out of   1920     4%  
 Number of 4 input LUTs:                338  out of   1920    17%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 85    |
map0/clk                           | NONE(map1/i_0)         | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 90    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.677ns (Maximum Frequency: 130.259MHz)
   Minimum input arrival time before clock: 3.741ns
   Maximum output required time after clock: 13.005ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 7.677ns (frequency: 130.259MHz)
  Total number of paths / destination ports: 31704 / 88
-------------------------------------------------------------------------
Delay:               7.677ns (Levels of Logic = 28)
  Source:            map4/i_1 (FF)
  Destination:       map4/clk (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: map4/i_1 to map4/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  map4/i_1 (map4/i_1)
     LUT1:I0->O            1   0.612   0.000  map4/Madd_v_clk_add0000_cy<1>_rt (map4/Madd_v_clk_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  map4/Madd_v_clk_add0000_cy<1> (map4/Madd_v_clk_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<2> (map4/Madd_v_clk_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<3> (map4/Madd_v_clk_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<4> (map4/Madd_v_clk_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<5> (map4/Madd_v_clk_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<6> (map4/Madd_v_clk_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<7> (map4/Madd_v_clk_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<8> (map4/Madd_v_clk_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<9> (map4/Madd_v_clk_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<10> (map4/Madd_v_clk_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<11> (map4/Madd_v_clk_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<12> (map4/Madd_v_clk_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<13> (map4/Madd_v_clk_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<14> (map4/Madd_v_clk_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<15> (map4/Madd_v_clk_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<16> (map4/Madd_v_clk_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  map4/Madd_v_clk_add0000_cy<17> (map4/Madd_v_clk_add0000_cy<17>)
     XORCY:CI->O           1   0.699   0.509  map4/Madd_v_clk_add0000_xor<18> (map4/v_clk_add0000<18>)
     LUT3:I0->O            1   0.612   0.000  map4/i_cmp_eq0000_wg_lut<0> (map4/i_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  map4/i_cmp_eq0000_wg_cy<0> (map4/i_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  map4/i_cmp_eq0000_wg_cy<1> (map4/i_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  map4/i_cmp_eq0000_wg_cy<2> (map4/i_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  map4/i_cmp_eq0000_wg_cy<3> (map4/i_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  map4/i_cmp_eq0000_wg_cy<4> (map4/i_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  map4/i_cmp_eq0000_wg_cy<5> (map4/i_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          29   0.289   1.141  map4/i_cmp_eq0000_wg_cy<6> (map4/i_cmp_eq0000)
     LUT2:I1->O            1   0.612   0.000  map4/Mcount_i_eqn_01 (map4/Mcount_i_eqn_0)
     FDP:D                     0.268          map4/i_0
    ----------------------------------------
    Total                      7.677ns (5.495ns logic, 2.182ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'map0/clk'
  Clock period: 3.825ns (frequency: 261.424MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.825ns (Levels of Logic = 6)
  Source:            map1/i_3 (FF)
  Destination:       map1/i_7 (FF)
  Source Clock:      map0/clk rising
  Destination Clock: map0/clk rising

  Data Path: map1/i_3 to map1/i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.514   1.174  map1/i_3 (map1/i_3)
     LUT1:I0->O            1   0.612   0.000  map1/Mcount_i_cy<3>_rt (map1/Mcount_i_cy<3>_rt)
     MUXCY:S->O            1   0.404   0.000  map1/Mcount_i_cy<3> (map1/Mcount_i_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  map1/Mcount_i_cy<4> (map1/Mcount_i_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  map1/Mcount_i_cy<5> (map1/Mcount_i_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  map1/Mcount_i_cy<6> (map1/Mcount_i_cy<6>)
     XORCY:CI->O           1   0.699   0.000  map1/Mcount_i_xor<7> (Result<7>1)
     FDC:D                     0.268          map1/i_7
    ----------------------------------------
    Total                      3.825ns (2.652ns logic, 1.174ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.741ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       map0/clk (FF)
  Destination Clock: mclk rising

  Data Path: reset to map0/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.106   1.089  reset_IBUF (reset_IBUF)
     INV:I->O              3   0.612   0.451  map0/reset_inv1_INV_0 (map0/reset_inv)
     FDE:CE                    0.483          map0/clk
    ----------------------------------------
    Total                      3.741ns (2.201ns logic, 1.540ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 135 / 15
-------------------------------------------------------------------------
Offset:              9.404ns (Levels of Logic = 5)
  Source:            map4/clk (FF)
  Destination:       catodos<3> (PAD)
  Source Clock:      mclk rising

  Data Path: map4/clk to catodos<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.514   1.002  map4/clk (map4/clk)
     LUT2:I0->O            4   0.612   0.651  map7/saida<0>21 (aux4_1_OBUF)
     LUT4:I0->O            1   0.612   0.509  map7/saida<3>187_SW0 (N23)
     LUT4:I0->O            7   0.612   0.754  map7/saida<3>187 (outmux<3>)
     LUT4:I0->O            1   0.612   0.357  map9/Mrom_catodos31 (catodos_4_OBUF)
     OBUF:I->O                 3.169          catodos_4_OBUF (catodos<4>)
    ----------------------------------------
    Total                      9.404ns (6.131ns logic, 3.273ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'map0/clk'
  Total number of paths / destination ports: 5544 / 7
-------------------------------------------------------------------------
Offset:              13.005ns (Levels of Logic = 10)
  Source:            map1/i_7 (FF)
  Destination:       catodos<1> (PAD)
  Source Clock:      map0/clk rising

  Data Path: map1/i_7 to catodos<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.514   1.074  map1/i_7 (map1/i_7)
     LUT4:I0->O            1   0.612   0.000  map2/bcd_1_mux0002_F (N35)
     MUXF5:I0->O          12   0.278   0.969  map2/bcd_1_mux0002 (map2/Madd_bcd_3_0_add0003_lut<2>)
     LUT4:I0->O            1   0.612   0.000  map2/bcd_3_mux00032 (map2/bcd_3_mux00031)
     MUXF5:I0->O           9   0.278   0.766  map2/bcd_3_mux0003_f5 (map2/Madd_bcd_7_4_add0001_cy<0>)
     LUT4:I1->O            1   0.612   0.387  map7/saida<2>87 (map7/saida<2>87)
     LUT4:I2->O            1   0.612   0.509  map7/saida<2>125 (map7/saida<2>125)
     LUT3:I0->O            1   0.612   0.000  map7/saida<2>222_G (N44)
     MUXF5:I1->O           7   0.278   0.754  map7/saida<2>222 (outmux<2>)
     LUT4:I0->O            1   0.612   0.357  map9/Mrom_catodos61 (catodos_1_OBUF)
     OBUF:I->O                 3.169          catodos_1_OBUF (catodos<1>)
    ----------------------------------------
    Total                     13.005ns (8.189ns logic, 4.816ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.72 secs
 
--> 

Total memory usage is 4521468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

