
GrafikTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000240c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002594  08002594  00012594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025cc  080025cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080025cc  080025cc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025cc  080025cc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080025cc  080025cc  000125cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025d4  080025d4  000125d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  080025e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080025e4  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007249  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001739  00000000  00000000  00027285  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006b0  00000000  00000000  000289c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005d8  00000000  00000000  00029070  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001862a  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006ef1  00000000  00000000  00041c72  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ed8c  00000000  00000000  00048b63  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c78ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018f8  00000000  00000000  000c796c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800257c 	.word	0x0800257c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800257c 	.word	0x0800257c

080001c8 <_ZN7AppMainC1Ev>:
 */

#include "AppMain.h"


AppMain::AppMain() {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	4618      	mov	r0, r3
 80001d4:	f000 f80e 	bl	80001f4 <_ZN9LCDDriverC1Ev>
	// TODO Auto-generated constructor stub

}
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4618      	mov	r0, r3
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}

080001e2 <_ZN7AppMain4mainEv>:

void AppMain::main(){
 80001e2:	b580      	push	{r7, lr}
 80001e4:	b082      	sub	sp, #8
 80001e6:	af00      	add	r7, sp, #0
 80001e8:	6078      	str	r0, [r7, #4]
	lcdDriver.InitLCD();
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f80c 	bl	800020a <_ZN9LCDDriver7InitLCDEv>


	while(1){
 80001f2:	e7fe      	b.n	80001f2 <_ZN7AppMain4mainEv+0x10>

080001f4 <_ZN9LCDDriverC1Ev>:

#include "LCDDriver.h"
#include "LCDConfig.h"
#include "main.h"

LCDDriver::LCDDriver() {
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated constructor stub

}
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	4618      	mov	r0, r3
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr

0800020a <_ZN9LCDDriver7InitLCDEv>:


void LCDDriver::InitLCD(){
 800020a:	b580      	push	{r7, lr}
 800020c:	b082      	sub	sp, #8
 800020e:	af00      	add	r7, sp, #0
 8000210:	6078      	str	r0, [r7, #4]
	Reset();
 8000212:	6878      	ldr	r0, [r7, #4]
 8000214:	f000 f804 	bl	8000220 <_ZN9LCDDriver5ResetEv>


}
 8000218:	bf00      	nop
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}

08000220 <_ZN9LCDDriver5ResetEv>:
 * Reset LCD
 *
 * @param none
 * @return none
 */
void LCDDriver::Reset(){
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	LCD_RST_L;
 8000228:	2200      	movs	r2, #0
 800022a:	2101      	movs	r1, #1
 800022c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000230:	f000 fcf0 	bl	8000c14 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000234:	2001      	movs	r0, #1
 8000236:	f000 fa73 	bl	8000720 <HAL_Delay>
	LCD_RST_H;
 800023a:	2201      	movs	r2, #1
 800023c:	2101      	movs	r1, #1
 800023e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000242:	f000 fce7 	bl	8000c14 <HAL_GPIO_WritePin>
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
	...

08000250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b088      	sub	sp, #32
 8000254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000256:	f107 030c 	add.w	r3, r7, #12
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]
 8000264:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000266:	4b38      	ldr	r3, [pc, #224]	; (8000348 <MX_GPIO_Init+0xf8>)
 8000268:	695b      	ldr	r3, [r3, #20]
 800026a:	4a37      	ldr	r2, [pc, #220]	; (8000348 <MX_GPIO_Init+0xf8>)
 800026c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000270:	6153      	str	r3, [r2, #20]
 8000272:	4b35      	ldr	r3, [pc, #212]	; (8000348 <MX_GPIO_Init+0xf8>)
 8000274:	695b      	ldr	r3, [r3, #20]
 8000276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800027a:	60bb      	str	r3, [r7, #8]
 800027c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027e:	4b32      	ldr	r3, [pc, #200]	; (8000348 <MX_GPIO_Init+0xf8>)
 8000280:	695b      	ldr	r3, [r3, #20]
 8000282:	4a31      	ldr	r2, [pc, #196]	; (8000348 <MX_GPIO_Init+0xf8>)
 8000284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000288:	6153      	str	r3, [r2, #20]
 800028a:	4b2f      	ldr	r3, [pc, #188]	; (8000348 <MX_GPIO_Init+0xf8>)
 800028c:	695b      	ldr	r3, [r3, #20]
 800028e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000296:	4b2c      	ldr	r3, [pc, #176]	; (8000348 <MX_GPIO_Init+0xf8>)
 8000298:	695b      	ldr	r3, [r3, #20]
 800029a:	4a2b      	ldr	r2, [pc, #172]	; (8000348 <MX_GPIO_Init+0xf8>)
 800029c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002a0:	6153      	str	r3, [r2, #20]
 80002a2:	4b29      	ldr	r3, [pc, #164]	; (8000348 <MX_GPIO_Init+0xf8>)
 80002a4:	695b      	ldr	r3, [r3, #20]
 80002a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002aa:	603b      	str	r3, [r7, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D5_Pin|D4_Pin, GPIO_PIN_RESET);
 80002ae:	2200      	movs	r2, #0
 80002b0:	2103      	movs	r1, #3
 80002b2:	4826      	ldr	r0, [pc, #152]	; (800034c <MX_GPIO_Init+0xfc>)
 80002b4:	f000 fcae 	bl	8000c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|CD_Pin|CE_Pin|RD_Pin 
 80002b8:	2200      	movs	r2, #0
 80002ba:	f640 113b 	movw	r1, #2363	; 0x93b
 80002be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002c2:	f000 fca7 	bl	8000c14 <HAL_GPIO_WritePin>
                          |WR_Pin|D3_Pin|D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FS_Pin|D6_Pin|D1_Pin|D7_Pin, GPIO_PIN_RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	2163      	movs	r1, #99	; 0x63
 80002ca:	4821      	ldr	r0, [pc, #132]	; (8000350 <MX_GPIO_Init+0x100>)
 80002cc:	f000 fca2 	bl	8000c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = D5_Pin|D4_Pin;
 80002d0:	2303      	movs	r3, #3
 80002d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d4:	2301      	movs	r3, #1
 80002d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d8:	2300      	movs	r3, #0
 80002da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002dc:	2300      	movs	r3, #0
 80002de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80002e0:	f107 030c 	add.w	r3, r7, #12
 80002e4:	4619      	mov	r1, r3
 80002e6:	4819      	ldr	r0, [pc, #100]	; (800034c <MX_GPIO_Init+0xfc>)
 80002e8:	f000 fb22 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RST_Pin|CD_Pin|CE_Pin|RD_Pin 
 80002ec:	f640 133b 	movw	r3, #2363	; 0x93b
 80002f0:	60fb      	str	r3, [r7, #12]
                          |WR_Pin|D3_Pin|D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f2:	2301      	movs	r3, #1
 80002f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f6:	2300      	movs	r3, #0
 80002f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002fa:	2300      	movs	r3, #0
 80002fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fe:	f107 030c 	add.w	r3, r7, #12
 8000302:	4619      	mov	r1, r3
 8000304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000308:	f000 fb12 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = FS_Pin|D6_Pin|D1_Pin|D7_Pin;
 800030c:	2363      	movs	r3, #99	; 0x63
 800030e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000310:	2301      	movs	r3, #1
 8000312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000314:	2300      	movs	r3, #0
 8000316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000318:	2300      	movs	r3, #0
 800031a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800031c:	f107 030c 	add.w	r3, r7, #12
 8000320:	4619      	mov	r1, r3
 8000322:	480b      	ldr	r0, [pc, #44]	; (8000350 <MX_GPIO_Init+0x100>)
 8000324:	f000 fb04 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D0_Pin;
 8000328:	2310      	movs	r3, #16
 800032a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800032c:	2303      	movs	r3, #3
 800032e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(D0_GPIO_Port, &GPIO_InitStruct);
 8000334:	f107 030c 	add.w	r3, r7, #12
 8000338:	4619      	mov	r1, r3
 800033a:	4805      	ldr	r0, [pc, #20]	; (8000350 <MX_GPIO_Init+0x100>)
 800033c:	f000 faf8 	bl	8000930 <HAL_GPIO_Init>

}
 8000340:	bf00      	nop
 8000342:	3720      	adds	r7, #32
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}
 8000348:	40021000 	.word	0x40021000
 800034c:	48001400 	.word	0x48001400
 8000350:	48000400 	.word	0x48000400

08000354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000358:	f000 f97c 	bl	8000654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800035c:	f000 f80a 	bl	8000374 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000360:	f7ff ff76 	bl	8000250 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000364:	f000 f8d8 	bl	8000518 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
appMain.main();
 8000368:	4801      	ldr	r0, [pc, #4]	; (8000370 <main+0x1c>)
 800036a:	f7ff ff3a 	bl	80001e2 <_ZN7AppMain4mainEv>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800036e:	e7fe      	b.n	800036e <main+0x1a>
 8000370:	20000028 	.word	0x20000028

08000374 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b090      	sub	sp, #64	; 0x40
 8000378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037a:	f107 0318 	add.w	r3, r7, #24
 800037e:	2228      	movs	r2, #40	; 0x28
 8000380:	2100      	movs	r1, #0
 8000382:	4618      	mov	r0, r3
 8000384:	f002 f8f2 	bl	800256c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000396:	2302      	movs	r3, #2
 8000398:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039a:	2301      	movs	r3, #1
 800039c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800039e:	2310      	movs	r3, #16
 80003a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003a2:	2300      	movs	r3, #0
 80003a4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a6:	f107 0318 	add.w	r3, r7, #24
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 fc4a 	bl	8000c44 <HAL_RCC_OscConfig>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	bf14      	ite	ne
 80003b6:	2301      	movne	r3, #1
 80003b8:	2300      	moveq	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 80003c0:	f000 f81d 	bl	80003fe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c4:	230f      	movs	r3, #15
 80003c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003c8:	2300      	movs	r3, #0
 80003ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003d0:	2300      	movs	r3, #0
 80003d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2100      	movs	r1, #0
 80003dc:	4618      	mov	r0, r3
 80003de:	f001 fb39 	bl	8001a54 <HAL_RCC_ClockConfig>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	bf14      	ite	ne
 80003e8:	2301      	movne	r3, #1
 80003ea:	2300      	moveq	r3, #0
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 80003f2:	f000 f804 	bl	80003fe <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3740      	adds	r7, #64	; 0x40
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}

080003fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <_Z41__static_initialization_and_destruction_0ii>:
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d107      	bne.n	800042c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000422:	4293      	cmp	r3, r2
 8000424:	d102      	bne.n	800042c <_Z41__static_initialization_and_destruction_0ii+0x20>
static AppMain appMain;
 8000426:	4803      	ldr	r0, [pc, #12]	; (8000434 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000428:	f7ff fece 	bl	80001c8 <_ZN7AppMainC1Ev>
}
 800042c:	bf00      	nop
 800042e:	3708      	adds	r7, #8
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	20000028 	.word	0x20000028

08000438 <_GLOBAL__sub_I_main>:
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
 800043c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000440:	2001      	movs	r0, #1
 8000442:	f7ff ffe3 	bl	800040c <_Z41__static_initialization_and_destruction_0ii>
 8000446:	bd80      	pop	{r7, pc}

08000448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044e:	4b0f      	ldr	r3, [pc, #60]	; (800048c <HAL_MspInit+0x44>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	4a0e      	ldr	r2, [pc, #56]	; (800048c <HAL_MspInit+0x44>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	6193      	str	r3, [r2, #24]
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <HAL_MspInit+0x44>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000466:	4b09      	ldr	r3, [pc, #36]	; (800048c <HAL_MspInit+0x44>)
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	4a08      	ldr	r2, [pc, #32]	; (800048c <HAL_MspInit+0x44>)
 800046c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000470:	61d3      	str	r3, [r2, #28]
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <HAL_MspInit+0x44>)
 8000474:	69db      	ldr	r3, [r3, #28]
 8000476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800047a:	603b      	str	r3, [r7, #0]
 800047c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40021000 	.word	0x40021000

08000490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr

0800049e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049e:	b480      	push	{r7}
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a2:	e7fe      	b.n	80004a2 <HardFault_Handler+0x4>

080004a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a8:	e7fe      	b.n	80004a8 <MemManage_Handler+0x4>

080004aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004aa:	b480      	push	{r7}
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ae:	e7fe      	b.n	80004ae <BusFault_Handler+0x4>

080004b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <UsageFault_Handler+0x4>

080004b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004ba:	bf00      	nop
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr

080004d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d2:	b480      	push	{r7}
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr

080004e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e4:	f000 f8fc 	bl	80006e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}

080004ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004f0:	4b08      	ldr	r3, [pc, #32]	; (8000514 <SystemInit+0x28>)
 80004f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004f6:	4a07      	ldr	r2, [pc, #28]	; (8000514 <SystemInit+0x28>)
 80004f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <SystemInit+0x28>)
 8000502:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000506:	609a      	str	r2, [r3, #8]
#endif
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	e000ed00 	.word	0xe000ed00

08000518 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800051c:	4b14      	ldr	r3, [pc, #80]	; (8000570 <MX_USART2_UART_Init+0x58>)
 800051e:	4a15      	ldr	r2, [pc, #84]	; (8000574 <MX_USART2_UART_Init+0x5c>)
 8000520:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000522:	4b13      	ldr	r3, [pc, #76]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000524:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000528:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052a:	4b11      	ldr	r3, [pc, #68]	; (8000570 <MX_USART2_UART_Init+0x58>)
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000530:	4b0f      	ldr	r3, [pc, #60]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000536:	4b0e      	ldr	r3, [pc, #56]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800053c:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <MX_USART2_UART_Init+0x58>)
 800053e:	220c      	movs	r2, #12
 8000540:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000542:	4b0b      	ldr	r3, [pc, #44]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000544:	2200      	movs	r2, #0
 8000546:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000548:	4b09      	ldr	r3, [pc, #36]	; (8000570 <MX_USART2_UART_Init+0x58>)
 800054a:	2200      	movs	r2, #0
 800054c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800054e:	4b08      	ldr	r3, [pc, #32]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000550:	2200      	movs	r2, #0
 8000552:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000554:	4b06      	ldr	r3, [pc, #24]	; (8000570 <MX_USART2_UART_Init+0x58>)
 8000556:	2200      	movs	r2, #0
 8000558:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800055a:	4805      	ldr	r0, [pc, #20]	; (8000570 <MX_USART2_UART_Init+0x58>)
 800055c:	f001 fcb0 	bl	8001ec0 <HAL_UART_Init>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000566:	f7ff ff4a 	bl	80003fe <Error_Handler>
  }

}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	2000002c 	.word	0x2000002c
 8000574:	40004400 	.word	0x40004400

08000578 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	; 0x28
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a18      	ldr	r2, [pc, #96]	; (80005f8 <HAL_UART_MspInit+0x80>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d129      	bne.n	80005ee <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800059a:	4b18      	ldr	r3, [pc, #96]	; (80005fc <HAL_UART_MspInit+0x84>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	4a17      	ldr	r2, [pc, #92]	; (80005fc <HAL_UART_MspInit+0x84>)
 80005a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a4:	61d3      	str	r3, [r2, #28]
 80005a6:	4b15      	ldr	r3, [pc, #84]	; (80005fc <HAL_UART_MspInit+0x84>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b12      	ldr	r3, [pc, #72]	; (80005fc <HAL_UART_MspInit+0x84>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a11      	ldr	r2, [pc, #68]	; (80005fc <HAL_UART_MspInit+0x84>)
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b0f      	ldr	r3, [pc, #60]	; (80005fc <HAL_UART_MspInit+0x84>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80005ca:	f248 0304 	movw	r3, #32772	; 0x8004
 80005ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	2302      	movs	r3, #2
 80005d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d4:	2300      	movs	r3, #0
 80005d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d8:	2303      	movs	r3, #3
 80005da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005dc:	2307      	movs	r3, #7
 80005de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	4619      	mov	r1, r3
 80005e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ea:	f000 f9a1 	bl	8000930 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005ee:	bf00      	nop
 80005f0:	3728      	adds	r7, #40	; 0x28
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40004400 	.word	0x40004400
 80005fc:	40021000 	.word	0x40021000

08000600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000600:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000638 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000604:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000606:	e003      	b.n	8000610 <LoopCopyDataInit>

08000608 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800060a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800060c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800060e:	3104      	adds	r1, #4

08000610 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000610:	480b      	ldr	r0, [pc, #44]	; (8000640 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000612:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000614:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000616:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000618:	d3f6      	bcc.n	8000608 <CopyDataInit>
	ldr	r2, =_sbss
 800061a:	4a0b      	ldr	r2, [pc, #44]	; (8000648 <LoopForever+0x12>)
	b	LoopFillZerobss
 800061c:	e002      	b.n	8000624 <LoopFillZerobss>

0800061e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800061e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000620:	f842 3b04 	str.w	r3, [r2], #4

08000624 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000624:	4b09      	ldr	r3, [pc, #36]	; (800064c <LoopForever+0x16>)
	cmp	r2, r3
 8000626:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000628:	d3f9      	bcc.n	800061e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800062a:	f7ff ff5f 	bl	80004ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800062e:	f001 ff79 	bl	8002524 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000632:	f7ff fe8f 	bl	8000354 <main>

08000636 <LoopForever>:

LoopForever:
    b LoopForever
 8000636:	e7fe      	b.n	8000636 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800063c:	080025d8 	.word	0x080025d8
	ldr	r0, =_sdata
 8000640:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000644:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000648:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800064c:	200000b0 	.word	0x200000b0

08000650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000650:	e7fe      	b.n	8000650 <ADC1_2_IRQHandler>
	...

08000654 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <HAL_Init+0x28>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <HAL_Init+0x28>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000664:	2003      	movs	r0, #3
 8000666:	f000 f92f 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	2000      	movs	r0, #0
 800066c:	f000 f808 	bl	8000680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000670:	f7ff feea 	bl	8000448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40022000 	.word	0x40022000

08000680 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x54>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_InitTick+0x58>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000696:	fbb3 f3f1 	udiv	r3, r3, r1
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f939 	bl	8000916 <HAL_SYSTICK_Config>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e00e      	b.n	80006cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b0f      	cmp	r3, #15
 80006b2:	d80a      	bhi.n	80006ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b4:	2200      	movs	r2, #0
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	f04f 30ff 	mov.w	r0, #4294967295
 80006bc:	f000 f90f 	bl	80008de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <HAL_InitTick+0x5c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e000      	b.n	80006cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000008 	.word	0x20000008
 80006dc:	20000004 	.word	0x20000004

080006e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_IncTick+0x20>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_IncTick+0x24>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4413      	add	r3, r2
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <HAL_IncTick+0x24>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000008 	.word	0x20000008
 8000704:	200000ac 	.word	0x200000ac

08000708 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return uwTick;  
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <HAL_GetTick+0x14>)
 800070e:	681b      	ldr	r3, [r3, #0]
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	200000ac 	.word	0x200000ac

08000720 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000728:	f7ff ffee 	bl	8000708 <HAL_GetTick>
 800072c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000738:	d005      	beq.n	8000746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_Delay+0x40>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	461a      	mov	r2, r3
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	4413      	add	r3, r2
 8000744:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000746:	bf00      	nop
 8000748:	f7ff ffde 	bl	8000708 <HAL_GetTick>
 800074c:	4602      	mov	r2, r0
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	429a      	cmp	r2, r3
 8000756:	d8f7      	bhi.n	8000748 <HAL_Delay+0x28>
  {
  }
}
 8000758:	bf00      	nop
 800075a:	3710      	adds	r7, #16
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000008 	.word	0x20000008

08000764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800078c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000796:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <__NVIC_GetPriorityGrouping+0x18>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db0a      	blt.n	80007f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	490c      	ldr	r1, [pc, #48]	; (8000814 <__NVIC_SetPriority+0x4c>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	0112      	lsls	r2, r2, #4
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	440b      	add	r3, r1
 80007ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f0:	e00a      	b.n	8000808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4908      	ldr	r1, [pc, #32]	; (8000818 <__NVIC_SetPriority+0x50>)
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 030f 	and.w	r3, r3, #15
 80007fe:	3b04      	subs	r3, #4
 8000800:	0112      	lsls	r2, r2, #4
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	440b      	add	r3, r1
 8000806:	761a      	strb	r2, [r3, #24]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	e000e100 	.word	0xe000e100
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b480      	push	{r7}
 800081e:	b089      	sub	sp, #36	; 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	f1c3 0307 	rsb	r3, r3, #7
 8000836:	2b04      	cmp	r3, #4
 8000838:	bf28      	it	cs
 800083a:	2304      	movcs	r3, #4
 800083c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3304      	adds	r3, #4
 8000842:	2b06      	cmp	r3, #6
 8000844:	d902      	bls.n	800084c <NVIC_EncodePriority+0x30>
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3b03      	subs	r3, #3
 800084a:	e000      	b.n	800084e <NVIC_EncodePriority+0x32>
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000850:	f04f 32ff 	mov.w	r2, #4294967295
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	43da      	mvns	r2, r3
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	401a      	ands	r2, r3
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000864:	f04f 31ff 	mov.w	r1, #4294967295
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43d9      	mvns	r1, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	4313      	orrs	r3, r2
         );
}
 8000876:	4618      	mov	r0, r3
 8000878:	3724      	adds	r7, #36	; 0x24
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3b01      	subs	r3, #1
 8000890:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000894:	d301      	bcc.n	800089a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000896:	2301      	movs	r3, #1
 8000898:	e00f      	b.n	80008ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <SysTick_Config+0x40>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a2:	210f      	movs	r1, #15
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f7ff ff8e 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <SysTick_Config+0x40>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <SysTick_Config+0x40>)
 80008b4:	2207      	movs	r2, #7
 80008b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000e010 	.word	0xe000e010

080008c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff ff47 	bl	8000764 <__NVIC_SetPriorityGrouping>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff5c 	bl	80007ac <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff8e 	bl	800081c <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5d 	bl	80007c8 <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ffb0 	bl	8000884 <SysTick_Config>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b480      	push	{r7}
 8000932:	b087      	sub	sp, #28
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800093e:	e14e      	b.n	8000bde <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	2101      	movs	r1, #1
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	fa01 f303 	lsl.w	r3, r1, r3
 800094c:	4013      	ands	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b00      	cmp	r3, #0
 8000954:	f000 8140 	beq.w	8000bd8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	2b02      	cmp	r3, #2
 800095e:	d003      	beq.n	8000968 <HAL_GPIO_Init+0x38>
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b12      	cmp	r3, #18
 8000966:	d123      	bne.n	80009b0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	08da      	lsrs	r2, r3, #3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3208      	adds	r2, #8
 8000970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000974:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	f003 0307 	and.w	r3, r3, #7
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	220f      	movs	r2, #15
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	43db      	mvns	r3, r3
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	4013      	ands	r3, r2
 800098a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	691a      	ldr	r2, [r3, #16]
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	f003 0307 	and.w	r3, r3, #7
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	4313      	orrs	r3, r2
 80009a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	08da      	lsrs	r2, r3, #3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3208      	adds	r2, #8
 80009aa:	6939      	ldr	r1, [r7, #16]
 80009ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	2203      	movs	r2, #3
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	43db      	mvns	r3, r3
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4013      	ands	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f003 0203 	and.w	r2, r3, #3
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d00b      	beq.n	8000a04 <HAL_GPIO_Init+0xd4>
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d007      	beq.n	8000a04 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009f8:	2b11      	cmp	r3, #17
 80009fa:	d003      	beq.n	8000a04 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	2b12      	cmp	r3, #18
 8000a02:	d130      	bne.n	8000a66 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	2203      	movs	r2, #3
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	43db      	mvns	r3, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	68da      	ldr	r2, [r3, #12]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	091b      	lsrs	r3, r3, #4
 8000a50:	f003 0201 	and.w	r2, r3, #1
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	2203      	movs	r2, #3
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	689a      	ldr	r2, [r3, #8]
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f000 809a 	beq.w	8000bd8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa4:	4b55      	ldr	r3, [pc, #340]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	4a54      	ldr	r2, [pc, #336]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6193      	str	r3, [r2, #24]
 8000ab0:	4b52      	ldr	r3, [pc, #328]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000abc:	4a50      	ldr	r2, [pc, #320]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	089b      	lsrs	r3, r3, #2
 8000ac2:	3302      	adds	r3, #2
 8000ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	f003 0303 	and.w	r3, r3, #3
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	220f      	movs	r2, #15
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4013      	ands	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ae6:	d013      	beq.n	8000b10 <HAL_GPIO_Init+0x1e0>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a46      	ldr	r2, [pc, #280]	; (8000c04 <HAL_GPIO_Init+0x2d4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d00d      	beq.n	8000b0c <HAL_GPIO_Init+0x1dc>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a45      	ldr	r2, [pc, #276]	; (8000c08 <HAL_GPIO_Init+0x2d8>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d007      	beq.n	8000b08 <HAL_GPIO_Init+0x1d8>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a44      	ldr	r2, [pc, #272]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d101      	bne.n	8000b04 <HAL_GPIO_Init+0x1d4>
 8000b00:	2303      	movs	r3, #3
 8000b02:	e006      	b.n	8000b12 <HAL_GPIO_Init+0x1e2>
 8000b04:	2305      	movs	r3, #5
 8000b06:	e004      	b.n	8000b12 <HAL_GPIO_Init+0x1e2>
 8000b08:	2302      	movs	r3, #2
 8000b0a:	e002      	b.n	8000b12 <HAL_GPIO_Init+0x1e2>
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	e000      	b.n	8000b12 <HAL_GPIO_Init+0x1e2>
 8000b10:	2300      	movs	r3, #0
 8000b12:	697a      	ldr	r2, [r7, #20]
 8000b14:	f002 0203 	and.w	r2, r2, #3
 8000b18:	0092      	lsls	r2, r2, #2
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b22:	4937      	ldr	r1, [pc, #220]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	089b      	lsrs	r3, r3, #2
 8000b28:	3302      	adds	r3, #2
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b30:	4b37      	ldr	r3, [pc, #220]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d003      	beq.n	8000b54 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b54:	4a2e      	ldr	r2, [pc, #184]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b5a:	4b2d      	ldr	r3, [pc, #180]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	43db      	mvns	r3, r3
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d003      	beq.n	8000b7e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b7e:	4a24      	ldr	r2, [pc, #144]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b84:	4b22      	ldr	r3, [pc, #136]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d003      	beq.n	8000ba8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ba8:	4a19      	ldr	r2, [pc, #100]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bae:	4b18      	ldr	r3, [pc, #96]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d003      	beq.n	8000bd2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bd2:	4a0f      	ldr	r2, [pc, #60]	; (8000c10 <HAL_GPIO_Init+0x2e0>)
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	fa22 f303 	lsr.w	r3, r2, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	f47f aea9 	bne.w	8000940 <HAL_GPIO_Init+0x10>
  }
}
 8000bee:	bf00      	nop
 8000bf0:	371c      	adds	r7, #28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40010000 	.word	0x40010000
 8000c04:	48000400 	.word	0x48000400
 8000c08:	48000800 	.word	0x48000800
 8000c0c:	48000c00 	.word	0x48000c00
 8000c10:	40010400 	.word	0x40010400

08000c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
 8000c20:	4613      	mov	r3, r2
 8000c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c24:	787b      	ldrb	r3, [r7, #1]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d003      	beq.n	8000c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c2a:	887a      	ldrh	r2, [r7, #2]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c32:	887a      	ldrh	r2, [r7, #2]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d102      	bne.n	8000c5e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	f000 bef4 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	f000 816a 	beq.w	8000f42 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c6e:	4bb3      	ldr	r3, [pc, #716]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f003 030c 	and.w	r3, r3, #12
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	d00c      	beq.n	8000c94 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c7a:	4bb0      	ldr	r3, [pc, #704]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f003 030c 	and.w	r3, r3, #12
 8000c82:	2b08      	cmp	r3, #8
 8000c84:	d159      	bne.n	8000d3a <HAL_RCC_OscConfig+0xf6>
 8000c86:	4bad      	ldr	r3, [pc, #692]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c92:	d152      	bne.n	8000d3a <HAL_RCC_OscConfig+0xf6>
 8000c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c98:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c9c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000ca0:	fa93 f3a3 	rbit	r3, r3
 8000ca4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ca8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cac:	fab3 f383 	clz	r3, r3
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d102      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x82>
 8000cc0:	4b9e      	ldr	r3, [pc, #632]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	e015      	b.n	8000cf2 <HAL_RCC_OscConfig+0xae>
 8000cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cca:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cce:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000cd2:	fa93 f3a3 	rbit	r3, r3
 8000cd6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000cda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cde:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000ce2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000ce6:	fa93 f3a3 	rbit	r3, r3
 8000cea:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000cee:	4b93      	ldr	r3, [pc, #588]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cf6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000cfa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000cfe:	fa92 f2a2 	rbit	r2, r2
 8000d02:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000d06:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	f042 0220 	orr.w	r2, r2, #32
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	f002 021f 	and.w	r2, r2, #31
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f000 810c 	beq.w	8000f40 <HAL_RCC_OscConfig+0x2fc>
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8106 	bne.w	8000f40 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	f000 be86 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d44:	d106      	bne.n	8000d54 <HAL_RCC_OscConfig+0x110>
 8000d46:	4b7d      	ldr	r3, [pc, #500]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a7c      	ldr	r2, [pc, #496]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	e030      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d10c      	bne.n	8000d78 <HAL_RCC_OscConfig+0x134>
 8000d5e:	4b77      	ldr	r3, [pc, #476]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a76      	ldr	r2, [pc, #472]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	4b74      	ldr	r3, [pc, #464]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a73      	ldr	r2, [pc, #460]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d74:	6013      	str	r3, [r2, #0]
 8000d76:	e01e      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d82:	d10c      	bne.n	8000d9e <HAL_RCC_OscConfig+0x15a>
 8000d84:	4b6d      	ldr	r3, [pc, #436]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a6c      	ldr	r2, [pc, #432]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d8e:	6013      	str	r3, [r2, #0]
 8000d90:	4b6a      	ldr	r3, [pc, #424]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a69      	ldr	r2, [pc, #420]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	e00b      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d9e:	4b67      	ldr	r3, [pc, #412]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a66      	ldr	r2, [pc, #408]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	4b64      	ldr	r3, [pc, #400]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a63      	ldr	r2, [pc, #396]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000db0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000db4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000db6:	4b61      	ldr	r3, [pc, #388]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dba:	f023 020f 	bic.w	r2, r3, #15
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	495d      	ldr	r1, [pc, #372]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d059      	beq.n	8000e88 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fc98 	bl	8000708 <HAL_GetTick>
 8000dd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ddc:	e00a      	b.n	8000df4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dde:	f7ff fc93 	bl	8000708 <HAL_GetTick>
 8000de2:	4602      	mov	r2, r0
 8000de4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	2b64      	cmp	r3, #100	; 0x64
 8000dec:	d902      	bls.n	8000df4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	f000 be29 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
 8000df4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dfc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000e00:	fa93 f3a3 	rbit	r3, r3
 8000e04:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000e08:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e0c:	fab3 f383 	clz	r3, r3
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	095b      	lsrs	r3, r3, #5
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d102      	bne.n	8000e26 <HAL_RCC_OscConfig+0x1e2>
 8000e20:	4b46      	ldr	r3, [pc, #280]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	e015      	b.n	8000e52 <HAL_RCC_OscConfig+0x20e>
 8000e26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e2a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e2e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000e32:	fa93 f3a3 	rbit	r3, r3
 8000e36:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e3e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e42:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000e46:	fa93 f3a3 	rbit	r3, r3
 8000e4a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000e4e:	4b3b      	ldr	r3, [pc, #236]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e56:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000e5a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e5e:	fa92 f2a2 	rbit	r2, r2
 8000e62:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000e66:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000e6a:	fab2 f282 	clz	r2, r2
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	f042 0220 	orr.w	r2, r2, #32
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	f002 021f 	and.w	r2, r2, #31
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d0ab      	beq.n	8000dde <HAL_RCC_OscConfig+0x19a>
 8000e86:	e05c      	b.n	8000f42 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e88:	f7ff fc3e 	bl	8000708 <HAL_GetTick>
 8000e8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e90:	e00a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e92:	f7ff fc39 	bl	8000708 <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b64      	cmp	r3, #100	; 0x64
 8000ea0:	d902      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	f000 bdcf 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
 8000ea8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eac:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000eb4:	fa93 f3a3 	rbit	r3, r3
 8000eb8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000ebc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ec0:	fab3 f383 	clz	r3, r3
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	095b      	lsrs	r3, r3, #5
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d102      	bne.n	8000eda <HAL_RCC_OscConfig+0x296>
 8000ed4:	4b19      	ldr	r3, [pc, #100]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	e015      	b.n	8000f06 <HAL_RCC_OscConfig+0x2c2>
 8000eda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ede:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ef6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000efa:	fa93 f3a3 	rbit	r3, r3
 8000efe:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000f02:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <HAL_RCC_OscConfig+0x2f8>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f0a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000f0e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f12:	fa92 f2a2 	rbit	r2, r2
 8000f16:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000f1a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000f1e:	fab2 f282 	clz	r2, r2
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	f042 0220 	orr.w	r2, r2, #32
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	f002 021f 	and.w	r2, r2, #31
 8000f2e:	2101      	movs	r1, #1
 8000f30:	fa01 f202 	lsl.w	r2, r1, r2
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1ab      	bne.n	8000e92 <HAL_RCC_OscConfig+0x24e>
 8000f3a:	e002      	b.n	8000f42 <HAL_RCC_OscConfig+0x2fe>
 8000f3c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f000 816f 	beq.w	8001230 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f52:	4bd0      	ldr	r3, [pc, #832]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 030c 	and.w	r3, r3, #12
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d00b      	beq.n	8000f76 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f5e:	4bcd      	ldr	r3, [pc, #820]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 030c 	and.w	r3, r3, #12
 8000f66:	2b08      	cmp	r3, #8
 8000f68:	d16c      	bne.n	8001044 <HAL_RCC_OscConfig+0x400>
 8000f6a:	4bca      	ldr	r3, [pc, #808]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d166      	bne.n	8001044 <HAL_RCC_OscConfig+0x400>
 8000f76:	2302      	movs	r3, #2
 8000f78:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f80:	fa93 f3a3 	rbit	r3, r3
 8000f84:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f88:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8c:	fab3 f383 	clz	r3, r3
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	095b      	lsrs	r3, r3, #5
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	f043 0301 	orr.w	r3, r3, #1
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d102      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x362>
 8000fa0:	4bbc      	ldr	r3, [pc, #752]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	e013      	b.n	8000fce <HAL_RCC_OscConfig+0x38a>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fac:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000fb0:	fa93 f3a3 	rbit	r3, r3
 8000fb4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000fb8:	2302      	movs	r3, #2
 8000fba:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000fbe:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000fc2:	fa93 f3a3 	rbit	r3, r3
 8000fc6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000fca:	4bb2      	ldr	r3, [pc, #712]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fce:	2202      	movs	r2, #2
 8000fd0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000fd4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000fd8:	fa92 f2a2 	rbit	r2, r2
 8000fdc:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000fe0:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000fe4:	fab2 f282 	clz	r2, r2
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	f042 0220 	orr.w	r2, r2, #32
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	f002 021f 	and.w	r2, r2, #31
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d007      	beq.n	8001010 <HAL_RCC_OscConfig+0x3cc>
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	691b      	ldr	r3, [r3, #16]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d002      	beq.n	8001010 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	f000 bd1b 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001010:	4ba0      	ldr	r3, [pc, #640]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	21f8      	movs	r1, #248	; 0xf8
 8001020:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001024:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001028:	fa91 f1a1 	rbit	r1, r1
 800102c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001030:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001034:	fab1 f181 	clz	r1, r1
 8001038:	b2c9      	uxtb	r1, r1
 800103a:	408b      	lsls	r3, r1
 800103c:	4995      	ldr	r1, [pc, #596]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 800103e:	4313      	orrs	r3, r2
 8001040:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001042:	e0f5      	b.n	8001230 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 8085 	beq.w	800115a <HAL_RCC_OscConfig+0x516>
 8001050:	2301      	movs	r3, #1
 8001052:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001056:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800105a:	fa93 f3a3 	rbit	r3, r3
 800105e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001062:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001066:	fab3 f383 	clz	r3, r3
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001070:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	461a      	mov	r2, r3
 8001078:	2301      	movs	r3, #1
 800107a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107c:	f7ff fb44 	bl	8000708 <HAL_GetTick>
 8001080:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001084:	e00a      	b.n	800109c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001086:	f7ff fb3f 	bl	8000708 <HAL_GetTick>
 800108a:	4602      	mov	r2, r0
 800108c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d902      	bls.n	800109c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	f000 bcd5 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
 800109c:	2302      	movs	r3, #2
 800109e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80010ae:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	095b      	lsrs	r3, r3, #5
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d102      	bne.n	80010cc <HAL_RCC_OscConfig+0x488>
 80010c6:	4b73      	ldr	r3, [pc, #460]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	e013      	b.n	80010f4 <HAL_RCC_OscConfig+0x4b0>
 80010cc:	2302      	movs	r3, #2
 80010ce:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80010d6:	fa93 f3a3 	rbit	r3, r3
 80010da:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010e4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80010f0:	4b68      	ldr	r3, [pc, #416]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 80010f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f4:	2202      	movs	r2, #2
 80010f6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80010fa:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010fe:	fa92 f2a2 	rbit	r2, r2
 8001102:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001106:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800110a:	fab2 f282 	clz	r2, r2
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	f042 0220 	orr.w	r2, r2, #32
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	f002 021f 	and.w	r2, r2, #31
 800111a:	2101      	movs	r1, #1
 800111c:	fa01 f202 	lsl.w	r2, r1, r2
 8001120:	4013      	ands	r3, r2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0af      	beq.n	8001086 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001126:	4b5b      	ldr	r3, [pc, #364]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	695b      	ldr	r3, [r3, #20]
 8001134:	21f8      	movs	r1, #248	; 0xf8
 8001136:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800113e:	fa91 f1a1 	rbit	r1, r1
 8001142:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001146:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800114a:	fab1 f181 	clz	r1, r1
 800114e:	b2c9      	uxtb	r1, r1
 8001150:	408b      	lsls	r3, r1
 8001152:	4950      	ldr	r1, [pc, #320]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
 8001158:	e06a      	b.n	8001230 <HAL_RCC_OscConfig+0x5ec>
 800115a:	2301      	movs	r3, #1
 800115c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001160:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001164:	fa93 f3a3 	rbit	r3, r3
 8001168:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800116c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001170:	fab3 f383 	clz	r3, r3
 8001174:	b2db      	uxtb	r3, r3
 8001176:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800117a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	461a      	mov	r2, r3
 8001182:	2300      	movs	r3, #0
 8001184:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001186:	f7ff fabf 	bl	8000708 <HAL_GetTick>
 800118a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800118e:	e00a      	b.n	80011a6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001190:	f7ff faba 	bl	8000708 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d902      	bls.n	80011a6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	f000 bc50 	b.w	8001a46 <HAL_RCC_OscConfig+0xe02>
 80011a6:	2302      	movs	r3, #2
 80011a8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80011b0:	fa93 f3a3 	rbit	r3, r3
 80011b4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80011b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011bc:	fab3 f383 	clz	r3, r3
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	095b      	lsrs	r3, r3, #5
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d102      	bne.n	80011d6 <HAL_RCC_OscConfig+0x592>
 80011d0:	4b30      	ldr	r3, [pc, #192]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	e013      	b.n	80011fe <HAL_RCC_OscConfig+0x5ba>
 80011d6:	2302      	movs	r3, #2
 80011d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80011e0:	fa93 f3a3 	rbit	r3, r3
 80011e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011e8:	2302      	movs	r3, #2
 80011ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80011f2:	fa93 f3a3 	rbit	r3, r3
 80011f6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011fa:	4b26      	ldr	r3, [pc, #152]	; (8001294 <HAL_RCC_OscConfig+0x650>)
 80011fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fe:	2202      	movs	r2, #2
 8001200:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001204:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001208:	fa92 f2a2 	rbit	r2, r2
 800120c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001210:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001214:	fab2 f282 	clz	r2, r2
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	f042 0220 	orr.w	r2, r2, #32
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	f002 021f 	and.w	r2, r2, #31
 8001224:	2101      	movs	r1, #1
 8001226:	fa01 f202 	lsl.w	r2, r1, r2
 800122a:	4013      	ands	r3, r2
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1af      	bne.n	8001190 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 80da 	beq.w	80013f4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d069      	beq.n	800131e <HAL_RCC_OscConfig+0x6da>
 800124a:	2301      	movs	r3, #1
 800124c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001250:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001254:	fa93 f3a3 	rbit	r3, r3
 8001258:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800125c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001260:	fab3 f383 	clz	r3, r3
 8001264:	b2db      	uxtb	r3, r3
 8001266:	461a      	mov	r2, r3
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <HAL_RCC_OscConfig+0x654>)
 800126a:	4413      	add	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	461a      	mov	r2, r3
 8001270:	2301      	movs	r3, #1
 8001272:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001274:	f7ff fa48 	bl	8000708 <HAL_GetTick>
 8001278:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127c:	e00e      	b.n	800129c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800127e:	f7ff fa43 	bl	8000708 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d906      	bls.n	800129c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e3d9      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 8001292:	bf00      	nop
 8001294:	40021000 	.word	0x40021000
 8001298:	10908120 	.word	0x10908120
 800129c:	2302      	movs	r3, #2
 800129e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80012a6:	fa93 f3a3 	rbit	r3, r3
 80012aa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80012ae:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80012b2:	2202      	movs	r2, #2
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	fa93 f2a3 	rbit	r2, r3
 80012c0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012ca:	2202      	movs	r2, #2
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	fa93 f2a3 	rbit	r2, r3
 80012d8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012de:	4ba5      	ldr	r3, [pc, #660]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80012e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012e2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012e6:	2102      	movs	r1, #2
 80012e8:	6019      	str	r1, [r3, #0]
 80012ea:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	fa93 f1a3 	rbit	r1, r3
 80012f4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012f8:	6019      	str	r1, [r3, #0]
  return result;
 80012fa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	fab3 f383 	clz	r3, r3
 8001304:	b2db      	uxtb	r3, r3
 8001306:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800130a:	b2db      	uxtb	r3, r3
 800130c:	f003 031f 	and.w	r3, r3, #31
 8001310:	2101      	movs	r1, #1
 8001312:	fa01 f303 	lsl.w	r3, r1, r3
 8001316:	4013      	ands	r3, r2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0b0      	beq.n	800127e <HAL_RCC_OscConfig+0x63a>
 800131c:	e06a      	b.n	80013f4 <HAL_RCC_OscConfig+0x7b0>
 800131e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001322:	2201      	movs	r2, #1
 8001324:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	fa93 f2a3 	rbit	r2, r3
 8001330:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001334:	601a      	str	r2, [r3, #0]
  return result;
 8001336:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800133a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800133c:	fab3 f383 	clz	r3, r3
 8001340:	b2db      	uxtb	r3, r3
 8001342:	461a      	mov	r2, r3
 8001344:	4b8c      	ldr	r3, [pc, #560]	; (8001578 <HAL_RCC_OscConfig+0x934>)
 8001346:	4413      	add	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	461a      	mov	r2, r3
 800134c:	2300      	movs	r3, #0
 800134e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001350:	f7ff f9da 	bl	8000708 <HAL_GetTick>
 8001354:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001358:	e009      	b.n	800136e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135a:	f7ff f9d5 	bl	8000708 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e36b      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 800136e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001372:	2202      	movs	r2, #2
 8001374:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001376:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	fa93 f2a3 	rbit	r2, r3
 8001380:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800138a:	2202      	movs	r2, #2
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	fa93 f2a3 	rbit	r2, r3
 8001398:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80013a2:	2202      	movs	r2, #2
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	fa93 f2a3 	rbit	r2, r3
 80013b0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b6:	4b6f      	ldr	r3, [pc, #444]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80013b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013ba:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013be:	2102      	movs	r1, #2
 80013c0:	6019      	str	r1, [r3, #0]
 80013c2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	fa93 f1a3 	rbit	r1, r3
 80013cc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80013d0:	6019      	str	r1, [r3, #0]
  return result;
 80013d2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	fab3 f383 	clz	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	f003 031f 	and.w	r3, r3, #31
 80013e8:	2101      	movs	r1, #1
 80013ea:	fa01 f303 	lsl.w	r3, r1, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1b2      	bne.n	800135a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 8158 	beq.w	80016b4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800140a:	4b5a      	ldr	r3, [pc, #360]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d112      	bne.n	800143c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001416:	4b57      	ldr	r3, [pc, #348]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	4a56      	ldr	r2, [pc, #344]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001420:	61d3      	str	r3, [r2, #28]
 8001422:	4b54      	ldr	r3, [pc, #336]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	f107 0308 	add.w	r3, r7, #8
 8001434:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001436:	2301      	movs	r3, #1
 8001438:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800143c:	4b4f      	ldr	r3, [pc, #316]	; (800157c <HAL_RCC_OscConfig+0x938>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001444:	2b00      	cmp	r3, #0
 8001446:	d11a      	bne.n	800147e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001448:	4b4c      	ldr	r3, [pc, #304]	; (800157c <HAL_RCC_OscConfig+0x938>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a4b      	ldr	r2, [pc, #300]	; (800157c <HAL_RCC_OscConfig+0x938>)
 800144e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001452:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001454:	f7ff f958 	bl	8000708 <HAL_GetTick>
 8001458:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	e009      	b.n	8001472 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800145e:	f7ff f953 	bl	8000708 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b64      	cmp	r3, #100	; 0x64
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e2e9      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001472:	4b42      	ldr	r3, [pc, #264]	; (800157c <HAL_RCC_OscConfig+0x938>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0ef      	beq.n	800145e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x852>
 8001488:	4b3a      	ldr	r3, [pc, #232]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4a39      	ldr	r2, [pc, #228]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	e02f      	b.n	80014f6 <HAL_RCC_OscConfig+0x8b2>
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10c      	bne.n	80014ba <HAL_RCC_OscConfig+0x876>
 80014a0:	4b34      	ldr	r3, [pc, #208]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014a2:	6a1b      	ldr	r3, [r3, #32]
 80014a4:	4a33      	ldr	r2, [pc, #204]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014a6:	f023 0301 	bic.w	r3, r3, #1
 80014aa:	6213      	str	r3, [r2, #32]
 80014ac:	4b31      	ldr	r3, [pc, #196]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014ae:	6a1b      	ldr	r3, [r3, #32]
 80014b0:	4a30      	ldr	r2, [pc, #192]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014b2:	f023 0304 	bic.w	r3, r3, #4
 80014b6:	6213      	str	r3, [r2, #32]
 80014b8:	e01d      	b.n	80014f6 <HAL_RCC_OscConfig+0x8b2>
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	2b05      	cmp	r3, #5
 80014c2:	d10c      	bne.n	80014de <HAL_RCC_OscConfig+0x89a>
 80014c4:	4b2b      	ldr	r3, [pc, #172]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014c6:	6a1b      	ldr	r3, [r3, #32]
 80014c8:	4a2a      	ldr	r2, [pc, #168]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	6213      	str	r3, [r2, #32]
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	4a27      	ldr	r2, [pc, #156]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014d6:	f043 0301 	orr.w	r3, r3, #1
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e00b      	b.n	80014f6 <HAL_RCC_OscConfig+0x8b2>
 80014de:	4b25      	ldr	r3, [pc, #148]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	4a24      	ldr	r2, [pc, #144]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014e4:	f023 0301 	bic.w	r3, r3, #1
 80014e8:	6213      	str	r3, [r2, #32]
 80014ea:	4b22      	ldr	r3, [pc, #136]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	4a21      	ldr	r2, [pc, #132]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 80014f0:	f023 0304 	bic.w	r3, r3, #4
 80014f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d06b      	beq.n	80015d8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001500:	f7ff f902 	bl	8000708 <HAL_GetTick>
 8001504:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001508:	e00b      	b.n	8001522 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800150a:	f7ff f8fd 	bl	8000708 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	f241 3288 	movw	r2, #5000	; 0x1388
 800151a:	4293      	cmp	r3, r2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e291      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 8001522:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001526:	2202      	movs	r2, #2
 8001528:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	fa93 f2a3 	rbit	r2, r3
 8001534:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800153e:	2202      	movs	r2, #2
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	fa93 f2a3 	rbit	r2, r3
 800154c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001550:	601a      	str	r2, [r3, #0]
  return result;
 8001552:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001556:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001558:	fab3 f383 	clz	r3, r3
 800155c:	b2db      	uxtb	r3, r3
 800155e:	095b      	lsrs	r3, r3, #5
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d109      	bne.n	8001580 <HAL_RCC_OscConfig+0x93c>
 800156c:	4b01      	ldr	r3, [pc, #4]	; (8001574 <HAL_RCC_OscConfig+0x930>)
 800156e:	6a1b      	ldr	r3, [r3, #32]
 8001570:	e014      	b.n	800159c <HAL_RCC_OscConfig+0x958>
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000
 8001578:	10908120 	.word	0x10908120
 800157c:	40007000 	.word	0x40007000
 8001580:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001584:	2202      	movs	r2, #2
 8001586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001588:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	fa93 f2a3 	rbit	r2, r3
 8001592:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	4bbb      	ldr	r3, [pc, #748]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 800159a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80015a0:	2102      	movs	r1, #2
 80015a2:	6011      	str	r1, [r2, #0]
 80015a4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	fa92 f1a2 	rbit	r1, r2
 80015ae:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80015b2:	6011      	str	r1, [r2, #0]
  return result;
 80015b4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	fab2 f282 	clz	r2, r2
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	f002 021f 	and.w	r2, r2, #31
 80015ca:	2101      	movs	r1, #1
 80015cc:	fa01 f202 	lsl.w	r2, r1, r2
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d099      	beq.n	800150a <HAL_RCC_OscConfig+0x8c6>
 80015d6:	e063      	b.n	80016a0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d8:	f7ff f896 	bl	8000708 <HAL_GetTick>
 80015dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e0:	e00b      	b.n	80015fa <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e2:	f7ff f891 	bl	8000708 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e225      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 80015fa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015fe:	2202      	movs	r2, #2
 8001600:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	fa93 f2a3 	rbit	r2, r3
 800160c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001616:	2202      	movs	r2, #2
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	fa93 f2a3 	rbit	r2, r3
 8001624:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001628:	601a      	str	r2, [r3, #0]
  return result;
 800162a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800162e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001630:	fab3 f383 	clz	r3, r3
 8001634:	b2db      	uxtb	r3, r3
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	b2db      	uxtb	r3, r3
 800163a:	f043 0302 	orr.w	r3, r3, #2
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d102      	bne.n	800164a <HAL_RCC_OscConfig+0xa06>
 8001644:	4b90      	ldr	r3, [pc, #576]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001646:	6a1b      	ldr	r3, [r3, #32]
 8001648:	e00d      	b.n	8001666 <HAL_RCC_OscConfig+0xa22>
 800164a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800164e:	2202      	movs	r2, #2
 8001650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001652:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	fa93 f2a3 	rbit	r2, r3
 800165c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	4b89      	ldr	r3, [pc, #548]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800166a:	2102      	movs	r1, #2
 800166c:	6011      	str	r1, [r2, #0]
 800166e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001672:	6812      	ldr	r2, [r2, #0]
 8001674:	fa92 f1a2 	rbit	r1, r2
 8001678:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800167c:	6011      	str	r1, [r2, #0]
  return result;
 800167e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	fab2 f282 	clz	r2, r2
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	f002 021f 	and.w	r2, r2, #31
 8001694:	2101      	movs	r1, #1
 8001696:	fa01 f202 	lsl.w	r2, r1, r2
 800169a:	4013      	ands	r3, r2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1a0      	bne.n	80015e2 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016a0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d105      	bne.n	80016b4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a8:	4b77      	ldr	r3, [pc, #476]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	4a76      	ldr	r2, [pc, #472]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80016ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016b2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 81c2 	beq.w	8001a44 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c0:	4b71      	ldr	r3, [pc, #452]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 030c 	and.w	r3, r3, #12
 80016c8:	2b08      	cmp	r3, #8
 80016ca:	f000 819c 	beq.w	8001a06 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	f040 8114 	bne.w	8001902 <HAL_RCC_OscConfig+0xcbe>
 80016da:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016de:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016f2:	601a      	str	r2, [r3, #0]
  return result;
 80016f4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016f8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fa:	fab3 f383 	clz	r3, r3
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001704:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	461a      	mov	r2, r3
 800170c:	2300      	movs	r3, #0
 800170e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7fe fffa 	bl	8000708 <HAL_GetTick>
 8001714:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001718:	e009      	b.n	800172e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171a:	f7fe fff5 	bl	8000708 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e18b      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 800172e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001732:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001736:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001738:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	fa93 f2a3 	rbit	r2, r3
 8001742:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001746:	601a      	str	r2, [r3, #0]
  return result;
 8001748:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800174c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800174e:	fab3 f383 	clz	r3, r3
 8001752:	b2db      	uxtb	r3, r3
 8001754:	095b      	lsrs	r3, r3, #5
 8001756:	b2db      	uxtb	r3, r3
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b01      	cmp	r3, #1
 8001760:	d102      	bne.n	8001768 <HAL_RCC_OscConfig+0xb24>
 8001762:	4b49      	ldr	r3, [pc, #292]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	e01b      	b.n	80017a0 <HAL_RCC_OscConfig+0xb5c>
 8001768:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800176c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001770:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	fa93 f2a3 	rbit	r2, r3
 800177c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001786:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	fa93 f2a3 	rbit	r2, r3
 8001796:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	4b3a      	ldr	r3, [pc, #232]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 800179e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017a8:	6011      	str	r1, [r2, #0]
 80017aa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	fa92 f1a2 	rbit	r1, r2
 80017b4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80017b8:	6011      	str	r1, [r2, #0]
  return result;
 80017ba:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80017be:	6812      	ldr	r2, [r2, #0]
 80017c0:	fab2 f282 	clz	r2, r2
 80017c4:	b2d2      	uxtb	r2, r2
 80017c6:	f042 0220 	orr.w	r2, r2, #32
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	f002 021f 	and.w	r2, r2, #31
 80017d0:	2101      	movs	r1, #1
 80017d2:	fa01 f202 	lsl.w	r2, r1, r2
 80017d6:	4013      	ands	r3, r2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d19e      	bne.n	800171a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017dc:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6a1b      	ldr	r3, [r3, #32]
 80017f0:	430b      	orrs	r3, r1
 80017f2:	4925      	ldr	r1, [pc, #148]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017f4:	4313      	orrs	r3, r2
 80017f6:	604b      	str	r3, [r1, #4]
 80017f8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001800:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001802:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	fa93 f2a3 	rbit	r2, r3
 800180c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001810:	601a      	str	r2, [r3, #0]
  return result;
 8001812:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001816:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001818:	fab3 f383 	clz	r3, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001822:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	461a      	mov	r2, r3
 800182a:	2301      	movs	r3, #1
 800182c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7fe ff6b 	bl	8000708 <HAL_GetTick>
 8001832:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001836:	e009      	b.n	800184c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7fe ff66 	bl	8000708 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e0fc      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 800184c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001850:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001864:	601a      	str	r2, [r3, #0]
  return result;
 8001866:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800186a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	095b      	lsrs	r3, r3, #5
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b01      	cmp	r3, #1
 800187e:	d105      	bne.n	800188c <HAL_RCC_OscConfig+0xc48>
 8001880:	4b01      	ldr	r3, [pc, #4]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	e01e      	b.n	80018c4 <HAL_RCC_OscConfig+0xc80>
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001890:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001896:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	fa93 f2a3 	rbit	r2, r3
 80018a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	fa93 f2a3 	rbit	r2, r3
 80018ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	4b63      	ldr	r3, [pc, #396]	; (8001a50 <HAL_RCC_OscConfig+0xe0c>)
 80018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018cc:	6011      	str	r1, [r2, #0]
 80018ce:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	fa92 f1a2 	rbit	r1, r2
 80018d8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80018dc:	6011      	str	r1, [r2, #0]
  return result;
 80018de:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	fab2 f282 	clz	r2, r2
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	f042 0220 	orr.w	r2, r2, #32
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	f002 021f 	and.w	r2, r2, #31
 80018f4:	2101      	movs	r1, #1
 80018f6:	fa01 f202 	lsl.w	r2, r1, r2
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d09b      	beq.n	8001838 <HAL_RCC_OscConfig+0xbf4>
 8001900:	e0a0      	b.n	8001a44 <HAL_RCC_OscConfig+0xe00>
 8001902:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001906:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800190a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	fa93 f2a3 	rbit	r2, r3
 8001916:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800191a:	601a      	str	r2, [r3, #0]
  return result;
 800191c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001920:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800192c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	461a      	mov	r2, r3
 8001934:	2300      	movs	r3, #0
 8001936:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7fe fee6 	bl	8000708 <HAL_GetTick>
 800193c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001940:	e009      	b.n	8001956 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001942:	f7fe fee1 	bl	8000708 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e077      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
 8001956:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800195a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800196e:	601a      	str	r2, [r3, #0]
  return result;
 8001970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001974:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001976:	fab3 f383 	clz	r3, r3
 800197a:	b2db      	uxtb	r3, r3
 800197c:	095b      	lsrs	r3, r3, #5
 800197e:	b2db      	uxtb	r3, r3
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b01      	cmp	r3, #1
 8001988:	d102      	bne.n	8001990 <HAL_RCC_OscConfig+0xd4c>
 800198a:	4b31      	ldr	r3, [pc, #196]	; (8001a50 <HAL_RCC_OscConfig+0xe0c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	e01b      	b.n	80019c8 <HAL_RCC_OscConfig+0xd84>
 8001990:	f107 0320 	add.w	r3, r7, #32
 8001994:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001998:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	fa93 f2a3 	rbit	r2, r3
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	f107 0318 	add.w	r3, r7, #24
 80019ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	f107 0318 	add.w	r3, r7, #24
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	fa93 f2a3 	rbit	r2, r3
 80019be:	f107 0314 	add.w	r3, r7, #20
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <HAL_RCC_OscConfig+0xe0c>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f107 0210 	add.w	r2, r7, #16
 80019cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019d0:	6011      	str	r1, [r2, #0]
 80019d2:	f107 0210 	add.w	r2, r7, #16
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	fa92 f1a2 	rbit	r1, r2
 80019dc:	f107 020c 	add.w	r2, r7, #12
 80019e0:	6011      	str	r1, [r2, #0]
  return result;
 80019e2:	f107 020c 	add.w	r2, r7, #12
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	fab2 f282 	clz	r2, r2
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	f042 0220 	orr.w	r2, r2, #32
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f002 021f 	and.w	r2, r2, #31
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d19e      	bne.n	8001942 <HAL_RCC_OscConfig+0xcfe>
 8001a04:	e01e      	b.n	8001a44 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d101      	bne.n	8001a14 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e018      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a14:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <HAL_RCC_OscConfig+0xe0c>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a1c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d108      	bne.n	8001a40 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001a2e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b09e      	sub	sp, #120	; 0x78
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e162      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b90      	ldr	r3, [pc, #576]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d910      	bls.n	8001a9c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b8d      	ldr	r3, [pc, #564]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0207 	bic.w	r2, r3, #7
 8001a82:	498b      	ldr	r1, [pc, #556]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8a:	4b89      	ldr	r3, [pc, #548]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e14a      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d008      	beq.n	8001aba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aa8:	4b82      	ldr	r3, [pc, #520]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	497f      	ldr	r1, [pc, #508]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 80dc 	beq.w	8001c80 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d13c      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xf6>
 8001ad0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ad4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ad8:	fa93 f3a3 	rbit	r3, r3
 8001adc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae0:	fab3 f383 	clz	r3, r3
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d102      	bne.n	8001afa <HAL_RCC_ClockConfig+0xa6>
 8001af4:	4b6f      	ldr	r3, [pc, #444]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	e00f      	b.n	8001b1a <HAL_RCC_ClockConfig+0xc6>
 8001afa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001afe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b02:	fa93 f3a3 	rbit	r3, r3
 8001b06:	667b      	str	r3, [r7, #100]	; 0x64
 8001b08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b0c:	663b      	str	r3, [r7, #96]	; 0x60
 8001b0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b10:	fa93 f3a3 	rbit	r3, r3
 8001b14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b16:	4b67      	ldr	r3, [pc, #412]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b1e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b22:	fa92 f2a2 	rbit	r2, r2
 8001b26:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001b28:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b2a:	fab2 f282 	clz	r2, r2
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	f042 0220 	orr.w	r2, r2, #32
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	f002 021f 	and.w	r2, r2, #31
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d17b      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e0f3      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d13c      	bne.n	8001bcc <HAL_RCC_ClockConfig+0x178>
 8001b52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b56:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	095b      	lsrs	r3, r3, #5
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d102      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x128>
 8001b76:	4b4f      	ldr	r3, [pc, #316]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	e00f      	b.n	8001b9c <HAL_RCC_ClockConfig+0x148>
 8001b7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b80:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b84:	fa93 f3a3 	rbit	r3, r3
 8001b88:	647b      	str	r3, [r7, #68]	; 0x44
 8001b8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b8e:	643b      	str	r3, [r7, #64]	; 0x40
 8001b90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b92:	fa93 f3a3 	rbit	r3, r3
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b98:	4b46      	ldr	r3, [pc, #280]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ba0:	63ba      	str	r2, [r7, #56]	; 0x38
 8001ba2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ba4:	fa92 f2a2 	rbit	r2, r2
 8001ba8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001baa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bac:	fab2 f282 	clz	r2, r2
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	f042 0220 	orr.w	r2, r2, #32
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	f002 021f 	and.w	r2, r2, #31
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d13a      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e0b2      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd2:	fa93 f3a3 	rbit	r3, r3
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bda:	fab3 f383 	clz	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	095b      	lsrs	r3, r3, #5
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d102      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0x1a0>
 8001bee:	4b31      	ldr	r3, [pc, #196]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	e00d      	b.n	8001c10 <HAL_RCC_ClockConfig+0x1bc>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bfa:	fa93 f3a3 	rbit	r3, r3
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001c00:	2302      	movs	r3, #2
 8001c02:	623b      	str	r3, [r7, #32]
 8001c04:	6a3b      	ldr	r3, [r7, #32]
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	61fb      	str	r3, [r7, #28]
 8001c0c:	4b29      	ldr	r3, [pc, #164]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c10:	2202      	movs	r2, #2
 8001c12:	61ba      	str	r2, [r7, #24]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	fa92 f2a2 	rbit	r2, r2
 8001c1a:	617a      	str	r2, [r7, #20]
  return result;
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	fab2 f282 	clz	r2, r2
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	f042 0220 	orr.w	r2, r2, #32
 8001c28:	b2d2      	uxtb	r2, r2
 8001c2a:	f002 021f 	and.w	r2, r2, #31
 8001c2e:	2101      	movs	r1, #1
 8001c30:	fa01 f202 	lsl.w	r2, r1, r2
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e079      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f023 0203 	bic.w	r2, r3, #3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	491a      	ldr	r1, [pc, #104]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c50:	f7fe fd5a 	bl	8000708 <HAL_GetTick>
 8001c54:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	e00a      	b.n	8001c6e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c58:	f7fe fd56 	bl	8000708 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e061      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6e:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 020c 	and.w	r2, r3, #12
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d1eb      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d214      	bcs.n	8001cb8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 0207 	bic.w	r2, r3, #7
 8001c96:	4906      	ldr	r1, [pc, #24]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9e:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d005      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e040      	b.n	8001d32 <HAL_RCC_ClockConfig+0x2de>
 8001cb0:	40022000 	.word	0x40022000
 8001cb4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d008      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc4:	4b1d      	ldr	r3, [pc, #116]	; (8001d3c <HAL_RCC_ClockConfig+0x2e8>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	491a      	ldr	r1, [pc, #104]	; (8001d3c <HAL_RCC_ClockConfig+0x2e8>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d009      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <HAL_RCC_ClockConfig+0x2e8>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	4912      	ldr	r1, [pc, #72]	; (8001d3c <HAL_RCC_ClockConfig+0x2e8>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cf6:	f000 f829 	bl	8001d4c <HAL_RCC_GetSysClockFreq>
 8001cfa:	4601      	mov	r1, r0
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <HAL_RCC_ClockConfig+0x2e8>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d04:	22f0      	movs	r2, #240	; 0xf0
 8001d06:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	fa92 f2a2 	rbit	r2, r2
 8001d0e:	60fa      	str	r2, [r7, #12]
  return result;
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	fab2 f282 	clz	r2, r2
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	40d3      	lsrs	r3, r2
 8001d1a:	4a09      	ldr	r2, [pc, #36]	; (8001d40 <HAL_RCC_ClockConfig+0x2ec>)
 8001d1c:	5cd3      	ldrb	r3, [r2, r3]
 8001d1e:	fa21 f303 	lsr.w	r3, r1, r3
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <HAL_RCC_ClockConfig+0x2f0>)
 8001d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <HAL_RCC_ClockConfig+0x2f4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fca8 	bl	8000680 <HAL_InitTick>
  
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3778      	adds	r7, #120	; 0x78
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	08002594 	.word	0x08002594
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000004 	.word	0x20000004

08001d4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b08b      	sub	sp, #44	; 0x2c
 8001d50:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	2300      	movs	r3, #0
 8001d58:	61bb      	str	r3, [r7, #24]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001d66:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	f003 030c 	and.w	r3, r3, #12
 8001d72:	2b04      	cmp	r3, #4
 8001d74:	d002      	beq.n	8001d7c <HAL_RCC_GetSysClockFreq+0x30>
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d003      	beq.n	8001d82 <HAL_RCC_GetSysClockFreq+0x36>
 8001d7a:	e03c      	b.n	8001df6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d7c:	4b24      	ldr	r3, [pc, #144]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d7e:	623b      	str	r3, [r7, #32]
      break;
 8001d80:	e03c      	b.n	8001dfc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d88:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d8c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	fa92 f2a2 	rbit	r2, r2
 8001d94:	607a      	str	r2, [r7, #4]
  return result;
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	fab2 f282 	clz	r2, r2
 8001d9c:	b2d2      	uxtb	r2, r2
 8001d9e:	40d3      	lsrs	r3, r2
 8001da0:	4a1c      	ldr	r2, [pc, #112]	; (8001e14 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	220f      	movs	r2, #15
 8001db0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	fa92 f2a2 	rbit	r2, r2
 8001db8:	60fa      	str	r2, [r7, #12]
  return result;
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	fab2 f282 	clz	r2, r2
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	40d3      	lsrs	r3, r2
 8001dc4:	4a14      	ldr	r2, [pc, #80]	; (8001e18 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dc6:	5cd3      	ldrb	r3, [r2, r3]
 8001dc8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d008      	beq.n	8001de6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fb02 f303 	mul.w	r3, r2, r3
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
 8001de4:	e004      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	4a0c      	ldr	r2, [pc, #48]	; (8001e1c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001dea:	fb02 f303 	mul.w	r3, r2, r3
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df2:	623b      	str	r3, [r7, #32]
      break;
 8001df4:	e002      	b.n	8001dfc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001df6:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001df8:	623b      	str	r3, [r7, #32]
      break;
 8001dfa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dfc:	6a3b      	ldr	r3, [r7, #32]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	372c      	adds	r7, #44	; 0x2c
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	007a1200 	.word	0x007a1200
 8001e14:	080025ac 	.word	0x080025ac
 8001e18:	080025bc 	.word	0x080025bc
 8001e1c:	003d0900 	.word	0x003d0900

08001e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000000 	.word	0x20000000

08001e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001e3e:	f7ff ffef 	bl	8001e20 <HAL_RCC_GetHCLKFreq>
 8001e42:	4601      	mov	r1, r0
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e4c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e50:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	fa92 f2a2 	rbit	r2, r2
 8001e58:	603a      	str	r2, [r7, #0]
  return result;
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	fab2 f282 	clz	r2, r2
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	40d3      	lsrs	r3, r2
 8001e64:	4a04      	ldr	r2, [pc, #16]	; (8001e78 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	080025a4 	.word	0x080025a4

08001e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e82:	f7ff ffcd 	bl	8001e20 <HAL_RCC_GetHCLKFreq>
 8001e86:	4601      	mov	r1, r0
 8001e88:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001e90:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001e94:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	fa92 f2a2 	rbit	r2, r2
 8001e9c:	603a      	str	r2, [r7, #0]
  return result;
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	fab2 f282 	clz	r2, r2
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	40d3      	lsrs	r3, r2
 8001ea8:	4a04      	ldr	r2, [pc, #16]	; (8001ebc <HAL_RCC_GetPCLK2Freq+0x40>)
 8001eaa:	5cd3      	ldrb	r3, [r2, r3]
 8001eac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	080025a4 	.word	0x080025a4

08001ec0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e040      	b.n	8001f54 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7fe fb48 	bl	8000578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2224      	movs	r2, #36	; 0x24
 8001eec:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0201 	bic.w	r2, r2, #1
 8001efc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f82c 	bl	8001f5c <UART_SetConfig>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d101      	bne.n	8001f0e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e022      	b.n	8001f54 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f9a2 	bl	8002260 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 fa29 	bl	80023a4 <UART_CheckIdleState>
 8001f52:	4603      	mov	r3, r0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689a      	ldr	r2, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	69db      	ldr	r3, [r3, #28]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	4ba2      	ldr	r3, [pc, #648]	; (8002214 <UART_SetConfig+0x2b8>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	6939      	ldr	r1, [r7, #16]
 8001f94:	430b      	orrs	r3, r1
 8001f96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a90      	ldr	r2, [pc, #576]	; (8002218 <UART_SetConfig+0x2bc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d121      	bne.n	8002020 <UART_SetConfig+0xc4>
 8001fdc:	4b8f      	ldr	r3, [pc, #572]	; (800221c <UART_SetConfig+0x2c0>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	f003 0303 	and.w	r3, r3, #3
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	d817      	bhi.n	8002018 <UART_SetConfig+0xbc>
 8001fe8:	a201      	add	r2, pc, #4	; (adr r2, 8001ff0 <UART_SetConfig+0x94>)
 8001fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fee:	bf00      	nop
 8001ff0:	08002001 	.word	0x08002001
 8001ff4:	0800200d 	.word	0x0800200d
 8001ff8:	08002013 	.word	0x08002013
 8001ffc:	08002007 	.word	0x08002007
 8002000:	2300      	movs	r3, #0
 8002002:	77fb      	strb	r3, [r7, #31]
 8002004:	e01e      	b.n	8002044 <UART_SetConfig+0xe8>
 8002006:	2302      	movs	r3, #2
 8002008:	77fb      	strb	r3, [r7, #31]
 800200a:	e01b      	b.n	8002044 <UART_SetConfig+0xe8>
 800200c:	2304      	movs	r3, #4
 800200e:	77fb      	strb	r3, [r7, #31]
 8002010:	e018      	b.n	8002044 <UART_SetConfig+0xe8>
 8002012:	2308      	movs	r3, #8
 8002014:	77fb      	strb	r3, [r7, #31]
 8002016:	e015      	b.n	8002044 <UART_SetConfig+0xe8>
 8002018:	2310      	movs	r3, #16
 800201a:	77fb      	strb	r3, [r7, #31]
 800201c:	bf00      	nop
 800201e:	e011      	b.n	8002044 <UART_SetConfig+0xe8>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a7e      	ldr	r2, [pc, #504]	; (8002220 <UART_SetConfig+0x2c4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d102      	bne.n	8002030 <UART_SetConfig+0xd4>
 800202a:	2300      	movs	r3, #0
 800202c:	77fb      	strb	r3, [r7, #31]
 800202e:	e009      	b.n	8002044 <UART_SetConfig+0xe8>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a7b      	ldr	r2, [pc, #492]	; (8002224 <UART_SetConfig+0x2c8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d102      	bne.n	8002040 <UART_SetConfig+0xe4>
 800203a:	2300      	movs	r3, #0
 800203c:	77fb      	strb	r3, [r7, #31]
 800203e:	e001      	b.n	8002044 <UART_SetConfig+0xe8>
 8002040:	2310      	movs	r3, #16
 8002042:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800204c:	f040 8082 	bne.w	8002154 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002050:	7ffb      	ldrb	r3, [r7, #31]
 8002052:	2b08      	cmp	r3, #8
 8002054:	d85e      	bhi.n	8002114 <UART_SetConfig+0x1b8>
 8002056:	a201      	add	r2, pc, #4	; (adr r2, 800205c <UART_SetConfig+0x100>)
 8002058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205c:	08002081 	.word	0x08002081
 8002060:	080020a1 	.word	0x080020a1
 8002064:	080020c1 	.word	0x080020c1
 8002068:	08002115 	.word	0x08002115
 800206c:	080020dd 	.word	0x080020dd
 8002070:	08002115 	.word	0x08002115
 8002074:	08002115 	.word	0x08002115
 8002078:	08002115 	.word	0x08002115
 800207c:	080020fd 	.word	0x080020fd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002080:	f7ff feda 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002084:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	005a      	lsls	r2, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	085b      	lsrs	r3, r3, #1
 8002090:	441a      	add	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	fbb2 f3f3 	udiv	r3, r2, r3
 800209a:	b29b      	uxth	r3, r3
 800209c:	61bb      	str	r3, [r7, #24]
        break;
 800209e:	e03c      	b.n	800211a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80020a0:	f7ff feec 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 80020a4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	005a      	lsls	r2, r3, #1
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	085b      	lsrs	r3, r3, #1
 80020b0:	441a      	add	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	61bb      	str	r3, [r7, #24]
        break;
 80020be:	e02c      	b.n	800211a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	085b      	lsrs	r3, r3, #1
 80020c6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80020ca:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6852      	ldr	r2, [r2, #4]
 80020d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	61bb      	str	r3, [r7, #24]
        break;
 80020da:	e01e      	b.n	800211a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020dc:	f7ff fe36 	bl	8001d4c <HAL_RCC_GetSysClockFreq>
 80020e0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	005a      	lsls	r2, r3, #1
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	085b      	lsrs	r3, r3, #1
 80020ec:	441a      	add	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	61bb      	str	r3, [r7, #24]
        break;
 80020fa:	e00e      	b.n	800211a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	085b      	lsrs	r3, r3, #1
 8002102:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	fbb2 f3f3 	udiv	r3, r2, r3
 800210e:	b29b      	uxth	r3, r3
 8002110:	61bb      	str	r3, [r7, #24]
        break;
 8002112:	e002      	b.n	800211a <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	75fb      	strb	r3, [r7, #23]
        break;
 8002118:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	2b0f      	cmp	r3, #15
 800211e:	d916      	bls.n	800214e <UART_SetConfig+0x1f2>
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002126:	d212      	bcs.n	800214e <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	b29b      	uxth	r3, r3
 800212c:	f023 030f 	bic.w	r3, r3, #15
 8002130:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	085b      	lsrs	r3, r3, #1
 8002136:	b29b      	uxth	r3, r3
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	b29a      	uxth	r2, r3
 800213e:	897b      	ldrh	r3, [r7, #10]
 8002140:	4313      	orrs	r3, r2
 8002142:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	897a      	ldrh	r2, [r7, #10]
 800214a:	60da      	str	r2, [r3, #12]
 800214c:	e07d      	b.n	800224a <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
 8002152:	e07a      	b.n	800224a <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8002154:	7ffb      	ldrb	r3, [r7, #31]
 8002156:	2b08      	cmp	r3, #8
 8002158:	d866      	bhi.n	8002228 <UART_SetConfig+0x2cc>
 800215a:	a201      	add	r2, pc, #4	; (adr r2, 8002160 <UART_SetConfig+0x204>)
 800215c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002160:	08002185 	.word	0x08002185
 8002164:	080021a3 	.word	0x080021a3
 8002168:	080021c1 	.word	0x080021c1
 800216c:	08002229 	.word	0x08002229
 8002170:	080021dd 	.word	0x080021dd
 8002174:	08002229 	.word	0x08002229
 8002178:	08002229 	.word	0x08002229
 800217c:	08002229 	.word	0x08002229
 8002180:	080021fb 	.word	0x080021fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002184:	f7ff fe58 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002188:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	085a      	lsrs	r2, r3, #1
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	441a      	add	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	fbb2 f3f3 	udiv	r3, r2, r3
 800219c:	b29b      	uxth	r3, r3
 800219e:	61bb      	str	r3, [r7, #24]
        break;
 80021a0:	e045      	b.n	800222e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80021a2:	f7ff fe6b 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 80021a6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	085a      	lsrs	r2, r3, #1
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	441a      	add	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	61bb      	str	r3, [r7, #24]
        break;
 80021be:	e036      	b.n	800222e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	085b      	lsrs	r3, r3, #1
 80021c6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80021ca:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6852      	ldr	r2, [r2, #4]
 80021d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	61bb      	str	r3, [r7, #24]
        break;
 80021da:	e028      	b.n	800222e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021dc:	f7ff fdb6 	bl	8001d4c <HAL_RCC_GetSysClockFreq>
 80021e0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	085a      	lsrs	r2, r3, #1
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	441a      	add	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	61bb      	str	r3, [r7, #24]
        break;
 80021f8:	e019      	b.n	800222e <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	b29b      	uxth	r3, r3
 800220e:	61bb      	str	r3, [r7, #24]
        break;
 8002210:	e00d      	b.n	800222e <UART_SetConfig+0x2d2>
 8002212:	bf00      	nop
 8002214:	efff69f3 	.word	0xefff69f3
 8002218:	40013800 	.word	0x40013800
 800221c:	40021000 	.word	0x40021000
 8002220:	40004400 	.word	0x40004400
 8002224:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	75fb      	strb	r3, [r7, #23]
        break;
 800222c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d908      	bls.n	8002246 <UART_SetConfig+0x2ea>
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800223a:	d204      	bcs.n	8002246 <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	e001      	b.n	800224a <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002256:	7dfb      	ldrb	r3, [r7, #23]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3720      	adds	r7, #32
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00a      	beq.n	80022ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	430a      	orrs	r2, r1
 80022aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00a      	beq.n	80022ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00a      	beq.n	80022f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00a      	beq.n	8002312 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	f003 0320 	and.w	r3, r3, #32
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00a      	beq.n	8002334 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800233c:	2b00      	cmp	r3, #0
 800233e:	d01a      	beq.n	8002376 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800235e:	d10a      	bne.n	8002376 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	605a      	str	r2, [r3, #4]
  }
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af02      	add	r7, sp, #8
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80023b2:	f7fe f9a9 	bl	8000708 <HAL_GetTick>
 80023b6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d10e      	bne.n	80023e4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 f82a 	bl	800242e <UART_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e020      	b.n	8002426 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d10e      	bne.n	8002410 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f814 	bl	800242e <UART_WaitOnFlagUntilTimeout>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e00a      	b.n	8002426 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2220      	movs	r2, #32
 8002414:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b084      	sub	sp, #16
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	603b      	str	r3, [r7, #0]
 800243a:	4613      	mov	r3, r2
 800243c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800243e:	e05d      	b.n	80024fc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002446:	d059      	beq.n	80024fc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002448:	f7fe f95e 	bl	8000708 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	429a      	cmp	r2, r3
 8002456:	d302      	bcc.n	800245e <UART_WaitOnFlagUntilTimeout+0x30>
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d11b      	bne.n	8002496 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800246c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 0201 	bic.w	r2, r2, #1
 800247c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2220      	movs	r2, #32
 8002482:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2220      	movs	r2, #32
 8002488:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e042      	b.n	800251c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d02b      	beq.n	80024fc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024b2:	d123      	bne.n	80024fc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024bc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80024cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0201 	bic.w	r2, r2, #1
 80024dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2220      	movs	r2, #32
 80024e2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2220      	movs	r2, #32
 80024e8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2220      	movs	r2, #32
 80024ee:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e00f      	b.n	800251c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	69da      	ldr	r2, [r3, #28]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	4013      	ands	r3, r2
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	429a      	cmp	r2, r3
 800250a:	bf0c      	ite	eq
 800250c:	2301      	moveq	r3, #1
 800250e:	2300      	movne	r3, #0
 8002510:	b2db      	uxtb	r3, r3
 8002512:	461a      	mov	r2, r3
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	429a      	cmp	r2, r3
 8002518:	d092      	beq.n	8002440 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <__libc_init_array>:
 8002524:	b570      	push	{r4, r5, r6, lr}
 8002526:	4e0d      	ldr	r6, [pc, #52]	; (800255c <__libc_init_array+0x38>)
 8002528:	4c0d      	ldr	r4, [pc, #52]	; (8002560 <__libc_init_array+0x3c>)
 800252a:	1ba4      	subs	r4, r4, r6
 800252c:	10a4      	asrs	r4, r4, #2
 800252e:	2500      	movs	r5, #0
 8002530:	42a5      	cmp	r5, r4
 8002532:	d109      	bne.n	8002548 <__libc_init_array+0x24>
 8002534:	4e0b      	ldr	r6, [pc, #44]	; (8002564 <__libc_init_array+0x40>)
 8002536:	4c0c      	ldr	r4, [pc, #48]	; (8002568 <__libc_init_array+0x44>)
 8002538:	f000 f820 	bl	800257c <_init>
 800253c:	1ba4      	subs	r4, r4, r6
 800253e:	10a4      	asrs	r4, r4, #2
 8002540:	2500      	movs	r5, #0
 8002542:	42a5      	cmp	r5, r4
 8002544:	d105      	bne.n	8002552 <__libc_init_array+0x2e>
 8002546:	bd70      	pop	{r4, r5, r6, pc}
 8002548:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800254c:	4798      	blx	r3
 800254e:	3501      	adds	r5, #1
 8002550:	e7ee      	b.n	8002530 <__libc_init_array+0xc>
 8002552:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002556:	4798      	blx	r3
 8002558:	3501      	adds	r5, #1
 800255a:	e7f2      	b.n	8002542 <__libc_init_array+0x1e>
 800255c:	080025cc 	.word	0x080025cc
 8002560:	080025cc 	.word	0x080025cc
 8002564:	080025cc 	.word	0x080025cc
 8002568:	080025d4 	.word	0x080025d4

0800256c <memset>:
 800256c:	4402      	add	r2, r0
 800256e:	4603      	mov	r3, r0
 8002570:	4293      	cmp	r3, r2
 8002572:	d100      	bne.n	8002576 <memset+0xa>
 8002574:	4770      	bx	lr
 8002576:	f803 1b01 	strb.w	r1, [r3], #1
 800257a:	e7f9      	b.n	8002570 <memset+0x4>

0800257c <_init>:
 800257c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800257e:	bf00      	nop
 8002580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002582:	bc08      	pop	{r3}
 8002584:	469e      	mov	lr, r3
 8002586:	4770      	bx	lr

08002588 <_fini>:
 8002588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800258a:	bf00      	nop
 800258c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800258e:	bc08      	pop	{r3}
 8002590:	469e      	mov	lr, r3
 8002592:	4770      	bx	lr
