// Copyright (c) 2021 - {{now() | date(format="%Y")}}  Intel Corporation
//
// SPDX-License-Identifier: BSD-2-Clause-Patent

// Auto-generated by `td-layout-config`, do not edit manually.

/*
Image Layout
{%-for i in image_regions%}
{{true|format_layout_border}} <- {{i.region.start|format_hex}}
|{{i.name | format_name}}|   ({{i.region.end - i.region.start|format_hex}}) {{i.region.end - i.region.start|filesizeformat}}
{%-endfor%}
{{true|format_layout_border}} <- {{image_size|format_hex}}
Image size: {{image_size|format_hex}} ({{image_size|filesizeformat}})
*/

// Image Layout Configuration
{%for i in image_regions%}
pub const TD_SHIM_{{i.name}}_OFFSET: u32 = {{i.region.start | format_hex }};
pub const TD_SHIM_{{i.name}}_SIZE: u32 = {{i.region.end - i.region.start | format_hex }}; // {{i.region.end - i.region.start|filesizeformat}}
{%endfor%}
// Offset when Loading into Memory
pub const TD_SHIM_FIRMWARE_BASE: u32 = {{memory_offset | format_hex }};
pub const TD_SHIM_FIRMWARE_SIZE: u32 = {{image_size | format_hex }};

// TD_SHIM_SEC_INFO_OFFSET equals to firmware size - metadata pointer offset -
// OVMF GUID table size - SEC Core information size.
pub const TD_SHIM_SEC_CORE_INFO_OFFSET: u32 = {{sec_info_offset | format_hex }};
pub const TD_SHIM_SEC_CORE_INFO_BASE: u32 = {{memory_offset + sec_info_offset | format_hex }};

// Base Address after Loaded into Memory
{%-for i in image_regions%}
pub const TD_SHIM_{{i.name}}_BASE: u32 = {{memory_offset + i.region.start | format_hex }};
{%-endfor%}
