---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/structs/llvm/simoderegisterdefaults
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - struct
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIModeRegisterDefaults` Struct Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>struct llvm::SIModeRegisterDefaults</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/AMDGPU/SIModeRegisterDefaults.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h"
  isLocal="true" />
</IncludesList>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#ad34c639c525fbb1dc22558683559f46d">SIModeRegisterDefaults</a> (const Function &amp;F, const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Operators Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ada223cd35c40f958ac1f70c1d0fd60ef">operator==</a> (const SIModeRegisterDefaults Other) const</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<>uint32&#95;t</>}
  name={<><a href="#a98055d81c972ca478d57d2b1a871ecd9">fpDenormModeDPValue</a> () const</>}>
Get the encoding value for the FP&#95;DENORM bits of the mode register for the FP64/FP16 denormal mode. <a href="#a98055d81c972ca478d57d2b1a871ecd9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint32&#95;t</>}
  name={<><a href="#a6590b6137a9fe659ad1ba3b2387b4cbd">fpDenormModeSPValue</a> () const</>}>
Get the encoding value for the FP&#95;DENORM bits of the mode register for the FP32 denormal mode. <a href="#a6590b6137a9fe659ad1ba3b2387b4cbd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abdddc79ec28eda713a19458d04d46fd6">isInlineCompatible</a> (SIModeRegisterDefaults CalleeMode) const</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a></>}>
Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through. <a href="#a5eff9b4ca99cdc0544e946f36ba98458">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a></>}
  name={<><a href="#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a></>}>
If this is set, neither input or output denormals are flushed for most f32 instructions. <a href="#af1d0653d028bac2c78f7eec72f32472e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a></>}
  name={<><a href="#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a></>}>
If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions. <a href="#a69743300b37bda17c4cf7690f2dc2fac">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a></>}>
Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008. <a href="#a7238526aeceaef9a0db1ab0c21a0cf0e">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/simoderegisterdefaults">SIModeRegisterDefaults</a></>}
  name={<><a href="#a785285b13b67a380426876b52ae4d811">getDefaultForCallingConv</a> (CallingConv::ID CC)</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 20 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.

<SectionDefinition>

## Public Constructors

### SIModeRegisterDefaults() {#a5c51e7c717aeeb4ea130f6a95f8d7d6a}

<MemberDefinition
  prototype="llvm::SIModeRegisterDefaults::SIModeRegisterDefaults ()"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### SIModeRegisterDefaults() {#ad34c639c525fbb1dc22558683559f46d}

<MemberDefinition
  prototype={<>SIModeRegisterDefaults::SIModeRegisterDefaults (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &amp; F, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00045">45</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-cpp/#l00014">14</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-cpp">SIModeRegisterDefaults.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Operators

### operator==() {#ada223cd35c40f958ac1f70c1d0fd60ef}

<MemberDefinition
  prototype={<>bool llvm::SIModeRegisterDefaults::operator== (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/simoderegisterdefaults">SIModeRegisterDefaults</a> Other) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00053">53</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### fpDenormModeDPValue() {#a98055d81c972ca478d57d2b1a871ecd9}

<MemberDefinition
  prototype={<>uint32&#95;t llvm::SIModeRegisterDefaults::fpDenormModeDPValue () const</>}
  labels = {["inline"]}>
Get the encoding value for the FP&#95;DENORM bits of the mode register for the FP64/FP16 denormal mode.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00073">73</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### fpDenormModeSPValue() {#a6590b6137a9fe659ad1ba3b2387b4cbd}

<MemberDefinition
  prototype={<>uint32&#95;t llvm::SIModeRegisterDefaults::fpDenormModeSPValue () const</>}
  labels = {["inline"]}>
Get the encoding value for the FP&#95;DENORM bits of the mode register for the FP32 denormal mode.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00061">61</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### isInlineCompatible() {#abdddc79ec28eda713a19458d04d46fd6}

<MemberDefinition
  prototype={<>bool llvm::SIModeRegisterDefaults::isInlineCompatible (<a href="/docs/api/structs/llvm/simoderegisterdefaults">SIModeRegisterDefaults</a> CalleeMode) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00085">85</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### DX10Clamp {#a5eff9b4ca99cdc0544e946f36ba98458}

<MemberDefinition
  prototype="bool llvm::SIModeRegisterDefaults::DX10Clamp">
Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00029">29</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### FP32Denormals {#af1d0653d028bac2c78f7eec72f32472e}

<MemberDefinition
  prototype="DenormalMode llvm::SIModeRegisterDefaults::FP32Denormals">
If this is set, neither input or output denormals are flushed for most f32 instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00033">33</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### FP64FP16Denormals {#a69743300b37bda17c4cf7690f2dc2fac}

<MemberDefinition
  prototype="DenormalMode llvm::SIModeRegisterDefaults::FP64FP16Denormals">
If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00037">37</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

### IEEE {#a7238526aeceaef9a0db1ab0c21a0cf0e}

<MemberDefinition
  prototype="bool llvm::SIModeRegisterDefaults::IEEE">
Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008.

Min&#95;dx10 and max&#95;dx10 become IEEE 754- 2008 compliant due to signaling NaN propagation and quieting.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00025">25</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### getDefaultForCallingConv() {#a785285b13b67a380426876b52ae4d811}

<MemberDefinition
  prototype={<>static SIModeRegisterDefaults llvm::SIModeRegisterDefaults::getDefaultForCallingConv (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h/#l00047">47</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this struct was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-cpp">SIModeRegisterDefaults.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h">SIModeRegisterDefaults.h</a></li>
</ul>

</DoxygenPage>
