$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module cross_coupled_latches_testbench $end
  $var wire 1 # set_n $end
  $var wire 1 $ reset_n $end
  $var wire 1 % q $end
  $var wire 1 & q_n $end
  $scope module LATCH_INSTANCE $end
   $var wire 1 # set_n $end
   $var wire 1 $ reset_n $end
   $var wire 1 % q $end
   $var wire 1 & q_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
0&
#10
0#
1&
#20
1#
0&
#30
0$
1%
#40
1$
0%
#50
0#
0$
1%
#65
1#
#68
1$
0%
#78
0#
0$
1%
#93
1$
#94
0%
1&
#96
1#
0&
#106
