# do HW8.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PipelineCPU
# 
# Top level modules:
# 	PipelineCPU
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PipelineCPU_vlg_sample_tst
# -- Compiling module PipelineCPU_vlg_check_tst
# -- Compiling module PipelineCPU_vlg_vec_tst
# 
# Top level modules:
# 	PipelineCPU_vlg_vec_tst
# vsim -L arriaii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.PipelineCPU_vlg_vec_tst 
# Loading work.PipelineCPU_vlg_vec_tst
# Loading work.PipelineCPU
# Loading arriaii_ver.arriaii_io_obuf
# Loading arriaii_ver.arriaii_io_ibuf
# Loading arriaii_ver.arriaii_clkena
# Loading arriaii_ver.arriaii_ena_reg
# Loading arriaii_ver.arriaii_and2
# Loading altera_ver.dffeas
# Loading arriaii_ver.arriaii_lcell_comb
# Loading arriaii_ver.arriaii_ram_block
# Loading arriaii_ver.arriaii_ram_register
# Loading arriaii_ver.arriaii_ram_pulse_generator
# Loading work.PipelineCPU_vlg_sample_tst
# Loading work.PipelineCPU_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : PipelineCPU.vwf.vt(1785)
#    Time: 1 us  Iteration: 0  Instance: /PipelineCPU_vlg_vec_tst/tb_out
