Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  2 15:46:14 2021
| Host         : DESKTOP-AU45JBF running 64-bit major release  (build 9200)
| Command      : report_methodology -file mainInstantiation_methodology_drc_routed.rpt -pb mainInstantiation_methodology_drc_routed.pb -rpx mainInstantiation_methodology_drc_routed.rpx
| Design       : mainInstantiation
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 140
+-----------+------------------+-----------------------------------+------------+
| Rule      | Severity         | Description                       | Violations |
+-----------+------------------+-----------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell       | 72         |
| LUTAR-1   | Warning          | LUT drives async reset alert      | 44         |
| TIMING-20 | Warning          | Non-clocked latch                 | 22         |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF | 2          |
+-----------+------------------+-----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/AuxData_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/Aux_Register_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/MControl_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/MControl_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/MControl_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/MControl_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/PhaseReady_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/State_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_BitAllign/WReset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/AuxData_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/BitslipDone_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Count_Fall_Edge_CLKDiv_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Count_Fall_Edge_CLKDiv_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Count_Fall_Edge_CLKDiv_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/DataAlligned/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/NeedBitslip_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/Register_Out[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/State_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/State_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/bitslip_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin FiniteStateMachine_FrameAllign/showRegInLED[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxA_ints/BUFGMUX_CTRL_inst/I0 is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxA_ints/BUFGMUX_CTRL_inst/I1 is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxB_ints/BUFGMUX_CTRL_inst/I0 is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxB_ints/BUFGMUX_CTRL_inst/I1 is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxC_ints/BUFGMUX_CTRL_inst/I0 is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin Mux_inst/MuxC_ints/BUFGMUX_CTRL_inst/I1 is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin SERDES_inst/ISERDESE2_Master_inst/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin SERDES_inst/ISERDESE2_Master_inst/CLKB is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin SERDES_inst/ISERDESE2_Master_inst/CLKDIV is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin SERDES_inst/ISERDESE2_Slave_inst/CLKDIV is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/MControl_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/MControl_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/MControl_reg[0]_C/CLR
FiniteStateMachine_BitAllign/MControl_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/MControl_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/MControl_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/MControl_reg[1]_C/CLR
FiniteStateMachine_BitAllign/MControl_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseReady_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseReady_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell FiniteStateMachine_BitAllign/PhaseReady_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/PhaseReady_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell SERDES_inst/Aux_Register_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FiniteStateMachine_BitAllign/Aux_Register_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/MControl_reg[0]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/MControl_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/MControl_reg[1]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/MControl_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch FiniteStateMachine_BitAllign/PhaseReady_reg_LDC cannot be properly analyzed as its control pin FiniteStateMachine_BitAllign/PhaseReady_reg_LDC/G is not reached by a timing clock
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
SERDES_inst/ISERDESE2_Master_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
SERDES_inst/ISERDESE2_Slave_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


