Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 6d0ba8bca2bc41d18563d2aac19cec4e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_0' [/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab02_solved/Laborstor2SMP1/project_2/project_2.srcs/sim_1/new/test.v:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab02_solved/Laborstor2SMP1/project_2/project_2.srcs/sources_1/imports/Laborstor2SMP1/DECADD.V" Line 1. Module Decadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab02_solved/Laborstor2SMP1/project_2/project_2.srcs/sources_1/imports/Laborstor2SMP1/MC68000PI.V" Line 1. Module MC68000 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab02_solved/Laborstor2SMP1/project_2/project_2.srcs/sources_1/imports/Laborstor2SMP1/MC68230.V" Line 1. Module MC68230 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab02_solved/Laborstor2SMP1/project_2/project_2.srcs/sources_1/imports/Laborstor2SMP1/REG.V" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decadd
Compiling module xil_defaultlib.design_1_Decadd_0_0
Compiling module xil_defaultlib.MC68000
Compiling module xil_defaultlib.design_1_MC68000_0_0
Compiling module xil_defaultlib.MC68230
Compiling module xil_defaultlib.design_1_MC68230_0_0
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.design_1_REG_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
