arrLoopRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066842                       # Number of seconds simulated
sim_ticks                                 66841504000                       # Number of ticks simulated
final_tick                                66841504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1145839                       # Simulator instruction rate (inst/s)
host_op_rate                                  1145838                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1740314518                       # Simulator tick rate (ticks/s)
host_mem_usage                                8489472                       # Number of bytes of host memory used
host_seconds                                    38.41                       # Real time elapsed on the host
sim_insts                                    44008983                       # Number of instructions simulated
sim_ops                                      44008983                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED  66841504000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            57850798                       # Number of hits
system.cache.misses                            162391                       # Number of misses
system.cache.missLatency::samples              162391                       # Ticks for misses to the cache
system.cache.missLatency::mean           54364.558381                       # Ticks for misses to the cache
system.cache.missLatency::gmean          47348.595292                       # Ticks for misses to the cache
system.cache.missLatency::stdev          39264.491832                       # Ticks for misses to the cache
system.cache.missLatency::0-65535              151160     93.08%     93.08% # Ticks for misses to the cache
system.cache.missLatency::65536-131071           5914      3.64%     96.73% # Ticks for misses to the cache
system.cache.missLatency::131072-196607          1309      0.81%     97.53% # Ticks for misses to the cache
system.cache.missLatency::196608-262143          2038      1.25%     98.79% # Ticks for misses to the cache
system.cache.missLatency::262144-327679          1735      1.07%     99.86% # Ticks for misses to the cache
system.cache.missLatency::327680-393215           177      0.11%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::589824-655359            58      0.04%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                162391                       # Ticks for misses to the cache
system.cache.hitRatio                        0.997201                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port       487157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port     20785024                       # Cumulative packet size per connected master and slave (bytes)
