# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lab.srcs/sources_1/ip/clk_div" \
"testbench_func_synth.v" \
"../../../../../../calc_stu_pkg/testbench.v" \

# Do not sort compile order
nosort
