# SystemVerilog-Verilator-Template

This is a simple, noncomplete and barely used template for SystemVerilog and [Verilator](https://github.com/verilator/verilator).

The template is based on the preinstalled examples by Verilator.

## Setup Cmake: 

`cmake -S . -B build/`

## Compile : 

`cd build && make`

## Run : 

`./templateexe`


