[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI2TLPCIe|Arbiter",
    "duplicate":"~AXI2TLPCIe|AXI2TLPCIe/readStack:ReadStack/axireqArb:Arbiter",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI2TLPCIe|Arbiter_1",
    "duplicate":"~AXI2TLPCIe|AXI2TLPCIe/readStack:ReadStack/axirespArb:Arbiter",
    "index":0.14285714285714285
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI2TLPCIe|Arbiter_2",
    "duplicate":"~AXI2TLPCIe|AXI2TLPCIe/writeStack:WriteStack/wreqArb:Arbiter_2",
    "index":0.42857142857142855
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI2TLPCIe|Arbiter_3",
    "duplicate":"~AXI2TLPCIe|AXI2TLPCIe/writeStack:WriteStack/awreqArb:Arbiter_2",
    "index":0.5714285714285714
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AXI2TLPCIe|Arbiter_4",
    "duplicate":"~AXI2TLPCIe|AXI2TLPCIe/writeStack:WriteStack/validreqArb:Arbiter_2",
    "index":0.7142857142857143
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AXI2TLPCIe|AXI2TLPCIe>io_in_b_ready",
    "sources":[
      "~AXI2TLPCIe|AXI2TLPCIe>io_out_b_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AXI2TLPCIe|AXI2TLPCIe>io_out_b_valid",
    "sources":[
      "~AXI2TLPCIe|AXI2TLPCIe>io_in_b_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AXI2TLPCIe|AXI2TLPCIe>io_out_b_bits_id",
    "sources":[
      "~AXI2TLPCIe|AXI2TLPCIe>io_in_b_bits_id"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AXI2TLPCIe|AXI2TLPCIe>io_out_b_bits_resp",
    "sources":[
      "~AXI2TLPCIe|AXI2TLPCIe>io_in_b_bits_resp"
    ]
  }
]