;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-124
	MOV -1, <-20
	ADD 210, 60
	MOV 117, <-20
	ADD 8, 120
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP -207, @-124
	SPL @270, @6
	ADD 210, 60
	ADD 3, 320
	SUB @0, @2
	SUB @124, -103
	ADD 8, 120
	ADD 3, 320
	JMZ @72, #0
	MOV 1, <0
	DJN -104, @-20
	JMZ @72, #0
	SUB -277, <-126
	DJN 12, 10
	MOV 1, <0
	SUB 21, 6
	SUB @107, 105
	SUB #42, @200
	SUB #42, @200
	SUB 21, 6
	SUB 21, 6
	JMZ @72, #0
	JMZ @72, #0
	ADD 3, 320
	DJN 12, 10
	MOV 1, <0
	MOV 1, <0
	MOV -1, <-20
	MOV -1, <-20
	JMN 15, <14
	SPL @72, #0
	SPL -1, @-20
	CMP -207, <-124
	CMP -207, <-124
	SUB @124, -103
	CMP -207, <-124
	CMP -207, <-124
	SUB 712, @14
	MOV -11, <-25
