[2025-09-15 23:03:41] START suite=qualcomm_srv trace=srv334_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3355731 heartbeat IPC: 2.98 cumulative IPC: 2.98 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6165515 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 26 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6165515 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 6165516 heartbeat IPC: 3.559 cumulative IPC: 5 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12183930 heartbeat IPC: 1.662 cumulative IPC: 1.662 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 18483771 heartbeat IPC: 1.587 cumulative IPC: 1.624 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 24373313 heartbeat IPC: 1.698 cumulative IPC: 1.648 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 30315492 heartbeat IPC: 1.683 cumulative IPC: 1.656 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 36267057 heartbeat IPC: 1.68 cumulative IPC: 1.661 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 42105563 heartbeat IPC: 1.713 cumulative IPC: 1.669 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 48119081 heartbeat IPC: 1.663 cumulative IPC: 1.669 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 53948950 heartbeat IPC: 1.715 cumulative IPC: 1.674 (Simulation time: 00 hr 09 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000031 cycles: 59804700 heartbeat IPC: 1.708 cumulative IPC: 1.678 (Simulation time: 00 hr 10 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 59421050 cumulative IPC: 1.683 (Simulation time: 00 hr 11 min 18 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 59421050 cumulative IPC: 1.683 (Simulation time: 00 hr 11 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.683 instructions: 100000001 cycles: 59421050
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.619 Average ROB Occupancy at Mispredict: 86.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00145
BRANCH_INDIRECT: 0.00695
BRANCH_CONDITIONAL: 5.603
BRANCH_DIRECT_CALL: 0.00354
BRANCH_INDIRECT_CALL: 0.00167
BRANCH_RETURN: 0.00217


====Backend Stall Breakdown====
ROB_STALL: 832517
LQ_STALL: 6
SQ_STALL: 1316298


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.47023
REPLAY_LOAD: 85.22945
NON_REPLAY_LOAD: 29.24914

== Total ==
ADDR_TRANS: 242893
REPLAY_LOAD: 138924
NON_REPLAY_LOAD: 450700

== Counts ==
ADDR_TRANS: 1495
REPLAY_LOAD: 1630
NON_REPLAY_LOAD: 15409

cpu0->cpu0_STLB TOTAL        ACCESS:     953169 HIT:     909901 MISS:      43268 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     953169 HIT:     909901 MISS:      43268 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     722571 HIT:     406847 MISS:     315724 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     481377 HIT:     300369 MISS:     181008 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      59801 HIT:       5934 MISS:      53867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      84048 HIT:      83324 MISS:        724 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97345 HIT:      17220 MISS:      80125 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15040596 HIT:   14610838 MISS:     429758 MSHR_MERGE:     134155
cpu0->cpu0_L1I LOAD         ACCESS:   15040596 HIT:   14610838 MISS:     429758 MSHR_MERGE:     134155
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.67 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27363520 HIT:   26573422 MISS:     790098 MSHR_MERGE:     447177
cpu0->cpu0_L1D LOAD         ACCESS:   15220523 HIT:   14841560 MISS:     378963 MSHR_MERGE:     193188
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12039033 HIT:   11725549 MISS:     313484 MSHR_MERGE:     253683
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103964 HIT:       6313 MISS:      97651 MSHR_MERGE:        306
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12846012 HIT:   12738514 MISS:     107498 MSHR_MERGE:      61732
cpu0->cpu0_ITLB LOAD         ACCESS:   12846012 HIT:   12738514 MISS:     107498 MSHR_MERGE:      61732
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.69 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25274898 HIT:   23929408 MISS:    1345490 MSHR_MERGE:     438087
cpu0->cpu0_DTLB LOAD         ACCESS:   25274898 HIT:   23929408 MISS:    1345490 MSHR_MERGE:     438087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.21 cycles
cpu0->LLC TOTAL        ACCESS:     388948 HIT:     170742 MISS:     218206 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     181008 HIT:      51804 MISS:     129204 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53867 HIT:      14995 MISS:      38872 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73948 HIT:      73696 MISS:        252 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80125 HIT:      30247 MISS:      49878 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5268
  ROW_BUFFER_MISS:     212652
  AVG DBUS CONGESTED CYCLE: 6.313
Channel 0 WQ ROW_BUFFER_HIT:       8929
  ROW_BUFFER_MISS:      41812
  FULL:          0
Channel 0 REFRESHES ISSUED:       4952
[2025-09-15 23:15:00] END   suite=qualcomm_srv trace=srv334_ap (rc=0)
