// Seed: 3187964926
module module_0;
  id_1(
      .id_0(1 | 1 & 1), .id_1(1 < 1), .id_2(id_2), .find(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1'h0 : 1] = id_1#(.id_4(1 < id_4)) [1];
  assign id_4 = 1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
