# RISC-V-CPU

Course MS108, a RISCV32I CPU homework written in verilog.

In this project, we implemented a 5-pipelined CPU according to our own design.

![image](https://user-images.githubusercontent.com/53085155/191782299-1bdb1309-1f78-4d2c-a303-60b4611c00ad.png)

![image](https://user-images.githubusercontent.com/53085155/191782450-e06c2f06-aedf-4b64-b64e-4f7769fda898.png)
