18:23:51 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
18:23:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
18:23:56 INFO  : Registering command handlers for Vitis TCF services
18:23:58 INFO  : Platform repository initialization has completed.
18:23:59 INFO  : XSCT server has started successfully.
18:23:59 INFO  : plnx-install-location is set to ''
18:24:00 INFO  : Successfully done setting XSCT server connection channel  
18:24:00 INFO  : Successfully done query RDI_DATADIR 
18:24:00 INFO  : Successfully done setting workspace for the tool. 
18:24:59 INFO  : Result from executing command 'getProjects': ModuleTop
18:24:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:25:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:25:01 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:25:11 INFO  : Platform 'ModuleTop' is added to custom repositories.
18:26:12 INFO  : Result from executing command 'getProjects': ModuleTop
18:26:12 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:26:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:27:36 INFO  : 'jtag frequency' command is executed.
18:27:36 INFO  : Context for 'APU' is selected.
18:27:36 INFO  : System reset is completed.
18:27:39 INFO  : 'after 3000' command is executed.
18:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:27:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:41 INFO  : Context for 'APU' is selected.
18:27:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:27:42 INFO  : 'ps7_init' command is executed.
18:27:42 INFO  : 'ps7_post_config' command is executed.
18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:42 INFO  : 'con' command is executed.
18:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:28:51 INFO  : Disconnected from the channel tcfchan#3.
18:38:17 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:38:40 INFO  : Result from executing command 'getProjects': ModuleTop
18:38:40 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:38:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:38:49 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:38:49 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:38:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:38:55 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:39:15 INFO  : XRT server has started successfully on port '4355'
18:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:39:16 INFO  : 'jtag frequency' command is executed.
18:39:16 INFO  : Context for 'APU' is selected.
18:39:16 INFO  : System reset is completed.
18:39:19 INFO  : 'after 3000' command is executed.
18:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:39:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:22 INFO  : Context for 'APU' is selected.
18:39:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:39:22 INFO  : 'ps7_init' command is executed.
18:39:22 INFO  : 'ps7_post_config' command is executed.
18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:22 INFO  : 'con' command is executed.
18:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:40:50 INFO  : Disconnected from the channel tcfchan#6.
11:47:44 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:47:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:47:48 INFO  : XSCT server has started successfully.
11:47:48 INFO  : plnx-install-location is set to ''
11:47:48 INFO  : Successfully done setting XSCT server connection channel  
11:47:48 INFO  : Successfully done query RDI_DATADIR 
11:47:49 INFO  : Successfully done setting workspace for the tool. 
11:47:49 INFO  : Registering command handlers for Vitis TCF services
11:47:50 INFO  : Platform repository initialization has completed.
11:48:29 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:48:45 INFO  : Result from executing command 'getProjects': ModuleTop
11:48:45 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:48:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:48:53 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:48:53 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:48:53 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:48:59 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:49:23 INFO  : XRT server has started successfully on port '4352'
11:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:24 INFO  : 'jtag frequency' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:24 INFO  : System reset is completed.
11:49:27 INFO  : 'after 3000' command is executed.
11:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:30 INFO  : 'ps7_init' command is executed.
11:49:30 INFO  : 'ps7_post_config' command is executed.
11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : 'con' command is executed.
11:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:56:07 INFO  : Disconnected from the channel tcfchan#3.
11:56:24 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:56:51 INFO  : Result from executing command 'getProjects': ModuleTop
11:56:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:56:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:56:59 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:56:59 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:56:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:57:05 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:57:21 INFO  : 'jtag frequency' command is executed.
11:57:21 INFO  : Context for 'APU' is selected.
11:57:21 INFO  : System reset is completed.
11:57:24 INFO  : 'after 3000' command is executed.
11:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:57:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:57:26 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:27 INFO  : Context for 'APU' is selected.
11:57:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:57:27 INFO  : 'ps7_init' command is executed.
11:57:27 INFO  : 'ps7_post_config' command is executed.
11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:27 INFO  : 'con' command is executed.
11:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:00:06 INFO  : Disconnected from the channel tcfchan#6.
12:25:39 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
12:25:51 INFO  : Result from executing command 'getProjects': ModuleTop
12:25:51 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:25:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:00 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
12:26:00 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
12:26:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:26:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
12:26:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:26:57 INFO  : 'jtag frequency' command is executed.
12:26:57 INFO  : Context for 'APU' is selected.
12:26:57 INFO  : System reset is completed.
12:27:00 INFO  : 'after 3000' command is executed.
12:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:27:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:02 INFO  : Context for 'APU' is selected.
12:27:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:27:03 INFO  : 'ps7_init' command is executed.
12:27:03 INFO  : 'ps7_post_config' command is executed.
12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:03 INFO  : 'con' command is executed.
12:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:11:59 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:12:11 INFO  : Result from executing command 'getProjects': ModuleTop
14:12:11 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:12:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:12:20 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:12:20 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:12:20 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:12:20 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:12:27 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:13:40 INFO  : Disconnected from the channel tcfchan#10.
14:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:13:40 INFO  : 'jtag frequency' command is executed.
14:13:40 INFO  : Context for 'APU' is selected.
14:13:40 INFO  : System reset is completed.
14:13:43 INFO  : 'after 3000' command is executed.
14:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:13:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:46 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:13:46 INFO  : 'ps7_init' command is executed.
14:13:46 INFO  : 'ps7_post_config' command is executed.
14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:46 INFO  : 'con' command is executed.
14:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:18:56 INFO  : Disconnected from the channel tcfchan#13.
14:30:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:07:48 INFO  : Result from executing command 'removePlatformRepo': 
15:08:09 INFO  : Result from executing command 'getProjects': ModuleTop
15:08:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:08:13 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:40:29 INFO  : 'jtag frequency' command is executed.
15:40:29 INFO  : Context for 'APU' is selected.
15:40:29 INFO  : System reset is completed.
15:40:32 INFO  : 'after 3000' command is executed.
15:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:40:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:40:34 INFO  : Context for 'APU' is selected.
15:40:34 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:34 INFO  : Context for 'APU' is selected.
15:40:34 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:40:35 INFO  : 'ps7_init' command is executed.
15:40:35 INFO  : 'ps7_post_config' command is executed.
15:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:35 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:35 INFO  : 'con' command is executed.
15:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:35 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:45:26 INFO  : Disconnected from the channel tcfchan#18.
13:45:59 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
13:46:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
13:46:03 INFO  : XSCT server has started successfully.
13:46:03 INFO  : Successfully done setting XSCT server connection channel  
13:46:03 INFO  : plnx-install-location is set to ''
13:46:03 INFO  : Successfully done setting workspace for the tool. 
13:47:25 INFO  : Registering command handlers for Vitis TCF services
13:47:25 INFO  : Successfully done query RDI_DATADIR 
13:47:26 INFO  : Platform repository initialization has completed.
14:19:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:20:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:20:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:20:32 INFO  : XRT server has started successfully on port '4355'
14:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:20:33 INFO  : 'jtag frequency' command is executed.
14:20:33 INFO  : Context for 'APU' is selected.
14:20:34 INFO  : System reset is completed.
14:20:37 INFO  : 'after 3000' command is executed.
14:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:20:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:20:39 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:39 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:20:39 INFO  : 'ps7_init' command is executed.
14:20:39 INFO  : 'ps7_post_config' command is executed.
14:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:40 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:40 INFO  : 'con' command is executed.
14:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:40 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:21:44 INFO  : Disconnected from the channel tcfchan#2.
14:26:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:26:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:26:36 INFO  : 'jtag frequency' command is executed.
14:26:36 INFO  : Context for 'APU' is selected.
14:26:36 INFO  : System reset is completed.
14:26:39 INFO  : 'after 3000' command is executed.
14:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:26:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:26:41 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:41 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:26:42 INFO  : 'ps7_init' command is executed.
14:26:42 INFO  : 'ps7_post_config' command is executed.
14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : 'con' command is executed.
14:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:42:09 INFO  : Disconnected from the channel tcfchan#4.
14:42:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:43:32 INFO  : 'jtag frequency' command is executed.
14:43:32 INFO  : Context for 'APU' is selected.
14:43:32 INFO  : System reset is completed.
14:43:35 INFO  : 'after 3000' command is executed.
14:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:43:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:43:37 INFO  : Context for 'APU' is selected.
14:43:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:38 INFO  : Context for 'APU' is selected.
14:43:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:43:38 INFO  : 'ps7_init' command is executed.
14:43:38 INFO  : 'ps7_post_config' command is executed.
14:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:38 INFO  : 'con' command is executed.
14:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:46:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:47:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:47:19 INFO  : Disconnected from the channel tcfchan#6.
14:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:47:19 INFO  : 'jtag frequency' command is executed.
14:47:20 INFO  : Context for 'APU' is selected.
14:47:20 INFO  : System reset is completed.
14:47:23 INFO  : 'after 3000' command is executed.
14:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:47:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:47:25 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:27 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:47:28 INFO  : 'ps7_init' command is executed.
14:47:28 INFO  : 'ps7_post_config' command is executed.
14:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:28 INFO  : 'con' command is executed.
14:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:33:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:33:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:37:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:38:37 INFO  : Disconnected from the channel tcfchan#8.
15:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:38 INFO  : System reset is completed.
15:38:41 INFO  : 'after 3000' command is executed.
15:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:38:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:38:43 INFO  : Context for 'APU' is selected.
15:38:46 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:46 INFO  : Context for 'APU' is selected.
15:38:46 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:38:46 INFO  : 'ps7_init' command is executed.
15:38:46 INFO  : 'ps7_post_config' command is executed.
15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:46 INFO  : 'con' command is executed.
15:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:41:02 INFO  : Disconnected from the channel tcfchan#11.
15:41:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:41:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:41:51 INFO  : 'jtag frequency' command is executed.
15:41:51 INFO  : Context for 'APU' is selected.
15:41:51 INFO  : System reset is completed.
15:41:54 INFO  : 'after 3000' command is executed.
15:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:41:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:41:56 INFO  : Context for 'APU' is selected.
15:41:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:56 INFO  : Context for 'APU' is selected.
15:41:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:41:57 INFO  : 'ps7_init' command is executed.
15:41:57 INFO  : 'ps7_post_config' command is executed.
15:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:57 INFO  : 'con' command is executed.
15:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:47:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:48:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:48:17 INFO  : Disconnected from the channel tcfchan#13.
15:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:48:17 INFO  : 'jtag frequency' command is executed.
15:48:17 INFO  : Context for 'APU' is selected.
15:48:17 INFO  : System reset is completed.
15:48:20 INFO  : 'after 3000' command is executed.
15:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:48:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:48:23 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:25 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:48:25 INFO  : 'ps7_init' command is executed.
15:48:25 INFO  : 'ps7_post_config' command is executed.
15:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:26 INFO  : 'con' command is executed.
15:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:50:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:50:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:51:09 INFO  : Disconnected from the channel tcfchan#15.
15:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:51:09 INFO  : 'jtag frequency' command is executed.
15:51:09 INFO  : Context for 'APU' is selected.
15:51:09 INFO  : System reset is completed.
15:51:12 INFO  : 'after 3000' command is executed.
15:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:51:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:51:15 INFO  : Context for 'APU' is selected.
15:51:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:17 INFO  : Context for 'APU' is selected.
15:51:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:51:17 INFO  : 'ps7_init' command is executed.
15:51:17 INFO  : 'ps7_post_config' command is executed.
15:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:18 INFO  : 'con' command is executed.
15:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:12:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:12:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:13:04 INFO  : Disconnected from the channel tcfchan#17.
16:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:13:04 INFO  : 'jtag frequency' command is executed.
16:13:04 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : System reset is completed.
16:13:07 INFO  : 'after 3000' command is executed.
16:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:13:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:13:10 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:12 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:13:13 INFO  : 'ps7_init' command is executed.
16:13:13 INFO  : 'ps7_post_config' command is executed.
16:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:13 INFO  : 'con' command is executed.
16:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:17:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:17:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:17:52 INFO  : Disconnected from the channel tcfchan#19.
16:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:17:52 INFO  : 'jtag frequency' command is executed.
16:17:52 INFO  : Context for 'APU' is selected.
16:17:52 INFO  : System reset is completed.
16:17:55 INFO  : 'after 3000' command is executed.
16:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:17:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:17:58 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:00 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:18:00 INFO  : 'ps7_init' command is executed.
16:18:00 INFO  : 'ps7_post_config' command is executed.
16:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : 'con' command is executed.
16:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:22:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:22:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:22:20 INFO  : Disconnected from the channel tcfchan#21.
16:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:22:21 INFO  : 'jtag frequency' command is executed.
16:22:21 INFO  : Context for 'APU' is selected.
16:22:21 INFO  : System reset is completed.
16:22:24 INFO  : 'after 3000' command is executed.
16:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:22:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:22:26 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:29 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:22:29 INFO  : 'ps7_init' command is executed.
16:22:29 INFO  : 'ps7_post_config' command is executed.
16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : 'con' command is executed.
16:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:24:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:25:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:25:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:26:29 INFO  : Disconnected from the channel tcfchan#23.
16:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:26:29 INFO  : 'jtag frequency' command is executed.
16:26:29 INFO  : Context for 'APU' is selected.
16:26:29 INFO  : System reset is completed.
16:26:32 INFO  : 'after 3000' command is executed.
16:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:26:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:26:35 INFO  : Context for 'APU' is selected.
16:26:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:37 INFO  : Context for 'APU' is selected.
16:26:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:26:37 INFO  : 'ps7_init' command is executed.
16:26:37 INFO  : 'ps7_post_config' command is executed.
16:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:37 INFO  : 'con' command is executed.
16:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:29:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:29:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:29:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:29:56 INFO  : Disconnected from the channel tcfchan#25.
16:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:29:56 INFO  : 'jtag frequency' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : System reset is completed.
16:29:59 INFO  : 'after 3000' command is executed.
16:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:30:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:30:02 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:30:04 INFO  : 'ps7_init' command is executed.
16:30:04 INFO  : 'ps7_post_config' command is executed.
16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:04 INFO  : 'con' command is executed.
16:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:54:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:55:14 INFO  : Disconnected from the channel tcfchan#27.
16:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:55:14 INFO  : 'jtag frequency' command is executed.
16:55:14 INFO  : Context for 'APU' is selected.
16:55:14 INFO  : System reset is completed.
16:55:17 INFO  : 'after 3000' command is executed.
16:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:55:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:55:19 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:22 INFO  : Context for 'APU' is selected.
16:55:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:55:22 INFO  : 'ps7_init' command is executed.
16:55:22 INFO  : 'ps7_post_config' command is executed.
16:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:22 INFO  : 'con' command is executed.
16:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:04:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:04:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:05:05 INFO  : Disconnected from the channel tcfchan#29.
17:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:05:05 INFO  : 'jtag frequency' command is executed.
17:05:05 INFO  : Context for 'APU' is selected.
17:05:05 INFO  : System reset is completed.
17:05:08 INFO  : 'after 3000' command is executed.
17:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:05:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:05:11 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:05:13 INFO  : 'ps7_init' command is executed.
17:05:13 INFO  : 'ps7_post_config' command is executed.
17:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:13 INFO  : 'con' command is executed.
17:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:09:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:09:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:09:33 INFO  : Disconnected from the channel tcfchan#31.
17:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:09:33 INFO  : 'jtag frequency' command is executed.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:34 INFO  : System reset is completed.
17:09:37 INFO  : 'after 3000' command is executed.
17:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:09:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:09:39 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:41 INFO  : Context for 'APU' is selected.
17:09:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:09:42 INFO  : 'ps7_init' command is executed.
17:09:42 INFO  : 'ps7_post_config' command is executed.
17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:42 INFO  : 'con' command is executed.
17:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:23:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:26:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:26:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:27:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:27:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:29:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:30:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:30:58 INFO  : Disconnected from the channel tcfchan#33.
17:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:59 INFO  : 'jtag frequency' command is executed.
17:30:59 INFO  : Context for 'APU' is selected.
17:30:59 INFO  : System reset is completed.
17:31:02 INFO  : 'after 3000' command is executed.
17:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:31:05 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:31:05 INFO  : Context for 'APU' is selected.
17:31:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:09 INFO  : Context for 'APU' is selected.
17:31:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:31:10 INFO  : 'ps7_init' command is executed.
17:31:10 INFO  : 'ps7_post_config' command is executed.
17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : 'con' command is executed.
17:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:09:43 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:09:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:10:15 INFO  : Disconnected from the channel tcfchan#37.
18:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:10:16 INFO  : 'jtag frequency' command is executed.
18:10:16 INFO  : Context for 'APU' is selected.
18:10:16 INFO  : System reset is completed.
18:10:19 INFO  : 'after 3000' command is executed.
18:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:10:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:10:22 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:26 INFO  : Context for 'APU' is selected.
18:10:26 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:10:27 INFO  : 'ps7_init' command is executed.
18:10:27 INFO  : 'ps7_post_config' command is executed.
18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:27 INFO  : 'con' command is executed.
18:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:32:51 INFO  : Disconnected from the channel tcfchan#39.
10:37:54 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
10:37:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
10:37:58 INFO  : XSCT server has started successfully.
10:37:58 INFO  : Registering command handlers for Vitis TCF services
10:37:59 INFO  : Successfully done setting XSCT server connection channel  
10:37:59 INFO  : plnx-install-location is set to ''
10:37:59 INFO  : Successfully done query RDI_DATADIR 
10:37:59 INFO  : Successfully done setting workspace for the tool. 
10:38:00 INFO  : Platform repository initialization has completed.
12:34:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:34:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:35:07 INFO  : XRT server has started successfully on port '4354'
12:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:35:08 INFO  : 'jtag frequency' command is executed.
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : System reset is completed.
12:35:11 INFO  : 'after 3000' command is executed.
12:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:35:14 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:35:14 INFO  : Context for 'APU' is selected.
12:35:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:14 INFO  : Context for 'APU' is selected.
12:35:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:35:14 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:35:14 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:35:36 INFO  : 'jtag frequency' command is executed.
12:35:36 INFO  : Context for 'APU' is selected.
12:35:36 INFO  : System reset is completed.
12:35:39 INFO  : 'after 3000' command is executed.
12:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:35:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:35:41 INFO  : Context for 'APU' is selected.
12:35:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:41 INFO  : Context for 'APU' is selected.
12:35:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:35:42 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
12:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:35:42 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
12:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:36:28 INFO  : 'jtag frequency' command is executed.
12:36:28 INFO  : Context for 'APU' is selected.
12:36:28 INFO  : System reset is completed.
12:36:31 INFO  : 'after 3000' command is executed.
12:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:36:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:36:33 ERROR : Memory write error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:36:33 ERROR : Memory write error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:37:53 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
12:37:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
12:37:57 INFO  : XSCT server has started successfully.
12:37:57 INFO  : Successfully done setting XSCT server connection channel  
12:37:57 INFO  : plnx-install-location is set to ''
12:37:57 INFO  : Successfully done setting workspace for the tool. 
12:37:57 INFO  : Successfully done query RDI_DATADIR 
12:37:57 INFO  : Registering command handlers for Vitis TCF services
12:37:58 INFO  : Platform repository initialization has completed.
12:38:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:38:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:38:38 INFO  : XRT server has started successfully on port '4352'
12:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:38:39 INFO  : 'jtag frequency' command is executed.
12:38:39 INFO  : Context for 'APU' is selected.
12:38:39 INFO  : System reset is completed.
12:38:42 INFO  : 'after 3000' command is executed.
12:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:38:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:38:44 INFO  : Context for 'APU' is selected.
12:38:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:45 INFO  : Context for 'APU' is selected.
12:38:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:38:45 INFO  : 'ps7_init' command is executed.
12:38:45 INFO  : 'ps7_post_config' command is executed.
12:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:45 INFO  : 'con' command is executed.
12:38:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:56:22 INFO  : Disconnected from the channel tcfchan#2.
14:41:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:42:54 INFO  : 'jtag frequency' command is executed.
14:42:54 INFO  : Context for 'APU' is selected.
14:42:54 INFO  : System reset is completed.
14:42:57 INFO  : 'after 3000' command is executed.
14:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:43:00 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:43:00 INFO  : 'ps7_init' command is executed.
14:43:00 INFO  : 'ps7_post_config' command is executed.
14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : 'con' command is executed.
14:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:10:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:10:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:11:52 INFO  : Disconnected from the channel tcfchan#4.
15:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:11:53 INFO  : 'jtag frequency' command is executed.
15:11:53 INFO  : Context for 'APU' is selected.
15:11:53 INFO  : System reset is completed.
15:11:56 INFO  : 'after 3000' command is executed.
15:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:11:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:11:58 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:01 INFO  : Context for 'APU' is selected.
15:12:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:12:01 INFO  : 'ps7_init' command is executed.
15:12:01 INFO  : 'ps7_post_config' command is executed.
15:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:01 INFO  : 'con' command is executed.
15:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:14:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:14:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:15:09 INFO  : Disconnected from the channel tcfchan#6.
15:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:15:10 INFO  : 'jtag frequency' command is executed.
15:15:10 INFO  : Context for 'APU' is selected.
15:15:10 INFO  : System reset is completed.
15:15:13 INFO  : 'after 3000' command is executed.
15:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:15:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:15:15 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:17 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:15:17 INFO  : 'ps7_init' command is executed.
15:15:17 INFO  : 'ps7_post_config' command is executed.
15:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:17 INFO  : 'con' command is executed.
15:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:17 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:17:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:17:57 INFO  : Disconnected from the channel tcfchan#8.
15:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:17:58 INFO  : 'jtag frequency' command is executed.
15:17:58 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : System reset is completed.
15:18:01 INFO  : 'after 3000' command is executed.
15:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:18:03 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:18:03 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:18:06 INFO  : 'ps7_init' command is executed.
15:18:06 INFO  : 'ps7_post_config' command is executed.
15:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:06 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:32:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:32:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:34:09 INFO  : Disconnected from the channel tcfchan#10.
16:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:34:09 INFO  : 'jtag frequency' command is executed.
16:34:09 INFO  : Context for 'APU' is selected.
16:34:09 INFO  : System reset is completed.
16:34:12 INFO  : 'after 3000' command is executed.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:34:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:34:15 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:17 INFO  : Context for 'APU' is selected.
16:34:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:34:17 INFO  : 'ps7_init' command is executed.
16:34:17 INFO  : 'ps7_post_config' command is executed.
16:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:18 INFO  : 'con' command is executed.
16:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:45:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:46:31 INFO  : Disconnected from the channel tcfchan#12.
16:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:46:31 INFO  : 'jtag frequency' command is executed.
16:46:31 INFO  : Context for 'APU' is selected.
16:46:31 INFO  : System reset is completed.
16:46:34 INFO  : 'after 3000' command is executed.
16:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:37 INFO  : Context for 'APU' is selected.
16:46:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:39 INFO  : Context for 'APU' is selected.
16:46:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:39 INFO  : 'ps7_init' command is executed.
16:46:39 INFO  : 'ps7_post_config' command is executed.
16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:16:12 INFO  : Disconnected from the channel tcfchan#14.
13:42:31 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
13:42:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
13:42:35 INFO  : XSCT server has started successfully.
13:42:35 INFO  : Successfully done setting XSCT server connection channel  
13:42:35 INFO  : plnx-install-location is set to ''
13:42:35 INFO  : Successfully done setting workspace for the tool. 
13:42:36 INFO  : Registering command handlers for Vitis TCF services
13:42:37 INFO  : Successfully done query RDI_DATADIR 
13:42:37 INFO  : Platform repository initialization has completed.
13:57:42 INFO  : XRT server has started successfully on port '4353'
13:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:58:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
13:58:43 INFO  : 'jtag frequency' command is executed.
13:58:43 INFO  : Context for 'APU' is selected.
13:58:43 INFO  : System reset is completed.
13:58:46 INFO  : 'after 3000' command is executed.
13:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
13:58:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
13:58:49 INFO  : Context for 'APU' is selected.
13:58:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
13:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:49 INFO  : Context for 'APU' is selected.
13:58:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
13:58:49 INFO  : 'ps7_init' command is executed.
13:58:49 INFO  : 'ps7_post_config' command is executed.
13:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:49 INFO  : 'con' command is executed.
13:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:07:44 INFO  : Disconnected from the channel tcfchan#1.
14:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:07:50 INFO  : 'jtag frequency' command is executed.
14:07:50 INFO  : Context for 'APU' is selected.
14:07:50 INFO  : System reset is completed.
14:07:53 INFO  : 'after 3000' command is executed.
14:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:07:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:07:56 INFO  : Context for 'APU' is selected.
14:07:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:07:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:58 INFO  : Context for 'APU' is selected.
14:07:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:07:58 INFO  : 'ps7_init' command is executed.
14:07:58 INFO  : 'ps7_post_config' command is executed.
14:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:58 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:59 INFO  : 'con' command is executed.
14:07:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:08:41 INFO  : Disconnected from the channel tcfchan#2.
14:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:08:47 INFO  : 'jtag frequency' command is executed.
14:08:47 INFO  : Context for 'APU' is selected.
14:08:47 INFO  : System reset is completed.
14:08:50 INFO  : 'after 3000' command is executed.
14:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:08:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:08:53 INFO  : Context for 'APU' is selected.
14:08:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:55 INFO  : Context for 'APU' is selected.
14:08:55 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:08:55 INFO  : 'ps7_init' command is executed.
14:08:55 INFO  : 'ps7_post_config' command is executed.
14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : 'con' command is executed.
14:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:36:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:00 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:38:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:39:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:40:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:41:25 INFO  : Disconnected from the channel tcfchan#3.
15:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:41:25 INFO  : 'jtag frequency' command is executed.
15:41:25 INFO  : Context for 'APU' is selected.
15:41:25 INFO  : System reset is completed.
15:41:28 INFO  : 'after 3000' command is executed.
15:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:41:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:41:30 INFO  : Context for 'APU' is selected.
15:41:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:33 INFO  : Context for 'APU' is selected.
15:41:33 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:41:33 INFO  : 'ps7_init' command is executed.
15:41:33 INFO  : 'ps7_post_config' command is executed.
15:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:33 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:33 INFO  : 'con' command is executed.
15:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:33 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:49:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:50:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:50:30 INFO  : Disconnected from the channel tcfchan#5.
15:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:50:30 INFO  : 'jtag frequency' command is executed.
15:50:30 INFO  : Context for 'APU' is selected.
15:50:31 INFO  : System reset is completed.
15:50:34 INFO  : 'after 3000' command is executed.
15:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:50:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:50:36 INFO  : Context for 'APU' is selected.
15:50:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:38 INFO  : Context for 'APU' is selected.
15:50:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:50:39 INFO  : 'ps7_init' command is executed.
15:50:39 INFO  : 'ps7_post_config' command is executed.
15:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:39 INFO  : 'con' command is executed.
15:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:52:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:52:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:53:31 INFO  : Disconnected from the channel tcfchan#7.
15:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:53:31 INFO  : 'jtag frequency' command is executed.
15:53:31 INFO  : Context for 'APU' is selected.
15:53:31 INFO  : System reset is completed.
15:53:34 INFO  : 'after 3000' command is executed.
15:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:53:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:53:37 INFO  : Context for 'APU' is selected.
15:53:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:39 INFO  : Context for 'APU' is selected.
15:53:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:53:39 INFO  : 'ps7_init' command is executed.
15:53:39 INFO  : 'ps7_post_config' command is executed.
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : 'con' command is executed.
15:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:19:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:19:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:21:32 INFO  : Disconnected from the channel tcfchan#9.
17:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:21:33 INFO  : 'jtag frequency' command is executed.
17:21:33 INFO  : Context for 'APU' is selected.
17:21:33 INFO  : System reset is completed.
17:21:36 INFO  : 'after 3000' command is executed.
17:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:21:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:21:38 INFO  : Context for 'APU' is selected.
17:21:40 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:40 INFO  : Context for 'APU' is selected.
17:21:40 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:21:40 INFO  : 'ps7_init' command is executed.
17:21:40 INFO  : 'ps7_post_config' command is executed.
17:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:41 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:41 INFO  : 'con' command is executed.
17:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:41 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:24:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:25:27 INFO  : Disconnected from the channel tcfchan#11.
17:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:25:28 INFO  : 'jtag frequency' command is executed.
17:25:28 INFO  : Context for 'APU' is selected.
17:25:28 INFO  : System reset is completed.
17:25:31 INFO  : 'after 3000' command is executed.
17:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:25:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:25:33 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:35 INFO  : Context for 'APU' is selected.
17:25:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:25:36 INFO  : 'ps7_init' command is executed.
17:25:36 INFO  : 'ps7_post_config' command is executed.
17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:36 INFO  : 'con' command is executed.
17:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:29:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:29:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:30:00 INFO  : Disconnected from the channel tcfchan#13.
17:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:01 INFO  : 'jtag frequency' command is executed.
17:30:01 INFO  : Context for 'APU' is selected.
17:30:01 INFO  : System reset is completed.
17:30:04 INFO  : 'after 3000' command is executed.
17:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:30:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:30:06 INFO  : Context for 'APU' is selected.
17:30:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:09 INFO  : Context for 'APU' is selected.
17:30:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:30:09 INFO  : 'ps7_init' command is executed.
17:30:09 INFO  : 'ps7_post_config' command is executed.
17:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:09 INFO  : 'con' command is executed.
17:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:40:45 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:41:10 INFO  : Disconnected from the channel tcfchan#15.
17:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:41:10 INFO  : 'jtag frequency' command is executed.
17:41:10 INFO  : Context for 'APU' is selected.
17:41:10 INFO  : System reset is completed.
17:41:13 INFO  : 'after 3000' command is executed.
17:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:41:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:41:16 INFO  : Context for 'APU' is selected.
17:41:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:18 INFO  : Context for 'APU' is selected.
17:41:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:41:19 INFO  : 'ps7_init' command is executed.
17:41:19 INFO  : 'ps7_post_config' command is executed.
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : 'con' command is executed.
17:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:47:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:50:45 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:52:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:52:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:53:00 INFO  : Disconnected from the channel tcfchan#17.
17:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:53:00 INFO  : 'jtag frequency' command is executed.
17:53:00 INFO  : Context for 'APU' is selected.
17:53:00 INFO  : System reset is completed.
17:53:03 INFO  : 'after 3000' command is executed.
17:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:53:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:53:06 INFO  : Context for 'APU' is selected.
17:53:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:08 INFO  : Context for 'APU' is selected.
17:53:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:53:08 INFO  : 'ps7_init' command is executed.
17:53:08 INFO  : 'ps7_post_config' command is executed.
17:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : 'con' command is executed.
17:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:58:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:58:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:59:03 INFO  : Disconnected from the channel tcfchan#19.
17:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:59:03 INFO  : 'jtag frequency' command is executed.
17:59:03 INFO  : Context for 'APU' is selected.
17:59:03 INFO  : System reset is completed.
17:59:06 INFO  : 'after 3000' command is executed.
17:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:59:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:59:09 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:11 INFO  : Context for 'APU' is selected.
17:59:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:59:11 INFO  : 'ps7_init' command is executed.
17:59:11 INFO  : 'ps7_post_config' command is executed.
17:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:11 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:11 INFO  : 'con' command is executed.
17:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:11 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:46:18 INFO  : Disconnected from the channel tcfchan#21.
11:07:05 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:07:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:07:08 INFO  : XSCT server has started successfully.
11:07:08 INFO  : plnx-install-location is set to ''
11:07:08 INFO  : Successfully done setting XSCT server connection channel  
11:07:08 INFO  : Successfully done setting workspace for the tool. 
11:07:10 INFO  : Registering command handlers for Vitis TCF services
11:07:10 INFO  : Successfully done query RDI_DATADIR 
11:07:11 INFO  : Platform repository initialization has completed.
11:29:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:30:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:30:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:47:47 INFO  : XRT server has started successfully on port '4352'
11:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:48:04 INFO  : 'jtag frequency' command is executed.
11:48:04 INFO  : Context for 'APU' is selected.
11:48:04 INFO  : System reset is completed.
11:48:07 INFO  : 'after 3000' command is executed.
11:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:48:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:48:10 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:10 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:48:14 ERROR : Memory read error at 0xF80007B0. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:48:14 ERROR : Memory read error at 0xF80007B0. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:48:32 INFO  : 'jtag frequency' command is executed.
11:48:33 INFO  : Context for 'APU' is selected.
11:48:33 INFO  : System reset is completed.
11:48:36 INFO  : 'after 3000' command is executed.
11:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:48:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:48:38 INFO  : Context for 'APU' is selected.
11:48:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:38 INFO  : Context for 'APU' is selected.
11:48:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:48:38 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:48:38 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:02 INFO  : 'jtag frequency' command is executed.
11:49:02 INFO  : Context for 'APU' is selected.
11:49:02 INFO  : System reset is completed.
11:49:05 INFO  : 'after 3000' command is executed.
11:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:08 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

11:49:08 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
11:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:24 INFO  : 'jtag frequency' command is executed.
11:49:24 INFO  : Context for 'APU' is selected.
11:49:25 INFO  : System reset is completed.
11:49:28 INFO  : 'after 3000' command is executed.
11:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:30 INFO  : 'ps7_init' command is executed.
11:49:30 INFO  : 'ps7_post_config' command is executed.
11:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:31 INFO  : 'con' command is executed.
11:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:05:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:05:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:06:25 INFO  : Disconnected from the channel tcfchan#2.
12:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:06:25 INFO  : 'jtag frequency' command is executed.
12:06:25 INFO  : Context for 'APU' is selected.
12:06:25 INFO  : System reset is completed.
12:06:28 INFO  : 'after 3000' command is executed.
12:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:06:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:06:30 INFO  : Context for 'APU' is selected.
12:06:32 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:32 INFO  : Context for 'APU' is selected.
12:06:32 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:06:33 INFO  : 'ps7_init' command is executed.
12:06:33 INFO  : 'ps7_post_config' command is executed.
12:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:33 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:33 INFO  : 'con' command is executed.
12:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:33 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:18:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:22:42 INFO  : Disconnected from the channel tcfchan#4.
12:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:22:42 INFO  : 'jtag frequency' command is executed.
12:22:42 INFO  : Context for 'APU' is selected.
12:22:43 INFO  : System reset is completed.
12:22:46 INFO  : 'after 3000' command is executed.
12:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:22:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:22:48 INFO  : Context for 'APU' is selected.
12:22:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:22:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:50 INFO  : Context for 'APU' is selected.
12:22:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:22:50 INFO  : 'ps7_init' command is executed.
12:22:50 INFO  : 'ps7_post_config' command is executed.
12:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:51 INFO  : 'con' command is executed.
12:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:30:54 INFO  : Disconnected from the channel tcfchan#6.
12:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:30:54 INFO  : 'jtag frequency' command is executed.
12:30:54 INFO  : Context for 'APU' is selected.
12:30:54 INFO  : System reset is completed.
12:30:57 INFO  : 'after 3000' command is executed.
12:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:31:00 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:31:00 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:02 INFO  : Context for 'APU' is selected.
12:31:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:31:02 INFO  : 'ps7_init' command is executed.
12:31:02 INFO  : 'ps7_post_config' command is executed.
12:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:03 INFO  : 'con' command is executed.
12:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:34:40 INFO  : Disconnected from the channel tcfchan#7.
12:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:34:46 INFO  : 'jtag frequency' command is executed.
12:34:46 INFO  : Context for 'APU' is selected.
12:34:46 INFO  : System reset is completed.
12:34:49 INFO  : 'after 3000' command is executed.
12:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:34:51 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:34:51 INFO  : Context for 'APU' is selected.
12:34:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:54 INFO  : Context for 'APU' is selected.
12:34:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:34:54 INFO  : 'ps7_init' command is executed.
12:34:54 INFO  : 'ps7_post_config' command is executed.
12:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:54 INFO  : 'con' command is executed.
12:34:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:38:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:39:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:39:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:40:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:40:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:42:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:47:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:47:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:49:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:49:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:52:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:52:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:53:21 INFO  : Disconnected from the channel tcfchan#8.
14:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:54:01 INFO  : 'jtag frequency' command is executed.
14:54:01 INFO  : Context for 'APU' is selected.
14:54:01 INFO  : System reset is completed.
14:54:04 INFO  : 'after 3000' command is executed.
14:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:54:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:54:06 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:08 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:54:09 INFO  : 'ps7_init' command is executed.
14:54:09 INFO  : 'ps7_post_config' command is executed.
14:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : 'con' command is executed.
14:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:26:04 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:26:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:26:33 INFO  : Disconnected from the channel tcfchan#13.
15:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:26:34 INFO  : 'jtag frequency' command is executed.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : System reset is completed.
15:26:37 INFO  : 'after 3000' command is executed.
15:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:26:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:26:39 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:41 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:26:41 INFO  : 'ps7_init' command is executed.
15:26:41 INFO  : 'ps7_post_config' command is executed.
15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:42 INFO  : 'con' command is executed.
15:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:51:39 INFO  : Disconnected from the channel tcfchan#15.
14:53:02 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
14:53:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
14:53:05 INFO  : XSCT server has started successfully.
14:53:05 INFO  : Successfully done setting XSCT server connection channel  
14:53:05 INFO  : plnx-install-location is set to ''
14:53:05 INFO  : Successfully done setting workspace for the tool. 
14:53:06 INFO  : Successfully done query RDI_DATADIR 
14:53:06 INFO  : Registering command handlers for Vitis TCF services
14:53:07 INFO  : Platform repository initialization has completed.
14:56:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:56:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:57:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:58:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:58:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:07:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:07:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:09:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:15:09 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:15:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:15:12 INFO  : Registering command handlers for Vitis TCF services
15:15:12 INFO  : XSCT server has started successfully.
15:15:12 INFO  : Successfully done setting XSCT server connection channel  
15:15:12 INFO  : plnx-install-location is set to ''
15:15:12 INFO  : Successfully done setting workspace for the tool. 
15:15:12 INFO  : Successfully done query RDI_DATADIR 
15:15:13 INFO  : Platform repository initialization has completed.
15:16:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:16:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:16:05 INFO  : Registering command handlers for Vitis TCF services
15:16:05 INFO  : XSCT server has started successfully.
15:16:05 INFO  : Successfully done setting XSCT server connection channel  
15:16:05 INFO  : plnx-install-location is set to ''
15:16:05 INFO  : Successfully done setting workspace for the tool. 
15:16:05 INFO  : Successfully done query RDI_DATADIR 
15:16:06 INFO  : Platform repository initialization has completed.
15:17:31 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:17:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:17:34 INFO  : Registering command handlers for Vitis TCF services
15:17:35 INFO  : XSCT server has started successfully.
15:17:35 INFO  : plnx-install-location is set to ''
15:17:35 INFO  : Successfully done setting XSCT server connection channel  
15:17:35 INFO  : Successfully done setting workspace for the tool. 
15:17:35 INFO  : Successfully done query RDI_DATADIR 
15:17:35 INFO  : Platform repository initialization has completed.
15:18:55 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:18:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:18:59 INFO  : Registering command handlers for Vitis TCF services
15:18:59 INFO  : XSCT server has started successfully.
15:18:59 INFO  : Successfully done setting XSCT server connection channel  
15:18:59 INFO  : plnx-install-location is set to ''
15:18:59 INFO  : Successfully done setting workspace for the tool. 
15:18:59 INFO  : Successfully done query RDI_DATADIR 
15:19:00 INFO  : Platform repository initialization has completed.
15:19:25 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:19:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:19:28 INFO  : Registering command handlers for Vitis TCF services
15:19:28 INFO  : XSCT server has started successfully.
15:19:28 INFO  : Successfully done setting XSCT server connection channel  
15:19:28 INFO  : plnx-install-location is set to ''
15:19:28 INFO  : Successfully done setting workspace for the tool. 
15:19:28 INFO  : Successfully done query RDI_DATADIR 
15:19:29 INFO  : Platform repository initialization has completed.
15:20:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:20:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:20:04 INFO  : Registering command handlers for Vitis TCF services
15:20:04 INFO  : XSCT server has started successfully.
15:20:04 INFO  : plnx-install-location is set to ''
15:20:04 INFO  : Successfully done setting XSCT server connection channel  
15:20:04 INFO  : Successfully done query RDI_DATADIR 
15:20:04 INFO  : Successfully done setting workspace for the tool. 
15:20:05 INFO  : Platform repository initialization has completed.
15:21:17 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:21:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:21:21 INFO  : Registering command handlers for Vitis TCF services
15:21:21 INFO  : XSCT server has started successfully.
15:21:21 INFO  : Successfully done setting XSCT server connection channel  
15:21:21 INFO  : plnx-install-location is set to ''
15:21:21 INFO  : Successfully done setting workspace for the tool. 
15:21:21 INFO  : Successfully done query RDI_DATADIR 
15:21:21 INFO  : Platform repository initialization has completed.
15:22:17 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:22:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:22:22 INFO  : XSCT server has started successfully.
15:22:22 INFO  : plnx-install-location is set to ''
15:22:22 INFO  : Successfully done setting XSCT server connection channel  
15:22:22 INFO  : Successfully done setting workspace for the tool. 
15:22:22 INFO  : Successfully done query RDI_DATADIR 
15:22:23 INFO  : Registering command handlers for Vitis TCF services
15:22:24 INFO  : Platform repository initialization has completed.
15:24:04 INFO  : Result from executing command 'getProjects': ModuleTop
15:24:04 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:24:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:30:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:32:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:42:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:44:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:45:58 INFO  : 'jtag frequency' command is executed.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : System reset is completed.
16:46:01 INFO  : 'after 3000' command is executed.
16:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:04 ERROR : Memory read error at 0xF8000794. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
16:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:04 ERROR : Memory read error at 0xF8000794. Cannot flush JTAG server queue. ftdi_write_data_submit failed: all fine
16:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:46:48 INFO  : 'jtag frequency' command is executed.
16:46:48 INFO  : Context for 'APU' is selected.
16:46:48 INFO  : System reset is completed.
16:46:51 INFO  : 'after 3000' command is executed.
16:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:46:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:46:53 INFO  : Context for 'APU' is selected.
16:46:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:53 INFO  : Context for 'APU' is selected.
16:46:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:46:53 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:53 ERROR : Memory write error at 0xF8000790. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:47:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:48:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:48:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:48:31 INFO  : XRT server has started successfully on port '4352'
16:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:48:31 INFO  : 'jtag frequency' command is executed.
16:48:31 INFO  : Context for 'APU' is selected.
16:48:31 INFO  : System reset is completed.
16:48:34 INFO  : 'after 3000' command is executed.
16:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:48:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:48:36 INFO  : Context for 'APU' is selected.
16:48:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:36 INFO  : Context for 'APU' is selected.
16:48:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:48:37 INFO  : 'ps7_init' command is executed.
16:48:37 INFO  : 'ps7_post_config' command is executed.
16:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:37 INFO  : 'con' command is executed.
16:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:51:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:52:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:53:24 INFO  : Disconnected from the channel tcfchan#4.
16:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:53:25 INFO  : 'jtag frequency' command is executed.
16:53:25 INFO  : Context for 'APU' is selected.
16:53:25 INFO  : System reset is completed.
16:53:28 INFO  : 'after 3000' command is executed.
16:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:53:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:53:30 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:30 INFO  : Context for 'APU' is selected.
16:53:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:53:30 INFO  : 'ps7_init' command is executed.
16:53:30 INFO  : 'ps7_post_config' command is executed.
16:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:31 INFO  : 'con' command is executed.
16:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:54:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:29 INFO  : Disconnected from the channel tcfchan#7.
16:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:54:30 INFO  : 'jtag frequency' command is executed.
16:54:30 INFO  : Context for 'APU' is selected.
16:54:30 INFO  : System reset is completed.
16:54:33 INFO  : 'after 3000' command is executed.
16:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:54:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:54:36 INFO  : 'ps7_init' command is executed.
16:54:36 INFO  : 'ps7_post_config' command is executed.
16:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : 'con' command is executed.
16:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:13:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:17:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:18:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:23:47 INFO  : Disconnected from the channel tcfchan#9.
17:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:23:47 INFO  : 'jtag frequency' command is executed.
17:23:47 INFO  : Context for 'APU' is selected.
17:23:47 INFO  : System reset is completed.
17:23:50 INFO  : 'after 3000' command is executed.
17:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:23:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:23:53 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:53 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:23:53 INFO  : 'ps7_init' command is executed.
17:23:53 INFO  : 'ps7_post_config' command is executed.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:54 INFO  : 'con' command is executed.
17:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:23:40 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:23:56 INFO  : Result from executing command 'getProjects': ModuleTop
18:23:57 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:24:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:24:04 INFO  : Updating application flags with new BSP settings...
18:24:04 INFO  : Successfully updated application flags for project GB_UNIT_MASTER_app.
18:24:06 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:24:06 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:24:06 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:24:06 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:24:12 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:24:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:24:50 INFO  : Disconnected from the channel tcfchan#12.
18:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:24:51 INFO  : 'jtag frequency' command is executed.
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : System reset is completed.
18:24:54 INFO  : 'after 3000' command is executed.
18:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:24:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:24:56 INFO  : 'ps7_init' command is executed.
18:24:56 INFO  : 'ps7_post_config' command is executed.
18:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:57 INFO  : 'con' command is executed.
18:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:40:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:41:04 INFO  : Disconnected from the channel tcfchan#16.
18:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:41:04 INFO  : 'jtag frequency' command is executed.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : System reset is completed.
18:41:07 INFO  : 'after 3000' command is executed.
18:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:41:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:41:10 INFO  : 'ps7_init' command is executed.
18:41:10 INFO  : 'ps7_post_config' command is executed.
18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:10 INFO  : 'con' command is executed.
18:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:43:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:43:59 INFO  : Disconnected from the channel tcfchan#18.
18:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:43:59 INFO  : 'jtag frequency' command is executed.
18:43:59 INFO  : Context for 'APU' is selected.
18:43:59 INFO  : System reset is completed.
18:44:02 INFO  : 'after 3000' command is executed.
18:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:44:05 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:05 INFO  : Context for 'APU' is selected.
18:44:05 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:44:05 ERROR : Memory write error at 0xF8000778. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:44:05 ERROR : Memory write error at 0xF8000778. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:44:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:44:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:45:12 INFO  : 'jtag frequency' command is executed.
18:45:12 INFO  : Context for 'APU' is selected.
18:45:12 INFO  : System reset is completed.
18:45:15 INFO  : 'after 3000' command is executed.
18:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:45:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:45:18 INFO  : Context for 'APU' is selected.
18:45:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:18 INFO  : Context for 'APU' is selected.
18:45:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:45:18 ERROR : Memory write error at 0xF8000100. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:45:18 ERROR : Memory write error at 0xF8000100. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:45:54 INFO  : 'jtag frequency' command is executed.
18:45:54 INFO  : Context for 'APU' is selected.
18:45:54 INFO  : System reset is completed.
18:45:57 INFO  : 'after 3000' command is executed.
18:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:45:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:59 INFO  : Context for 'APU' is selected.
18:45:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:46:00 INFO  : 'ps7_init' command is executed.
18:46:00 INFO  : 'ps7_post_config' command is executed.
18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:00 INFO  : 'con' command is executed.
18:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:00:22 INFO  : Disconnected from the channel tcfchan#20.
11:34:50 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:34:51 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:34:54 INFO  : XSCT server has started successfully.
11:34:54 INFO  : Registering command handlers for Vitis TCF services
11:34:54 INFO  : plnx-install-location is set to ''
11:34:54 INFO  : Successfully done setting XSCT server connection channel  
11:34:54 INFO  : Successfully done query RDI_DATADIR 
11:34:54 INFO  : Successfully done setting workspace for the tool. 
11:34:55 INFO  : Platform repository initialization has completed.
12:00:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:01:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:01:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:07:13 INFO  : XRT server has started successfully on port '4354'
12:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:07:14 INFO  : 'jtag frequency' command is executed.
12:07:14 INFO  : Context for 'APU' is selected.
12:07:14 INFO  : System reset is completed.
12:07:17 INFO  : 'after 3000' command is executed.
12:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:07:20 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:07:20 INFO  : 'ps7_init' command is executed.
12:07:20 INFO  : 'ps7_post_config' command is executed.
12:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:21 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:21 INFO  : 'con' command is executed.
12:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:21 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:29:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:31:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:31:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:33:15 INFO  : Disconnected from the channel tcfchan#2.
12:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:33:15 INFO  : 'jtag frequency' command is executed.
12:33:15 INFO  : Context for 'APU' is selected.
12:33:15 INFO  : System reset is completed.
12:33:18 INFO  : 'after 3000' command is executed.
12:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:33:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:33:21 INFO  : Context for 'APU' is selected.
12:33:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:23 INFO  : Context for 'APU' is selected.
12:33:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:33:23 INFO  : 'ps7_init' command is executed.
12:33:23 INFO  : 'ps7_post_config' command is executed.
12:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:24 INFO  : 'con' command is executed.
12:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:39:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:41:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:43:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:43:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:50:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:52:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:52:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:52:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:53:22 INFO  : Disconnected from the channel tcfchan#4.
12:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:53:22 INFO  : 'jtag frequency' command is executed.
12:53:22 INFO  : Context for 'APU' is selected.
12:53:22 INFO  : System reset is completed.
12:53:25 INFO  : 'after 3000' command is executed.
12:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:53:28 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:53:28 INFO  : Context for 'APU' is selected.
12:53:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:30 INFO  : Context for 'APU' is selected.
12:53:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:53:31 INFO  : 'ps7_init' command is executed.
12:53:31 INFO  : 'ps7_post_config' command is executed.
12:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:31 INFO  : 'con' command is executed.
12:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:38:30 INFO  : Disconnected from the channel tcfchan#6.
15:38:58 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:39:49 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:41:52 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:41:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:41:55 INFO  : Registering command handlers for Vitis TCF services
15:41:56 INFO  : XSCT server has started successfully.
15:41:56 INFO  : Successfully done setting XSCT server connection channel  
15:41:56 INFO  : plnx-install-location is set to ''
15:41:56 INFO  : Platform repository initialization has completed.
15:41:56 INFO  : Successfully done setting workspace for the tool. 
15:41:56 INFO  : Successfully done query RDI_DATADIR 
15:43:15 INFO  : Result from executing command 'getProjects': ModuleTop
15:43:15 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:43:19 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:43:21 INFO  : Updating application flags with new BSP settings...
15:43:21 INFO  : Successfully updated application flags for project GB_UNIT_MASTER_app.
15:43:23 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:43:23 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:43:23 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:43:23 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:43:29 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:48:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:50:43 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:52:19 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:54:34 INFO  : XRT server has started successfully on port '4351'
15:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:54:35 INFO  : 'jtag frequency' command is executed.
15:54:35 INFO  : Context for 'APU' is selected.
15:54:35 INFO  : System reset is completed.
15:54:38 INFO  : 'after 3000' command is executed.
15:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:54:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:54:41 INFO  : 'ps7_init' command is executed.
15:54:41 INFO  : 'ps7_post_config' command is executed.
15:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:41 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:41 INFO  : 'con' command is executed.
15:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:41 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:00:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:01:25 INFO  : Disconnected from the channel tcfchan#3.
16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:01:26 INFO  : 'jtag frequency' command is executed.
16:01:26 INFO  : Context for 'APU' is selected.
16:01:26 INFO  : System reset is completed.
16:01:29 INFO  : 'after 3000' command is executed.
16:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:01:31 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:01:31 INFO  : Context for 'APU' is selected.
16:01:31 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:31 INFO  : Context for 'APU' is selected.
16:01:31 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:01:32 INFO  : 'ps7_init' command is executed.
16:01:32 INFO  : 'ps7_post_config' command is executed.
16:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:32 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:32 INFO  : 'con' command is executed.
16:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:32 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:04:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:04:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:05:19 INFO  : Disconnected from the channel tcfchan#5.
16:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:05:19 INFO  : 'jtag frequency' command is executed.
16:05:19 INFO  : Context for 'APU' is selected.
16:05:19 INFO  : System reset is completed.
16:05:22 INFO  : 'after 3000' command is executed.
16:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:05:24 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:05:25 INFO  : Context for 'APU' is selected.
16:05:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:25 INFO  : Context for 'APU' is selected.
16:05:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:05:25 INFO  : 'ps7_init' command is executed.
16:05:25 INFO  : 'ps7_post_config' command is executed.
16:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:25 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:25 INFO  : 'con' command is executed.
16:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:25 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:06:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:07:09 INFO  : Disconnected from the channel tcfchan#7.
16:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:07:09 INFO  : 'jtag frequency' command is executed.
16:07:09 INFO  : Context for 'APU' is selected.
16:07:09 INFO  : System reset is completed.
16:07:12 INFO  : 'after 3000' command is executed.
16:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:07:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:07:15 INFO  : Context for 'APU' is selected.
16:07:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:15 INFO  : Context for 'APU' is selected.
16:07:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:07:15 INFO  : 'ps7_init' command is executed.
16:07:15 INFO  : 'ps7_post_config' command is executed.
16:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:15 INFO  : 'con' command is executed.
16:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:27:24 INFO  : Disconnected from the channel tcfchan#9.
16:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:27:24 INFO  : 'jtag frequency' command is executed.
16:27:24 INFO  : Context for 'APU' is selected.
16:27:24 INFO  : System reset is completed.
16:27:27 INFO  : 'after 3000' command is executed.
16:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:27:29 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:27:29 INFO  : Context for 'APU' is selected.
16:27:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:29 INFO  : Context for 'APU' is selected.
16:27:29 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:27:30 INFO  : 'ps7_init' command is executed.
16:27:30 INFO  : 'ps7_post_config' command is executed.
16:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:30 INFO  : 'con' command is executed.
16:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:29:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:30:31 INFO  : Disconnected from the channel tcfchan#10.
16:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:30:31 INFO  : 'jtag frequency' command is executed.
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : System reset is completed.
16:30:34 INFO  : 'after 3000' command is executed.
16:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:30:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:30:37 INFO  : Context for 'APU' is selected.
16:30:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:37 INFO  : Context for 'APU' is selected.
16:30:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:30:37 INFO  : 'ps7_init' command is executed.
16:30:37 INFO  : 'ps7_post_config' command is executed.
16:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:38 INFO  : 'con' command is executed.
16:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:43:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:43:58 INFO  : Disconnected from the channel tcfchan#12.
16:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:43:58 INFO  : 'jtag frequency' command is executed.
16:43:58 INFO  : Context for 'APU' is selected.
16:43:58 INFO  : System reset is completed.
16:44:01 INFO  : 'after 3000' command is executed.
16:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:44:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:44:04 INFO  : Context for 'APU' is selected.
16:44:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:04 INFO  : Context for 'APU' is selected.
16:44:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:44:04 INFO  : 'ps7_init' command is executed.
16:44:04 INFO  : 'ps7_post_config' command is executed.
16:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:04 INFO  : 'con' command is executed.
16:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:52:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:53:44 INFO  : Disconnected from the channel tcfchan#14.
16:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:53:45 INFO  : 'jtag frequency' command is executed.
16:53:45 INFO  : Context for 'APU' is selected.
16:53:45 INFO  : System reset is completed.
16:53:48 INFO  : 'after 3000' command is executed.
16:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:53:50 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:53:50 INFO  : Context for 'APU' is selected.
16:53:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:50 INFO  : Context for 'APU' is selected.
16:53:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:53:51 INFO  : 'ps7_init' command is executed.
16:53:51 INFO  : 'ps7_post_config' command is executed.
16:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:51 INFO  : 'con' command is executed.
16:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:09:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:10:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:10:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:11:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:11:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:12:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:12:52 INFO  : Launching the emulator on project 'GB_UNIT_MASTER_app' for configuration 'Debug'
17:12:52 INFO  : Launching QEMU with command 'legacy_launch_emulator -device-family 7series -pid-file emulation.pid -t sw_emu -gdb-port 1137 -add-env QEMU_COMP_PATH=$XILINX_VITIS/data/emulation/qemu/'
17:12:52 INFO  : [Ljava.lang.String;@3a582a7e
17:13:57 ERROR : Emulator failed to start.
17:13:57 INFO  : The emulator is not running, terminating debug launch configuration
17:15:08 INFO  : Disconnected from the channel tcfchan#16.
17:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:15:17 INFO  : 'jtag frequency' command is executed.
17:15:17 INFO  : Context for 'APU' is selected.
17:15:18 INFO  : System reset is completed.
17:15:21 INFO  : 'after 3000' command is executed.
17:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:15:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:15:23 INFO  : Context for 'APU' is selected.
17:15:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:23 INFO  : Context for 'APU' is selected.
17:15:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:15:23 INFO  : 'ps7_init' command is executed.
17:15:23 INFO  : 'ps7_post_config' command is executed.
17:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:24 INFO  : 'con' command is executed.
17:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:16:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:17:00 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:17:40 INFO  : Disconnected from the channel tcfchan#18.
17:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:17:40 INFO  : 'jtag frequency' command is executed.
17:17:40 INFO  : Context for 'APU' is selected.
17:17:40 INFO  : System reset is completed.
17:17:43 INFO  : 'after 3000' command is executed.
17:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:17:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:17:45 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:45 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:17:46 INFO  : 'ps7_init' command is executed.
17:17:46 INFO  : 'ps7_post_config' command is executed.
17:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:46 INFO  : 'con' command is executed.
17:17:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:19:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:20:55 INFO  : Disconnected from the channel tcfchan#21.
17:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:20:55 INFO  : 'jtag frequency' command is executed.
17:20:55 INFO  : Context for 'APU' is selected.
17:20:55 INFO  : System reset is completed.
17:20:58 INFO  : 'after 3000' command is executed.
17:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:21:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:01 INFO  : Context for 'APU' is selected.
17:21:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:21:01 INFO  : 'ps7_init' command is executed.
17:21:01 INFO  : 'ps7_post_config' command is executed.
17:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:01 INFO  : 'con' command is executed.
17:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:24:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:26:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:27:13 INFO  : Disconnected from the channel tcfchan#23.
17:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:27:13 INFO  : 'jtag frequency' command is executed.
17:27:13 INFO  : Context for 'APU' is selected.
17:27:13 INFO  : System reset is completed.
17:27:16 INFO  : 'after 3000' command is executed.
17:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:27:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:27:19 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:19 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:27:19 INFO  : 'ps7_init' command is executed.
17:27:19 INFO  : 'ps7_post_config' command is executed.
17:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:19 INFO  : 'con' command is executed.
17:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:29:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:30:46 INFO  : Disconnected from the channel tcfchan#26.
17:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:46 INFO  : 'jtag frequency' command is executed.
17:30:46 INFO  : Context for 'APU' is selected.
17:30:46 INFO  : System reset is completed.
17:30:49 INFO  : 'after 3000' command is executed.
17:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:30:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:30:52 INFO  : Context for 'APU' is selected.
17:30:52 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:52 INFO  : Context for 'APU' is selected.
17:30:52 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:30:52 INFO  : 'ps7_init' command is executed.
17:30:52 INFO  : 'ps7_post_config' command is executed.
17:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:52 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:53 INFO  : 'con' command is executed.
17:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:53 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:34:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:37:04 INFO  : Disconnected from the channel tcfchan#28.
17:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:37:05 INFO  : 'jtag frequency' command is executed.
17:37:05 INFO  : Context for 'APU' is selected.
17:37:05 INFO  : System reset is completed.
17:37:08 INFO  : 'after 3000' command is executed.
17:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:37:10 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:37:10 INFO  : Context for 'APU' is selected.
17:37:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:10 INFO  : Context for 'APU' is selected.
17:37:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:37:10 INFO  : 'ps7_init' command is executed.
17:37:10 INFO  : 'ps7_post_config' command is executed.
17:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:11 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:11 INFO  : 'con' command is executed.
17:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:11 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:40:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:40:39 INFO  : Disconnected from the channel tcfchan#30.
17:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:40:39 INFO  : 'jtag frequency' command is executed.
17:40:39 INFO  : Context for 'APU' is selected.
17:40:39 INFO  : System reset is completed.
17:40:42 INFO  : 'after 3000' command is executed.
17:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:40:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:40:44 INFO  : Context for 'APU' is selected.
17:40:44 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:44 INFO  : Context for 'APU' is selected.
17:40:44 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:40:45 INFO  : 'ps7_init' command is executed.
17:40:45 INFO  : 'ps7_post_config' command is executed.
17:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:45 INFO  : 'con' command is executed.
17:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:49:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:50:13 INFO  : Disconnected from the channel tcfchan#32.
17:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:50:13 INFO  : 'jtag frequency' command is executed.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : System reset is completed.
17:50:16 INFO  : 'after 3000' command is executed.
17:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:50:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:19 INFO  : Context for 'APU' is selected.
17:50:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:50:19 INFO  : 'ps7_init' command is executed.
17:50:19 INFO  : 'ps7_post_config' command is executed.
17:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : 'con' command is executed.
17:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:51:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:53:22 INFO  : Disconnected from the channel tcfchan#34.
17:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:53:23 INFO  : 'jtag frequency' command is executed.
17:53:23 INFO  : Context for 'APU' is selected.
17:53:23 INFO  : System reset is completed.
17:53:26 INFO  : 'after 3000' command is executed.
17:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:53:28 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:53:28 INFO  : Context for 'APU' is selected.
17:53:28 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:28 INFO  : Context for 'APU' is selected.
17:53:28 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:53:29 INFO  : 'ps7_init' command is executed.
17:53:29 INFO  : 'ps7_post_config' command is executed.
17:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:29 INFO  : 'con' command is executed.
17:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:54:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:55:33 INFO  : Disconnected from the channel tcfchan#36.
17:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:55:34 INFO  : 'jtag frequency' command is executed.
17:55:34 INFO  : Context for 'APU' is selected.
17:55:34 INFO  : System reset is completed.
17:55:37 INFO  : 'after 3000' command is executed.
17:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:55:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:55:39 INFO  : Context for 'APU' is selected.
17:55:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:39 INFO  : Context for 'APU' is selected.
17:55:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:55:39 INFO  : 'ps7_init' command is executed.
17:55:39 INFO  : 'ps7_post_config' command is executed.
17:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:40 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:40 INFO  : 'con' command is executed.
17:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:40 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:56:36 INFO  : Disconnected from the channel tcfchan#38.
17:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:56:40 INFO  : 'jtag frequency' command is executed.
17:56:40 INFO  : Context for 'APU' is selected.
17:56:40 INFO  : System reset is completed.
17:56:43 INFO  : 'after 3000' command is executed.
17:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:56:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:56:45 INFO  : Context for 'APU' is selected.
17:56:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:45 INFO  : Context for 'APU' is selected.
17:56:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:56:45 INFO  : 'ps7_init' command is executed.
17:56:45 INFO  : 'ps7_post_config' command is executed.
17:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:46 INFO  : 'con' command is executed.
17:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:58:16 INFO  : Disconnected from the channel tcfchan#39.
17:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:58:16 INFO  : 'jtag frequency' command is executed.
17:58:16 INFO  : Context for 'APU' is selected.
17:58:16 INFO  : System reset is completed.
17:58:19 INFO  : 'after 3000' command is executed.
17:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:58:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:58:22 INFO  : Context for 'APU' is selected.
17:58:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:22 INFO  : Context for 'APU' is selected.
17:58:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:58:22 INFO  : 'ps7_init' command is executed.
17:58:22 INFO  : 'ps7_post_config' command is executed.
17:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:23 INFO  : 'con' command is executed.
17:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:06:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:08:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:08:46 INFO  : Disconnected from the channel tcfchan#40.
18:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:08:47 INFO  : 'jtag frequency' command is executed.
18:08:47 INFO  : Context for 'APU' is selected.
18:08:47 INFO  : System reset is completed.
18:08:50 INFO  : 'after 3000' command is executed.
18:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:08:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:08:52 INFO  : 'ps7_init' command is executed.
18:08:52 INFO  : 'ps7_post_config' command is executed.
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : 'con' command is executed.
18:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:53 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:15:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:18:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:18:52 INFO  : Disconnected from the channel tcfchan#42.
18:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:18:52 INFO  : 'jtag frequency' command is executed.
18:18:52 INFO  : Context for 'APU' is selected.
18:18:52 INFO  : System reset is completed.
18:18:55 INFO  : 'after 3000' command is executed.
18:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:18:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:18:58 INFO  : Context for 'APU' is selected.
18:18:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:58 INFO  : Context for 'APU' is selected.
18:18:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:18:58 INFO  : 'ps7_init' command is executed.
18:18:58 INFO  : 'ps7_post_config' command is executed.
18:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:59 INFO  : 'con' command is executed.
18:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:21:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:21:41 INFO  : Disconnected from the channel tcfchan#45.
18:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:21:42 INFO  : 'jtag frequency' command is executed.
18:21:42 INFO  : Context for 'APU' is selected.
18:21:42 INFO  : System reset is completed.
18:21:45 INFO  : 'after 3000' command is executed.
18:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:21:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:21:47 INFO  : Context for 'APU' is selected.
18:21:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:47 INFO  : Context for 'APU' is selected.
18:21:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:21:47 INFO  : 'ps7_init' command is executed.
18:21:47 INFO  : 'ps7_post_config' command is executed.
18:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:48 INFO  : 'con' command is executed.
18:21:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:26:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
19:01:37 INFO  : Disconnected from the channel tcfchan#47.
09:21:18 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
09:21:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
09:21:21 INFO  : XSCT server has started successfully.
09:21:22 INFO  : Registering command handlers for Vitis TCF services
09:21:22 INFO  : plnx-install-location is set to ''
09:21:22 INFO  : Successfully done setting XSCT server connection channel  
09:21:22 INFO  : Successfully done query RDI_DATADIR 
09:21:22 INFO  : Successfully done setting workspace for the tool. 
09:21:23 INFO  : Platform repository initialization has completed.
09:51:28 INFO  : XRT server has started successfully on port '4351'
09:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:51:29 INFO  : 'jtag frequency' command is executed.
09:51:29 INFO  : Context for 'APU' is selected.
09:51:29 INFO  : System reset is completed.
09:51:32 INFO  : 'after 3000' command is executed.
09:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:51:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:51:35 INFO  : Context for 'APU' is selected.
09:51:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:35 INFO  : Context for 'APU' is selected.
09:51:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:51:35 INFO  : 'ps7_init' command is executed.
09:51:35 INFO  : 'ps7_post_config' command is executed.
09:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:36 INFO  : 'con' command is executed.
09:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:51:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:52:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:52:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

09:52:56 INFO  : Disconnected from the channel tcfchan#1.
09:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:52:57 INFO  : 'jtag frequency' command is executed.
09:52:57 INFO  : Context for 'APU' is selected.
09:52:57 INFO  : System reset is completed.
09:53:00 INFO  : 'after 3000' command is executed.
09:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:53:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:53:02 INFO  : Context for 'APU' is selected.
09:53:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:04 INFO  : Context for 'APU' is selected.
09:53:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:53:05 INFO  : 'ps7_init' command is executed.
09:53:05 INFO  : 'ps7_post_config' command is executed.
09:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:05 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:06 INFO  : 'con' command is executed.
09:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:06 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:44:46 INFO  : Disconnected from the channel tcfchan#3.
11:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:18:06 INFO  : 'jtag frequency' command is executed.
11:18:06 INFO  : Context for 'APU' is selected.
11:18:06 INFO  : System reset is completed.
11:18:09 INFO  : 'after 3000' command is executed.
11:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:18:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:18:11 INFO  : Context for 'APU' is selected.
11:18:13 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:13 INFO  : Context for 'APU' is selected.
11:18:13 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:18:14 INFO  : 'ps7_init' command is executed.
11:18:14 INFO  : 'ps7_post_config' command is executed.
11:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:14 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:15 INFO  : 'con' command is executed.
11:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:27:52 INFO  : Disconnected from the channel tcfchan#4.
11:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:27:59 INFO  : 'jtag frequency' command is executed.
11:27:59 INFO  : Context for 'APU' is selected.
11:27:59 INFO  : System reset is completed.
11:28:02 INFO  : 'after 3000' command is executed.
11:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:28:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:28:04 INFO  : Context for 'APU' is selected.
11:28:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:06 INFO  : Context for 'APU' is selected.
11:28:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:28:07 INFO  : 'ps7_init' command is executed.
11:28:07 INFO  : 'ps7_post_config' command is executed.
11:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:08 INFO  : 'con' command is executed.
11:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:08 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:49:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:49:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:51:38 INFO  : Disconnected from the channel tcfchan#5.
11:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:51:39 INFO  : 'jtag frequency' command is executed.
11:51:39 INFO  : Context for 'APU' is selected.
11:51:39 INFO  : System reset is completed.
11:51:42 INFO  : 'after 3000' command is executed.
11:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:51:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:51:44 INFO  : Context for 'APU' is selected.
11:51:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:47 INFO  : Context for 'APU' is selected.
11:51:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:51:47 INFO  : 'ps7_init' command is executed.
11:51:47 INFO  : 'ps7_post_config' command is executed.
11:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : 'con' command is executed.
11:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:12:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:12:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

12:12:53 INFO  : Disconnected from the channel tcfchan#7.
12:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:12:54 INFO  : 'jtag frequency' command is executed.
12:12:54 INFO  : Context for 'APU' is selected.
12:12:54 INFO  : System reset is completed.
12:12:57 INFO  : 'after 3000' command is executed.
12:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:12:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:12:59 INFO  : Context for 'APU' is selected.
12:13:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:13:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:01 INFO  : Context for 'APU' is selected.
12:13:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:13:01 INFO  : 'ps7_init' command is executed.
12:13:01 INFO  : 'ps7_post_config' command is executed.
12:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:02 INFO  : 'con' command is executed.
12:13:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:19:00 INFO  : Disconnected from the channel tcfchan#9.
12:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:19:00 INFO  : 'jtag frequency' command is executed.
12:19:00 INFO  : Context for 'APU' is selected.
12:19:00 INFO  : System reset is completed.
12:19:03 INFO  : 'after 3000' command is executed.
12:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:19:05 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:19:05 INFO  : Context for 'APU' is selected.
12:19:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:08 INFO  : Context for 'APU' is selected.
12:19:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:19:08 INFO  : 'ps7_init' command is executed.
12:19:08 INFO  : 'ps7_post_config' command is executed.
12:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:08 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:09 INFO  : 'con' command is executed.
12:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:31:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:31:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

13:32:49 INFO  : Disconnected from the channel tcfchan#10.
13:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
13:32:49 INFO  : 'jtag frequency' command is executed.
13:32:49 INFO  : Context for 'APU' is selected.
13:32:49 INFO  : System reset is completed.
13:32:52 INFO  : 'after 3000' command is executed.
13:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
13:32:55 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
13:32:55 INFO  : Context for 'APU' is selected.
13:32:57 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
13:32:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:57 INFO  : Context for 'APU' is selected.
13:32:57 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
13:32:57 INFO  : 'ps7_init' command is executed.
13:32:57 INFO  : 'ps7_post_config' command is executed.
13:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:58 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:58 INFO  : 'con' command is executed.
13:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:58 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:38:05 INFO  : Disconnected from the channel tcfchan#12.
16:37:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:37:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:39:22 INFO  : 'jtag frequency' command is executed.
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : System reset is completed.
16:39:25 INFO  : 'after 3000' command is executed.
16:39:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:39:27 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:39:27 INFO  : Context for 'APU' is selected.
16:39:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:27 INFO  : Context for 'APU' is selected.
16:39:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:39:28 INFO  : 'ps7_init' command is executed.
16:39:28 INFO  : 'ps7_post_config' command is executed.
16:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:28 INFO  : 'con' command is executed.
16:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:42:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:42:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:42:47 INFO  : Disconnected from the channel tcfchan#14.
16:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:42:48 INFO  : 'jtag frequency' command is executed.
16:42:48 INFO  : Context for 'APU' is selected.
16:42:48 INFO  : System reset is completed.
16:42:51 INFO  : 'after 3000' command is executed.
16:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:42:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:42:53 INFO  : Context for 'APU' is selected.
16:42:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:55 INFO  : Context for 'APU' is selected.
16:42:55 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:42:56 INFO  : 'ps7_init' command is executed.
16:42:56 INFO  : 'ps7_post_config' command is executed.
16:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:56 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:57 INFO  : 'con' command is executed.
16:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:45:19 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:45:39 INFO  : Disconnected from the channel tcfchan#16.
16:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:45:39 INFO  : 'jtag frequency' command is executed.
16:45:39 INFO  : Context for 'APU' is selected.
16:45:39 INFO  : System reset is completed.
16:45:42 INFO  : 'after 3000' command is executed.
16:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:45:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:45:44 INFO  : Context for 'APU' is selected.
16:45:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:47 INFO  : Context for 'APU' is selected.
16:45:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:45:47 INFO  : 'ps7_init' command is executed.
16:45:47 INFO  : 'ps7_post_config' command is executed.
16:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:47 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:48 INFO  : 'con' command is executed.
16:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:53:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:55:13 INFO  : Disconnected from the channel tcfchan#18.
16:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:55:14 INFO  : 'jtag frequency' command is executed.
16:55:14 INFO  : Context for 'APU' is selected.
16:55:14 INFO  : System reset is completed.
16:55:17 INFO  : 'after 3000' command is executed.
16:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:55:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:55:19 INFO  : Context for 'APU' is selected.
16:55:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:21 INFO  : Context for 'APU' is selected.
16:55:21 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:55:22 INFO  : 'ps7_init' command is executed.
16:55:22 INFO  : 'ps7_post_config' command is executed.
16:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:23 INFO  : 'con' command is executed.
16:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:57:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:57:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:58:17 INFO  : Disconnected from the channel tcfchan#20.
16:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:58:17 INFO  : 'jtag frequency' command is executed.
16:58:17 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : System reset is completed.
16:58:21 INFO  : 'after 3000' command is executed.
16:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:58:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:58:23 INFO  : Context for 'APU' is selected.
16:58:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:25 INFO  : Context for 'APU' is selected.
16:58:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:58:26 INFO  : 'ps7_init' command is executed.
16:58:26 INFO  : 'ps7_post_config' command is executed.
16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : 'con' command is executed.
16:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:12:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:12:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:12:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:16:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:16:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:18:17 INFO  : Disconnected from the channel tcfchan#22.
17:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:18:18 INFO  : 'jtag frequency' command is executed.
17:18:18 INFO  : Context for 'APU' is selected.
17:18:18 INFO  : System reset is completed.
17:18:21 INFO  : 'after 3000' command is executed.
17:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:18:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:18:23 INFO  : Context for 'APU' is selected.
17:18:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:25 INFO  : Context for 'APU' is selected.
17:18:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:18:26 INFO  : 'ps7_init' command is executed.
17:18:26 INFO  : 'ps7_post_config' command is executed.
17:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:26 INFO  : 'con' command is executed.
17:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:21:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:22:39 INFO  : Disconnected from the channel tcfchan#25.
17:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:22:39 INFO  : 'jtag frequency' command is executed.
17:22:39 INFO  : Context for 'APU' is selected.
17:22:39 INFO  : System reset is completed.
17:22:42 INFO  : 'after 3000' command is executed.
17:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:22:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:22:44 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:47 INFO  : Context for 'APU' is selected.
17:22:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:22:47 INFO  : 'ps7_init' command is executed.
17:22:47 INFO  : 'ps7_post_config' command is executed.
17:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:48 INFO  : 'con' command is executed.
17:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:49:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:49:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:50:16 INFO  : Disconnected from the channel tcfchan#27.
17:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:50:16 INFO  : 'jtag frequency' command is executed.
17:50:16 INFO  : Context for 'APU' is selected.
17:50:16 INFO  : System reset is completed.
17:50:19 INFO  : 'after 3000' command is executed.
17:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:50:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:50:22 INFO  : Context for 'APU' is selected.
17:50:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:24 INFO  : Context for 'APU' is selected.
17:50:24 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:50:24 INFO  : 'ps7_init' command is executed.
17:50:24 INFO  : 'ps7_post_config' command is executed.
17:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:25 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:25 INFO  : 'con' command is executed.
17:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:25 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:11:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:11:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:11:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:11:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:12:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:12:11 INFO  : Disconnected from the channel tcfchan#29.
18:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:12:11 INFO  : 'jtag frequency' command is executed.
18:12:11 INFO  : Context for 'APU' is selected.
18:12:11 INFO  : System reset is completed.
18:12:14 INFO  : 'after 3000' command is executed.
18:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:12:17 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:12:17 INFO  : Context for 'APU' is selected.
18:12:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:19 INFO  : Context for 'APU' is selected.
18:12:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:12:19 INFO  : 'ps7_init' command is executed.
18:12:19 INFO  : 'ps7_post_config' command is executed.
18:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:20 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:20 INFO  : 'con' command is executed.
18:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:20 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:13:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:13:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:13:50 INFO  : Disconnected from the channel tcfchan#32.
18:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:13:50 INFO  : 'jtag frequency' command is executed.
18:13:50 INFO  : Context for 'APU' is selected.
18:13:50 INFO  : System reset is completed.
18:13:53 INFO  : 'after 3000' command is executed.
18:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:13:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:13:56 INFO  : Context for 'APU' is selected.
18:13:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:58 INFO  : Context for 'APU' is selected.
18:13:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:13:58 INFO  : 'ps7_init' command is executed.
18:13:58 INFO  : 'ps7_post_config' command is executed.
18:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:59 INFO  : 'con' command is executed.
18:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:15:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:16:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:16:15 INFO  : Disconnected from the channel tcfchan#34.
18:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:16:15 INFO  : 'jtag frequency' command is executed.
18:16:16 INFO  : Context for 'APU' is selected.
18:16:16 INFO  : System reset is completed.
18:16:19 INFO  : 'after 3000' command is executed.
18:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:16:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:16:21 INFO  : Context for 'APU' is selected.
18:16:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:23 INFO  : Context for 'APU' is selected.
18:16:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:16:24 INFO  : 'ps7_init' command is executed.
18:16:24 INFO  : 'ps7_post_config' command is executed.
18:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:24 INFO  : 'con' command is executed.
18:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:16:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:16:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:17:10 INFO  : Disconnected from the channel tcfchan#36.
18:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:17:11 INFO  : 'jtag frequency' command is executed.
18:17:11 INFO  : Context for 'APU' is selected.
18:17:11 INFO  : System reset is completed.
18:17:14 INFO  : 'after 3000' command is executed.
18:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:17:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:17:16 INFO  : Context for 'APU' is selected.
18:17:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:19 INFO  : Context for 'APU' is selected.
18:17:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:17:19 INFO  : 'ps7_init' command is executed.
18:17:19 INFO  : 'ps7_post_config' command is executed.
18:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:20 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:20 INFO  : 'con' command is executed.
18:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:20 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:31:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:31:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:49:25 ERROR : (XSDB Server)Hangup

09:16:05 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
09:16:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
09:16:09 INFO  : Registering command handlers for Vitis TCF services
09:16:09 INFO  : XSCT server has started successfully.
09:16:09 INFO  : plnx-install-location is set to ''
09:16:09 INFO  : Successfully done setting XSCT server connection channel  
09:16:09 INFO  : Successfully done setting workspace for the tool. 
09:16:09 INFO  : Successfully done query RDI_DATADIR 
09:16:10 INFO  : Platform repository initialization has completed.
09:32:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:32:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

09:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:33:19 INFO  : 'jtag frequency' command is executed.
09:33:19 INFO  : Context for 'APU' is selected.
09:33:19 INFO  : System reset is completed.
09:33:22 INFO  : 'after 3000' command is executed.
09:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:33:24 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:33:24 INFO  : Context for 'APU' is selected.
09:33:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:24 INFO  : Context for 'APU' is selected.
09:33:24 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:33:25 INFO  : 'ps7_init' command is executed.
09:33:25 INFO  : 'ps7_post_config' command is executed.
09:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:25 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:26 INFO  : 'con' command is executed.
09:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:33:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:34:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:34:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

09:34:53 INFO  : Disconnected from the channel tcfchan#2.
09:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:34:54 INFO  : 'jtag frequency' command is executed.
09:34:54 INFO  : Context for 'APU' is selected.
09:34:54 INFO  : System reset is completed.
09:34:57 INFO  : 'after 3000' command is executed.
09:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:34:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:34:59 INFO  : Context for 'APU' is selected.
09:35:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:02 INFO  : Context for 'APU' is selected.
09:35:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:35:02 INFO  : 'ps7_init' command is executed.
09:35:02 INFO  : 'ps7_post_config' command is executed.
09:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:03 INFO  : 'con' command is executed.
09:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:53:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:53:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

09:56:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:56:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

09:56:20 INFO  : Disconnected from the channel tcfchan#4.
09:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:56:21 INFO  : 'jtag frequency' command is executed.
09:56:21 INFO  : Context for 'APU' is selected.
09:56:21 INFO  : System reset is completed.
09:56:24 INFO  : 'after 3000' command is executed.
09:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:56:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:56:26 INFO  : Context for 'APU' is selected.
09:56:28 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:28 INFO  : Context for 'APU' is selected.
09:56:28 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:56:29 INFO  : 'ps7_init' command is executed.
09:56:29 INFO  : 'ps7_post_config' command is executed.
09:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:29 INFO  : 'con' command is executed.
09:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:56:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:00:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:00:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

10:00:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:00:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

10:01:00 INFO  : Disconnected from the channel tcfchan#7.
10:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:01:00 INFO  : 'jtag frequency' command is executed.
10:01:00 INFO  : Context for 'APU' is selected.
10:01:00 INFO  : System reset is completed.
10:01:03 INFO  : 'after 3000' command is executed.
10:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:01:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:01:06 INFO  : Context for 'APU' is selected.
10:01:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:08 INFO  : Context for 'APU' is selected.
10:01:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:01:08 INFO  : 'ps7_init' command is executed.
10:01:08 INFO  : 'ps7_post_config' command is executed.
10:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:09 INFO  : 'con' command is executed.
10:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:56:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:57:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:57:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:44:43 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:45:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:45:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:45:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:45:53 INFO  : Disconnected from the channel tcfchan#10.
11:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:45:53 INFO  : 'jtag frequency' command is executed.
11:45:53 INFO  : Context for 'APU' is selected.
11:45:53 INFO  : System reset is completed.
11:45:56 INFO  : 'after 3000' command is executed.
11:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:45:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:45:58 INFO  : Context for 'APU' is selected.
11:46:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:46:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:00 INFO  : Context for 'APU' is selected.
11:46:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:46:01 INFO  : 'ps7_init' command is executed.
11:46:01 INFO  : 'ps7_post_config' command is executed.
11:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:01 INFO  : 'con' command is executed.
11:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:47:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:47:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:48:22 INFO  : Disconnected from the channel tcfchan#13.
11:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:48:22 INFO  : 'jtag frequency' command is executed.
11:48:22 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : System reset is completed.
11:48:25 INFO  : 'after 3000' command is executed.
11:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:48:28 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:48:28 INFO  : Context for 'APU' is selected.
11:48:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:30 INFO  : Context for 'APU' is selected.
11:48:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:48:30 INFO  : 'ps7_init' command is executed.
11:48:30 INFO  : 'ps7_post_config' command is executed.
11:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:31 INFO  : 'con' command is executed.
11:48:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:50:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:50:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:51:31 INFO  : Disconnected from the channel tcfchan#15.
11:51:32 INFO  : XRT server has started successfully on port '4355'
11:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:51:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:51:54 INFO  : 'jtag frequency' command is executed.
11:51:54 INFO  : Context for 'APU' is selected.
11:51:54 INFO  : System reset is completed.
11:51:57 INFO  : 'after 3000' command is executed.
11:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:51:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:51:59 INFO  : Context for 'APU' is selected.
11:52:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:02 INFO  : Context for 'APU' is selected.
11:52:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:52:02 INFO  : 'ps7_init' command is executed.
11:52:02 INFO  : 'ps7_post_config' command is executed.
11:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:02 INFO  : 'con' command is executed.
11:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:59:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:59:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

13:00:06 INFO  : Disconnected from the channel tcfchan#17.
13:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
13:00:06 INFO  : 'jtag frequency' command is executed.
13:00:06 INFO  : Context for 'APU' is selected.
13:00:06 INFO  : System reset is completed.
13:00:09 INFO  : 'after 3000' command is executed.
13:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
13:00:12 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
13:00:12 INFO  : Context for 'APU' is selected.
13:00:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
13:00:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:14 INFO  : Context for 'APU' is selected.
13:00:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
13:00:14 INFO  : 'ps7_init' command is executed.
13:00:14 INFO  : 'ps7_post_config' command is executed.
13:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:15 INFO  : 'con' command is executed.
13:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:00:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:03:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:03:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:04:09 INFO  : Disconnected from the channel tcfchan#19.
14:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:04:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:04:40 INFO  : 'jtag frequency' command is executed.
14:04:40 INFO  : Context for 'APU' is selected.
14:04:40 INFO  : System reset is completed.
14:04:43 INFO  : 'after 3000' command is executed.
14:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:04:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:04:45 INFO  : Context for 'APU' is selected.
14:04:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:48 INFO  : Context for 'APU' is selected.
14:04:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:04:48 INFO  : 'ps7_init' command is executed.
14:04:48 INFO  : 'ps7_post_config' command is executed.
14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:48 INFO  : 'con' command is executed.
14:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:05:13 INFO  : Disconnected from the channel tcfchan#21.
14:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:05:13 INFO  : 'jtag frequency' command is executed.
14:05:13 INFO  : Context for 'APU' is selected.
14:05:13 INFO  : System reset is completed.
14:05:16 INFO  : 'after 3000' command is executed.
14:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:05:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:05:19 INFO  : Context for 'APU' is selected.
14:05:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:21 INFO  : Context for 'APU' is selected.
14:05:21 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:05:22 INFO  : 'ps7_init' command is executed.
14:05:22 INFO  : 'ps7_post_config' command is executed.
14:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:22 INFO  : 'con' command is executed.
14:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:09:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:09:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:09:15 INFO  : Disconnected from the channel tcfchan#22.
14:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:09:16 INFO  : 'jtag frequency' command is executed.
14:09:16 INFO  : Context for 'APU' is selected.
14:09:16 INFO  : System reset is completed.
14:09:19 INFO  : 'after 3000' command is executed.
14:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:09:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:09:21 INFO  : Context for 'APU' is selected.
14:09:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:24 INFO  : Context for 'APU' is selected.
14:09:24 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:09:24 INFO  : 'ps7_init' command is executed.
14:09:24 INFO  : 'ps7_post_config' command is executed.
14:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:25 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:25 INFO  : 'con' command is executed.
14:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:25 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:31:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:31:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:31:53 INFO  : Disconnected from the channel tcfchan#24.
14:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:31:53 INFO  : 'jtag frequency' command is executed.
14:31:53 INFO  : Context for 'APU' is selected.
14:31:53 INFO  : System reset is completed.
14:31:56 INFO  : 'after 3000' command is executed.
14:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:31:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:31:59 INFO  : Context for 'APU' is selected.
14:32:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:01 INFO  : Context for 'APU' is selected.
14:32:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:32:02 INFO  : 'ps7_init' command is executed.
14:32:02 INFO  : 'ps7_post_config' command is executed.
14:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:02 INFO  : 'con' command is executed.
14:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:34:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:36:07 INFO  : Disconnected from the channel tcfchan#26.
14:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:36:07 INFO  : 'jtag frequency' command is executed.
14:36:07 INFO  : Context for 'APU' is selected.
14:36:07 INFO  : System reset is completed.
14:36:10 INFO  : 'after 3000' command is executed.
14:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:36:13 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:36:13 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:15 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:36:15 INFO  : 'ps7_init' command is executed.
14:36:15 INFO  : 'ps7_post_config' command is executed.
14:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:16 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:16 INFO  : 'con' command is executed.
14:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:16 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:44:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:44:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:44:55 INFO  : Disconnected from the channel tcfchan#28.
14:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:44:56 INFO  : 'jtag frequency' command is executed.
14:44:56 INFO  : Context for 'APU' is selected.
14:44:56 INFO  : System reset is completed.
14:44:59 INFO  : 'after 3000' command is executed.
14:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:45:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:45:01 INFO  : Context for 'APU' is selected.
14:45:03 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:45:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:03 INFO  : Context for 'APU' is selected.
14:45:03 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:45:04 INFO  : 'ps7_init' command is executed.
14:45:04 INFO  : 'ps7_post_config' command is executed.
14:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:04 INFO  : 'con' command is executed.
14:45:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:45:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:01:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:01:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:03:19 INFO  : Disconnected from the channel tcfchan#30.
15:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:03:20 INFO  : 'jtag frequency' command is executed.
15:03:20 INFO  : Context for 'APU' is selected.
15:03:20 INFO  : System reset is completed.
15:03:23 INFO  : 'after 3000' command is executed.
15:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:03:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:03:25 INFO  : Context for 'APU' is selected.
15:03:28 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:28 INFO  : Context for 'APU' is selected.
15:03:28 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:03:28 INFO  : 'ps7_init' command is executed.
15:03:28 INFO  : 'ps7_post_config' command is executed.
15:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:29 INFO  : 'con' command is executed.
15:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:05:37 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:05:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:05:51 INFO  : Disconnected from the channel tcfchan#32.
15:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:05:51 INFO  : 'jtag frequency' command is executed.
15:05:51 INFO  : Context for 'APU' is selected.
15:05:51 INFO  : System reset is completed.
15:05:54 INFO  : 'after 3000' command is executed.
15:05:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:05:57 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:05:57 INFO  : Context for 'APU' is selected.
15:05:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:59 INFO  : Context for 'APU' is selected.
15:05:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:06:00 INFO  : 'ps7_init' command is executed.
15:06:00 INFO  : 'ps7_post_config' command is executed.
15:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:00 INFO  : 'con' command is executed.
15:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:17:17 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:18:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:18:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:51:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:51:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:03:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:03:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:04:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:04:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:04:53 INFO  : Disconnected from the channel tcfchan#34.
16:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:04:53 INFO  : 'jtag frequency' command is executed.
16:04:53 INFO  : Context for 'APU' is selected.
16:04:53 INFO  : System reset is completed.
16:04:56 INFO  : 'after 3000' command is executed.
16:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:04:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:04:59 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:01 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:05:02 INFO  : 'ps7_init' command is executed.
16:05:02 INFO  : 'ps7_post_config' command is executed.
16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : 'con' command is executed.
16:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:17:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:17:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:18:54 INFO  : Disconnected from the channel tcfchan#39.
16:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:18:54 INFO  : 'jtag frequency' command is executed.
16:18:54 INFO  : Context for 'APU' is selected.
16:18:54 INFO  : System reset is completed.
16:18:57 INFO  : 'after 3000' command is executed.
16:18:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:18:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:18:59 INFO  : Context for 'APU' is selected.
16:19:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:02 INFO  : Context for 'APU' is selected.
16:19:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:19:02 INFO  : 'ps7_init' command is executed.
16:19:02 INFO  : 'ps7_post_config' command is executed.
16:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:03 INFO  : 'con' command is executed.
16:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:21:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:21:19 INFO  : Disconnected from the channel tcfchan#41.
16:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:21:31 INFO  : 'jtag frequency' command is executed.
16:21:31 INFO  : Context for 'APU' is selected.
16:21:31 INFO  : System reset is completed.
16:21:34 INFO  : 'after 3000' command is executed.
16:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:21:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:21:37 INFO  : Context for 'APU' is selected.
16:21:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:37 INFO  : Context for 'APU' is selected.
16:21:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:21:37 INFO  : 'ps7_init' command is executed.
16:21:37 INFO  : 'ps7_post_config' command is executed.
16:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:38 INFO  : 'con' command is executed.
16:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:24:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:24:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:24:35 INFO  : Disconnected from the channel tcfchan#43.
16:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:24:35 INFO  : 'jtag frequency' command is executed.
16:24:35 INFO  : Context for 'APU' is selected.
16:24:35 INFO  : System reset is completed.
16:24:38 INFO  : 'after 3000' command is executed.
16:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:24:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:24:41 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:43 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:24:44 INFO  : 'ps7_init' command is executed.
16:24:44 INFO  : 'ps7_post_config' command is executed.
16:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:44 INFO  : 'con' command is executed.
16:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:27:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:27:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:27:58 INFO  : Disconnected from the channel tcfchan#45.
16:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:27:59 INFO  : 'jtag frequency' command is executed.
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : System reset is completed.
16:28:02 INFO  : 'after 3000' command is executed.
16:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:28:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:28:04 INFO  : Context for 'APU' is selected.
16:28:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:06 INFO  : Context for 'APU' is selected.
16:28:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:28:07 INFO  : 'ps7_init' command is executed.
16:28:07 INFO  : 'ps7_post_config' command is executed.
16:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:07 INFO  : 'con' command is executed.
16:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:36:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:36:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:38:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:38:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:39:22 INFO  : Disconnected from the channel tcfchan#47.
16:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:39:22 INFO  : 'jtag frequency' command is executed.
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : System reset is completed.
16:39:25 INFO  : 'after 3000' command is executed.
16:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:39:28 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:39:28 INFO  : Context for 'APU' is selected.
16:39:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:30 INFO  : Context for 'APU' is selected.
16:39:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:39:31 INFO  : 'ps7_init' command is executed.
16:39:31 INFO  : 'ps7_post_config' command is executed.
16:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:31 INFO  : 'con' command is executed.
16:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:43:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:46:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:46:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:47:13 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:47:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:47:34 INFO  : Disconnected from the channel tcfchan#50.
16:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:47:34 INFO  : 'jtag frequency' command is executed.
16:47:34 INFO  : Context for 'APU' is selected.
16:47:34 INFO  : System reset is completed.
16:47:37 INFO  : 'after 3000' command is executed.
16:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:47:40 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:47:40 INFO  : Context for 'APU' is selected.
16:47:42 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:42 INFO  : Context for 'APU' is selected.
16:47:42 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:47:43 INFO  : 'ps7_init' command is executed.
16:47:43 INFO  : 'ps7_post_config' command is executed.
16:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:43 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:43 INFO  : 'con' command is executed.
16:47:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:43 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:10:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:11:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:13:19 INFO  : Disconnected from the channel tcfchan#52.
17:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:13:19 INFO  : 'jtag frequency' command is executed.
17:13:19 INFO  : Context for 'APU' is selected.
17:13:20 INFO  : System reset is completed.
17:13:23 INFO  : 'after 3000' command is executed.
17:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:13:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:13:25 INFO  : Context for 'APU' is selected.
17:13:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:27 INFO  : Context for 'APU' is selected.
17:13:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:13:28 INFO  : 'ps7_init' command is executed.
17:13:28 INFO  : 'ps7_post_config' command is executed.
17:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:29 INFO  : 'con' command is executed.
17:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:21:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:21:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:21:43 INFO  : Disconnected from the channel tcfchan#54.
17:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:21:43 INFO  : 'jtag frequency' command is executed.
17:21:43 INFO  : Context for 'APU' is selected.
17:21:43 INFO  : System reset is completed.
17:21:46 INFO  : 'after 3000' command is executed.
17:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:21:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:21:49 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:21:51 INFO  : 'ps7_init' command is executed.
17:21:51 INFO  : 'ps7_post_config' command is executed.
17:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : 'con' command is executed.
17:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:52 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:24:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:25:18 INFO  : Disconnected from the channel tcfchan#56.
17:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:25:18 INFO  : 'jtag frequency' command is executed.
17:25:18 INFO  : Context for 'APU' is selected.
17:25:18 INFO  : System reset is completed.
17:25:21 INFO  : 'after 3000' command is executed.
17:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:25:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:25:23 INFO  : Context for 'APU' is selected.
17:25:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:26 INFO  : Context for 'APU' is selected.
17:25:26 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:25:26 INFO  : 'ps7_init' command is executed.
17:25:26 INFO  : 'ps7_post_config' command is executed.
17:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:27 INFO  : 'con' command is executed.
17:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:28:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:30:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:30:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:30:50 INFO  : Disconnected from the channel tcfchan#58.
17:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:30:50 INFO  : 'jtag frequency' command is executed.
17:30:50 INFO  : Context for 'APU' is selected.
17:30:50 INFO  : System reset is completed.
17:30:53 INFO  : 'after 3000' command is executed.
17:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:30:55 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:30:55 INFO  : Context for 'APU' is selected.
17:30:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:58 INFO  : Context for 'APU' is selected.
17:30:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:30:58 INFO  : 'ps7_init' command is executed.
17:30:58 INFO  : 'ps7_post_config' command is executed.
17:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:59 INFO  : 'con' command is executed.
17:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:33:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:33:33 INFO  : Disconnected from the channel tcfchan#60.
17:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:33:33 INFO  : 'jtag frequency' command is executed.
17:33:33 INFO  : Context for 'APU' is selected.
17:33:33 INFO  : System reset is completed.
17:33:36 INFO  : 'after 3000' command is executed.
17:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:33:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:33:39 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:33:41 INFO  : 'ps7_init' command is executed.
17:33:41 INFO  : 'ps7_post_config' command is executed.
17:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : 'con' command is executed.
17:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:51:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:51:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:52:01 INFO  : Disconnected from the channel tcfchan#62.
17:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:52:01 INFO  : 'jtag frequency' command is executed.
17:52:01 INFO  : Context for 'APU' is selected.
17:52:01 INFO  : System reset is completed.
17:52:04 INFO  : 'after 3000' command is executed.
17:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:52:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:52:06 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:09 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:52:09 INFO  : 'ps7_init' command is executed.
17:52:09 INFO  : 'ps7_post_config' command is executed.
17:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:10 INFO  : 'con' command is executed.
17:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:59:46 INFO  : Disconnected from the channel tcfchan#64.
18:01:17 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
18:01:17 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
18:01:19 INFO  : Registering command handlers for Vitis TCF services
18:01:20 INFO  : XSCT server has started successfully.
18:01:20 INFO  : Platform repository initialization has completed.
18:01:21 INFO  : plnx-install-location is set to ''
18:01:21 INFO  : Successfully done setting XSCT server connection channel  
18:01:21 INFO  : Successfully done query RDI_DATADIR 
18:01:21 INFO  : Successfully done setting workspace for the tool. 
18:01:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:01:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:04:24 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
16:04:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
16:04:28 INFO  : XSCT server has started successfully.
16:04:28 INFO  : Successfully done setting XSCT server connection channel  
16:04:28 INFO  : Registering command handlers for Vitis TCF services
16:04:29 INFO  : plnx-install-location is set to ''
16:04:29 INFO  : Successfully done setting workspace for the tool. 
16:04:29 INFO  : Successfully done query RDI_DATADIR 
16:04:29 INFO  : Platform repository initialization has completed.
08:25:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
08:25:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
08:25:05 INFO  : XSCT server has started successfully.
08:25:05 INFO  : Registering command handlers for Vitis TCF services
08:25:06 INFO  : Successfully done setting XSCT server connection channel  
08:25:06 INFO  : plnx-install-location is set to ''
08:25:06 INFO  : Successfully done query RDI_DATADIR 
08:25:06 INFO  : Successfully done setting workspace for the tool. 
08:25:06 INFO  : Platform repository initialization has completed.
08:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
08:49:02 INFO  : 'jtag frequency' command is executed.
08:49:02 INFO  : Context for 'APU' is selected.
08:49:02 INFO  : System reset is completed.
08:49:05 INFO  : 'after 3000' command is executed.
08:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
08:49:07 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
08:49:07 INFO  : Context for 'APU' is selected.
08:49:07 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
08:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:07 INFO  : Context for 'APU' is selected.
08:49:07 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
08:49:08 INFO  : 'ps7_init' command is executed.
08:49:08 INFO  : 'ps7_post_config' command is executed.
08:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:08 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:08 INFO  : 'con' command is executed.
08:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:49:08 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
08:49:27 INFO  : Disconnected from the channel tcfchan#1.
08:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
08:49:28 INFO  : 'jtag frequency' command is executed.
08:49:28 INFO  : Context for 'APU' is selected.
08:49:28 INFO  : System reset is completed.
08:49:31 INFO  : 'after 3000' command is executed.
08:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
08:49:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
08:49:33 INFO  : Context for 'APU' is selected.
08:49:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
08:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:35 INFO  : Context for 'APU' is selected.
08:49:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
08:49:35 INFO  : 'ps7_init' command is executed.
08:49:35 INFO  : 'ps7_post_config' command is executed.
08:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:36 INFO  : 'con' command is executed.
08:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:49:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
08:49:50 INFO  : Disconnected from the channel tcfchan#2.
08:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:49:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
08:49:50 INFO  : 'jtag frequency' command is executed.
08:49:50 INFO  : Context for 'APU' is selected.
08:49:50 INFO  : System reset is completed.
08:49:53 INFO  : 'after 3000' command is executed.
08:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
08:49:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
08:49:56 INFO  : Context for 'APU' is selected.
08:49:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
08:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
08:49:58 INFO  : Context for 'APU' is selected.
08:49:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
08:49:59 INFO  : 'ps7_init' command is executed.
08:49:59 INFO  : 'ps7_post_config' command is executed.
08:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
08:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:49:59 INFO  : 'con' command is executed.
08:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:49:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
08:52:06 INFO  : Disconnected from the channel tcfchan#3.
08:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
08:52:06 INFO  : 'jtag frequency' command is executed.
08:52:06 INFO  : Context for 'APU' is selected.
08:52:06 INFO  : System reset is completed.
08:52:09 INFO  : 'after 3000' command is executed.
08:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
08:52:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
08:52:11 INFO  : Context for 'APU' is selected.
08:52:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
08:52:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:14 INFO  : Context for 'APU' is selected.
08:52:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
08:52:14 INFO  : 'ps7_init' command is executed.
08:52:14 INFO  : 'ps7_post_config' command is executed.
08:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:15 INFO  : 'con' command is executed.
08:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
08:55:41 INFO  : Disconnected from the channel tcfchan#4.
08:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
08:55:41 INFO  : 'jtag frequency' command is executed.
08:55:41 INFO  : Context for 'APU' is selected.
08:55:41 INFO  : System reset is completed.
08:55:44 INFO  : 'after 3000' command is executed.
08:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
08:55:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
08:55:47 INFO  : Context for 'APU' is selected.
08:55:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
08:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:49 INFO  : Context for 'APU' is selected.
08:55:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
08:55:49 INFO  : 'ps7_init' command is executed.
08:55:49 INFO  : 'ps7_post_config' command is executed.
08:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:50 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:50 INFO  : 'con' command is executed.
08:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:50 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:03:42 INFO  : Result from executing command 'getProjects': ModuleTop
09:03:42 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:03:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:04:11 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
09:04:11 INFO  : Disconnected from the channel tcfchan#5.
09:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:04:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:04:12 INFO  : 'jtag frequency' command is executed.
09:04:12 INFO  : Context for 'APU' is selected.
09:04:12 INFO  : System reset is completed.
09:04:15 INFO  : 'after 3000' command is executed.
09:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:04:17 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:04:17 INFO  : Context for 'APU' is selected.
09:04:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:04:17 INFO  : Context for 'APU' is selected.
09:04:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:04:18 INFO  : 'ps7_init' command is executed.
09:04:18 INFO  : 'ps7_post_config' command is executed.
09:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:04:18 INFO  : 'con' command is executed.
09:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:04:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:08:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:19:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:19:24 INFO  : Disconnected from the channel tcfchan#8.
09:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:19:24 INFO  : 'jtag frequency' command is executed.
09:19:24 INFO  : Context for 'APU' is selected.
09:19:24 INFO  : System reset is completed.
09:19:27 INFO  : 'after 3000' command is executed.
09:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:19:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:19:30 INFO  : Context for 'APU' is selected.
09:19:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:19:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:30 INFO  : Context for 'APU' is selected.
09:19:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:19:30 INFO  : 'ps7_init' command is executed.
09:19:30 INFO  : 'ps7_post_config' command is executed.
09:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:31 INFO  : 'con' command is executed.
09:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:19:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:28:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:31:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:34:11 INFO  : Disconnected from the channel tcfchan#11.
09:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
09:34:11 INFO  : 'jtag frequency' command is executed.
09:34:11 INFO  : Context for 'APU' is selected.
09:34:11 INFO  : System reset is completed.
09:34:14 INFO  : 'after 3000' command is executed.
09:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
09:34:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
09:34:16 INFO  : Context for 'APU' is selected.
09:34:16 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
09:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:16 INFO  : Context for 'APU' is selected.
09:34:16 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
09:34:17 INFO  : 'ps7_init' command is executed.
09:34:17 INFO  : 'ps7_post_config' command is executed.
09:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:17 INFO  : 'con' command is executed.
09:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:34:17 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
09:37:35 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:37:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
09:48:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:00:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:33:47 INFO  : Disconnected from the channel tcfchan#14.
10:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:33:47 INFO  : 'jtag frequency' command is executed.
10:33:47 INFO  : Context for 'APU' is selected.
10:33:47 INFO  : System reset is completed.
10:33:50 INFO  : 'after 3000' command is executed.
10:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:33:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:33:52 INFO  : Context for 'APU' is selected.
10:33:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:53 INFO  : Context for 'APU' is selected.
10:33:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:33:53 INFO  : 'ps7_init' command is executed.
10:33:53 INFO  : 'ps7_post_config' command is executed.
10:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:53 INFO  : 'con' command is executed.
10:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:53 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:35:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:36:14 INFO  : Disconnected from the channel tcfchan#16.
10:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:36:14 INFO  : 'jtag frequency' command is executed.
10:36:14 INFO  : Context for 'APU' is selected.
10:36:14 INFO  : System reset is completed.
10:36:17 INFO  : 'after 3000' command is executed.
10:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:36:20 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:36:20 INFO  : Context for 'APU' is selected.
10:36:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:20 INFO  : Context for 'APU' is selected.
10:36:20 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:36:20 INFO  : 'ps7_init' command is executed.
10:36:20 INFO  : 'ps7_post_config' command is executed.
10:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:21 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:21 INFO  : 'con' command is executed.
10:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:21 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:38:15 INFO  : Result from executing command 'removePlatformRepo': 
10:38:32 INFO  : Result from executing command 'getProjects': ModuleTop
10:38:32 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
10:38:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:39:47 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
10:39:47 INFO  : Disconnected from the channel tcfchan#18.
10:39:49 INFO  : XRT server has started successfully on port '4354'
10:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:39:49 INFO  : 'jtag frequency' command is executed.
10:39:49 INFO  : Context for 'APU' is selected.
10:39:49 INFO  : System reset is completed.
10:39:52 INFO  : 'after 3000' command is executed.
10:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:39:54 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:39:54 INFO  : Context for 'APU' is selected.
10:39:55 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:55 INFO  : Context for 'APU' is selected.
10:39:55 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:39:55 INFO  : 'ps7_init' command is executed.
10:39:55 INFO  : 'ps7_post_config' command is executed.
10:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:56 INFO  : 'con' command is executed.
10:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:56 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
10:44:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:44:28 INFO  : Disconnected from the channel tcfchan#22.
10:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:44:28 INFO  : 'jtag frequency' command is executed.
10:44:28 INFO  : Context for 'APU' is selected.
10:44:28 INFO  : System reset is completed.
10:44:31 INFO  : 'after 3000' command is executed.
10:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:44:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:44:34 INFO  : Context for 'APU' is selected.
10:44:34 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:34 INFO  : Context for 'APU' is selected.
10:44:34 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:44:34 INFO  : 'ps7_init' command is executed.
10:44:34 INFO  : 'ps7_post_config' command is executed.
10:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:35 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:35 INFO  : 'con' command is executed.
10:44:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:35 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:29:45 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:30:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:35:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:35:57 INFO  : Disconnected from the channel tcfchan#24.
11:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:35:57 INFO  : 'jtag frequency' command is executed.
11:35:57 INFO  : Context for 'APU' is selected.
11:35:57 INFO  : System reset is completed.
11:36:00 INFO  : 'after 3000' command is executed.
11:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:36:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:36:02 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:02 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:36:03 INFO  : 'ps7_init' command is executed.
11:36:03 INFO  : 'ps7_post_config' command is executed.
11:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:03 INFO  : 'con' command is executed.
11:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:37:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:37:14 INFO  : Disconnected from the channel tcfchan#27.
11:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:37:14 INFO  : 'jtag frequency' command is executed.
11:37:14 INFO  : Context for 'APU' is selected.
11:37:14 INFO  : System reset is completed.
11:37:17 INFO  : 'after 3000' command is executed.
11:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:37:20 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:37:20 INFO  : Context for 'APU' is selected.
11:37:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:20 INFO  : Context for 'APU' is selected.
11:37:20 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:37:20 INFO  : 'ps7_init' command is executed.
11:37:20 INFO  : 'ps7_post_config' command is executed.
11:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:21 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:21 INFO  : 'con' command is executed.
11:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:21 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:49:50 INFO  : Result from executing command 'removePlatformRepo': 
11:50:07 INFO  : Result from executing command 'getProjects': ModuleTop
11:50:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:50:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:50:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:50:42 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
11:50:42 INFO  : Disconnected from the channel tcfchan#29.
11:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:50:43 INFO  : 'jtag frequency' command is executed.
11:50:43 INFO  : Context for 'APU' is selected.
11:50:43 INFO  : System reset is completed.
11:50:46 INFO  : 'after 3000' command is executed.
11:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:50:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:50:48 INFO  : Context for 'APU' is selected.
11:50:48 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:48 INFO  : Context for 'APU' is selected.
11:50:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:50:49 INFO  : 'ps7_init' command is executed.
11:50:49 INFO  : 'ps7_post_config' command is executed.
11:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:49 INFO  : 'con' command is executed.
11:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:53:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:53:17 INFO  : Disconnected from the channel tcfchan#34.
11:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:53:28 INFO  : 'jtag frequency' command is executed.
11:53:28 INFO  : Context for 'APU' is selected.
11:53:28 INFO  : System reset is completed.
11:53:31 INFO  : 'after 3000' command is executed.
11:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:53:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:53:34 INFO  : Context for 'APU' is selected.
11:53:34 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:34 INFO  : Context for 'APU' is selected.
11:53:34 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:53:34 INFO  : 'ps7_init' command is executed.
11:53:34 INFO  : 'ps7_post_config' command is executed.
11:53:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:35 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:35 INFO  : 'con' command is executed.
11:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:35 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:53:42 INFO  : Disconnected from the channel tcfchan#36.
11:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:53:56 INFO  : 'jtag frequency' command is executed.
11:53:56 INFO  : Context for 'APU' is selected.
11:53:56 INFO  : System reset is completed.
11:53:59 INFO  : 'after 3000' command is executed.
11:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:54:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:54:01 INFO  : Context for 'APU' is selected.
11:54:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:01 INFO  : Context for 'APU' is selected.
11:54:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:54:02 INFO  : 'ps7_init' command is executed.
11:54:02 INFO  : 'ps7_post_config' command is executed.
11:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:02 INFO  : 'con' command is executed.
11:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:04:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:04:37 INFO  : Disconnected from the channel tcfchan#37.
12:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:04:37 INFO  : 'jtag frequency' command is executed.
12:04:37 INFO  : Context for 'APU' is selected.
12:04:37 INFO  : System reset is completed.
12:04:40 INFO  : 'after 3000' command is executed.
12:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:04:42 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:04:42 INFO  : Context for 'APU' is selected.
12:04:42 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:42 INFO  : Context for 'APU' is selected.
12:04:42 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:04:43 INFO  : 'ps7_init' command is executed.
12:04:43 INFO  : 'ps7_post_config' command is executed.
12:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:43 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:43 INFO  : 'con' command is executed.
12:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:43 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:18:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:19:18 INFO  : Launching the emulator on project 'GB_UNIT_MASTER_app' for configuration 'Debug'
12:19:18 INFO  : Launching QEMU with command 'legacy_launch_emulator -device-family 7series -pid-file emulation.pid -t sw_emu -gdb-port 1137 -add-env QEMU_COMP_PATH=$XILINX_VITIS/data/emulation/qemu/'
12:19:18 INFO  : [Ljava.lang.String;@6bc92b16
12:20:23 ERROR : Emulator failed to start.
12:20:23 INFO  : The emulator is not running, terminating debug launch configuration
12:21:22 INFO  : Launching the emulator on project 'GB_UNIT_MASTER_app' for configuration 'Debug'
12:21:22 INFO  : Launching QEMU with command 'legacy_launch_emulator -device-family 7series -pid-file emulation.pid -t sw_emu -gdb-port 1137 -add-env QEMU_COMP_PATH=$XILINX_VITIS/data/emulation/qemu/'
12:21:22 INFO  : [Ljava.lang.String;@1b393ae5
12:22:27 ERROR : Emulator failed to start.
12:22:27 INFO  : The emulator is not running, terminating debug launch configuration
12:22:53 INFO  : Disconnected from the channel tcfchan#39.
12:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:22:54 INFO  : 'jtag frequency' command is executed.
12:22:54 INFO  : Context for 'APU' is selected.
12:22:54 INFO  : System reset is completed.
12:22:57 INFO  : 'after 3000' command is executed.
12:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:22:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:23:00 INFO  : Context for 'APU' is selected.
12:23:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:00 INFO  : Context for 'APU' is selected.
12:23:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:23:00 INFO  : 'ps7_init' command is executed.
12:23:00 INFO  : 'ps7_post_config' command is executed.
12:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:01 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:01 INFO  : 'con' command is executed.
12:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:01 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:23:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:23:01 INFO  : 'jtag frequency' command is executed.
12:23:01 INFO  : Context for 'APU' is selected.
12:23:01 INFO  : System reset is completed.
12:23:04 INFO  : 'after 3000' command is executed.
12:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:23:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:23:06 INFO  : Context for 'APU' is selected.
12:23:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:23:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:06 INFO  : Context for 'APU' is selected.
12:23:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:23:07 INFO  : 'ps7_init' command is executed.
12:23:07 INFO  : 'ps7_post_config' command is executed.
12:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:07 INFO  : 'con' command is executed.
12:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:31:39 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:38:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:38:37 INFO  : Disconnected from the channel tcfchan#41.
12:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:38:37 INFO  : 'jtag frequency' command is executed.
12:38:37 INFO  : Context for 'APU' is selected.
12:38:38 INFO  : System reset is completed.
12:38:41 INFO  : 'after 3000' command is executed.
12:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:38:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:38:43 INFO  : Context for 'APU' is selected.
12:38:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:43 INFO  : Context for 'APU' is selected.
12:38:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:38:43 INFO  : 'ps7_init' command is executed.
12:38:43 INFO  : 'ps7_post_config' command is executed.
12:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:44 INFO  : 'con' command is executed.
12:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:13:38 INFO  : Disconnected from the channel tcfchan#43.
21:20:11 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
21:20:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
21:20:14 INFO  : XSCT server has started successfully.
21:20:14 INFO  : plnx-install-location is set to ''
21:20:14 INFO  : Successfully done setting XSCT server connection channel  
21:20:15 INFO  : Registering command handlers for Vitis TCF services
21:20:15 INFO  : Successfully done setting workspace for the tool. 
21:20:15 INFO  : Successfully done query RDI_DATADIR 
21:20:16 INFO  : Platform repository initialization has completed.
22:32:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:36:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:37:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:37:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:39:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:39:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:40:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:42:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:42:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:43:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:44:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:44:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

22:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:44:50 INFO  : 'jtag frequency' command is executed.
22:44:50 INFO  : Context for 'APU' is selected.
22:44:50 INFO  : System reset is completed.
22:44:53 INFO  : 'after 3000' command is executed.
22:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:44:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:44:56 INFO  : Context for 'APU' is selected.
22:44:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:44:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:56 INFO  : Context for 'APU' is selected.
22:44:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:44:56 INFO  : 'ps7_init' command is executed.
22:44:56 INFO  : 'ps7_post_config' command is executed.
22:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:57 INFO  : 'con' command is executed.
22:44:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:46:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:46:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:47:17 INFO  : Disconnected from the channel tcfchan#2.
22:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:47:18 INFO  : 'jtag frequency' command is executed.
22:47:18 INFO  : Context for 'APU' is selected.
22:47:18 INFO  : System reset is completed.
22:47:21 INFO  : 'after 3000' command is executed.
22:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:47:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:47:23 INFO  : Context for 'APU' is selected.
22:47:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:26 INFO  : Context for 'APU' is selected.
22:47:26 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:47:27 INFO  : 'ps7_init' command is executed.
22:47:27 INFO  : 'ps7_post_config' command is executed.
22:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:27 INFO  : 'con' command is executed.
22:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:49:07 INFO  : Result from executing command 'removePlatformRepo': 
22:49:37 INFO  : Result from executing command 'getProjects': ModuleTop
22:49:37 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:49:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:50:22 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
22:50:22 INFO  : Disconnected from the channel tcfchan#3.
22:50:23 INFO  : XRT server has started successfully on port '4351'
22:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:50:23 INFO  : 'jtag frequency' command is executed.
22:50:23 INFO  : Context for 'APU' is selected.
22:50:23 INFO  : System reset is completed.
22:50:26 INFO  : 'after 3000' command is executed.
22:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:50:29 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:50:29 INFO  : Context for 'APU' is selected.
22:50:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:29 INFO  : Context for 'APU' is selected.
22:50:29 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:50:29 INFO  : 'ps7_init' command is executed.
22:50:29 INFO  : 'ps7_post_config' command is executed.
22:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:30 INFO  : 'con' command is executed.
22:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:55:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:55:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:55:52 INFO  : Disconnected from the channel tcfchan#7.
22:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:55:52 INFO  : 'jtag frequency' command is executed.
22:55:52 INFO  : Context for 'APU' is selected.
22:55:52 INFO  : System reset is completed.
22:55:55 INFO  : 'after 3000' command is executed.
22:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:55:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:55:58 INFO  : Context for 'APU' is selected.
22:55:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:58 INFO  : Context for 'APU' is selected.
22:55:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:55:58 INFO  : 'ps7_init' command is executed.
22:55:58 INFO  : 'ps7_post_config' command is executed.
22:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:59 INFO  : 'con' command is executed.
22:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:59:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:59:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:59:38 INFO  : Disconnected from the channel tcfchan#9.
22:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:59:38 INFO  : 'jtag frequency' command is executed.
22:59:38 INFO  : Context for 'APU' is selected.
22:59:38 INFO  : System reset is completed.
22:59:41 INFO  : 'after 3000' command is executed.
22:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:59:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:59:44 INFO  : Context for 'APU' is selected.
22:59:44 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:44 INFO  : Context for 'APU' is selected.
22:59:44 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:59:44 INFO  : 'ps7_init' command is executed.
22:59:44 INFO  : 'ps7_post_config' command is executed.
22:59:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:45 INFO  : 'con' command is executed.
22:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:01:39 INFO  : Disconnected from the channel tcfchan#11.
09:22:44 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
09:22:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
09:22:48 INFO  : XSCT server has started successfully.
09:22:48 INFO  : plnx-install-location is set to ''
09:22:48 INFO  : Successfully done setting XSCT server connection channel  
09:22:48 INFO  : Registering command handlers for Vitis TCF services
09:22:48 INFO  : Successfully done setting workspace for the tool. 
09:22:48 INFO  : Successfully done query RDI_DATADIR 
09:22:49 INFO  : Platform repository initialization has completed.
10:31:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
10:31:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:07:22 INFO  : 'jtag frequency' command is executed.
11:07:22 INFO  : Context for 'APU' is selected.
11:07:22 INFO  : System reset is completed.
11:07:25 INFO  : 'after 3000' command is executed.
11:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:07:27 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:07:27 INFO  : Context for 'APU' is selected.
11:07:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:27 INFO  : Context for 'APU' is selected.
11:07:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:07:28 INFO  : 'ps7_init' command is executed.
11:07:28 INFO  : 'ps7_post_config' command is executed.
11:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:28 INFO  : 'con' command is executed.
11:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:09:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:09:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:09:40 INFO  : Disconnected from the channel tcfchan#2.
11:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:09:40 INFO  : 'jtag frequency' command is executed.
11:09:40 INFO  : Context for 'APU' is selected.
11:09:40 INFO  : System reset is completed.
11:09:43 INFO  : 'after 3000' command is executed.
11:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:09:46 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:09:46 INFO  : Context for 'APU' is selected.
11:09:48 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:48 INFO  : Context for 'APU' is selected.
11:09:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:09:49 INFO  : 'ps7_init' command is executed.
11:09:49 INFO  : 'ps7_post_config' command is executed.
11:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:49 INFO  : 'con' command is executed.
11:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:11:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:11:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:11:52 INFO  : Disconnected from the channel tcfchan#4.
11:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:11:53 INFO  : 'jtag frequency' command is executed.
11:11:53 INFO  : Context for 'APU' is selected.
11:11:53 INFO  : System reset is completed.
11:11:56 INFO  : 'after 3000' command is executed.
11:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:11:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:11:58 INFO  : Context for 'APU' is selected.
11:12:00 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:12:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:00 INFO  : Context for 'APU' is selected.
11:12:00 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:12:01 INFO  : 'ps7_init' command is executed.
11:12:01 INFO  : 'ps7_post_config' command is executed.
11:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:02 INFO  : 'con' command is executed.
11:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:12:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:23:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:24:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:24:12 INFO  : Disconnected from the channel tcfchan#6.
11:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:24:12 INFO  : 'jtag frequency' command is executed.
11:24:12 INFO  : Context for 'APU' is selected.
11:24:13 INFO  : System reset is completed.
11:24:16 INFO  : 'after 3000' command is executed.
11:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:24:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:24:18 INFO  : Context for 'APU' is selected.
11:24:20 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:20 INFO  : Context for 'APU' is selected.
11:24:20 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:24:20 INFO  : 'ps7_init' command is executed.
11:24:20 INFO  : 'ps7_post_config' command is executed.
11:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:21 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:21 INFO  : 'con' command is executed.
11:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:21 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:29:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:29:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:29:29 INFO  : Disconnected from the channel tcfchan#8.
11:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:29:29 INFO  : 'jtag frequency' command is executed.
11:29:29 INFO  : Context for 'APU' is selected.
11:29:29 INFO  : System reset is completed.
11:29:32 INFO  : 'after 3000' command is executed.
11:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:29:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:29:35 INFO  : Context for 'APU' is selected.
11:29:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:37 INFO  : Context for 'APU' is selected.
11:29:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:29:37 INFO  : 'ps7_init' command is executed.
11:29:37 INFO  : 'ps7_post_config' command is executed.
11:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:38 INFO  : 'con' command is executed.
11:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:33:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:33:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:34:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:34:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:35:58 INFO  : Disconnected from the channel tcfchan#10.
11:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:35:58 INFO  : 'jtag frequency' command is executed.
11:35:58 INFO  : Context for 'APU' is selected.
11:35:58 INFO  : System reset is completed.
11:36:01 INFO  : 'after 3000' command is executed.
11:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:36:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:36:04 INFO  : Context for 'APU' is selected.
11:36:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:06 INFO  : Context for 'APU' is selected.
11:36:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:36:06 INFO  : 'ps7_init' command is executed.
11:36:06 INFO  : 'ps7_post_config' command is executed.
11:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:07 INFO  : 'con' command is executed.
11:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:38:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:40:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:40:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

11:42:02 INFO  : Disconnected from the channel tcfchan#13.
11:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:42:02 INFO  : 'jtag frequency' command is executed.
11:42:02 INFO  : Context for 'APU' is selected.
11:42:02 INFO  : System reset is completed.
11:42:05 INFO  : 'after 3000' command is executed.
11:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:42:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:42:08 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:10 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:42:10 INFO  : 'ps7_init' command is executed.
11:42:10 INFO  : 'ps7_post_config' command is executed.
11:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:11 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:11 INFO  : 'con' command is executed.
11:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:11 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:45:10 INFO  : Result from executing command 'removePlatformRepo': 
11:45:26 INFO  : Result from executing command 'getProjects': ModuleTop
11:45:27 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:45:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:46:02 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
11:46:02 INFO  : Disconnected from the channel tcfchan#15.
11:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:46:02 INFO  : 'jtag frequency' command is executed.
11:46:03 INFO  : Context for 'APU' is selected.
11:46:03 INFO  : System reset is completed.
11:46:06 INFO  : 'after 3000' command is executed.
11:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:46:08 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:46:08 INFO  : Context for 'APU' is selected.
11:46:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:08 INFO  : Context for 'APU' is selected.
11:46:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:46:08 INFO  : 'ps7_init' command is executed.
11:46:08 INFO  : 'ps7_post_config' command is executed.
11:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:09 INFO  : 'con' command is executed.
11:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:49:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:49:34 INFO  : Disconnected from the channel tcfchan#19.
11:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:49:34 INFO  : 'jtag frequency' command is executed.
11:49:34 INFO  : Context for 'APU' is selected.
11:49:34 INFO  : System reset is completed.
11:49:37 INFO  : 'after 3000' command is executed.
11:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:49:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:49:39 INFO  : Context for 'APU' is selected.
11:49:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:39 INFO  : Context for 'APU' is selected.
11:49:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:49:40 INFO  : 'ps7_init' command is executed.
11:49:40 INFO  : 'ps7_post_config' command is executed.
11:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:40 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:40 INFO  : 'con' command is executed.
11:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:40 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:50:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:51:32 INFO  : Disconnected from the channel tcfchan#21.
11:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:51:32 INFO  : 'jtag frequency' command is executed.
11:51:32 INFO  : Context for 'APU' is selected.
11:51:32 INFO  : System reset is completed.
11:51:35 INFO  : 'after 3000' command is executed.
11:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:51:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:51:38 INFO  : Context for 'APU' is selected.
11:51:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:51:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:38 INFO  : Context for 'APU' is selected.
11:51:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:51:38 INFO  : 'ps7_init' command is executed.
11:51:38 INFO  : 'ps7_post_config' command is executed.
11:51:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:39 INFO  : 'con' command is executed.
11:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:18:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:18:49 INFO  : Disconnected from the channel tcfchan#23.
12:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:18:49 INFO  : 'jtag frequency' command is executed.
12:18:49 INFO  : Context for 'APU' is selected.
12:18:49 INFO  : System reset is completed.
12:18:52 INFO  : 'after 3000' command is executed.
12:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:18:54 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:18:54 INFO  : Context for 'APU' is selected.
12:18:54 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:54 INFO  : Context for 'APU' is selected.
12:18:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:18:55 INFO  : 'ps7_init' command is executed.
12:18:55 INFO  : 'ps7_post_config' command is executed.
12:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:55 INFO  : 'con' command is executed.
12:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:20:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:20:39 INFO  : Disconnected from the channel tcfchan#26.
12:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:20:39 INFO  : 'jtag frequency' command is executed.
12:20:39 INFO  : Context for 'APU' is selected.
12:20:39 INFO  : System reset is completed.
12:20:42 INFO  : 'after 3000' command is executed.
12:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:20:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:20:45 INFO  : Context for 'APU' is selected.
12:20:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:45 INFO  : Context for 'APU' is selected.
12:20:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:20:45 INFO  : 'ps7_init' command is executed.
12:20:45 INFO  : 'ps7_post_config' command is executed.
12:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:46 INFO  : 'con' command is executed.
12:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:26:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:27:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:28:05 INFO  : Disconnected from the channel tcfchan#28.
12:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:28:05 INFO  : 'jtag frequency' command is executed.
12:28:05 INFO  : Context for 'APU' is selected.
12:28:05 INFO  : System reset is completed.
12:28:08 INFO  : 'after 3000' command is executed.
12:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:28:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:28:11 INFO  : Context for 'APU' is selected.
12:28:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:11 INFO  : Context for 'APU' is selected.
12:28:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:28:11 INFO  : 'ps7_init' command is executed.
12:28:11 INFO  : 'ps7_post_config' command is executed.
12:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:12 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:12 INFO  : 'con' command is executed.
12:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:12 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:28:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:30:13 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:30:29 INFO  : Disconnected from the channel tcfchan#31.
12:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:30:29 INFO  : 'jtag frequency' command is executed.
12:30:29 INFO  : Context for 'APU' is selected.
12:30:29 INFO  : System reset is completed.
12:30:32 INFO  : 'after 3000' command is executed.
12:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:30:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:30:35 INFO  : Context for 'APU' is selected.
12:30:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:35 INFO  : Context for 'APU' is selected.
12:30:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:30:35 INFO  : 'ps7_init' command is executed.
12:30:35 INFO  : 'ps7_post_config' command is executed.
12:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:36 INFO  : 'con' command is executed.
12:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:30:40 INFO  : Disconnected from the channel tcfchan#34.
12:30:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:31:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:31:45 INFO  : 'jtag frequency' command is executed.
12:31:45 INFO  : Context for 'APU' is selected.
12:31:45 INFO  : System reset is completed.
12:31:48 INFO  : 'after 3000' command is executed.
12:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:31:50 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:31:50 INFO  : Context for 'APU' is selected.
12:31:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:50 INFO  : Context for 'APU' is selected.
12:31:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:31:51 INFO  : 'ps7_init' command is executed.
12:31:51 INFO  : 'ps7_post_config' command is executed.
12:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:51 INFO  : 'con' command is executed.
12:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:43:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:43:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:44:16 INFO  : Disconnected from the channel tcfchan#37.
12:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:44:16 INFO  : 'jtag frequency' command is executed.
12:44:16 INFO  : Context for 'APU' is selected.
12:44:16 INFO  : System reset is completed.
12:44:19 INFO  : 'after 3000' command is executed.
12:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:44:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:44:22 INFO  : Context for 'APU' is selected.
12:44:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:44:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:22 INFO  : Context for 'APU' is selected.
12:44:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:44:22 INFO  : 'ps7_init' command is executed.
12:44:22 INFO  : 'ps7_post_config' command is executed.
12:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:23 INFO  : 'con' command is executed.
12:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:11:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:11:58 INFO  : Disconnected from the channel tcfchan#39.
14:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:11:58 INFO  : 'jtag frequency' command is executed.
14:11:58 INFO  : Context for 'APU' is selected.
14:11:58 INFO  : System reset is completed.
14:12:01 INFO  : 'after 3000' command is executed.
14:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:12:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:12:04 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:04 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:12:04 INFO  : 'ps7_init' command is executed.
14:12:04 INFO  : 'ps7_post_config' command is executed.
14:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:05 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:05 INFO  : 'con' command is executed.
14:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:05 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:19:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:19:19 INFO  : Disconnected from the channel tcfchan#41.
14:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:19:19 INFO  : 'jtag frequency' command is executed.
14:19:19 INFO  : Context for 'APU' is selected.
14:19:19 INFO  : System reset is completed.
14:19:22 INFO  : 'after 3000' command is executed.
14:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:19:24 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:19:24 INFO  : Context for 'APU' is selected.
14:19:24 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:24 INFO  : Context for 'APU' is selected.
14:19:24 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:19:25 INFO  : 'ps7_init' command is executed.
14:19:25 INFO  : 'ps7_post_config' command is executed.
14:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:25 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:25 INFO  : 'con' command is executed.
14:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:25 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:21:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:26:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:26:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:26:38 INFO  : Disconnected from the channel tcfchan#43.
14:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:26:38 INFO  : 'jtag frequency' command is executed.
14:26:38 INFO  : Context for 'APU' is selected.
14:26:38 INFO  : System reset is completed.
14:26:41 INFO  : 'after 3000' command is executed.
14:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:26:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:26:43 INFO  : Context for 'APU' is selected.
14:26:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:43 INFO  : Context for 'APU' is selected.
14:26:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:26:44 INFO  : 'ps7_init' command is executed.
14:26:44 INFO  : 'ps7_post_config' command is executed.
14:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:44 INFO  : 'con' command is executed.
14:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:40:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:41:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:43:38 INFO  : Disconnected from the channel tcfchan#46.
14:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:43:38 INFO  : 'jtag frequency' command is executed.
14:43:38 INFO  : Context for 'APU' is selected.
14:43:38 INFO  : System reset is completed.
14:43:41 INFO  : 'after 3000' command is executed.
14:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:43:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:43:43 INFO  : Context for 'APU' is selected.
14:43:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:43 INFO  : Context for 'APU' is selected.
14:43:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:43:44 INFO  : 'ps7_init' command is executed.
14:43:44 INFO  : 'ps7_post_config' command is executed.
14:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:44 INFO  : 'con' command is executed.
14:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:53:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:54:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:59:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:00:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:05:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:24:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:27:43 INFO  : Result from executing command 'removePlatformRepo': 
15:27:59 INFO  : Result from executing command 'getProjects': ModuleTop
15:27:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:28:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:19 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202305040745.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202305040745.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
15:28:19 INFO  : Disconnected from the channel tcfchan#48.
15:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:28:19 INFO  : 'jtag frequency' command is executed.
15:28:19 INFO  : Context for 'APU' is selected.
15:28:19 INFO  : System reset is completed.
15:28:22 INFO  : 'after 3000' command is executed.
15:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:28:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:28:25 INFO  : Context for 'APU' is selected.
15:28:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:28:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:25 INFO  : Context for 'APU' is selected.
15:28:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:28:25 INFO  : 'ps7_init' command is executed.
15:28:25 INFO  : 'ps7_post_config' command is executed.
15:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:26 INFO  : 'con' command is executed.
15:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:29:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:30:15 INFO  : Disconnected from the channel tcfchan#55.
15:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:30:16 INFO  : 'jtag frequency' command is executed.
15:30:16 INFO  : Context for 'APU' is selected.
15:30:16 INFO  : System reset is completed.
15:30:19 INFO  : 'after 3000' command is executed.
15:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:30:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:30:21 INFO  : 'ps7_init' command is executed.
15:30:21 INFO  : 'ps7_post_config' command is executed.
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : 'con' command is executed.
15:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:32:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:32:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:32:57 INFO  : Disconnected from the channel tcfchan#57.
15:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:32:57 INFO  : 'jtag frequency' command is executed.
15:32:57 INFO  : Context for 'APU' is selected.
15:32:57 INFO  : System reset is completed.
15:33:00 INFO  : 'after 3000' command is executed.
15:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:33:03 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:33:03 INFO  : Context for 'APU' is selected.
15:33:03 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:03 INFO  : Context for 'APU' is selected.
15:33:03 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:33:03 INFO  : 'ps7_init' command is executed.
15:33:03 INFO  : 'ps7_post_config' command is executed.
15:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:04 INFO  : 'con' command is executed.
15:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:35:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:37:23 INFO  : Disconnected from the channel tcfchan#60.
15:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:37:23 INFO  : 'jtag frequency' command is executed.
15:37:23 INFO  : Context for 'APU' is selected.
15:37:24 INFO  : System reset is completed.
15:37:27 INFO  : 'after 3000' command is executed.
15:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:37:29 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:37:29 INFO  : Context for 'APU' is selected.
15:37:29 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:29 INFO  : Context for 'APU' is selected.
15:37:29 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:37:29 INFO  : 'ps7_init' command is executed.
15:37:29 INFO  : 'ps7_post_config' command is executed.
15:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:30 INFO  : 'con' command is executed.
15:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:30 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:15:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:31:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:32:48 INFO  : Disconnected from the channel tcfchan#63.
16:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:32:48 INFO  : 'jtag frequency' command is executed.
16:32:48 INFO  : Context for 'APU' is selected.
16:32:48 INFO  : System reset is completed.
16:32:51 INFO  : 'after 3000' command is executed.
16:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:32:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:32:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:32:54 INFO  : 'ps7_init' command is executed.
16:32:54 INFO  : 'ps7_post_config' command is executed.
16:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:54 INFO  : 'con' command is executed.
16:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:47:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:48:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:49:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:06:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:07:42 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:07:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:08:53 INFO  : Disconnected from the channel tcfchan#66.
20:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:08:53 INFO  : 'jtag frequency' command is executed.
20:08:53 INFO  : Context for 'APU' is selected.
20:08:53 INFO  : System reset is completed.
20:08:56 INFO  : 'after 3000' command is executed.
20:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:08:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:08:59 INFO  : Context for 'APU' is selected.
20:08:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:59 INFO  : Context for 'APU' is selected.
20:08:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:08:59 INFO  : 'ps7_init' command is executed.
20:08:59 INFO  : 'ps7_post_config' command is executed.
20:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:00 INFO  : 'con' command is executed.
20:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:09:27 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:09:32 INFO  : Disconnected from the channel tcfchan#69.
20:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:09:56 INFO  : 'jtag frequency' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : System reset is completed.
20:09:59 INFO  : 'after 3000' command is executed.
20:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:10:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:10:01 INFO  : Context for 'APU' is selected.
20:10:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:01 INFO  : Context for 'APU' is selected.
20:10:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:10:01 INFO  : 'ps7_init' command is executed.
20:10:01 INFO  : 'ps7_post_config' command is executed.
20:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:02 INFO  : 'con' command is executed.
20:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:14:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:14:52 INFO  : Disconnected from the channel tcfchan#71.
20:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:14:52 INFO  : 'jtag frequency' command is executed.
20:14:52 INFO  : Context for 'APU' is selected.
20:14:52 INFO  : System reset is completed.
20:14:55 INFO  : 'after 3000' command is executed.
20:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:14:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:14:58 INFO  : Context for 'APU' is selected.
20:14:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:58 INFO  : Context for 'APU' is selected.
20:14:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:14:58 INFO  : 'ps7_init' command is executed.
20:14:58 INFO  : 'ps7_post_config' command is executed.
20:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:59 INFO  : 'con' command is executed.
20:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:22:17 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:22:42 INFO  : Disconnected from the channel tcfchan#73.
20:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:22:42 INFO  : 'jtag frequency' command is executed.
20:22:42 INFO  : Context for 'APU' is selected.
20:22:42 INFO  : System reset is completed.
20:22:45 INFO  : 'after 3000' command is executed.
20:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:22:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:22:48 INFO  : Context for 'APU' is selected.
20:22:48 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:48 INFO  : Context for 'APU' is selected.
20:22:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:22:48 INFO  : 'ps7_init' command is executed.
20:22:48 INFO  : 'ps7_post_config' command is executed.
20:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:49 INFO  : 'con' command is executed.
20:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:34:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:35:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:37:08 INFO  : Disconnected from the channel tcfchan#75.
20:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:37:08 INFO  : 'jtag frequency' command is executed.
20:37:08 INFO  : Context for 'APU' is selected.
20:37:08 INFO  : System reset is completed.
20:37:11 INFO  : 'after 3000' command is executed.
20:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:37:13 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:13 INFO  : Context for 'APU' is selected.
20:37:13 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:37:14 INFO  : 'ps7_init' command is executed.
20:37:14 INFO  : 'ps7_post_config' command is executed.
20:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:14 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:14 INFO  : 'con' command is executed.
20:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:14 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:43:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:46:46 INFO  : Disconnected from the channel tcfchan#77.
20:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:46:46 INFO  : 'jtag frequency' command is executed.
20:46:46 INFO  : Context for 'APU' is selected.
20:46:46 INFO  : System reset is completed.
20:46:49 INFO  : 'after 3000' command is executed.
20:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:46:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:46:52 INFO  : Context for 'APU' is selected.
20:46:52 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:46:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:52 INFO  : Context for 'APU' is selected.
20:46:52 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:46:52 INFO  : 'ps7_init' command is executed.
20:46:52 INFO  : 'ps7_post_config' command is executed.
20:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:53 INFO  : 'con' command is executed.
20:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:53 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:48:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:48:48 INFO  : Disconnected from the channel tcfchan#79.
20:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:48:48 INFO  : 'jtag frequency' command is executed.
20:48:48 INFO  : Context for 'APU' is selected.
20:48:48 INFO  : System reset is completed.
20:48:51 INFO  : 'after 3000' command is executed.
20:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:48:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:48:53 INFO  : Context for 'APU' is selected.
20:48:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:53 INFO  : Context for 'APU' is selected.
20:48:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:48:54 INFO  : 'ps7_init' command is executed.
20:48:54 INFO  : 'ps7_post_config' command is executed.
20:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:54 INFO  : 'con' command is executed.
20:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
20:58:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:01:34 INFO  : Disconnected from the channel tcfchan#81.
21:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:01:34 INFO  : 'jtag frequency' command is executed.
21:01:34 INFO  : Context for 'APU' is selected.
21:01:34 INFO  : System reset is completed.
21:01:37 INFO  : 'after 3000' command is executed.
21:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:01:39 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:01:39 INFO  : Context for 'APU' is selected.
21:01:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:39 INFO  : Context for 'APU' is selected.
21:01:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:01:40 INFO  : 'ps7_init' command is executed.
21:01:40 INFO  : 'ps7_post_config' command is executed.
21:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:40 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:40 INFO  : 'con' command is executed.
21:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:40 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:03:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:03:39 INFO  : Disconnected from the channel tcfchan#83.
21:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:03:39 INFO  : 'jtag frequency' command is executed.
21:03:39 INFO  : Context for 'APU' is selected.
21:03:40 INFO  : System reset is completed.
21:03:43 INFO  : 'after 3000' command is executed.
21:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:03:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:03:45 INFO  : Context for 'APU' is selected.
21:03:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:45 INFO  : Context for 'APU' is selected.
21:03:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:03:45 INFO  : 'ps7_init' command is executed.
21:03:45 INFO  : 'ps7_post_config' command is executed.
21:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:46 INFO  : 'con' command is executed.
21:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:06:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:06:52 INFO  : Disconnected from the channel tcfchan#85.
21:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:06:52 INFO  : 'jtag frequency' command is executed.
21:06:52 INFO  : Context for 'APU' is selected.
21:06:52 INFO  : System reset is completed.
21:06:55 INFO  : 'after 3000' command is executed.
21:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:06:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:06:58 INFO  : Context for 'APU' is selected.
21:06:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:58 INFO  : Context for 'APU' is selected.
21:06:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:06:58 INFO  : 'ps7_init' command is executed.
21:06:58 INFO  : 'ps7_post_config' command is executed.
21:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:59 INFO  : 'con' command is executed.
21:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:14:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:19:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:20:05 INFO  : Disconnected from the channel tcfchan#87.
21:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:20:05 INFO  : 'jtag frequency' command is executed.
21:20:05 INFO  : Context for 'APU' is selected.
21:20:05 INFO  : System reset is completed.
21:20:08 INFO  : 'after 3000' command is executed.
21:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:20:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:20:11 INFO  : Context for 'APU' is selected.
21:20:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:11 INFO  : Context for 'APU' is selected.
21:20:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:20:11 INFO  : 'ps7_init' command is executed.
21:20:11 INFO  : 'ps7_post_config' command is executed.
21:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:12 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:12 INFO  : 'con' command is executed.
21:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:12 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:20:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:21:16 INFO  : Disconnected from the channel tcfchan#89.
21:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:21:16 INFO  : 'jtag frequency' command is executed.
21:21:16 INFO  : Context for 'APU' is selected.
21:21:16 INFO  : System reset is completed.
21:21:19 INFO  : 'after 3000' command is executed.
21:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:21:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:21:22 INFO  : Context for 'APU' is selected.
21:21:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:22 INFO  : Context for 'APU' is selected.
21:21:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:21:22 INFO  : 'ps7_init' command is executed.
21:21:22 INFO  : 'ps7_post_config' command is executed.
21:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:23 INFO  : 'con' command is executed.
21:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:22:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:22:30 INFO  : Disconnected from the channel tcfchan#91.
21:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:22:30 INFO  : 'jtag frequency' command is executed.
21:22:30 INFO  : Context for 'APU' is selected.
21:22:30 INFO  : System reset is completed.
21:22:33 INFO  : 'after 3000' command is executed.
21:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:22:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:22:35 INFO  : Context for 'APU' is selected.
21:22:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:36 INFO  : Context for 'APU' is selected.
21:22:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:22:36 INFO  : 'ps7_init' command is executed.
21:22:36 INFO  : 'ps7_post_config' command is executed.
21:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:36 INFO  : 'con' command is executed.
21:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:22:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:24:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:25:38 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:25:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:26:00 INFO  : Disconnected from the channel tcfchan#93.
21:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:26:00 INFO  : 'jtag frequency' command is executed.
21:26:00 INFO  : Context for 'APU' is selected.
21:26:00 INFO  : System reset is completed.
21:26:03 INFO  : 'after 3000' command is executed.
21:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:26:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:26:06 INFO  : Context for 'APU' is selected.
21:26:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:06 INFO  : Context for 'APU' is selected.
21:26:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:26:06 INFO  : 'ps7_init' command is executed.
21:26:06 INFO  : 'ps7_post_config' command is executed.
21:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:07 INFO  : 'con' command is executed.
21:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:28:17 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:28:37 INFO  : Disconnected from the channel tcfchan#97.
21:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:28:37 INFO  : 'jtag frequency' command is executed.
21:28:37 INFO  : Context for 'APU' is selected.
21:28:37 INFO  : System reset is completed.
21:28:40 INFO  : 'after 3000' command is executed.
21:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:28:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:28:43 INFO  : Context for 'APU' is selected.
21:28:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:43 INFO  : Context for 'APU' is selected.
21:28:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:28:43 INFO  : 'ps7_init' command is executed.
21:28:43 INFO  : 'ps7_post_config' command is executed.
21:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:44 INFO  : 'con' command is executed.
21:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:29:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:29:28 INFO  : Disconnected from the channel tcfchan#99.
21:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:29:29 INFO  : 'jtag frequency' command is executed.
21:29:29 INFO  : Context for 'APU' is selected.
21:29:29 INFO  : System reset is completed.
21:29:32 INFO  : 'after 3000' command is executed.
21:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:29:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:29:34 INFO  : Context for 'APU' is selected.
21:29:34 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:29:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:34 INFO  : Context for 'APU' is selected.
21:29:34 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:29:34 INFO  : 'ps7_init' command is executed.
21:29:34 INFO  : 'ps7_post_config' command is executed.
21:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:35 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:35 INFO  : 'con' command is executed.
21:29:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:35 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:34:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:35:12 INFO  : Disconnected from the channel tcfchan#101.
21:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:35:12 INFO  : 'jtag frequency' command is executed.
21:35:12 INFO  : Context for 'APU' is selected.
21:35:12 INFO  : System reset is completed.
21:35:15 INFO  : 'after 3000' command is executed.
21:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:35:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:35:18 INFO  : Context for 'APU' is selected.
21:35:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:18 INFO  : Context for 'APU' is selected.
21:35:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:35:18 INFO  : 'ps7_init' command is executed.
21:35:18 INFO  : 'ps7_post_config' command is executed.
21:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:19 INFO  : 'con' command is executed.
21:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:36:36 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:37:43 INFO  : Disconnected from the channel tcfchan#103.
21:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:37:43 INFO  : 'jtag frequency' command is executed.
21:37:43 INFO  : Context for 'APU' is selected.
21:37:43 INFO  : System reset is completed.
21:37:46 INFO  : 'after 3000' command is executed.
21:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:37:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:37:49 INFO  : Context for 'APU' is selected.
21:37:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:49 INFO  : Context for 'APU' is selected.
21:37:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:37:49 INFO  : 'ps7_init' command is executed.
21:37:49 INFO  : 'ps7_post_config' command is executed.
21:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:50 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:50 INFO  : 'con' command is executed.
21:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:50 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:39:09 INFO  : Disconnected from the channel tcfchan#105.
21:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:39:10 INFO  : 'jtag frequency' command is executed.
21:39:10 INFO  : Context for 'APU' is selected.
21:39:10 INFO  : System reset is completed.
21:39:13 INFO  : 'after 3000' command is executed.
21:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:39:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:39:15 INFO  : Context for 'APU' is selected.
21:39:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:15 INFO  : Context for 'APU' is selected.
21:39:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:39:15 INFO  : 'ps7_init' command is executed.
21:39:15 INFO  : 'ps7_post_config' command is executed.
21:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:16 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:16 INFO  : 'con' command is executed.
21:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:16 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:40:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:40:20 INFO  : Disconnected from the channel tcfchan#106.
21:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:40:20 INFO  : 'jtag frequency' command is executed.
21:40:20 INFO  : Context for 'APU' is selected.
21:40:20 INFO  : System reset is completed.
21:40:23 INFO  : 'after 3000' command is executed.
21:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:40:25 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:40:25 INFO  : Context for 'APU' is selected.
21:40:25 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:25 INFO  : Context for 'APU' is selected.
21:40:25 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:40:26 INFO  : 'ps7_init' command is executed.
21:40:26 INFO  : 'ps7_post_config' command is executed.
21:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:26 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:26 INFO  : 'con' command is executed.
21:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:26 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:41:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:42:08 INFO  : Disconnected from the channel tcfchan#108.
21:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:42:08 INFO  : 'jtag frequency' command is executed.
21:42:08 INFO  : Context for 'APU' is selected.
21:42:08 INFO  : System reset is completed.
21:42:11 INFO  : 'after 3000' command is executed.
21:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:42:14 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:42:14 INFO  : Context for 'APU' is selected.
21:42:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:14 INFO  : Context for 'APU' is selected.
21:42:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:42:14 INFO  : 'ps7_init' command is executed.
21:42:14 INFO  : 'ps7_post_config' command is executed.
21:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:14 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:15 INFO  : 'con' command is executed.
21:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:43:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:47:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:47:19 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:47:33 INFO  : Disconnected from the channel tcfchan#110.
21:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:47:33 INFO  : 'jtag frequency' command is executed.
21:47:33 INFO  : Context for 'APU' is selected.
21:47:33 INFO  : System reset is completed.
21:47:36 INFO  : 'after 3000' command is executed.
21:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:47:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:47:39 INFO  : Context for 'APU' is selected.
21:47:39 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:39 INFO  : Context for 'APU' is selected.
21:47:39 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:47:39 INFO  : 'ps7_init' command is executed.
21:47:39 INFO  : 'ps7_post_config' command is executed.
21:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:39 INFO  : 'con' command is executed.
21:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:50:43 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:51:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
21:53:12 INFO  : Disconnected from the channel tcfchan#112.
21:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
21:53:12 INFO  : 'jtag frequency' command is executed.
21:53:12 INFO  : Context for 'APU' is selected.
21:53:12 INFO  : System reset is completed.
21:53:15 INFO  : 'after 3000' command is executed.
21:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
21:53:17 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
21:53:17 INFO  : Context for 'APU' is selected.
21:53:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
21:53:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:17 INFO  : Context for 'APU' is selected.
21:53:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
21:53:18 INFO  : 'ps7_init' command is executed.
21:53:18 INFO  : 'ps7_post_config' command is executed.
21:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:18 INFO  : 'con' command is executed.
21:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
21:59:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:00:13 INFO  : Disconnected from the channel tcfchan#115.
22:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:00:13 INFO  : 'jtag frequency' command is executed.
22:00:13 INFO  : Context for 'APU' is selected.
22:00:13 INFO  : System reset is completed.
22:00:16 INFO  : 'after 3000' command is executed.
22:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:00:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:00:18 INFO  : Context for 'APU' is selected.
22:00:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:18 INFO  : Context for 'APU' is selected.
22:00:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:00:19 INFO  : 'ps7_init' command is executed.
22:00:19 INFO  : 'ps7_post_config' command is executed.
22:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:19 INFO  : 'con' command is executed.
22:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:04:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:05:24 INFO  : Disconnected from the channel tcfchan#117.
22:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:05:24 INFO  : 'jtag frequency' command is executed.
22:05:24 INFO  : Context for 'APU' is selected.
22:05:24 INFO  : System reset is completed.
22:05:27 INFO  : 'after 3000' command is executed.
22:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:05:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:05:30 INFO  : Context for 'APU' is selected.
22:05:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:30 INFO  : Context for 'APU' is selected.
22:05:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:05:30 INFO  : 'ps7_init' command is executed.
22:05:30 INFO  : 'ps7_post_config' command is executed.
22:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:31 INFO  : 'con' command is executed.
22:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:17:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:17:22 INFO  : Disconnected from the channel tcfchan#119.
22:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:17:22 INFO  : 'jtag frequency' command is executed.
22:17:22 INFO  : Context for 'APU' is selected.
22:17:22 INFO  : System reset is completed.
22:17:25 INFO  : 'after 3000' command is executed.
22:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:17:28 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:17:28 INFO  : Context for 'APU' is selected.
22:17:28 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:28 INFO  : Context for 'APU' is selected.
22:17:28 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:17:28 INFO  : 'ps7_init' command is executed.
22:17:28 INFO  : 'ps7_post_config' command is executed.
22:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:29 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:29 INFO  : 'con' command is executed.
22:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:29 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:18:21 INFO  : Disconnected from the channel tcfchan#121.
22:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:18:22 INFO  : 'jtag frequency' command is executed.
22:18:22 INFO  : Context for 'APU' is selected.
22:18:22 INFO  : System reset is completed.
22:18:25 INFO  : 'after 3000' command is executed.
22:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:18:27 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:18:27 INFO  : Context for 'APU' is selected.
22:18:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:27 INFO  : Context for 'APU' is selected.
22:18:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:18:27 INFO  : 'ps7_init' command is executed.
22:18:27 INFO  : 'ps7_post_config' command is executed.
22:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:28 INFO  : 'con' command is executed.
22:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:18:43 INFO  : Disconnected from the channel tcfchan#122.
22:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:18:43 INFO  : 'jtag frequency' command is executed.
22:18:43 INFO  : Context for 'APU' is selected.
22:18:43 INFO  : System reset is completed.
22:18:46 INFO  : 'after 3000' command is executed.
22:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:18:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:18:49 INFO  : Context for 'APU' is selected.
22:18:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:49 INFO  : Context for 'APU' is selected.
22:18:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:18:49 INFO  : 'ps7_init' command is executed.
22:18:49 INFO  : 'ps7_post_config' command is executed.
22:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:50 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:50 INFO  : 'con' command is executed.
22:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:50 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:19:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:20:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:20:42 INFO  : Disconnected from the channel tcfchan#123.
22:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:20:42 INFO  : 'jtag frequency' command is executed.
22:20:42 INFO  : Context for 'APU' is selected.
22:20:42 INFO  : System reset is completed.
22:20:45 INFO  : 'after 3000' command is executed.
22:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:20:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:20:47 INFO  : Context for 'APU' is selected.
22:20:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:47 INFO  : Context for 'APU' is selected.
22:20:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:20:48 INFO  : 'ps7_init' command is executed.
22:20:48 INFO  : 'ps7_post_config' command is executed.
22:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:48 INFO  : 'con' command is executed.
22:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:27:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:27:20 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:27:33 INFO  : Disconnected from the channel tcfchan#126.
22:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:27:33 INFO  : 'jtag frequency' command is executed.
22:27:33 INFO  : Context for 'APU' is selected.
22:27:33 INFO  : System reset is completed.
22:27:36 INFO  : 'after 3000' command is executed.
22:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:27:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:27:38 INFO  : Context for 'APU' is selected.
22:27:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:27:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:38 INFO  : Context for 'APU' is selected.
22:27:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:27:39 INFO  : 'ps7_init' command is executed.
22:27:39 INFO  : 'ps7_post_config' command is executed.
22:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:39 INFO  : 'con' command is executed.
22:27:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:34:04 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:36:04 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:36:15 INFO  : Disconnected from the channel tcfchan#129.
22:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:36:15 INFO  : 'jtag frequency' command is executed.
22:36:15 INFO  : Context for 'APU' is selected.
22:36:15 INFO  : System reset is completed.
22:36:18 INFO  : 'after 3000' command is executed.
22:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:36:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:36:21 INFO  : Context for 'APU' is selected.
22:36:21 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:21 INFO  : Context for 'APU' is selected.
22:36:21 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:36:21 INFO  : 'ps7_init' command is executed.
22:36:21 INFO  : 'ps7_post_config' command is executed.
22:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:21 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:22 INFO  : 'con' command is executed.
22:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:36:22 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:47:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:47:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:47:45 INFO  : Disconnected from the channel tcfchan#132.
22:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:47:45 INFO  : 'jtag frequency' command is executed.
22:47:45 INFO  : Context for 'APU' is selected.
22:47:45 INFO  : System reset is completed.
22:47:48 INFO  : 'after 3000' command is executed.
22:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:47:51 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:47:51 INFO  : Context for 'APU' is selected.
22:47:51 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:51 INFO  : Context for 'APU' is selected.
22:47:51 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:47:51 INFO  : 'ps7_init' command is executed.
22:47:51 INFO  : 'ps7_post_config' command is executed.
22:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:52 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:52 INFO  : 'con' command is executed.
22:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:52 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:50:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:51:08 INFO  : Disconnected from the channel tcfchan#134.
22:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:51:08 INFO  : 'jtag frequency' command is executed.
22:51:08 INFO  : Context for 'APU' is selected.
22:51:08 INFO  : System reset is completed.
22:51:11 INFO  : 'after 3000' command is executed.
22:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:51:14 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:51:14 INFO  : Context for 'APU' is selected.
22:51:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:14 INFO  : Context for 'APU' is selected.
22:51:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:51:14 INFO  : 'ps7_init' command is executed.
22:51:14 INFO  : 'ps7_post_config' command is executed.
22:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:15 INFO  : 'con' command is executed.
22:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:53:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:53:30 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:53:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:54:01 INFO  : Disconnected from the channel tcfchan#136.
22:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:54:02 INFO  : 'jtag frequency' command is executed.
22:54:02 INFO  : Context for 'APU' is selected.
22:54:02 INFO  : System reset is completed.
22:54:05 INFO  : 'after 3000' command is executed.
22:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:54:07 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:54:07 INFO  : Context for 'APU' is selected.
22:54:07 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:07 INFO  : Context for 'APU' is selected.
22:54:07 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:54:07 INFO  : 'ps7_init' command is executed.
22:54:07 INFO  : 'ps7_post_config' command is executed.
22:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:08 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:08 INFO  : 'con' command is executed.
22:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:54:08 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:55:39 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:55:51 INFO  : Disconnected from the channel tcfchan#140.
22:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:55:51 INFO  : 'jtag frequency' command is executed.
22:55:51 INFO  : Context for 'APU' is selected.
22:55:51 INFO  : System reset is completed.
22:55:54 INFO  : 'after 3000' command is executed.
22:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:55:57 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:55:57 INFO  : Context for 'APU' is selected.
22:55:57 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:57 INFO  : Context for 'APU' is selected.
22:55:57 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:55:57 INFO  : 'ps7_init' command is executed.
22:55:57 INFO  : 'ps7_post_config' command is executed.
22:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:58 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:58 INFO  : 'con' command is executed.
22:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:58 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
22:58:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:58:13 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
22:58:29 INFO  : Disconnected from the channel tcfchan#142.
22:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
22:58:29 INFO  : 'jtag frequency' command is executed.
22:58:29 INFO  : Context for 'APU' is selected.
22:58:29 INFO  : System reset is completed.
22:58:32 INFO  : 'after 3000' command is executed.
22:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
22:58:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
22:58:35 INFO  : Context for 'APU' is selected.
22:58:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
22:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:35 INFO  : Context for 'APU' is selected.
22:58:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
22:58:35 INFO  : 'ps7_init' command is executed.
22:58:35 INFO  : 'ps7_post_config' command is executed.
22:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:36 INFO  : 'con' command is executed.
22:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:01:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:02:07 INFO  : Disconnected from the channel tcfchan#144.
23:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:02:07 INFO  : 'jtag frequency' command is executed.
23:02:07 INFO  : Context for 'APU' is selected.
23:02:07 INFO  : System reset is completed.
23:02:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:02:10 INFO  : 'after 3000' command is executed.
23:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:02:12 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:02:12 INFO  : Context for 'APU' is selected.
23:02:12 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:12 INFO  : Context for 'APU' is selected.
23:02:12 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:02:13 INFO  : 'ps7_init' command is executed.
23:02:13 INFO  : 'ps7_post_config' command is executed.
23:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:13 INFO  : 'con' command is executed.
23:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:02:29 INFO  : Disconnected from the channel tcfchan#146.
23:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:02:29 INFO  : 'jtag frequency' command is executed.
23:02:29 INFO  : Context for 'APU' is selected.
23:02:30 INFO  : System reset is completed.
23:02:33 INFO  : 'after 3000' command is executed.
23:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:02:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:02:35 INFO  : Context for 'APU' is selected.
23:02:35 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:35 INFO  : Context for 'APU' is selected.
23:02:35 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:02:35 INFO  : 'ps7_init' command is executed.
23:02:35 INFO  : 'ps7_post_config' command is executed.
23:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:36 INFO  : 'con' command is executed.
23:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:36 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:02:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:03:03 INFO  : Disconnected from the channel tcfchan#148.
23:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:03:03 INFO  : 'jtag frequency' command is executed.
23:03:03 INFO  : Context for 'APU' is selected.
23:03:03 INFO  : System reset is completed.
23:03:06 INFO  : 'after 3000' command is executed.
23:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:03:09 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:03:09 INFO  : Context for 'APU' is selected.
23:03:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:09 INFO  : Context for 'APU' is selected.
23:03:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:03:09 INFO  : 'ps7_init' command is executed.
23:03:09 INFO  : 'ps7_post_config' command is executed.
23:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:10 INFO  : 'con' command is executed.
23:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:05:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:06:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:06:41 INFO  : Disconnected from the channel tcfchan#150.
23:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:06:42 INFO  : 'jtag frequency' command is executed.
23:06:42 INFO  : Context for 'APU' is selected.
23:06:42 INFO  : System reset is completed.
23:06:45 INFO  : 'after 3000' command is executed.
23:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:06:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:06:47 INFO  : Context for 'APU' is selected.
23:06:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:47 INFO  : Context for 'APU' is selected.
23:06:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:06:47 INFO  : 'ps7_init' command is executed.
23:06:47 INFO  : 'ps7_post_config' command is executed.
23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : 'con' command is executed.
23:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:07:48 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:08:05 INFO  : Disconnected from the channel tcfchan#152.
23:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:08:05 INFO  : 'jtag frequency' command is executed.
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : System reset is completed.
23:08:08 INFO  : 'after 3000' command is executed.
23:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:08:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:08:11 INFO  : Context for 'APU' is selected.
23:08:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:11 INFO  : Context for 'APU' is selected.
23:08:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:08:11 INFO  : 'ps7_init' command is executed.
23:08:11 INFO  : 'ps7_post_config' command is executed.
23:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:12 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:12 INFO  : 'con' command is executed.
23:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:08:12 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:09:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:09:53 INFO  : Disconnected from the channel tcfchan#154.
23:09:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:09:53 INFO  : 'jtag frequency' command is executed.
23:09:54 INFO  : Context for 'APU' is selected.
23:09:54 INFO  : System reset is completed.
23:09:57 INFO  : 'after 3000' command is executed.
23:09:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:09:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:09:59 INFO  : Context for 'APU' is selected.
23:09:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:59 INFO  : Context for 'APU' is selected.
23:09:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:09:59 INFO  : 'ps7_init' command is executed.
23:09:59 INFO  : 'ps7_post_config' command is executed.
23:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:00 INFO  : 'con' command is executed.
23:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:10:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:12:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:24:58 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:25:10 INFO  : Disconnected from the channel tcfchan#156.
23:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:25:11 INFO  : 'jtag frequency' command is executed.
23:25:11 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : System reset is completed.
23:25:14 INFO  : 'after 3000' command is executed.
23:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:25:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:25:16 INFO  : Context for 'APU' is selected.
23:25:16 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:25:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:16 INFO  : Context for 'APU' is selected.
23:25:16 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:25:16 INFO  : 'ps7_init' command is executed.
23:25:16 INFO  : 'ps7_post_config' command is executed.
23:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:17 INFO  : 'con' command is executed.
23:25:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:17 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:26:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:26:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:26:55 INFO  : Disconnected from the channel tcfchan#159.
23:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:26:56 INFO  : 'jtag frequency' command is executed.
23:26:56 INFO  : Context for 'APU' is selected.
23:26:56 INFO  : System reset is completed.
23:26:59 INFO  : 'after 3000' command is executed.
23:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:27:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:27:01 INFO  : Context for 'APU' is selected.
23:27:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:01 INFO  : Context for 'APU' is selected.
23:27:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:27:01 INFO  : 'ps7_init' command is executed.
23:27:01 INFO  : 'ps7_post_config' command is executed.
23:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:02 INFO  : 'con' command is executed.
23:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:27:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:32:04 INFO  : Disconnected from the channel tcfchan#162.
09:53:48 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
09:53:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
09:53:51 INFO  : Registering command handlers for Vitis TCF services
09:53:51 INFO  : XSCT server has started successfully.
09:53:51 INFO  : Successfully done setting XSCT server connection channel  
09:53:52 INFO  : Platform repository initialization has completed.
09:53:52 INFO  : plnx-install-location is set to ''
09:53:52 INFO  : Successfully done setting workspace for the tool. 
09:53:52 INFO  : Successfully done query RDI_DATADIR 
16:19:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:20:29 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:20:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:25:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:26:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:26:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:27:09 INFO  : 'jtag frequency' command is executed.
16:27:09 INFO  : Context for 'APU' is selected.
16:27:09 INFO  : System reset is completed.
16:27:12 INFO  : 'after 3000' command is executed.
16:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:27:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:27:15 INFO  : Context for 'APU' is selected.
16:27:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:27:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:15 INFO  : Context for 'APU' is selected.
16:27:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:27:15 INFO  : 'ps7_init' command is executed.
16:27:15 INFO  : 'ps7_post_config' command is executed.
16:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:16 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:16 INFO  : 'con' command is executed.
16:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:16 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:27:34 INFO  : Disconnected from the channel tcfchan#3.
16:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:27:35 INFO  : 'jtag frequency' command is executed.
16:27:35 INFO  : Context for 'APU' is selected.
16:27:35 INFO  : System reset is completed.
16:27:38 INFO  : 'after 3000' command is executed.
16:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:27:40 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:27:40 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:42 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:27:42 INFO  : 'ps7_init' command is executed.
16:27:42 INFO  : 'ps7_post_config' command is executed.
16:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : 'con' command is executed.
16:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:43 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:28:18 INFO  : Disconnected from the channel tcfchan#4.
16:29:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:29:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:30:27 INFO  : 'jtag frequency' command is executed.
16:30:27 INFO  : Context for 'APU' is selected.
16:30:27 INFO  : System reset is completed.
16:30:30 INFO  : 'after 3000' command is executed.
16:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:30:33 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:30:33 INFO  : 'ps7_init' command is executed.
16:30:33 INFO  : 'ps7_post_config' command is executed.
16:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:34 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:34 INFO  : 'con' command is executed.
16:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:34 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:59:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:00:07 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:03:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:03:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:23:10 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:26:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:27:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:28:05 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:28:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:28:29 INFO  : Disconnected from the channel tcfchan#6.
18:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:28:30 INFO  : 'jtag frequency' command is executed.
18:28:30 INFO  : Context for 'APU' is selected.
18:28:30 INFO  : System reset is completed.
18:28:33 INFO  : 'after 3000' command is executed.
18:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:28:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:28:35 INFO  : Context for 'APU' is selected.
18:28:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:37 INFO  : Context for 'APU' is selected.
18:28:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:28:38 INFO  : 'ps7_init' command is executed.
18:28:38 INFO  : 'ps7_post_config' command is executed.
18:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:38 INFO  : 'con' command is executed.
18:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:31:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:31:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:31:46 INFO  : Disconnected from the channel tcfchan#9.
18:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:31:47 INFO  : 'jtag frequency' command is executed.
18:31:47 INFO  : Context for 'APU' is selected.
18:31:47 INFO  : System reset is completed.
18:31:50 INFO  : 'after 3000' command is executed.
18:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:31:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:31:52 INFO  : Context for 'APU' is selected.
18:31:54 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:54 INFO  : Context for 'APU' is selected.
18:31:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:31:55 INFO  : 'ps7_init' command is executed.
18:31:55 INFO  : 'ps7_post_config' command is executed.
18:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:55 INFO  : 'con' command is executed.
18:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:49:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:49:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:52:21 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:52:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

18:52:36 INFO  : Disconnected from the channel tcfchan#11.
18:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:52:36 INFO  : 'jtag frequency' command is executed.
18:52:36 INFO  : Context for 'APU' is selected.
18:52:36 INFO  : System reset is completed.
18:52:39 INFO  : 'after 3000' command is executed.
18:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:52:41 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:52:41 INFO  : Context for 'APU' is selected.
18:52:44 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:44 INFO  : Context for 'APU' is selected.
18:52:44 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:52:44 INFO  : 'ps7_init' command is executed.
18:52:44 INFO  : 'ps7_post_config' command is executed.
18:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : 'con' command is executed.
18:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:01:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
19:01:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

19:02:03 INFO  : Disconnected from the channel tcfchan#14.
19:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
19:02:04 INFO  : 'jtag frequency' command is executed.
19:02:04 INFO  : Context for 'APU' is selected.
19:02:04 INFO  : System reset is completed.
19:02:07 INFO  : 'after 3000' command is executed.
19:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
19:02:09 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
19:02:09 INFO  : Context for 'APU' is selected.
19:02:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
19:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:11 INFO  : Context for 'APU' is selected.
19:02:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
19:02:12 INFO  : 'ps7_init' command is executed.
19:02:12 INFO  : 'ps7_post_config' command is executed.
19:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:12 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:12 INFO  : 'con' command is executed.
19:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:12 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:17:39 INFO  : Disconnected from the channel tcfchan#16.
10:15:07 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
10:15:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
10:15:11 INFO  : XSCT server has started successfully.
10:15:11 INFO  : Registering command handlers for Vitis TCF services
10:15:11 INFO  : Successfully done setting XSCT server connection channel  
10:15:11 INFO  : plnx-install-location is set to ''
10:15:11 INFO  : Successfully done query RDI_DATADIR 
10:15:11 INFO  : Successfully done setting workspace for the tool. 
10:15:12 INFO  : Platform repository initialization has completed.
14:49:53 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:50:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

14:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:51:06 INFO  : 'jtag frequency' command is executed.
14:51:06 INFO  : Context for 'APU' is selected.
14:51:06 INFO  : System reset is completed.
14:51:09 INFO  : 'after 3000' command is executed.
14:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:51:12 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:51:12 INFO  : 'ps7_init' command is executed.
14:51:12 INFO  : 'ps7_post_config' command is executed.
14:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : 'con' command is executed.
14:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:13 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:45:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:45:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

15:46:06 INFO  : Disconnected from the channel tcfchan#2.
15:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:46:06 INFO  : 'jtag frequency' command is executed.
15:46:06 INFO  : Context for 'APU' is selected.
15:46:06 INFO  : System reset is completed.
15:46:09 INFO  : 'after 3000' command is executed.
15:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:46:12 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:46:12 INFO  : Context for 'APU' is selected.
15:46:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:14 INFO  : Context for 'APU' is selected.
15:46:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:46:15 INFO  : 'ps7_init' command is executed.
15:46:15 INFO  : 'ps7_post_config' command is executed.
15:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:15 INFO  : 'con' command is executed.
15:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:59:52 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:59:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:00:42 INFO  : Disconnected from the channel tcfchan#4.
16:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:00:42 INFO  : 'jtag frequency' command is executed.
16:00:42 INFO  : Context for 'APU' is selected.
16:00:42 INFO  : System reset is completed.
16:00:45 INFO  : 'after 3000' command is executed.
16:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:00:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:00:48 INFO  : Context for 'APU' is selected.
16:00:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:50 INFO  : Context for 'APU' is selected.
16:00:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:00:50 INFO  : 'ps7_init' command is executed.
16:00:50 INFO  : 'ps7_post_config' command is executed.
16:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:51 INFO  : 'con' command is executed.
16:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:00:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:09:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:09:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:10:11 INFO  : Disconnected from the channel tcfchan#6.
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:10:11 INFO  : 'jtag frequency' command is executed.
16:10:11 INFO  : Context for 'APU' is selected.
16:10:11 INFO  : System reset is completed.
16:10:14 INFO  : 'after 3000' command is executed.
16:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:10:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:10:16 INFO  : Context for 'APU' is selected.
16:10:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:18 INFO  : Context for 'APU' is selected.
16:10:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:10:19 INFO  : 'ps7_init' command is executed.
16:10:19 INFO  : 'ps7_post_config' command is executed.
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : 'con' command is executed.
16:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:18:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:19:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:21:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:21:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:21:28 INFO  : Disconnected from the channel tcfchan#8.
16:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:21:29 INFO  : 'jtag frequency' command is executed.
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : System reset is completed.
16:21:32 INFO  : 'after 3000' command is executed.
16:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:21:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:21:34 INFO  : Context for 'APU' is selected.
16:21:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:37 INFO  : Context for 'APU' is selected.
16:21:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:21:37 INFO  : 'ps7_init' command is executed.
16:21:37 INFO  : 'ps7_post_config' command is executed.
16:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:38 INFO  : 'con' command is executed.
16:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:22:39 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:22:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:23:57 INFO  : Disconnected from the channel tcfchan#11.
16:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:23:57 INFO  : 'jtag frequency' command is executed.
16:23:57 INFO  : Context for 'APU' is selected.
16:23:57 INFO  : System reset is completed.
16:24:00 INFO  : 'after 3000' command is executed.
16:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:24:03 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:24:03 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:05 INFO  : Context for 'APU' is selected.
16:24:05 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:24:05 INFO  : 'ps7_init' command is executed.
16:24:05 INFO  : 'ps7_post_config' command is executed.
16:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:06 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:06 INFO  : 'con' command is executed.
16:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:06 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:34:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:34:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:34:30 INFO  : Disconnected from the channel tcfchan#13.
16:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:34:30 INFO  : 'jtag frequency' command is executed.
16:34:30 INFO  : Context for 'APU' is selected.
16:34:30 INFO  : System reset is completed.
16:34:33 INFO  : 'after 3000' command is executed.
16:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:34:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:34:36 INFO  : Context for 'APU' is selected.
16:34:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:38 INFO  : Context for 'APU' is selected.
16:34:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:34:38 INFO  : 'ps7_init' command is executed.
16:34:38 INFO  : 'ps7_post_config' command is executed.
16:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:39 INFO  : 'con' command is executed.
16:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:37:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:37:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:38:42 INFO  : Disconnected from the channel tcfchan#15.
16:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:38:42 INFO  : 'jtag frequency' command is executed.
16:38:42 INFO  : Context for 'APU' is selected.
16:38:42 INFO  : System reset is completed.
16:38:45 INFO  : 'after 3000' command is executed.
16:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:38:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:38:48 INFO  : Context for 'APU' is selected.
16:38:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:50 INFO  : Context for 'APU' is selected.
16:38:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:38:50 INFO  : 'ps7_init' command is executed.
16:38:50 INFO  : 'ps7_post_config' command is executed.
16:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:51 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:51 INFO  : 'con' command is executed.
16:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:51 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:40:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:40:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:40:28 INFO  : Disconnected from the channel tcfchan#17.
16:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:40:29 INFO  : 'jtag frequency' command is executed.
16:40:29 INFO  : Context for 'APU' is selected.
16:40:29 INFO  : System reset is completed.
16:40:32 INFO  : 'after 3000' command is executed.
16:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:40:34 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:40:34 INFO  : Context for 'APU' is selected.
16:40:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:36 INFO  : Context for 'APU' is selected.
16:40:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:40:37 INFO  : 'ps7_init' command is executed.
16:40:37 INFO  : 'ps7_post_config' command is executed.
16:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:37 INFO  : 'con' command is executed.
16:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:42:01 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:42:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:42:14 INFO  : Disconnected from the channel tcfchan#19.
16:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:42:14 INFO  : 'jtag frequency' command is executed.
16:42:14 INFO  : Context for 'APU' is selected.
16:42:14 INFO  : System reset is completed.
16:42:17 INFO  : 'after 3000' command is executed.
16:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:42:20 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:42:20 INFO  : Context for 'APU' is selected.
16:42:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:22 INFO  : Context for 'APU' is selected.
16:42:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:42:23 INFO  : 'ps7_init' command is executed.
16:42:23 INFO  : 'ps7_post_config' command is executed.
16:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:23 INFO  : 'con' command is executed.
16:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:44:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:45:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:45:14 INFO  : Disconnected from the channel tcfchan#21.
16:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:45:14 INFO  : 'jtag frequency' command is executed.
16:45:14 INFO  : Context for 'APU' is selected.
16:45:14 INFO  : System reset is completed.
16:45:17 INFO  : 'after 3000' command is executed.
16:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:45:20 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:45:20 INFO  : Context for 'APU' is selected.
16:45:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:22 INFO  : Context for 'APU' is selected.
16:45:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:45:23 INFO  : 'ps7_init' command is executed.
16:45:23 INFO  : 'ps7_post_config' command is executed.
16:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:23 INFO  : 'con' command is executed.
16:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:46:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:47:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:47:30 INFO  : Disconnected from the channel tcfchan#23.
16:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:47:30 INFO  : 'jtag frequency' command is executed.
16:47:30 INFO  : Context for 'APU' is selected.
16:47:30 INFO  : System reset is completed.
16:47:33 INFO  : 'after 3000' command is executed.
16:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:47:36 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:47:36 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:38 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:47:39 INFO  : 'ps7_init' command is executed.
16:47:39 INFO  : 'ps7_post_config' command is executed.
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : 'con' command is executed.
16:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:53:57 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:54:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:54:11 INFO  : Disconnected from the channel tcfchan#25.
16:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:54:11 INFO  : 'jtag frequency' command is executed.
16:54:11 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : System reset is completed.
16:54:14 INFO  : 'after 3000' command is executed.
16:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:54:17 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:54:17 INFO  : Context for 'APU' is selected.
16:54:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:54:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:19 INFO  : Context for 'APU' is selected.
16:54:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:54:19 INFO  : 'ps7_init' command is executed.
16:54:19 INFO  : 'ps7_post_config' command is executed.
16:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:20 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:20 INFO  : 'con' command is executed.
16:54:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:20 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:57:49 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:57:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

16:58:40 INFO  : Disconnected from the channel tcfchan#27.
16:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:58:40 INFO  : 'jtag frequency' command is executed.
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : System reset is completed.
16:58:43 INFO  : 'after 3000' command is executed.
16:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:58:46 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:58:46 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:48 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:58:49 INFO  : 'ps7_init' command is executed.
16:58:49 INFO  : 'ps7_post_config' command is executed.
16:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:49 INFO  : 'con' command is executed.
16:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:03:59 INFO  : Disconnected from the channel tcfchan#29.
17:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:03:59 INFO  : 'jtag frequency' command is executed.
17:03:59 INFO  : Context for 'APU' is selected.
17:03:59 INFO  : System reset is completed.
17:04:02 INFO  : 'after 3000' command is executed.
17:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:04:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:04:04 INFO  : Context for 'APU' is selected.
17:04:07 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:07 INFO  : Context for 'APU' is selected.
17:04:07 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:04:07 INFO  : 'ps7_init' command is executed.
17:04:07 INFO  : 'ps7_post_config' command is executed.
17:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:08 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:08 INFO  : 'con' command is executed.
17:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:08 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:10:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:10:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

17:11:00 INFO  : Disconnected from the channel tcfchan#30.
17:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:11:00 INFO  : 'jtag frequency' command is executed.
17:11:00 INFO  : Context for 'APU' is selected.
17:11:00 INFO  : System reset is completed.
17:11:03 INFO  : 'after 3000' command is executed.
17:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:11:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:11:06 INFO  : Context for 'APU' is selected.
17:11:08 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:08 INFO  : Context for 'APU' is selected.
17:11:08 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:11:08 INFO  : 'ps7_init' command is executed.
17:11:08 INFO  : 'ps7_post_config' command is executed.
17:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:09 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:09 INFO  : 'con' command is executed.
17:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:09 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:48:09 INFO  : Disconnected from the channel tcfchan#32.
17:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:48:09 INFO  : 'jtag frequency' command is executed.
17:48:09 INFO  : Context for 'APU' is selected.
17:48:10 INFO  : System reset is completed.
17:48:13 INFO  : 'after 3000' command is executed.
17:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:48:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:48:15 INFO  : Context for 'APU' is selected.
17:48:17 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:17 INFO  : Context for 'APU' is selected.
17:48:17 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:48:18 INFO  : 'ps7_init' command is executed.
17:48:18 INFO  : 'ps7_post_config' command is executed.
17:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:18 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:18 INFO  : 'con' command is executed.
17:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:18:46 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
19:18:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa is already opened

20:54:58 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
20:55:43 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
20:55:53 INFO  : Result from executing command 'removePlatformRepo': 
20:56:17 INFO  : Result from executing command 'getProjects': ModuleTop
20:56:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:56:21 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:56:26 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:56:26 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
20:56:26 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
20:56:26 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:56:33 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
20:57:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
20:57:38 INFO  : Disconnected from the channel tcfchan#33.
20:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
20:57:39 INFO  : 'jtag frequency' command is executed.
20:57:39 INFO  : Context for 'APU' is selected.
20:57:39 INFO  : System reset is completed.
20:57:42 INFO  : 'after 3000' command is executed.
20:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
20:57:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
20:57:44 INFO  : Context for 'APU' is selected.
20:57:44 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
20:57:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:44 INFO  : Context for 'APU' is selected.
20:57:44 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
20:57:44 INFO  : 'ps7_init' command is executed.
20:57:44 INFO  : 'ps7_post_config' command is executed.
20:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:45 INFO  : 'con' command is executed.
20:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:45 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:08:55 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
23:09:34 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
23:10:02 INFO  : Result from executing command 'getProjects': ModuleTop
23:10:02 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:10:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
23:10:11 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:10:11 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
23:10:11 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
23:10:11 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:10:18 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
23:10:30 INFO  : Disconnected from the channel tcfchan#38.
23:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:10:30 INFO  : 'jtag frequency' command is executed.
23:10:30 INFO  : Context for 'APU' is selected.
23:10:30 INFO  : System reset is completed.
23:10:33 INFO  : 'after 3000' command is executed.
23:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:10:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:10:35 INFO  : Context for 'APU' is selected.
23:10:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:36 INFO  : Context for 'APU' is selected.
23:10:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:10:36 INFO  : 'ps7_init' command is executed.
23:10:36 INFO  : 'ps7_post_config' command is executed.
23:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:36 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:37 INFO  : 'con' command is executed.
23:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:10:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
23:12:16 INFO  : Disconnected from the channel tcfchan#41.
23:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
23:12:17 INFO  : 'jtag frequency' command is executed.
23:12:17 INFO  : Context for 'APU' is selected.
23:12:17 INFO  : System reset is completed.
23:12:20 INFO  : 'after 3000' command is executed.
23:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
23:12:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
23:12:22 INFO  : Context for 'APU' is selected.
23:12:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
23:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:22 INFO  : Context for 'APU' is selected.
23:12:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
23:12:22 INFO  : 'ps7_init' command is executed.
23:12:22 INFO  : 'ps7_post_config' command is executed.
23:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:23 INFO  : 'con' command is executed.
23:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:12:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:06:14 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:06:15 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:06:18 INFO  : Registering command handlers for Vitis TCF services
11:06:18 INFO  : XSCT server has started successfully.
11:06:18 INFO  : Successfully done setting XSCT server connection channel  
11:06:18 INFO  : plnx-install-location is set to ''
11:06:18 INFO  : Successfully done setting workspace for the tool. 
11:06:18 INFO  : Successfully done query RDI_DATADIR 
11:06:19 INFO  : Platform repository initialization has completed.
11:07:45 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:08:10 INFO  : Result from executing command 'getProjects': ModuleTop
11:08:10 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:08:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:08:18 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:08:18 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:08:18 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:08:18 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:08:24 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:08:56 INFO  : 'jtag frequency' command is executed.
11:08:56 INFO  : Context for 'APU' is selected.
11:08:56 INFO  : System reset is completed.
11:08:59 INFO  : 'after 3000' command is executed.
11:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:09:02 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:09:02 INFO  : Context for 'APU' is selected.
11:09:02 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:02 INFO  : Context for 'APU' is selected.
11:09:02 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:09:02 INFO  : 'ps7_init' command is executed.
11:09:02 INFO  : 'ps7_post_config' command is executed.
11:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:03 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:03 INFO  : 'con' command is executed.
11:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:03 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:37:05 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:41:13 INFO  : Result from executing command 'getProjects': ModuleTop
16:41:13 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:41:17 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:41:21 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:41:21 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:41:21 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:41:21 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:41:27 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:43:43 INFO  : Disconnected from the channel tcfchan#3.
16:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:43:44 INFO  : 'jtag frequency' command is executed.
16:43:44 INFO  : Context for 'APU' is selected.
16:43:44 INFO  : System reset is completed.
16:43:47 INFO  : 'after 3000' command is executed.
16:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:43:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:43:49 INFO  : Context for 'APU' is selected.
16:43:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:49 INFO  : Context for 'APU' is selected.
16:43:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:43:50 INFO  : 'ps7_init' command is executed.
16:43:50 INFO  : 'ps7_post_config' command is executed.
16:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:50 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:50 INFO  : 'con' command is executed.
16:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:50 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:57:29 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:57:43 INFO  : Result from executing command 'getProjects': ModuleTop
16:57:43 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:57:47 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:57:51 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:57:51 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:57:51 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:57:51 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:57:58 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:58:12 INFO  : Disconnected from the channel tcfchan#6.
16:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:58:12 INFO  : 'jtag frequency' command is executed.
16:58:12 INFO  : Context for 'APU' is selected.
16:58:13 INFO  : System reset is completed.
16:58:16 INFO  : 'after 3000' command is executed.
16:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:58:18 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:58:18 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:18 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:58:19 INFO  : 'ps7_init' command is executed.
16:58:19 INFO  : 'ps7_post_config' command is executed.
16:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:19 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:19 INFO  : 'con' command is executed.
16:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:19 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:05:17 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:05:30 INFO  : Result from executing command 'getProjects': ModuleTop
17:05:30 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:05:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:05:46 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:05:46 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:05:46 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:05:46 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:05:53 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:06:05 INFO  : Disconnected from the channel tcfchan#9.
17:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:06:06 INFO  : 'jtag frequency' command is executed.
17:06:06 INFO  : Context for 'APU' is selected.
17:06:06 INFO  : System reset is completed.
17:06:09 INFO  : 'after 3000' command is executed.
17:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:06:11 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:06:11 INFO  : Context for 'APU' is selected.
17:06:11 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:11 INFO  : Context for 'APU' is selected.
17:06:11 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:06:12 INFO  : 'ps7_init' command is executed.
17:06:12 INFO  : 'ps7_post_config' command is executed.
17:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:12 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:12 INFO  : 'con' command is executed.
17:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:12 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:41:31 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:41:46 INFO  : Result from executing command 'getProjects': ModuleTop
17:41:46 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:41:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:41:55 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:41:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:41:55 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:41:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:42:02 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:42:17 INFO  : Disconnected from the channel tcfchan#12.
17:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:42:17 INFO  : 'jtag frequency' command is executed.
17:42:17 INFO  : Context for 'APU' is selected.
17:42:17 INFO  : System reset is completed.
17:42:20 INFO  : 'after 3000' command is executed.
17:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:42:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:42:23 INFO  : Context for 'APU' is selected.
17:42:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:23 INFO  : Context for 'APU' is selected.
17:42:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:42:23 INFO  : 'ps7_init' command is executed.
17:42:23 INFO  : 'ps7_post_config' command is executed.
17:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:24 INFO  : 'con' command is executed.
17:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:03:26 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:03:51 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:04:37 INFO  : Result from executing command 'getProjects': ModuleTop
18:04:37 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:04:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:04:46 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:04:46 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:04:46 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:04:46 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:04:54 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:05:08 INFO  : Disconnected from the channel tcfchan#15.
18:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:05:08 INFO  : 'jtag frequency' command is executed.
18:05:08 INFO  : Context for 'APU' is selected.
18:05:09 INFO  : System reset is completed.
18:05:12 INFO  : 'after 3000' command is executed.
18:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:05:14 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:05:14 INFO  : Context for 'APU' is selected.
18:05:14 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:14 INFO  : Context for 'APU' is selected.
18:05:14 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:05:15 INFO  : 'ps7_init' command is executed.
18:05:15 INFO  : 'ps7_post_config' command is executed.
18:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:15 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:15 INFO  : 'con' command is executed.
18:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:15 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:13:13 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:13:50 INFO  : Result from executing command 'getProjects': ModuleTop
18:13:50 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:13:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:13:59 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:13:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:13:59 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:13:59 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:14:07 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:14:20 INFO  : Disconnected from the channel tcfchan#18.
18:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:14:20 INFO  : 'jtag frequency' command is executed.
18:14:20 INFO  : Context for 'APU' is selected.
18:14:20 INFO  : System reset is completed.
18:14:23 INFO  : 'after 3000' command is executed.
18:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:14:26 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:14:26 INFO  : Context for 'APU' is selected.
18:14:26 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:26 INFO  : Context for 'APU' is selected.
18:14:26 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:14:26 INFO  : 'ps7_init' command is executed.
18:14:26 INFO  : 'ps7_post_config' command is executed.
18:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:27 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:27 INFO  : 'con' command is executed.
18:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:27 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:15:32 INFO  : Disconnected from the channel tcfchan#21.
11:49:10 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:49:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:49:13 INFO  : XSCT server has started successfully.
11:49:14 INFO  : Registering command handlers for Vitis TCF services
11:49:14 INFO  : plnx-install-location is set to ''
11:49:14 INFO  : Successfully done setting XSCT server connection channel  
11:49:14 INFO  : Successfully done setting workspace for the tool. 
11:49:14 INFO  : Successfully done query RDI_DATADIR 
11:49:15 INFO  : Platform repository initialization has completed.
11:57:52 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:58:22 INFO  : Result from executing command 'getProjects': ModuleTop
11:58:22 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:58:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:58:31 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:58:31 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:58:31 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:58:31 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:58:37 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
12:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:01:13 INFO  : 'jtag frequency' command is executed.
12:01:13 INFO  : Context for 'APU' is selected.
12:01:13 INFO  : System reset is completed.
12:01:16 INFO  : 'after 3000' command is executed.
12:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:01:19 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:01:19 INFO  : Context for 'APU' is selected.
12:01:19 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:19 INFO  : Context for 'APU' is selected.
12:01:19 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:01:19 INFO  : 'ps7_init' command is executed.
12:01:19 INFO  : 'ps7_post_config' command is executed.
12:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:20 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:20 INFO  : 'con' command is executed.
12:01:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:20 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
12:38:07 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
12:42:18 INFO  : Result from executing command 'getProjects': ModuleTop
12:42:18 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:42:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
12:42:27 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:42:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
12:42:27 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
12:42:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:42:33 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
12:52:36 INFO  : Disconnected from the channel tcfchan#3.
12:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
12:52:36 INFO  : 'jtag frequency' command is executed.
12:52:36 INFO  : Context for 'APU' is selected.
12:52:36 INFO  : System reset is completed.
12:52:39 INFO  : 'after 3000' command is executed.
12:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
12:52:42 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
12:52:42 INFO  : Context for 'APU' is selected.
12:52:42 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
12:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:42 INFO  : Context for 'APU' is selected.
12:52:42 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
12:52:42 INFO  : 'ps7_init' command is executed.
12:52:42 INFO  : 'ps7_post_config' command is executed.
12:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:43 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:43 INFO  : 'con' command is executed.
12:52:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:43 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:44:47 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
13:45:05 INFO  : Result from executing command 'getProjects': ModuleTop
13:45:05 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:45:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
13:45:14 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:45:14 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
13:45:14 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
13:45:14 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:45:20 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
13:46:26 INFO  : Disconnected from the channel tcfchan#6.
13:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
13:46:44 INFO  : 'jtag frequency' command is executed.
13:46:44 INFO  : Context for 'APU' is selected.
13:46:44 INFO  : System reset is completed.
13:46:47 INFO  : 'after 3000' command is executed.
13:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
13:46:49 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
13:46:49 INFO  : Context for 'APU' is selected.
13:46:49 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
13:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:49 INFO  : Context for 'APU' is selected.
13:46:49 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
13:46:50 INFO  : 'ps7_init' command is executed.
13:46:50 INFO  : 'ps7_post_config' command is executed.
13:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:50 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:50 INFO  : 'con' command is executed.
13:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:50 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
13:59:42 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:00:11 INFO  : Result from executing command 'getProjects': ModuleTop
14:00:11 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:00:15 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:00:19 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:00:19 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:00:19 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:00:19 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:00:26 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:00:41 INFO  : Disconnected from the channel tcfchan#9.
14:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:00:41 INFO  : 'jtag frequency' command is executed.
14:00:41 INFO  : Context for 'APU' is selected.
14:00:42 INFO  : System reset is completed.
14:00:45 INFO  : 'after 3000' command is executed.
14:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:00:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:00:47 INFO  : Context for 'APU' is selected.
14:00:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:47 INFO  : Context for 'APU' is selected.
14:00:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:00:47 INFO  : 'ps7_init' command is executed.
14:00:47 INFO  : 'ps7_post_config' command is executed.
14:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:48 INFO  : 'con' command is executed.
14:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:00:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:17:14 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:17:28 INFO  : Result from executing command 'getProjects': ModuleTop
14:17:28 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:17:32 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:17:37 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:17:37 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:17:37 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:17:37 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:17:44 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:18:16 INFO  : Disconnected from the channel tcfchan#12.
14:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:18:16 INFO  : 'jtag frequency' command is executed.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : System reset is completed.
14:18:19 INFO  : 'after 3000' command is executed.
14:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:18:21 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:18:21 INFO  : Context for 'APU' is selected.
14:18:22 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:18:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:22 INFO  : Context for 'APU' is selected.
14:18:22 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:18:22 INFO  : 'ps7_init' command is executed.
14:18:22 INFO  : 'ps7_post_config' command is executed.
14:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:23 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:23 INFO  : 'con' command is executed.
14:18:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:23 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:24:51 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:25:02 INFO  : Result from executing command 'getProjects': ModuleTop
14:25:02 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:25:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:25:11 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:25:11 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:25:12 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:25:12 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:25:18 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:25:41 INFO  : Disconnected from the channel tcfchan#15.
14:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:25:41 INFO  : 'jtag frequency' command is executed.
14:25:41 INFO  : Context for 'APU' is selected.
14:25:42 INFO  : System reset is completed.
14:25:45 INFO  : 'after 3000' command is executed.
14:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:25:47 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:25:47 INFO  : Context for 'APU' is selected.
14:25:47 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:47 INFO  : Context for 'APU' is selected.
14:25:47 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:25:48 INFO  : 'ps7_init' command is executed.
14:25:48 INFO  : 'ps7_post_config' command is executed.
14:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:48 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:48 INFO  : 'con' command is executed.
14:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:48 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:36:23 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:36:46 INFO  : Result from executing command 'getProjects': ModuleTop
16:36:46 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:36:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:36:56 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:36:56 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:36:56 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:36:56 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:37:03 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:37:17 INFO  : Disconnected from the channel tcfchan#18.
16:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:37:17 INFO  : 'jtag frequency' command is executed.
16:37:17 INFO  : Context for 'APU' is selected.
16:37:17 INFO  : System reset is completed.
16:37:20 INFO  : 'after 3000' command is executed.
16:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:37:22 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:37:23 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:23 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:37:23 INFO  : 'ps7_init' command is executed.
16:37:23 INFO  : 'ps7_post_config' command is executed.
16:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : 'con' command is executed.
16:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:38:12 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:38:35 INFO  : Disconnected from the channel tcfchan#21.
16:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:38:35 INFO  : 'jtag frequency' command is executed.
16:38:35 INFO  : Context for 'APU' is selected.
16:38:35 INFO  : System reset is completed.
16:38:38 INFO  : 'after 3000' command is executed.
16:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:38:40 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:38:41 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:41 INFO  : Context for 'APU' is selected.
16:38:41 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:38:41 INFO  : 'ps7_init' command is executed.
16:38:41 INFO  : 'ps7_post_config' command is executed.
16:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:42 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:42 INFO  : 'con' command is executed.
16:38:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:42 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:46:40 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:47:21 INFO  : Disconnected from the channel tcfchan#23.
16:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:47:21 INFO  : 'jtag frequency' command is executed.
16:47:21 INFO  : Context for 'APU' is selected.
16:47:22 INFO  : System reset is completed.
16:47:25 INFO  : 'after 3000' command is executed.
16:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:47:27 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:47:27 INFO  : Context for 'APU' is selected.
16:47:27 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:27 INFO  : Context for 'APU' is selected.
16:47:27 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:47:27 INFO  : 'ps7_init' command is executed.
16:47:27 INFO  : 'ps7_post_config' command is executed.
16:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:28 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:28 INFO  : 'con' command is executed.
16:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:28 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:00:53 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
17:00:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
17:00:57 INFO  : XSCT server has started successfully.
17:00:57 INFO  : Registering command handlers for Vitis TCF services
17:00:58 INFO  : plnx-install-location is set to ''
17:00:58 INFO  : Successfully done setting XSCT server connection channel  
17:00:58 INFO  : Successfully done setting workspace for the tool. 
17:00:58 INFO  : Successfully done query RDI_DATADIR 
17:00:59 INFO  : Platform repository initialization has completed.
17:02:36 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:02:58 INFO  : Result from executing command 'getProjects': ModuleTop
17:02:58 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:03:02 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:03:07 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:03:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:03:07 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:03:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:03:13 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:03:53 INFO  : 'jtag frequency' command is executed.
17:03:53 INFO  : Context for 'APU' is selected.
17:03:53 INFO  : System reset is completed.
17:03:56 INFO  : 'after 3000' command is executed.
17:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:03:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:03:58 INFO  : Context for 'APU' is selected.
17:03:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:58 INFO  : Context for 'APU' is selected.
17:03:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:03:59 INFO  : 'ps7_init' command is executed.
17:03:59 INFO  : 'ps7_post_config' command is executed.
17:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:59 INFO  : 'con' command is executed.
17:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:04:20 INFO  : Disconnected from the channel tcfchan#3.
17:05:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:05:37 INFO  : 'jtag frequency' command is executed.
17:05:37 INFO  : Context for 'APU' is selected.
17:05:37 INFO  : System reset is completed.
17:05:40 INFO  : 'after 3000' command is executed.
17:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:05:43 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:05:43 INFO  : Context for 'APU' is selected.
17:05:43 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:43 INFO  : Context for 'APU' is selected.
17:05:43 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:05:43 INFO  : 'ps7_init' command is executed.
17:05:43 INFO  : 'ps7_post_config' command is executed.
17:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:44 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:44 INFO  : 'con' command is executed.
17:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:44 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:15:57 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:16:09 INFO  : Result from executing command 'getProjects': ModuleTop
17:16:09 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:16:14 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:16:18 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:16:18 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:16:18 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:16:18 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:16:25 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:16:46 INFO  : Disconnected from the channel tcfchan#5.
17:16:47 INFO  : XRT server has started successfully on port '4353'
17:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:16:47 INFO  : 'jtag frequency' command is executed.
17:16:47 INFO  : Context for 'APU' is selected.
17:16:48 INFO  : System reset is completed.
17:16:51 INFO  : 'after 3000' command is executed.
17:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:16:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:16:53 INFO  : Context for 'APU' is selected.
17:16:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:53 INFO  : Context for 'APU' is selected.
17:16:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:16:54 INFO  : 'ps7_init' command is executed.
17:16:54 INFO  : 'ps7_post_config' command is executed.
17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : 'con' command is executed.
17:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:24:25 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:24:48 INFO  : Disconnected from the channel tcfchan#8.
17:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:24:48 INFO  : 'jtag frequency' command is executed.
17:24:48 INFO  : Context for 'APU' is selected.
17:24:48 INFO  : System reset is completed.
17:24:51 INFO  : 'after 3000' command is executed.
17:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:24:53 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:24:54 INFO  : 'ps7_init' command is executed.
17:24:54 INFO  : 'ps7_post_config' command is executed.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : 'con' command is executed.
17:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:54 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:25:04 INFO  : Disconnected from the channel tcfchan#10.
17:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:25:24 INFO  : 'jtag frequency' command is executed.
17:25:24 INFO  : Context for 'APU' is selected.
17:25:24 INFO  : System reset is completed.
17:25:27 INFO  : 'after 3000' command is executed.
17:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:25:29 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:25:30 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:30 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:25:30 INFO  : 'ps7_init' command is executed.
17:25:30 INFO  : 'ps7_post_config' command is executed.
17:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : 'con' command is executed.
17:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:27:11 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:27:25 INFO  : Disconnected from the channel tcfchan#11.
17:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:27:25 INFO  : 'jtag frequency' command is executed.
17:27:25 INFO  : Context for 'APU' is selected.
17:27:25 INFO  : System reset is completed.
17:27:28 INFO  : 'after 3000' command is executed.
17:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:27:31 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:27:31 INFO  : Context for 'APU' is selected.
17:27:31 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:31 INFO  : Context for 'APU' is selected.
17:27:31 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:27:31 INFO  : 'ps7_init' command is executed.
17:27:31 INFO  : 'ps7_post_config' command is executed.
17:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:32 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:32 INFO  : 'con' command is executed.
17:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:32 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:37:14 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:37:27 INFO  : Result from executing command 'getProjects': ModuleTop
17:37:27 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:37:31 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:37:36 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:37:36 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:37:36 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:37:36 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:37:43 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:38:30 INFO  : Disconnected from the channel tcfchan#13.
17:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:38:30 INFO  : 'jtag frequency' command is executed.
17:38:30 INFO  : Context for 'APU' is selected.
17:38:30 INFO  : System reset is completed.
17:38:33 INFO  : 'after 3000' command is executed.
17:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:38:35 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:38:35 INFO  : Context for 'APU' is selected.
17:38:36 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:36 INFO  : Context for 'APU' is selected.
17:38:36 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:38:36 INFO  : 'ps7_init' command is executed.
17:38:36 INFO  : 'ps7_post_config' command is executed.
17:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:37 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:37 INFO  : 'con' command is executed.
17:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:37 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:46:48 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:46:59 INFO  : Result from executing command 'getProjects': ModuleTop
17:46:59 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:47:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:47:07 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:47:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:47:07 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:47:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:47:15 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:47:26 INFO  : Disconnected from the channel tcfchan#16.
17:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:47:27 INFO  : 'jtag frequency' command is executed.
17:47:27 INFO  : Context for 'APU' is selected.
17:47:27 INFO  : System reset is completed.
17:47:30 INFO  : 'after 3000' command is executed.
17:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:47:32 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:47:33 INFO  : 'ps7_init' command is executed.
17:47:33 INFO  : 'ps7_post_config' command is executed.
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:10:10 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:10:21 INFO  : Result from executing command 'getProjects': ModuleTop
18:10:21 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:10:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:10:30 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:10:30 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:10:30 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:10:30 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:10:36 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:11:28 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:11:53 INFO  : Disconnected from the channel tcfchan#19.
18:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:11:53 INFO  : 'jtag frequency' command is executed.
18:11:53 INFO  : Context for 'APU' is selected.
18:11:53 INFO  : System reset is completed.
18:11:56 INFO  : 'after 3000' command is executed.
18:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:11:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:11:58 INFO  : Context for 'APU' is selected.
18:11:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:59 INFO  : Context for 'APU' is selected.
18:11:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:11:59 INFO  : 'ps7_init' command is executed.
18:11:59 INFO  : 'ps7_post_config' command is executed.
18:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:59 INFO  : 'con' command is executed.
18:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:29:26 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:30:40 INFO  : Result from executing command 'getProjects': ModuleTop
18:30:40 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:30:44 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:30:49 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:30:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:30:49 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:30:49 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:30:56 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:32:34 INFO  : Disconnected from the channel tcfchan#23.
18:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:32:35 INFO  : 'jtag frequency' command is executed.
18:32:35 INFO  : Context for 'APU' is selected.
18:32:35 INFO  : System reset is completed.
18:32:38 INFO  : 'after 3000' command is executed.
18:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:32:40 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:32:40 INFO  : Context for 'APU' is selected.
18:32:40 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:40 INFO  : Context for 'APU' is selected.
18:32:40 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:32:41 INFO  : 'ps7_init' command is executed.
18:32:41 INFO  : 'ps7_post_config' command is executed.
18:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:41 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:41 INFO  : 'con' command is executed.
18:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:41 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:38:57 INFO  : Disconnected from the channel tcfchan#26.
14:02:02 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
14:02:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
14:02:07 INFO  : XSCT server has started successfully.
14:02:07 INFO  : Successfully done setting XSCT server connection channel  
14:02:07 INFO  : plnx-install-location is set to ''
14:02:07 INFO  : Registering command handlers for Vitis TCF services
14:02:08 INFO  : Platform repository initialization has completed.
14:02:08 INFO  : Successfully done setting workspace for the tool. 
14:02:08 INFO  : Successfully done query RDI_DATADIR 
14:10:11 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:10:54 INFO  : Result from executing command 'getProjects': ModuleTop
14:10:54 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:10:59 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:11:03 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:11:03 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:11:03 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:11:03 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:11:09 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:14:48 INFO  : 'jtag frequency' command is executed.
14:14:48 INFO  : Context for 'APU' is selected.
14:14:49 INFO  : System reset is completed.
14:14:52 INFO  : 'after 3000' command is executed.
14:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:14:54 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:14:54 INFO  : Context for 'APU' is selected.
14:14:54 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:54 INFO  : Context for 'APU' is selected.
14:14:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:14:55 INFO  : 'ps7_init' command is executed.
14:14:55 INFO  : 'ps7_post_config' command is executed.
14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : 'con' command is executed.
14:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:26:44 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:27:18 INFO  : Result from executing command 'getProjects': ModuleTop
14:27:18 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:27:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:27:27 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:27:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:27:27 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:27:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:27:33 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:28:46 INFO  : Disconnected from the channel tcfchan#3.
14:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:28:46 INFO  : 'jtag frequency' command is executed.
14:28:46 INFO  : Context for 'APU' is selected.
14:28:46 INFO  : System reset is completed.
14:28:49 INFO  : 'after 3000' command is executed.
14:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:28:52 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:28:52 INFO  : Context for 'APU' is selected.
14:28:52 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:52 INFO  : Context for 'APU' is selected.
14:28:52 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:28:52 INFO  : 'ps7_init' command is executed.
14:28:52 INFO  : 'ps7_post_config' command is executed.
14:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:53 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:53 INFO  : 'con' command is executed.
14:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:53 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:38:08 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:39:50 INFO  : Result from executing command 'getProjects': ModuleTop
14:39:50 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:39:55 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:40:04 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:40:04 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:40:04 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:40:04 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:40:19 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:40:37 INFO  : Disconnected from the channel tcfchan#6.
14:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:40:38 INFO  : 'jtag frequency' command is executed.
14:40:38 INFO  : Context for 'APU' is selected.
14:40:38 INFO  : System reset is completed.
14:40:41 INFO  : 'after 3000' command is executed.
14:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:40:44 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:40:44 INFO  : Context for 'APU' is selected.
14:40:44 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:44 INFO  : Context for 'APU' is selected.
14:40:44 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:40:45 INFO  : 'ps7_init' command is executed.
14:40:45 INFO  : 'ps7_post_config' command is executed.
14:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:45 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:46 INFO  : 'con' command is executed.
14:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:01:57 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:02:04 INFO  : Disconnected from the channel tcfchan#9.
15:02:15 INFO  : Result from executing command 'getProjects': ModuleTop
15:02:15 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:02:19 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:02:24 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:02:24 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:02:24 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:02:24 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:02:30 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:03:17 INFO  : 'jtag frequency' command is executed.
15:03:17 INFO  : Context for 'APU' is selected.
15:03:18 INFO  : System reset is completed.
15:03:21 INFO  : 'after 3000' command is executed.
15:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:03:23 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:03:23 INFO  : Context for 'APU' is selected.
15:03:23 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:23 INFO  : Context for 'APU' is selected.
15:03:23 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:03:24 INFO  : 'ps7_init' command is executed.
15:03:24 INFO  : 'ps7_post_config' command is executed.
15:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:24 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:24 INFO  : 'con' command is executed.
15:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:24 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:12:03 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:12:22 INFO  : Result from executing command 'getProjects': ModuleTop
15:12:22 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:12:26 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:12:31 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:12:31 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:12:31 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:12:31 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:12:38 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:12:51 INFO  : Disconnected from the channel tcfchan#12.
15:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:12:52 INFO  : 'jtag frequency' command is executed.
15:12:52 INFO  : Context for 'APU' is selected.
15:12:52 INFO  : System reset is completed.
15:12:55 INFO  : 'after 3000' command is executed.
15:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:12:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:12:58 INFO  : Context for 'APU' is selected.
15:12:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:58 INFO  : Context for 'APU' is selected.
15:12:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:12:59 INFO  : 'ps7_init' command is executed.
15:12:59 INFO  : 'ps7_post_config' command is executed.
15:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:59 INFO  : 'con' command is executed.
15:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:19:23 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:21:13 INFO  : Result from executing command 'getProjects': ModuleTop
15:21:13 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:21:17 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:21:22 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:21:22 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:21:22 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:21:22 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:21:29 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:22:00 INFO  : Disconnected from the channel tcfchan#15.
15:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:22:00 INFO  : 'jtag frequency' command is executed.
15:22:00 INFO  : Context for 'APU' is selected.
15:22:00 INFO  : System reset is completed.
15:22:03 INFO  : 'after 3000' command is executed.
15:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:22:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:22:06 INFO  : Context for 'APU' is selected.
15:22:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:06 INFO  : Context for 'APU' is selected.
15:22:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:22:06 INFO  : 'ps7_init' command is executed.
15:22:07 INFO  : 'ps7_post_config' command is executed.
15:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:07 INFO  : 'con' command is executed.
15:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:28:05 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:28:18 INFO  : Result from executing command 'getProjects': ModuleTop
15:28:18 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:28:22 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:28:27 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:28:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:28:27 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:28:27 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:28:35 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:28:48 INFO  : Disconnected from the channel tcfchan#18.
15:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:28:48 INFO  : 'jtag frequency' command is executed.
15:28:48 INFO  : Context for 'APU' is selected.
15:28:48 INFO  : System reset is completed.
15:28:51 INFO  : 'after 3000' command is executed.
15:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:28:54 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:28:54 INFO  : Context for 'APU' is selected.
15:28:54 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:28:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:54 INFO  : Context for 'APU' is selected.
15:28:54 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:28:54 INFO  : 'ps7_init' command is executed.
15:28:54 INFO  : 'ps7_post_config' command is executed.
15:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:55 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:55 INFO  : 'con' command is executed.
15:28:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:55 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:42:34 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:43:01 INFO  : Result from executing command 'getProjects': ModuleTop
15:43:01 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:43:06 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:43:11 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:43:11 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:43:11 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:43:11 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:43:18 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:44:00 INFO  : Disconnected from the channel tcfchan#21.
15:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:44:00 INFO  : 'jtag frequency' command is executed.
15:44:00 INFO  : Context for 'APU' is selected.
15:44:00 INFO  : System reset is completed.
15:44:03 INFO  : 'after 3000' command is executed.
15:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:44:06 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:44:06 INFO  : Context for 'APU' is selected.
15:44:06 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:06 INFO  : Context for 'APU' is selected.
15:44:06 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:44:06 INFO  : 'ps7_init' command is executed.
15:44:06 INFO  : 'ps7_post_config' command is executed.
15:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:07 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:07 INFO  : 'con' command is executed.
15:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:07 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:19:28 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:19:55 INFO  : Result from executing command 'getProjects': ModuleTop
16:19:55 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:20:00 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:20:07 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:20:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:20:07 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:20:07 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:20:14 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:20:31 INFO  : Disconnected from the channel tcfchan#24.
16:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:20:32 INFO  : 'jtag frequency' command is executed.
16:20:32 INFO  : Context for 'APU' is selected.
16:20:32 INFO  : System reset is completed.
16:20:35 INFO  : 'after 3000' command is executed.
16:20:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:20:38 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:20:38 INFO  : Context for 'APU' is selected.
16:20:38 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:38 INFO  : Context for 'APU' is selected.
16:20:38 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:20:38 INFO  : 'ps7_init' command is executed.
16:20:38 INFO  : 'ps7_post_config' command is executed.
16:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:39 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:39 INFO  : 'con' command is executed.
16:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:39 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:28:27 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:28:50 INFO  : Result from executing command 'getProjects': ModuleTop
16:28:50 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:28:54 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:28:58 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:28:58 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:28:58 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:28:58 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:29:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:29:58 INFO  : Disconnected from the channel tcfchan#27.
16:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:29:59 INFO  : 'jtag frequency' command is executed.
16:29:59 INFO  : Context for 'APU' is selected.
16:29:59 INFO  : System reset is completed.
16:30:02 INFO  : 'after 3000' command is executed.
16:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:30:04 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:04 INFO  : Context for 'APU' is selected.
16:30:04 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:30:05 INFO  : 'ps7_init' command is executed.
16:30:05 INFO  : 'ps7_post_config' command is executed.
16:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:05 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:05 INFO  : 'con' command is executed.
16:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:05 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:45:42 INFO  : Disconnected from the channel tcfchan#30.
16:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:45:43 INFO  : 'jtag frequency' command is executed.
16:45:43 INFO  : Context for 'APU' is selected.
16:45:43 INFO  : System reset is completed.
16:45:46 INFO  : 'after 3000' command is executed.
16:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:45:48 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:45:48 INFO  : Context for 'APU' is selected.
16:45:48 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:48 INFO  : Context for 'APU' is selected.
16:45:48 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:45:48 INFO  : 'ps7_init' command is executed.
16:45:48 INFO  : 'ps7_post_config' command is executed.
16:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:49 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:49 INFO  : 'con' command is executed.
16:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:49 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
16:49:33 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
16:49:46 INFO  : Result from executing command 'getProjects': ModuleTop
16:49:46 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:49:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
16:49:55 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:49:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
16:49:55 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
16:49:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:50:03 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
16:50:52 INFO  : Disconnected from the channel tcfchan#31.
16:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
16:50:52 INFO  : 'jtag frequency' command is executed.
16:50:52 INFO  : Context for 'APU' is selected.
16:50:52 INFO  : System reset is completed.
16:50:55 INFO  : 'after 3000' command is executed.
16:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
16:50:58 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
16:50:58 INFO  : Context for 'APU' is selected.
16:50:58 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
16:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:58 INFO  : Context for 'APU' is selected.
16:50:58 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
16:50:59 INFO  : 'ps7_init' command is executed.
16:50:59 INFO  : 'ps7_post_config' command is executed.
16:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:59 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:59 INFO  : 'con' command is executed.
16:50:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:59 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:04:12 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
17:04:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
17:04:16 INFO  : XSCT server has started successfully.
17:04:16 INFO  : Successfully done setting XSCT server connection channel  
17:04:16 INFO  : plnx-install-location is set to ''
17:04:16 INFO  : Successfully done setting workspace for the tool. 
17:04:17 INFO  : Successfully done query RDI_DATADIR 
17:04:17 INFO  : Registering command handlers for Vitis TCF services
17:04:18 INFO  : Platform repository initialization has completed.
17:06:15 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:06:29 INFO  : Result from executing command 'getProjects': ModuleTop
17:06:29 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:06:34 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:06:38 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:06:38 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:06:38 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:06:38 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:06:44 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:07:44 INFO  : 'jtag frequency' command is executed.
17:07:44 INFO  : Context for 'APU' is selected.
17:07:44 INFO  : System reset is completed.
17:07:47 INFO  : 'after 3000' command is executed.
17:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:07:50 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:07:50 INFO  : Context for 'APU' is selected.
17:07:50 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:07:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:50 INFO  : Context for 'APU' is selected.
17:07:50 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:07:51 INFO  : 'ps7_init' command is executed.
17:07:51 INFO  : 'ps7_post_config' command is executed.
17:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:52 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:52 INFO  : 'con' command is executed.
17:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:52 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:09:23 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:09:57 INFO  : Disconnected from the channel tcfchan#3.
17:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:09:57 INFO  : 'jtag frequency' command is executed.
17:09:57 INFO  : Context for 'APU' is selected.
17:09:57 INFO  : System reset is completed.
17:10:01 INFO  : 'after 3000' command is executed.
17:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:10:03 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:10:03 INFO  : 'ps7_init' command is executed.
17:10:03 INFO  : 'ps7_post_config' command is executed.
17:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:04 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:04 INFO  : 'con' command is executed.
17:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:04 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:10:41 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:10:55 INFO  : Disconnected from the channel tcfchan#5.
17:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:10:55 INFO  : 'jtag frequency' command is executed.
17:10:55 INFO  : Context for 'APU' is selected.
17:10:55 INFO  : System reset is completed.
17:10:58 INFO  : 'after 3000' command is executed.
17:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:11:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:11:01 INFO  : Context for 'APU' is selected.
17:11:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:01 INFO  : Context for 'APU' is selected.
17:11:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:11:01 INFO  : 'ps7_init' command is executed.
17:11:01 INFO  : 'ps7_post_config' command is executed.
17:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:02 INFO  : 'con' command is executed.
17:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
17:26:31 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
19:05:49 INFO  : Disconnected from the channel tcfchan#7.
11:26:58 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
11:26:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
11:27:03 INFO  : XSCT server has started successfully.
11:27:03 INFO  : Successfully done setting XSCT server connection channel  
11:27:03 INFO  : plnx-install-location is set to ''
11:27:03 INFO  : Successfully done setting workspace for the tool. 
11:27:05 INFO  : Registering command handlers for Vitis TCF services
11:27:05 INFO  : Successfully done query RDI_DATADIR 
11:27:06 INFO  : Platform repository initialization has completed.
18:56:44 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:57:04 INFO  : Result from executing command 'getProjects': ModuleTop
18:57:04 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:57:09 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:57:13 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:57:13 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:57:13 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:57:13 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:57:19 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:57:40 INFO  : 'jtag frequency' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : System reset is completed.
18:57:43 INFO  : 'after 3000' command is executed.
18:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:57:45 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:57:45 INFO  : Context for 'APU' is selected.
18:57:45 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:45 INFO  : Context for 'APU' is selected.
18:57:45 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:57:46 INFO  : 'ps7_init' command is executed.
18:57:46 INFO  : 'ps7_post_config' command is executed.
18:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:46 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:46 INFO  : 'con' command is executed.
18:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:46 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:04:16 INFO  : Disconnected from the channel tcfchan#3.
19:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
19:05:10 INFO  : 'jtag frequency' command is executed.
19:05:10 INFO  : Context for 'APU' is selected.
19:05:10 INFO  : System reset is completed.
19:05:13 INFO  : 'after 3000' command is executed.
19:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
19:05:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
19:05:16 INFO  : Context for 'APU' is selected.
19:05:16 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
19:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:16 INFO  : Context for 'APU' is selected.
19:05:16 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
19:05:16 INFO  : 'ps7_init' command is executed.
19:05:16 INFO  : 'ps7_post_config' command is executed.
19:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:17 INFO  : 'con' command is executed.
19:05:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:17 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
19:09:31 INFO  : Disconnected from the channel tcfchan#4.
10:42:56 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
10:42:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
10:43:00 INFO  : XSCT server has started successfully.
10:43:00 INFO  : plnx-install-location is set to ''
10:43:00 INFO  : Registering command handlers for Vitis TCF services
10:43:00 INFO  : Successfully done setting XSCT server connection channel  
10:43:00 INFO  : Successfully done setting workspace for the tool. 
10:43:00 INFO  : Successfully done query RDI_DATADIR 
10:43:01 INFO  : Platform repository initialization has completed.
10:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
10:54:09 INFO  : 'jtag frequency' command is executed.
10:54:09 INFO  : Context for 'APU' is selected.
10:54:09 INFO  : System reset is completed.
10:54:12 INFO  : 'after 3000' command is executed.
10:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
10:54:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
10:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
10:54:15 INFO  : 'ps7_init' command is executed.
10:54:15 INFO  : 'ps7_post_config' command is executed.
10:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:16 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:16 INFO  : 'con' command is executed.
10:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:16 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:33:32 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
11:33:46 INFO  : Result from executing command 'getProjects': ModuleTop
11:33:46 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:33:50 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
11:33:55 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:33:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
11:33:55 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
11:33:55 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:34:00 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
11:34:13 INFO  : Disconnected from the channel tcfchan#1.
11:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
11:34:53 INFO  : 'jtag frequency' command is executed.
11:34:53 INFO  : Context for 'APU' is selected.
11:34:54 INFO  : System reset is completed.
11:34:57 INFO  : 'after 3000' command is executed.
11:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
11:34:59 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
11:34:59 INFO  : Context for 'APU' is selected.
11:34:59 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
11:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:59 INFO  : Context for 'APU' is selected.
11:34:59 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
11:35:00 INFO  : 'ps7_init' command is executed.
11:35:00 INFO  : 'ps7_post_config' command is executed.
11:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:00 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:00 INFO  : 'con' command is executed.
11:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:00 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
11:39:50 INFO  : Disconnected from the channel tcfchan#4.
14:38:05 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
14:38:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
14:38:09 INFO  : Registering command handlers for Vitis TCF services
14:38:09 INFO  : XSCT server has started successfully.
14:38:09 INFO  : plnx-install-location is set to ''
14:38:09 INFO  : Successfully done setting XSCT server connection channel  
14:38:09 INFO  : Successfully done query RDI_DATADIR 
14:38:09 INFO  : Successfully done setting workspace for the tool. 
14:38:10 INFO  : Platform repository initialization has completed.
14:39:25 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
14:39:51 INFO  : Result from executing command 'getProjects': ModuleTop
14:39:52 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:39:56 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
14:40:00 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:40:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
14:40:00 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
14:40:00 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:40:06 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
14:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
14:41:10 INFO  : 'jtag frequency' command is executed.
14:41:10 INFO  : Context for 'APU' is selected.
14:41:10 INFO  : System reset is completed.
14:41:13 INFO  : 'after 3000' command is executed.
14:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
14:41:16 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
14:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
14:41:17 INFO  : 'ps7_init' command is executed.
14:41:17 INFO  : 'ps7_post_config' command is executed.
14:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:17 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:18 INFO  : 'con' command is executed.
14:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:18 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
14:44:04 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:14:38 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
15:15:03 INFO  : Result from executing command 'getProjects': ModuleTop
15:15:04 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:15:08 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
15:15:12 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:15:12 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
15:15:12 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
15:15:12 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:15:19 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
15:15:31 INFO  : Disconnected from the channel tcfchan#3.
15:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : System reset is completed.
15:15:34 INFO  : 'after 3000' command is executed.
15:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
15:15:37 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
15:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
15:15:37 INFO  : 'ps7_init' command is executed.
15:15:37 INFO  : 'ps7_post_config' command is executed.
15:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : 'con' command is executed.
15:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:38 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
15:53:01 DEBUG : Logs will be stored at '/home/daniel/Masterthesis/GB_UNIT_MASTER/IDE.log'.
15:53:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/daniel/Masterthesis/GB_UNIT_MASTER/temp_xsdb_launch_script.tcl
15:53:05 INFO  : XSCT server has started successfully.
15:53:05 INFO  : Registering command handlers for Vitis TCF services
15:53:05 INFO  : Successfully done setting XSCT server connection channel  
15:53:05 INFO  : plnx-install-location is set to ''
15:53:05 INFO  : Successfully done query RDI_DATADIR 
15:53:05 INFO  : Successfully done setting workspace for the tool. 
15:53:06 INFO  : Platform repository initialization has completed.
17:44:32 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
17:45:12 INFO  : Result from executing command 'getProjects': ModuleTop
17:45:12 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:45:16 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
17:45:21 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:45:21 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
17:45:21 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
17:45:21 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:45:27 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
17:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
17:45:50 INFO  : 'jtag frequency' command is executed.
17:45:50 INFO  : Context for 'APU' is selected.
17:45:50 INFO  : System reset is completed.
17:45:53 INFO  : 'after 3000' command is executed.
17:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
17:45:56 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
17:45:56 INFO  : Context for 'APU' is selected.
17:45:56 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
17:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:56 INFO  : Context for 'APU' is selected.
17:45:56 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
17:45:56 INFO  : 'ps7_init' command is executed.
17:45:56 INFO  : 'ps7_post_config' command is executed.
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:57 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:57 INFO  : 'con' command is executed.
17:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:57 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:10:08 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:10:29 INFO  : Result from executing command 'getProjects': ModuleTop
18:10:29 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:10:33 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:10:38 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:10:38 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:10:38 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:10:38 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:10:44 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:11:03 INFO  : Disconnected from the channel tcfchan#3.
18:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:11:04 INFO  : 'jtag frequency' command is executed.
18:11:04 INFO  : Context for 'APU' is selected.
18:11:04 INFO  : System reset is completed.
18:11:07 INFO  : 'after 3000' command is executed.
18:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:11:09 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:11:09 INFO  : Context for 'APU' is selected.
18:11:09 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:09 INFO  : Context for 'APU' is selected.
18:11:09 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:11:10 INFO  : 'ps7_init' command is executed.
18:11:10 INFO  : 'ps7_post_config' command is executed.
18:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:10 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:10 INFO  : 'con' command is executed.
18:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:10 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:13:03 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:14:10 INFO  : Disconnected from the channel tcfchan#6.
18:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:14:10 INFO  : 'jtag frequency' command is executed.
18:14:10 INFO  : Context for 'APU' is selected.
18:14:10 INFO  : System reset is completed.
18:14:13 INFO  : 'after 3000' command is executed.
18:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:14:15 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:14:15 INFO  : Context for 'APU' is selected.
18:14:15 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:15 INFO  : Context for 'APU' is selected.
18:14:15 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:14:16 INFO  : 'ps7_init' command is executed.
18:14:16 INFO  : 'ps7_post_config' command is executed.
18:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:16 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:16 INFO  : 'con' command is executed.
18:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:16 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:23:24 INFO  : Disconnected from the channel tcfchan#8.
18:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:23:24 INFO  : 'jtag frequency' command is executed.
18:23:24 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : System reset is completed.
18:23:27 INFO  : 'after 3000' command is executed.
18:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:23:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:23:30 INFO  : Context for 'APU' is selected.
18:23:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:30 INFO  : Context for 'APU' is selected.
18:23:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:23:30 INFO  : 'ps7_init' command is executed.
18:23:30 INFO  : 'ps7_post_config' command is executed.
18:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:30 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:31 INFO  : 'con' command is executed.
18:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:30:51 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:31:24 INFO  : Disconnected from the channel tcfchan#9.
18:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:31:24 INFO  : 'jtag frequency' command is executed.
18:31:24 INFO  : Context for 'APU' is selected.
18:31:24 INFO  : System reset is completed.
18:31:27 INFO  : 'after 3000' command is executed.
18:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:31:30 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:31:30 INFO  : Context for 'APU' is selected.
18:31:30 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:30 INFO  : Context for 'APU' is selected.
18:31:30 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:31:30 INFO  : 'ps7_init' command is executed.
18:31:31 INFO  : 'ps7_post_config' command is executed.
18:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:31 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:31 INFO  : 'con' command is executed.
18:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:31 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:37:18 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:37:52 INFO  : Disconnected from the channel tcfchan#11.
18:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:37:52 INFO  : 'jtag frequency' command is executed.
18:37:52 INFO  : Context for 'APU' is selected.
18:37:52 INFO  : System reset is completed.
18:37:55 INFO  : 'after 3000' command is executed.
18:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:37:57 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:37:57 INFO  : Context for 'APU' is selected.
18:37:57 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:57 INFO  : Context for 'APU' is selected.
18:37:57 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:37:58 INFO  : 'ps7_init' command is executed.
18:37:58 INFO  : 'ps7_post_config' command is executed.
18:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:58 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:58 INFO  : 'con' command is executed.
18:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:58 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:45:03 INFO  : Hardware specification for platform project 'ModuleTop' is updated.
18:45:20 INFO  : Result from executing command 'getProjects': ModuleTop
18:45:20 INFO  : Result from executing command 'getPlatforms': ModuleTop|/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/ModuleTop.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:45:24 INFO  : Checking for BSP changes to sync application flags for project 'GB_UNIT_MASTER_app'...
18:45:29 INFO  : The hardware specification used by project 'GB_UNIT_MASTER_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:45:29 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit' stored in project is removed.
18:45:29 INFO  : The updated bitstream files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream' in project 'GB_UNIT_MASTER_app'.
18:45:29 INFO  : The file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:45:36 INFO  : The updated ps init files are copied from platform to folder '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit' in project 'GB_UNIT_MASTER_app'.
18:45:55 INFO  : Disconnected from the channel tcfchan#13.
18:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B105D5A' is selected.
18:45:55 INFO  : 'jtag frequency' command is executed.
18:45:55 INFO  : Context for 'APU' is selected.
18:45:55 INFO  : System reset is completed.
18:45:58 INFO  : 'after 3000' command is executed.
18:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}' command is executed.
18:46:01 INFO  : Device configured successfully with "/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit"
18:46:01 INFO  : Context for 'APU' is selected.
18:46:01 INFO  : Hardware design and registers information is loaded from '/home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa'.
18:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:01 INFO  : Context for 'APU' is selected.
18:46:01 INFO  : Sourcing of '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl' is done.
18:46:01 INFO  : 'ps7_init' command is executed.
18:46:01 INFO  : 'ps7_post_config' command is executed.
18:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:02 INFO  : The application '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B105D5A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B105D5A-23727093-0"}
fpga -file /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/bitstream/ModuleTop.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/daniel/Masterthesis/GB_UNIT_MASTER/ModuleTop/export/ModuleTop/hw/ModuleTop.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app/Debug/GB_UNIT_MASTER_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:02 INFO  : 'con' command is executed.
18:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:02 INFO  : Launch script is exported to file '/home/daniel/Masterthesis/GB_UNIT_MASTER/GB_UNIT_MASTER_app_system/_ide/scripts/systemdebugger_gb_unit_master_app_system_standalone.tcl'
18:53:30 INFO  : Disconnected from the channel tcfchan#16.
