/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  assign \r[7]  = ~(\a[3]  ^ \a[2] );
  assign _00_ = ~(\a[0]  & \b[0] );
  assign \r[0]  = ~(_00_ ^ \c[0] );
  assign _01_ = \c[0]  & ~(_00_);
  assign _02_ = \a[1]  & \b[0] ;
  assign _03_ = _02_ ^ \c[1] ;
  assign _04_ = _03_ ^ _01_;
  assign _05_ = ~(\a[0]  & \b[1] );
  assign \r[1]  = ~(_05_ ^ _04_);
  assign _06_ = ~(_03_ & _01_);
  assign _07_ = _04_ & ~(_05_);
  assign _08_ = _07_ | ~(_06_);
  assign _09_ = ~(\a[1]  & \b[1] );
  assign _10_ = _02_ & \c[1] ;
  assign _11_ = ~(\b[0]  & \a[2] );
  assign _12_ = ~(_11_ ^ \c[2] );
  assign _13_ = _12_ ^ _10_;
  assign _14_ = ~(_13_ ^ _09_);
  assign _15_ = _14_ ^ _08_;
  assign _16_ = \b[2]  & \a[0] ;
  assign \r[2]  = _16_ ^ _15_;
  assign _17_ = \b[2]  & \a[1] ;
  assign _18_ = ~(\b[1]  & \a[2] );
  assign _19_ = \c[2]  & ~(_11_);
  assign _20_ = \b[0]  & \a[3] ;
  assign _21_ = \b[3]  & \a[0] ;
  assign _22_ = _21_ ^ \c[3] ;
  assign _23_ = _22_ ^ _20_;
  assign _24_ = _23_ ^ _19_;
  assign _25_ = _24_ ^ _18_;
  assign _26_ = ~(_12_ & _10_);
  assign _27_ = _13_ & ~(_09_);
  assign _28_ = _26_ & ~(_27_);
  assign _29_ = _28_ ^ _25_;
  assign _30_ = ~(_29_ ^ _17_);
  assign _31_ = ~(_14_ & _08_);
  assign _32_ = _16_ & _15_;
  assign _33_ = _31_ & ~(_32_);
  assign \r[3]  = _33_ ^ _30_;
  assign _34_ = ~(_23_ & _19_);
  assign _35_ = _24_ & ~(_18_);
  assign _36_ = _34_ & ~(_35_);
  assign _37_ = ~(_33_ | _30_);
  assign _38_ = _28_ | _25_;
  assign _39_ = _29_ & _17_;
  assign _40_ = _38_ & ~(_39_);
  assign _41_ = ~(_40_ ^ _37_);
  assign _42_ = _40_ ^ _37_;
  assign \r[4]  = _36_ ? _41_ : _42_;
  assign \r[5]  = 1'h0;
  assign \r[6]  = 1'h0;
endmodule
