<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: SYSCFG_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structSYSCFG__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SYSCFG_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32wl55xx.html">Stm32wl55xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>System configuration controller.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab36c409d0a009e3ce5a89ac55d3ff194" id="r_ab36c409d0a009e3ce5a89ac55d3ff194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a></td></tr>
<tr class="separator:ab36c409d0a009e3ce5a89ac55d3ff194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12ab903dcfa91c96beb2e36562eed6" id="r_a7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="separator:a7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f7bf8003ba69d66a4e86dea6eeab65" id="r_a52f7bf8003ba69d66a4e86dea6eeab65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52f7bf8003ba69d66a4e86dea6eeab65">EXTICR</a> [4]</td></tr>
<tr class="separator:a52f7bf8003ba69d66a4e86dea6eeab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47be9a014592341e7bf863ae3d6195d" id="r_ac47be9a014592341e7bf863ae3d6195d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac47be9a014592341e7bf863ae3d6195d">SCSR</a></td></tr>
<tr class="separator:ac47be9a014592341e7bf863ae3d6195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587bd6f59142b90c879b7c8aaf1bb8c" id="r_ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:ad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9b568118f73101acf1006c5d5f10a2" id="r_a3e9b568118f73101acf1006c5d5f10a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e9b568118f73101acf1006c5d5f10a2">SWPR</a></td></tr>
<tr class="separator:a3e9b568118f73101acf1006c5d5f10a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8400cd28474edc58d9a34316039bc125" id="r_a8400cd28474edc58d9a34316039bc125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8400cd28474edc58d9a34316039bc125">SKR</a></td></tr>
<tr class="separator:a8400cd28474edc58d9a34316039bc125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4d17bf2bfb08109c400b212d9937f1" id="r_adc4d17bf2bfb08109c400b212d9937f1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc4d17bf2bfb08109c400b212d9937f1">RESERVED1</a> [54]</td></tr>
<tr class="separator:adc4d17bf2bfb08109c400b212d9937f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86124759eb82b2816e3b8e19e578ae23" id="r_a86124759eb82b2816e3b8e19e578ae23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86124759eb82b2816e3b8e19e578ae23">IMR1</a></td></tr>
<tr class="separator:a86124759eb82b2816e3b8e19e578ae23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6148580ac6bf32f046fd0d6d7af90756" id="r_a6148580ac6bf32f046fd0d6d7af90756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6148580ac6bf32f046fd0d6d7af90756">IMR2</a></td></tr>
<tr class="separator:a6148580ac6bf32f046fd0d6d7af90756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8efedbc657f99209359fec332f799db" id="r_ab8efedbc657f99209359fec332f799db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8efedbc657f99209359fec332f799db">C2IMR1</a></td></tr>
<tr class="separator:ab8efedbc657f99209359fec332f799db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07109a90b5fb37cc18b87abfbbd24617" id="r_a07109a90b5fb37cc18b87abfbbd24617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07109a90b5fb37cc18b87abfbbd24617">C2IMR2</a></td></tr>
<tr class="separator:a07109a90b5fb37cc18b87abfbbd24617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49401cdd04299235e52cc1690b353e5" id="r_aa49401cdd04299235e52cc1690b353e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa49401cdd04299235e52cc1690b353e5">RESERVED2</a> [62]</td></tr>
<tr class="separator:aa49401cdd04299235e52cc1690b353e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f9a0cca4f3a0c5d7da482f56c534c4" id="r_ab8f9a0cca4f3a0c5d7da482f56c534c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8f9a0cca4f3a0c5d7da482f56c534c4">RFDCR</a></td></tr>
<tr class="separator:ab8f9a0cca4f3a0c5d7da482f56c534c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System configuration controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00787">787</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab8efedbc657f99209359fec332f799db" name="ab8efedbc657f99209359fec332f799db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8efedbc657f99209359fec332f799db">&#9670;&#160;</a></span>C2IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00799">799</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a07109a90b5fb37cc18b87abfbbd24617" name="a07109a90b5fb37cc18b87abfbbd24617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07109a90b5fb37cc18b87abfbbd24617">&#9670;&#160;</a></span>C2IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00800">800</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a7a12ab903dcfa91c96beb2e36562eed6" name="a7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12ab903dcfa91c96beb2e36562eed6">&#9670;&#160;</a></span>CFGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 1, Address offset: 0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00790">790</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad587bd6f59142b90c879b7c8aaf1bb8c" name="ad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration register 2, Address offset: 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00793">793</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a52f7bf8003ba69d66a4e86dea6eeab65" name="a52f7bf8003ba69d66a4e86dea6eeab65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f7bf8003ba69d66a4e86dea6eeab65">&#9670;&#160;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00791">791</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a86124759eb82b2816e3b8e19e578ae23" name="a86124759eb82b2816e3b8e19e578ae23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86124759eb82b2816e3b8e19e578ae23">&#9670;&#160;</a></span>IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00797">797</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a6148580ac6bf32f046fd0d6d7af90756" name="a6148580ac6bf32f046fd0d6d7af90756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6148580ac6bf32f046fd0d6d7af90756">&#9670;&#160;</a></span>IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00798">798</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab36c409d0a009e3ce5a89ac55d3ff194" name="ab36c409d0a009e3ce5a89ac55d3ff194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36c409d0a009e3ce5a89ac55d3ff194">&#9670;&#160;</a></span>MEMRMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG memory remap register Address offset: 0x00 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00789">789</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="adc4d17bf2bfb08109c400b212d9937f1" name="adc4d17bf2bfb08109c400b212d9937f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4d17bf2bfb08109c400b212d9937f1">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[54]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x28-0xFC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00796">796</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aa49401cdd04299235e52cc1690b353e5" name="aa49401cdd04299235e52cc1690b353e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49401cdd04299235e52cc1690b353e5">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[62]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x110-0x204 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00801">801</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab8f9a0cca4f3a0c5d7da482f56c534c4" name="ab8f9a0cca4f3a0c5d7da482f56c534c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f9a0cca4f3a0c5d7da482f56c534c4">&#9670;&#160;</a></span>RFDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RFDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG CPU2 radio debug control register, Address offset: 0x208 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00802">802</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ac47be9a014592341e7bf863ae3d6195d" name="ac47be9a014592341e7bf863ae3d6195d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47be9a014592341e7bf863ae3d6195d">&#9670;&#160;</a></span>SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG SRAM2 control and status register, Address offset: 0x18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00792">792</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a8400cd28474edc58d9a34316039bc125" name="a8400cd28474edc58d9a34316039bc125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8400cd28474edc58d9a34316039bc125">&#9670;&#160;</a></span>SKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG SRAM2 key register, Address offset: 0x24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00795">795</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a3e9b568118f73101acf1006c5d5f10a2" name="a3e9b568118f73101acf1006c5d5f10a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9b568118f73101acf1006c5d5f10a2">&#9670;&#160;</a></span>SWPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG SRAM2 write protection register part, Address offset: 0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00794">794</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32WLxx/Include/<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
