
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1676507                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485412                       # Number of bytes of host memory used
host_op_rate                                  1867621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1705.08                       # Real time elapsed on the host
host_tick_rate                              628040749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2858581779                       # Number of instructions simulated
sim_ops                                    3184446812                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1141243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2282461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 128255995                       # Number of branches fetched
system.switch_cpus.committedInsts           858581778                       # Number of instructions committed
system.switch_cpus.committedOps             956500337                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011166                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    247009821                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    241833304                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    109484256                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            10397574                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     818361724                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            818361724                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1297538753                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    756306461                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           202870338                       # Number of load instructions
system.switch_cpus.num_mem_refs             284743873                       # number of memory refs
system.switch_cpus.num_store_insts           81873535                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      85690877                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             85690877                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    112041283                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     67843367                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         581584304     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         33651924      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            647014      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10757065      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7117810      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2928611      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9706009      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11679004      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1633761      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11403961      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           647040      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        202870338     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        81873535      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          956500376                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2487165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4974331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1111849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       360784                       # Transaction distribution
system.membus.trans_dist::CleanEvict           780434                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1111849                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1716300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1707404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3423704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3423704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     96282496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     95976960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    192259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1141243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1141243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1141243                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3138917847                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3134484567                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10816430962                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2443578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       915638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2719183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2443579                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7461496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7461496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    389378432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              389378432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1147656                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46180352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3634822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003392                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3622495     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12324      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3634822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2999792499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5185739025                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     73230080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          73230080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     23052416                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       23052416                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       572110                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             572110                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       180097                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            180097                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     68384317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             68384317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      21526997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            21526997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      21526997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     68384317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            89911314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    360194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1139586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000927756586                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        20161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        20161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2162818                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            340244                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     572110                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    180097                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1144220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  360194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            71356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            64476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            56714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            54634                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            61437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            56984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            59196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            57826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            49785                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            49734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           91468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          120755                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          112283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           97129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           70636                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           65173                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            14014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            15262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14979                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            19364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            17768                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            14296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           51884                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           41992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           15632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           19234                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 22648605770                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5697930000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            44015843270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19874.42                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38624.42                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  667956                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 205285                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.61                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               56.99                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1144220                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              360194                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 569909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 569677                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 18775                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 18784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 20164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 20163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 20167                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 20172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 20166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 20161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 20161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 20161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 20161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       626515                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   153.203342                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.001174                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    98.808314                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26784      4.28%      4.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       531963     84.91%     89.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        38910      6.21%     95.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        10783      1.72%     97.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6550      1.05%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5171      0.83%     98.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6261      1.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           75      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       626515                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        20161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     56.523585                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    53.643965                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.120339                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            12      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          186      0.92%      0.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          919      4.56%      5.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2171     10.77%     16.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3303     16.38%     32.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3708     18.39%     51.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3275     16.24%     67.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2506     12.43%     79.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1743      8.65%     88.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1143      5.67%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          604      3.00%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          319      1.58%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          142      0.70%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           73      0.36%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           33      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           14      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        20161                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        20161                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.864838                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.857080                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.509565                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1380      6.84%      6.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               7      0.03%      6.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18749     93.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               8      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              17      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        20161                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72933504                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 296576                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               23051072                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               73230080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            23052416                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       68.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       21.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    68.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    21.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.70                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857324809                       # Total gap between requests
system.mem_ctrls0.avgGap                   1423620.53                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     72933504                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     23051072                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 68107365.891003131866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 21525742.063398703933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1144220                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       360194                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  44015843270                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24737439993501                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38467.99                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  68678101.23                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2538312840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1349141475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4690715820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1149684120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    291755590410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    165520321440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      551536434585                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       515.040300                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 427404194952                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 607698221561                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1935025680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1028482950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3445928220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         730418940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    245737994160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    204270274560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      541680792990                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       505.836823                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 528531933815                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 506570482698                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     72849024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          72849024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23127936                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23127936                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       569133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             569133                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       180687                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            180687                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     68028476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             68028476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      21597520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            21597520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      21597520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     68028476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            89625996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    361374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1133611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000847827690                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20221                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2154508                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            341380                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     569133                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    180687                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1138266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  361374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4655                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            70384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            69478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            53634                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            55240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            55789                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            57170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            56878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            53560                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            50460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            51337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           90424                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          122509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          119458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           91763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           71614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           63913                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            18179                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            14050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            15256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15272                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            19338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            17746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            13600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           52370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           41730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           28920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           15452                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           19156                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 22501813234                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5668055000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            43757019484                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19849.68                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38599.68                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  664935                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 206703                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.66                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               57.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1138266                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              361374                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 566923                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 566688                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 18888                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 18896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       623326                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   153.494922                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.151578                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    99.356260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26611      4.27%      4.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       528890     84.85%     89.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        38729      6.21%     95.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        10880      1.75%     97.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6536      1.05%     98.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5340      0.86%     98.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6250      1.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           70      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       623326                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20221                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     56.060976                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    53.191094                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.067863                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            10      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          186      0.92%      0.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          986      4.88%      5.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2251     11.13%     16.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         3381     16.72%     33.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3736     18.48%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3267     16.16%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2532     12.52%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1706      8.44%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          985      4.87%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          588      2.91%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          319      1.58%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          144      0.71%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           70      0.35%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           28      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           18      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            9      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20221                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20221                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.870481                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.863011                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.500039                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1328      6.57%      6.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               5      0.02%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           18864     93.29%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              18      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20221                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              72551104                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 297920                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23126976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               72849024                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23127936                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       67.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       21.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    68.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.70                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070856387810                       # Total gap between requests
system.mem_ctrls1.avgGap                   1428151.27                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     72551104                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23126976                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 67750269.970906943083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 21596623.362350013107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1138266                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       361374                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  43757019484                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24708854701021                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38441.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  68374743.90                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   58.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2551857420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1356336795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4722952920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1153954080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    291568416660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    165676234560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      551562420915                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       515.064566                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 427824022411                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 607278394102                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1898733060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1009185375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3371029620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         732339900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    242596405530                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    206917401120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      541057763085                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       505.255020                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 535438303465                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 499664113048                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1345923                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1345923                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1345923                       # number of overall hits
system.l2.overall_hits::total                 1345923                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1141243                       # number of demand (read+write) misses
system.l2.demand_misses::total                1141243                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1141243                       # number of overall misses
system.l2.overall_misses::total               1141243                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 101842844565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     101842844565                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 101842844565                       # number of overall miss cycles
system.l2.overall_miss_latency::total    101842844565                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2487166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2487166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2487166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2487166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.458853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.458853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.458853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.458853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89238.527259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89238.527259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89238.527259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89238.527259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              360784                       # number of writebacks
system.l2.writebacks::total                    360784                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1141243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1141243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1141243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1141243                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  92080883484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92080883484                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  92080883484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92080883484                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.458853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.458853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.458853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.458853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80684.730144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80684.730144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80684.730144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80684.730144                       # average overall mshr miss latency
system.l2.replacements                        1147656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       554854                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           554854                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       554854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       554854                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5865                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5865                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2697934539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2697934539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        43587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.674375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91785.212594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91785.212594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2446663805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2446663805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.674375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.674375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83236.844424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83236.844424                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1331730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1331730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1111849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1111849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  99144910026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99144910026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2443579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2443579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.455008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.455008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89171.200429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89171.200429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1111849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1111849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  89634219679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89634219679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.455008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.455008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80617.259789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80617.259789                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     5085165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1148680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.426964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.730868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.905006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1000.364126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.976918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80736552                       # Number of tag accesses
system.l2.tags.data_accesses                 80736552                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    858581818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2858786184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    858581818                       # number of overall hits
system.cpu.icache.overall_hits::total      2858786184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    858581818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2858787056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    858581818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2858787056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    858581818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2858786184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    858581818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2858787056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2858787056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3278425.522936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111492696056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111492696056                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    272015983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        905453541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    272015983                       # number of overall hits
system.cpu.dcache.overall_hits::total       905453541                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2487135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8591299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2487135                       # number of overall misses
system.cpu.dcache.overall_misses::total       8591299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 118814476851                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 118814476851                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 118814476851                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 118814476851                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    274503118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    914044840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    274503118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    914044840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47771.623515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13829.628890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47771.623515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13829.628890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2133322                       # number of writebacks
system.cpu.dcache.writebacks::total           2133322                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2487135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2487135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2487135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2487135                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 116740207095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116740207095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 116740207095                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116740207095                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002721                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46937.623850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46937.623850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46937.623850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46937.623850                       # average overall mshr miss latency
system.cpu.dcache.replacements                8591150                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    195972226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       649520787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2443548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8212516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 115901331948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 115901331948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    198415774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    657733303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47431.575704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14112.767871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2443548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2443548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 113863413750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 113863413750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46597.576045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46597.576045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     76043757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      255932754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        43587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       378783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2913144903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2913144903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     76087344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256311537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66835.177989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7690.801601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        43587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2876793345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2876793345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66001.177989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66001.177989                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5823563                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19319177                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       366126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       366126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5823594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19319285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11810.516129                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3390.055556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       340272                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       340272                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10976.516129                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10976.516129                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5823594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19319285                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5823594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19319285                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           952683409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8591406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.887951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.589191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.410108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30494460526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30494460526                       # Number of data accesses

---------- End Simulation Statistics   ----------
