$date
	Sat Oct 22 23:18:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#324560
b1000 !
1"
#324562
b1000 &
b1000 %
1$
#324563
0"
#324566
b100 &
b100 %
#324570
b10 &
b10 %
#324574
b1 &
1#
b1 %
#324578
b0 &
b0 %
0#
0$
#1280215
1"
#1280218
b1000 &
b1000 %
1$
#1280219
0"
#1280222
b100 &
b100 %
#1280226
b10 &
b10 %
#1280230
b1 &
1#
b1 %
#1280234
b0 &
b0 %
0#
0$
#2308089
b11101 !
1"
#2308090
b11101 &
b11101 %
1$
#2308091
0"
#2308094
b1011000 &
b1011000 %
#2308098
b101100 &
b101100 %
#2308102
b10110 &
b10110 %
#2308106
b1011 &
b1011 %
#2308110
b100010 &
b100010 %
#2308114
b10001 &
b10001 %
#2308118
b110100 &
b110100 %
#2308122
b11010 &
b11010 %
#2308126
b1101 &
b1101 %
#2308130
b101000 &
b101000 %
#2308134
b10100 &
b10100 %
#2308138
b1010 &
b1010 %
#2308142
b101 &
b101 %
#2308146
b10000 &
b10000 %
#2308150
b1000 &
b1000 %
#2308154
b100 &
b100 %
#2308158
b10 &
b10 %
#2308162
b1 &
b1 %
1#
#2308166
b0 &
0#
b0 %
0$
#4500012
