<html><body><samp><pre>
<!@TC:1530533453>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Database state : G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1530533453> | Running in 64-bit mode 
File D:\sw\Gowin_win\1.8\1.8\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\fpga_project_1_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1530533453> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1530533453> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul  2 20:10:53 2018

###########################################################]

</pre></samp></body></html>
