-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_dil_a_data331_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_a_data331_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_a_data331_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_a_data331_empty_n : IN STD_LOGIC;
    mat_dil_a_data331_read : OUT STD_LOGIC;
    mat_ero_data332_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_ero_data332_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero_data332_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_ero_data332_full_n : IN STD_LOGIC;
    mat_ero_data332_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln1834_fu_259_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1834_reg_534 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_row_V_1_reg_539 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub_ln1073_fu_294_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1073_reg_603 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1073_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal op2_assign_fu_337_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_reg_608 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal op2_assign_1_fu_343_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_1_reg_613 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_load172_reg_618 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_load171_reg_623 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load170_reg_628 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load169_reg_633 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load168_reg_638 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load_reg_643 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load173_reg_651 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1073_3_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i142_i_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i142_i_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_106_fu_398_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_106_reg_661 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_we1 : STD_LOGIC;
    signal buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_ce0 : STD_LOGIC;
    signal buf_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_3_ce1 : STD_LOGIC;
    signal buf_V_3_we1 : STD_LOGIC;
    signal buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_ce0 : STD_LOGIC;
    signal buf_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_4_ce1 : STD_LOGIC;
    signal buf_V_4_we1 : STD_LOGIC;
    signal buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_5_ce1 : STD_LOGIC;
    signal buf_V_5_we1 : STD_LOGIC;
    signal buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_6_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_6_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_5_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_5_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_4_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_4_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_3_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_3_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_2_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_2_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_1_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_1_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_mat_dil_a_data331_read : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_idle : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_ready : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_ce1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_we1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_we1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_we1 : STD_LOGIC;
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_read : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_write : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_row_V_fu_72 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln886_fu_273_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_V_fu_132 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_3_fu_403_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_fu_136 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_99_fu_140 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_100_fu_144 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_101_fu_148 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_102_fu_152 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_103_fu_156 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_104_fu_160 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_fu_287_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1073_fu_284_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal img_height_cast_fu_334_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_2_fu_379_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_1_fu_375_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_6_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_6_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_5_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_5_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_4_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_4_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_3_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_3_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_2_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_2_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_1_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_1_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_dil_a_data331_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_dil_a_data331_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_a_data331_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_a_data331_empty_n : IN STD_LOGIC;
        mat_dil_a_data331_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        i_row_V : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component reversi_accel_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        sub_ln1073 : IN STD_LOGIC_VECTOR (17 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_dil_a_data331_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_dil_a_data331_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_a_data331_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_a_data331_empty_n : IN STD_LOGIC;
        mat_dil_a_data331_read : OUT STD_LOGIC;
        mat_ero_data332_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_ero_data332_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_ero_data332_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_ero_data332_full_n : IN STD_LOGIC;
        mat_ero_data332_write : OUT STD_LOGIC;
        op2_assign_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        empty_48 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_49 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_50 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_51 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_52 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_53 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        cmp_i_i142_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_1_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => buf_V_1_d1);

    buf_V_2_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        we1 => buf_V_2_we1,
        d1 => buf_V_2_d1);

    buf_V_3_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address0,
        ce0 => buf_V_3_ce0,
        q0 => buf_V_3_q0,
        address1 => buf_V_3_address1,
        ce1 => buf_V_3_ce1,
        we1 => buf_V_3_we1,
        d1 => buf_V_3_d1);

    buf_V_4_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address0,
        ce0 => buf_V_4_ce0,
        q0 => buf_V_4_q0,
        address1 => buf_V_4_address1,
        ce1 => buf_V_4_ce1,
        we1 => buf_V_4_we1,
        d1 => buf_V_4_d1);

    buf_V_5_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        q0 => buf_V_5_q0,
        address1 => buf_V_5_address1,
        ce1 => buf_V_5_ce1,
        we1 => buf_V_5_we1,
        d1 => buf_V_5_d1);

    buf_V_6_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address0,
        ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce0,
        q0 => buf_V_6_q0,
        address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address1,
        ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce1,
        we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_we1,
        d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_d1);

    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176 : component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_ready,
        row_ind_V_6_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_6_out,
        row_ind_V_6_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_6_out_ap_vld,
        row_ind_V_5_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_5_out,
        row_ind_V_5_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_5_out_ap_vld,
        row_ind_V_4_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_4_out,
        row_ind_V_4_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_4_out_ap_vld,
        row_ind_V_3_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_3_out,
        row_ind_V_3_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_3_out_ap_vld,
        row_ind_V_2_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_2_out,
        row_ind_V_2_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_2_out_ap_vld,
        row_ind_V_1_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_1_out,
        row_ind_V_1_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_1_out_ap_vld,
        row_ind_V_out => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_out_ap_vld);

    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187 : component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_ready,
        mat_dil_a_data331_dout => mat_dil_a_data331_dout,
        mat_dil_a_data331_num_data_valid => ap_const_lv2_0,
        mat_dil_a_data331_fifo_cap => ap_const_lv2_0,
        mat_dil_a_data331_empty_n => mat_dil_a_data331_empty_n,
        mat_dil_a_data331_read => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_mat_dil_a_data331_read,
        img_width => img_width,
        buf_V_3_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_address1,
        buf_V_3_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_ce1,
        buf_V_3_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_we1,
        buf_V_3_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_d1,
        buf_V_4_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_address1,
        buf_V_4_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_ce1,
        buf_V_4_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_we1,
        buf_V_4_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_d1,
        buf_V_5_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_address1,
        buf_V_5_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_ce1,
        buf_V_5_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_we1,
        buf_V_5_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_d1,
        i_row_V => i_row_V_1_reg_539);

    grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198 : component reversi_accel_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start,
        ap_done => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done,
        ap_idle => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_idle,
        ap_ready => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_ready,
        img_width => img_width,
        sub_ln1073 => sub_ln1073_reg_603,
        buf_V_address1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_address1,
        buf_V_ce1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_ce1,
        buf_V_we1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_we1,
        buf_V_d1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_d1,
        buf_V_1_address1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_address1,
        buf_V_1_ce1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_ce1,
        buf_V_1_we1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_we1,
        buf_V_1_d1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_d1,
        buf_V_2_address1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_address1,
        buf_V_2_ce1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_ce1,
        buf_V_2_we1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_we1,
        buf_V_2_d1 => grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_d1);

    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207 : component reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready,
        mat_dil_a_data331_dout => mat_dil_a_data331_dout,
        mat_dil_a_data331_num_data_valid => ap_const_lv2_0,
        mat_dil_a_data331_fifo_cap => ap_const_lv2_0,
        mat_dil_a_data331_empty_n => mat_dil_a_data331_empty_n,
        mat_dil_a_data331_read => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_read,
        mat_ero_data332_din => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_din,
        mat_ero_data332_num_data_valid => ap_const_lv2_0,
        mat_ero_data332_fifo_cap => ap_const_lv2_0,
        mat_ero_data332_full_n => mat_ero_data332_full_n,
        mat_ero_data332_write => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_write,
        op2_assign_1 => op2_assign_1_reg_613,
        buf_V_6_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address0,
        buf_V_6_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_6_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_address1,
        buf_V_6_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_ce1,
        buf_V_6_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_we1,
        buf_V_6_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_6_d1,
        buf_V_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address0,
        buf_V_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1,
        buf_V_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1,
        buf_V_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1,
        buf_V_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1,
        buf_V_1_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address0,
        buf_V_1_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_1_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address1,
        buf_V_1_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce1,
        buf_V_1_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_we1,
        buf_V_1_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_d1,
        buf_V_2_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address0,
        buf_V_2_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_2_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address1,
        buf_V_2_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce1,
        buf_V_2_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_we1,
        buf_V_2_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_d1,
        buf_V_3_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address0,
        buf_V_3_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_3_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address1,
        buf_V_3_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce1,
        buf_V_3_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_we1,
        buf_V_3_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_d1,
        buf_V_4_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address0,
        buf_V_4_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce0,
        buf_V_4_q0 => buf_V_4_q0,
        buf_V_4_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address1,
        buf_V_4_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce1,
        buf_V_4_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_we1,
        buf_V_4_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_d1,
        buf_V_5_address0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address0,
        buf_V_5_ce0 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_5_address1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address1,
        buf_V_5_ce1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce1,
        buf_V_5_we1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_we1,
        buf_V_5_d1 => grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_d1,
        img_width => img_width,
        empty_48 => p_load173_reg_651,
        empty_49 => p_load172_reg_618,
        empty_50 => p_load171_reg_623,
        empty_51 => p_load170_reg_628,
        empty_52 => p_load169_reg_633,
        empty_53 => p_load168_reg_638,
        empty => p_load_reg_643,
        p_cast => empty_106_reg_661,
        cmp_i_i142_i => cmp_i_i142_i_reg_656);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_100_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_100_fu_144 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_2_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_100_fu_144 <= empty_101_fu_148;
            end if; 
        end if;
    end process;

    empty_101_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_101_fu_148 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_3_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_101_fu_148 <= empty_102_fu_152;
            end if; 
        end if;
    end process;

    empty_102_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_102_fu_152 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_4_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_102_fu_152 <= empty_103_fu_156;
            end if; 
        end if;
    end process;

    empty_103_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_103_fu_156 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_5_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_103_fu_156 <= empty_104_fu_160;
            end if; 
        end if;
    end process;

    empty_104_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_104_fu_160 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_6_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_104_fu_160 <= empty_fu_136;
            end if; 
        end if;
    end process;

    empty_99_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_99_fu_140 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_1_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_99_fu_140 <= empty_100_fu_144;
            end if; 
        end if;
    end process;

    empty_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_fu_136 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_row_ind_V_out;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                empty_fu_136 <= empty_99_fu_140;
            end if; 
        end if;
    end process;

    i_row_V_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_row_V_fu_72 <= ap_const_lv3_3;
            elsif (((icmp_ln1073_fu_267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_row_V_fu_72 <= add_ln886_fu_273_p2;
            end if; 
        end if;
    end process;

    row_V_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_132 <= ap_const_lv13_3;
            elsif (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_V_fu_132 <= row_V_3_fu_403_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                cmp_i_i142_i_reg_656 <= cmp_i_i142_i_fu_392_p2;
                empty_106_reg_661 <= empty_106_fu_398_p1;
                p_load173_reg_651 <= empty_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_row_V_1_reg_539 <= i_row_V_fu_72;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                op2_assign_1_reg_613 <= op2_assign_1_fu_343_p2;
                op2_assign_reg_608 <= op2_assign_fu_337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                p_load168_reg_638 <= empty_103_fu_156;
                p_load169_reg_633 <= empty_102_fu_152;
                p_load170_reg_628 <= empty_101_fu_148;
                p_load171_reg_623 <= empty_100_fu_144;
                p_load172_reg_618 <= empty_99_fu_140;
                p_load_reg_643 <= empty_104_fu_160;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                sub_ln1073_reg_603 <= sub_ln1073_fu_294_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln1834_reg_534(15 downto 0) <= zext_ln1834_fu_259_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln1834_reg_534(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln1073_fu_267_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln1073_3_fu_383_p2, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1073_fu_267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln886_fu_273_p2 <= std_logic_vector(unsigned(i_row_V_fu_72) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done)
    begin
        if ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done)
    begin
        if ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done)
    begin
        if ((grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done)
    begin
        if ((grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, icmp_ln1073_3_fu_383_p2)
    begin
        if ((((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln1073_3_fu_383_p2)
    begin
        if (((icmp_ln1073_3_fu_383_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_address1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_address1;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_ce1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_ce1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_d1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_d1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_d1;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_we1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_1_we1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_address1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_address1;
        else 
            buf_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce0;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_ce1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_ce1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_d1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_d1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_d1;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_we1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_2_we1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_address1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_address1;
        else 
            buf_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce0;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_ce1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_ce1;
        else 
            buf_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_d1;
        else 
            buf_V_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_3_we1;
        else 
            buf_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_address1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_address1;
        else 
            buf_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce0;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_ce1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_ce1;
        else 
            buf_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_d1;
        else 
            buf_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_4_we1;
        else 
            buf_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_address1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_address1;
        else 
            buf_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_ce1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_d1;
        else 
            buf_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_buf_V_5_we1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_address1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_ce1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_d1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state6, grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_we1, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we1 <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i142_i_fu_392_p2 <= "1" when (unsigned(zext_ln1073_1_fu_375_p1) < unsigned(img_height)) else "0";
    empty_106_fu_398_p1 <= empty_104_fu_160(3 - 1 downto 0);
    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_ap_start_reg;
    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_283_1_fu_176_ap_start_reg;
    grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_ap_start_reg;
    grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start <= grp_xferode_Pipeline_init_boarder_VITIS_LOOP_315_3_fu_198_ap_start_reg;
    icmp_ln1073_3_fu_383_p2 <= "1" when (unsigned(zext_ln1073_2_fu_379_p1) < unsigned(op2_assign_reg_608)) else "0";
    icmp_ln1073_fu_267_p2 <= "1" when (i_row_V_fu_72 = ap_const_lv3_6) else "0";
    img_height_cast_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));

    mat_dil_a_data331_read_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_mat_dil_a_data331_read, grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_read, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mat_dil_a_data331_read <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_dil_a_data331_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            mat_dil_a_data331_read <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_VITIS_LOOP_298_2_fu_187_mat_dil_a_data331_read;
        else 
            mat_dil_a_data331_read <= ap_const_logic_0;
        end if; 
    end process;

    mat_ero_data332_din <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_din;

    mat_ero_data332_write_assign_proc : process(grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            mat_ero_data332_write <= grp_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop_fu_207_mat_ero_data332_write;
        else 
            mat_ero_data332_write <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_1_fu_343_p2 <= std_logic_vector(unsigned(zext_ln1834_reg_534) + unsigned(ap_const_lv17_3));
    op2_assign_fu_337_p2 <= std_logic_vector(unsigned(img_height_cast_fu_334_p1) + unsigned(ap_const_lv17_3));
    p_shl_fu_287_p3 <= (img_width & ap_const_lv2_0);
    row_V_3_fu_403_p2 <= std_logic_vector(unsigned(row_V_fu_132) + unsigned(ap_const_lv13_1));
    sub_ln1073_fu_294_p2 <= std_logic_vector(unsigned(p_shl_fu_287_p3) - unsigned(zext_ln1073_fu_284_p1));
    zext_ln1073_1_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_132),16));
    zext_ln1073_2_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_132),17));
    zext_ln1073_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_width),18));
    zext_ln1834_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_width),17));
end behav;
