--
--	Conversion of ODAS-PSOC5-TinyBASIC.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Jan 04 13:24:21 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__P1_05_net_0 : bit;
SIGNAL Net_1316 : bit;
SIGNAL tmpFB_0__P1_05_net_0 : bit;
SIGNAL tmpIO_0__P1_05_net_0 : bit;
TERMINAL tmpSIOVREF__P1_05_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P1_05_net_0 : bit;
SIGNAL tmpOE__P1_25_net_0 : bit;
SIGNAL Net_1152 : bit;
SIGNAL tmpFB_0__P1_25_net_0 : bit;
SIGNAL tmpIO_0__P1_25_net_0 : bit;
TERMINAL tmpSIOVREF__P1_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_25_net_0 : bit;
SIGNAL tmpOE__P1_26_net_0 : bit;
SIGNAL Net_1153 : bit;
SIGNAL tmpFB_0__P1_26_net_0 : bit;
SIGNAL tmpIO_0__P1_26_net_0 : bit;
TERMINAL tmpSIOVREF__P1_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_26_net_0 : bit;
SIGNAL tmpOE__P1_27_net_0 : bit;
SIGNAL Net_1154 : bit;
SIGNAL tmpFB_0__P1_27_net_0 : bit;
SIGNAL tmpIO_0__P1_27_net_0 : bit;
TERMINAL tmpSIOVREF__P1_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_27_net_0 : bit;
SIGNAL tmpOE__P1_13_net_0 : bit;
SIGNAL Net_1045 : bit;
SIGNAL tmpFB_0__P1_13_net_0 : bit;
SIGNAL tmpIO_0__P1_13_net_0 : bit;
TERMINAL tmpSIOVREF__P1_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_13_net_0 : bit;
SIGNAL tmpOE__P1_06_net_0 : bit;
SIGNAL tmpFB_0__P1_06_net_0 : bit;
TERMINAL Net_1175 : bit;
SIGNAL tmpIO_0__P1_06_net_0 : bit;
TERMINAL tmpSIOVREF__P1_06_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_06_net_0 : bit;
SIGNAL tmpOE__P1_31_net_0 : bit;
SIGNAL Net_1159 : bit;
SIGNAL tmpFB_0__P1_31_net_0 : bit;
SIGNAL tmpIO_0__P1_31_net_0 : bit;
TERMINAL tmpSIOVREF__P1_31_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_31_net_0 : bit;
SIGNAL tmpOE__P1_28_net_0 : bit;
SIGNAL Net_1156 : bit;
SIGNAL tmpFB_0__P1_28_net_0 : bit;
SIGNAL tmpIO_0__P1_28_net_0 : bit;
TERMINAL tmpSIOVREF__P1_28_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_28_net_0 : bit;
SIGNAL tmpOE__P1_30_net_0 : bit;
SIGNAL Net_1158 : bit;
SIGNAL tmpFB_0__P1_30_net_0 : bit;
SIGNAL tmpIO_0__P1_30_net_0 : bit;
TERMINAL tmpSIOVREF__P1_30_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_30_net_0 : bit;
SIGNAL tmpOE__P1_32_net_0 : bit;
SIGNAL Net_1160 : bit;
SIGNAL tmpFB_0__P1_32_net_0 : bit;
SIGNAL tmpIO_0__P1_32_net_0 : bit;
TERMINAL tmpSIOVREF__P1_32_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_32_net_0 : bit;
SIGNAL tmpOE__P1_33_net_0 : bit;
SIGNAL Net_1050 : bit;
SIGNAL tmpFB_0__P1_33_net_0 : bit;
SIGNAL tmpIO_0__P1_33_net_0 : bit;
TERMINAL tmpSIOVREF__P1_33_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_33_net_0 : bit;
SIGNAL tmpOE__P1_34_net_0 : bit;
SIGNAL Net_1148 : bit;
SIGNAL tmpFB_0__P1_34_net_0 : bit;
SIGNAL tmpIO_0__P1_34_net_0 : bit;
TERMINAL tmpSIOVREF__P1_34_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_34_net_0 : bit;
SIGNAL tmpOE__P1_29_net_0 : bit;
SIGNAL Net_1157 : bit;
SIGNAL tmpFB_0__P1_29_net_0 : bit;
SIGNAL tmpIO_0__P1_29_net_0 : bit;
TERMINAL tmpSIOVREF__P1_29_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_29_net_0 : bit;
SIGNAL tmpOE__P1_36_net_0 : bit;
SIGNAL Net_1075 : bit;
SIGNAL tmpFB_0__P1_36_net_0 : bit;
SIGNAL tmpIO_0__P1_36_net_0 : bit;
TERMINAL tmpSIOVREF__P1_36_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_36_net_0 : bit;
SIGNAL tmpOE__P1_41_net_0 : bit;
SIGNAL Net_1076 : bit;
SIGNAL tmpFB_0__P1_41_net_0 : bit;
SIGNAL tmpIO_0__P1_41_net_0 : bit;
TERMINAL tmpSIOVREF__P1_41_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_41_net_0 : bit;
SIGNAL tmpOE__P1_23_net_0 : bit;
SIGNAL Net_1151 : bit;
SIGNAL tmpFB_0__P1_23_net_0 : bit;
SIGNAL tmpIO_0__P1_23_net_0 : bit;
TERMINAL tmpSIOVREF__P1_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_23_net_0 : bit;
SIGNAL tmpOE__P1_20_net_0 : bit;
SIGNAL Net_1149 : bit;
SIGNAL tmpFB_0__P1_20_net_0 : bit;
SIGNAL tmpIO_0__P1_20_net_0 : bit;
TERMINAL tmpSIOVREF__P1_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_20_net_0 : bit;
SIGNAL tmpOE__P1_19_net_0 : bit;
SIGNAL Net_1147 : bit;
SIGNAL tmpFB_0__P1_19_net_0 : bit;
SIGNAL tmpIO_0__P1_19_net_0 : bit;
TERMINAL tmpSIOVREF__P1_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_19_net_0 : bit;
SIGNAL tmpOE__P1_12_net_0 : bit;
SIGNAL Net_1134 : bit;
SIGNAL tmpFB_0__P1_12_net_0 : bit;
SIGNAL tmpIO_0__P1_12_net_0 : bit;
TERMINAL tmpSIOVREF__P1_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_12_net_0 : bit;
SIGNAL tmpOE__P1_08_net_0 : bit;
SIGNAL tmpFB_0__P1_08_net_0 : bit;
TERMINAL Net_1320 : bit;
SIGNAL tmpIO_0__P1_08_net_0 : bit;
TERMINAL tmpSIOVREF__P1_08_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_08_net_0 : bit;
SIGNAL tmpOE__P1_11_net_0 : bit;
SIGNAL Net_1133 : bit;
SIGNAL tmpFB_0__P1_11_net_0 : bit;
SIGNAL tmpIO_0__P1_11_net_0 : bit;
TERMINAL tmpSIOVREF__P1_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_11_net_0 : bit;
SIGNAL tmpOE__P1_15_net_0 : bit;
SIGNAL Net_1138 : bit;
SIGNAL tmpFB_0__P1_15_net_0 : bit;
SIGNAL tmpIO_0__P1_15_net_0 : bit;
TERMINAL tmpSIOVREF__P1_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_15_net_0 : bit;
SIGNAL tmpOE__P1_10_net_0 : bit;
SIGNAL tmpFB_0__P1_10_net_0 : bit;
TERMINAL Net_1322 : bit;
SIGNAL tmpIO_0__P1_10_net_0 : bit;
TERMINAL tmpSIOVREF__P1_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_10_net_0 : bit;
SIGNAL tmpOE__P1_09_net_0 : bit;
SIGNAL tmpFB_0__P1_09_net_0 : bit;
TERMINAL Net_1321 : bit;
SIGNAL tmpIO_0__P1_09_net_0 : bit;
TERMINAL tmpSIOVREF__P1_09_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_09_net_0 : bit;
SIGNAL tmpOE__P1_02_net_0 : bit;
SIGNAL tmpFB_0__P1_02_net_0 : bit;
TERMINAL Net_1172 : bit;
SIGNAL tmpIO_0__P1_02_net_0 : bit;
TERMINAL tmpSIOVREF__P1_02_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_02_net_0 : bit;
SIGNAL tmpOE__P1_03_net_0 : bit;
SIGNAL tmpFB_0__P1_03_net_0 : bit;
TERMINAL Net_1173 : bit;
SIGNAL tmpIO_0__P1_03_net_0 : bit;
TERMINAL tmpSIOVREF__P1_03_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_03_net_0 : bit;
SIGNAL tmpOE__P1_18_net_0 : bit;
SIGNAL Net_1145 : bit;
SIGNAL tmpFB_0__P1_18_net_0 : bit;
SIGNAL tmpIO_0__P1_18_net_0 : bit;
TERMINAL tmpSIOVREF__P1_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_18_net_0 : bit;
SIGNAL tmpOE__P1_04_net_0 : bit;
SIGNAL tmpFB_0__P1_04_net_0 : bit;
TERMINAL Net_1174 : bit;
SIGNAL tmpIO_0__P1_04_net_0 : bit;
TERMINAL tmpSIOVREF__P1_04_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_04_net_0 : bit;
SIGNAL tmpOE__P1_17_net_0 : bit;
SIGNAL Net_1143 : bit;
SIGNAL tmpFB_0__P1_17_net_0 : bit;
SIGNAL tmpIO_0__P1_17_net_0 : bit;
TERMINAL tmpSIOVREF__P1_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_17_net_0 : bit;
SIGNAL tmpOE__P1_16_net_0 : bit;
SIGNAL Net_1141 : bit;
SIGNAL tmpFB_0__P1_16_net_0 : bit;
SIGNAL tmpIO_0__P1_16_net_0 : bit;
TERMINAL tmpSIOVREF__P1_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_16_net_0 : bit;
SIGNAL tmpOE__P1_07_net_0 : bit;
SIGNAL tmpFB_0__P1_07_net_0 : bit;
TERMINAL Net_1319 : bit;
SIGNAL tmpIO_0__P1_07_net_0 : bit;
TERMINAL tmpSIOVREF__P1_07_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_07_net_0 : bit;
SIGNAL tmpOE__P1_14_net_0 : bit;
SIGNAL Net_1136 : bit;
SIGNAL tmpFB_0__P1_14_net_0 : bit;
SIGNAL tmpIO_0__P1_14_net_0 : bit;
TERMINAL tmpSIOVREF__P1_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_14_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL Net_1165 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__P1_24_net_0 : bit;
SIGNAL Net_1161 : bit;
SIGNAL tmpFB_0__P1_24_net_0 : bit;
SIGNAL tmpIO_0__P1_24_net_0 : bit;
TERMINAL tmpSIOVREF__P1_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_24_net_0 : bit;
SIGNAL tmpOE__P1_40_net_0 : bit;
SIGNAL Net_1081 : bit;
SIGNAL tmpFB_0__P1_40_net_0 : bit;
SIGNAL tmpIO_0__P1_40_net_0 : bit;
TERMINAL tmpSIOVREF__P1_40_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_40_net_0 : bit;
SIGNAL tmpOE__P1_39_net_0 : bit;
SIGNAL Net_1083 : bit;
SIGNAL tmpFB_0__P1_39_net_0 : bit;
SIGNAL tmpIO_0__P1_39_net_0 : bit;
TERMINAL tmpSIOVREF__P1_39_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_39_net_0 : bit;
SIGNAL tmpOE__P1_38_net_0 : bit;
SIGNAL Net_1084 : bit;
SIGNAL tmpFB_0__P1_38_net_0 : bit;
SIGNAL tmpIO_0__P1_38_net_0 : bit;
TERMINAL tmpSIOVREF__P1_38_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_38_net_0 : bit;
SIGNAL tmpOE__P1_37_net_0 : bit;
SIGNAL Net_1085 : bit;
SIGNAL tmpFB_0__P1_37_net_0 : bit;
SIGNAL tmpIO_0__P1_37_net_0 : bit;
TERMINAL tmpSIOVREF__P1_37_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_37_net_0 : bit;
SIGNAL tmpOE__P1_35_net_0 : bit;
SIGNAL Net_1086 : bit;
SIGNAL tmpFB_0__P1_35_net_0 : bit;
SIGNAL tmpIO_0__P1_35_net_0 : bit;
TERMINAL tmpSIOVREF__P1_35_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_35_net_0 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_1162 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1163 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1164 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_1166 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_1167 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_1168 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_1169 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL tmpOE__P1_43_net_0 : bit;
SIGNAL Net_1099 : bit;
SIGNAL tmpFB_0__P1_43_net_0 : bit;
SIGNAL tmpIO_0__P1_43_net_0 : bit;
TERMINAL tmpSIOVREF__P1_43_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_43_net_0 : bit;
SIGNAL tmpOE__P1_44_net_0 : bit;
SIGNAL Net_1100 : bit;
SIGNAL tmpFB_0__P1_44_net_0 : bit;
SIGNAL tmpIO_0__P1_44_net_0 : bit;
TERMINAL tmpSIOVREF__P1_44_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_44_net_0 : bit;
SIGNAL tmpOE__P1_45_net_0 : bit;
SIGNAL Net_1101 : bit;
SIGNAL tmpFB_0__P1_45_net_0 : bit;
SIGNAL tmpIO_0__P1_45_net_0 : bit;
TERMINAL tmpSIOVREF__P1_45_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_45_net_0 : bit;
SIGNAL tmpOE__P1_46_net_0 : bit;
SIGNAL Net_1102 : bit;
SIGNAL tmpFB_0__P1_46_net_0 : bit;
SIGNAL tmpIO_0__P1_46_net_0 : bit;
TERMINAL tmpSIOVREF__P1_46_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_46_net_0 : bit;
SIGNAL tmpOE__P1_47_net_0 : bit;
SIGNAL Net_1103 : bit;
SIGNAL tmpFB_0__P1_47_net_0 : bit;
SIGNAL tmpIO_0__P1_47_net_0 : bit;
TERMINAL tmpSIOVREF__P1_47_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_47_net_0 : bit;
SIGNAL tmpOE__P1_48_net_0 : bit;
SIGNAL Net_1104 : bit;
SIGNAL tmpFB_0__P1_48_net_0 : bit;
SIGNAL tmpIO_0__P1_48_net_0 : bit;
TERMINAL tmpSIOVREF__P1_48_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_48_net_0 : bit;
SIGNAL tmpOE__P1_49_net_0 : bit;
SIGNAL Net_1105 : bit;
SIGNAL tmpFB_0__P1_49_net_0 : bit;
SIGNAL tmpIO_0__P1_49_net_0 : bit;
TERMINAL tmpSIOVREF__P1_49_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_49_net_0 : bit;
SIGNAL tmpOE__P1_50_net_0 : bit;
SIGNAL Net_1106 : bit;
SIGNAL tmpFB_0__P1_50_net_0 : bit;
SIGNAL tmpIO_0__P1_50_net_0 : bit;
TERMINAL tmpSIOVREF__P1_50_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_50_net_0 : bit;
SIGNAL tmpOE__P1_51_net_0 : bit;
SIGNAL Net_1107 : bit;
SIGNAL tmpFB_0__P1_51_net_0 : bit;
SIGNAL tmpIO_0__P1_51_net_0 : bit;
TERMINAL tmpSIOVREF__P1_51_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_51_net_0 : bit;
SIGNAL tmpOE__P1_52_net_0 : bit;
SIGNAL Net_1108 : bit;
SIGNAL tmpFB_0__P1_52_net_0 : bit;
SIGNAL tmpIO_0__P1_52_net_0 : bit;
TERMINAL tmpSIOVREF__P1_52_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_52_net_0 : bit;
SIGNAL tmpOE__P1_53_net_0 : bit;
SIGNAL Net_1109 : bit;
SIGNAL tmpFB_0__P1_53_net_0 : bit;
SIGNAL tmpIO_0__P1_53_net_0 : bit;
TERMINAL tmpSIOVREF__P1_53_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_53_net_0 : bit;
SIGNAL tmpOE__P1_54_net_0 : bit;
SIGNAL Net_1110 : bit;
SIGNAL tmpFB_0__P1_54_net_0 : bit;
SIGNAL tmpIO_0__P1_54_net_0 : bit;
TERMINAL tmpSIOVREF__P1_54_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_54_net_0 : bit;
SIGNAL tmpOE__P1_55_net_0 : bit;
SIGNAL Net_1111 : bit;
SIGNAL tmpFB_0__P1_55_net_0 : bit;
SIGNAL tmpIO_0__P1_55_net_0 : bit;
TERMINAL tmpSIOVREF__P1_55_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_55_net_0 : bit;
SIGNAL tmpOE__P1_56_net_0 : bit;
SIGNAL Net_1112 : bit;
SIGNAL tmpFB_0__P1_56_net_0 : bit;
SIGNAL tmpIO_0__P1_56_net_0 : bit;
TERMINAL tmpSIOVREF__P1_56_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_56_net_0 : bit;
SIGNAL tmpOE__P1_57_net_0 : bit;
SIGNAL Net_1113 : bit;
SIGNAL tmpFB_0__P1_57_net_0 : bit;
SIGNAL tmpIO_0__P1_57_net_0 : bit;
TERMINAL tmpSIOVREF__P1_57_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_57_net_0 : bit;
SIGNAL tmpOE__P1_58_net_0 : bit;
SIGNAL Net_1114 : bit;
SIGNAL tmpFB_0__P1_58_net_0 : bit;
SIGNAL tmpIO_0__P1_58_net_0 : bit;
TERMINAL tmpSIOVREF__P1_58_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_58_net_0 : bit;
SIGNAL tmpOE__P1_59_net_0 : bit;
SIGNAL Net_1115 : bit;
SIGNAL tmpFB_0__P1_59_net_0 : bit;
SIGNAL tmpIO_0__P1_59_net_0 : bit;
TERMINAL tmpSIOVREF__P1_59_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_59_net_0 : bit;
SIGNAL tmpOE__P1_60_net_0 : bit;
SIGNAL Net_1116 : bit;
SIGNAL tmpFB_0__P1_60_net_0 : bit;
SIGNAL tmpIO_0__P1_60_net_0 : bit;
TERMINAL tmpSIOVREF__P1_60_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_60_net_0 : bit;
SIGNAL tmpOE__P1_61_net_0 : bit;
SIGNAL Net_1117 : bit;
SIGNAL tmpFB_0__P1_61_net_0 : bit;
SIGNAL tmpIO_0__P1_61_net_0 : bit;
TERMINAL tmpSIOVREF__P1_61_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_61_net_0 : bit;
SIGNAL Net_1256_7 : bit;
SIGNAL Net_1256_6 : bit;
SIGNAL Net_1256_5 : bit;
SIGNAL Net_1256_4 : bit;
SIGNAL Net_1256_3 : bit;
SIGNAL Net_1256_2 : bit;
SIGNAL Net_1256_1 : bit;
SIGNAL Net_1256_0 : bit;
TERMINAL Net_1305 : bit;
SIGNAL Net_1255 : bit;
SIGNAL Net_1303 : bit;
SIGNAL \Control_Reg_2:clk\ : bit;
SIGNAL \Control_Reg_2:rst\ : bit;
SIGNAL Net_1254_0 : bit;
SIGNAL \Control_Reg_2:control_out_0\ : bit;
SIGNAL Net_1254_1 : bit;
SIGNAL \Control_Reg_2:control_out_1\ : bit;
SIGNAL Net_1254_2 : bit;
SIGNAL \Control_Reg_2:control_out_2\ : bit;
SIGNAL \Control_Reg_2:control_out_3\ : bit;
SIGNAL Net_1237 : bit;
SIGNAL \Control_Reg_2:control_out_4\ : bit;
SIGNAL Net_1238 : bit;
SIGNAL \Control_Reg_2:control_out_5\ : bit;
SIGNAL Net_1239 : bit;
SIGNAL \Control_Reg_2:control_out_6\ : bit;
SIGNAL Net_1240 : bit;
SIGNAL \Control_Reg_2:control_out_7\ : bit;
SIGNAL \Control_Reg_2:control_7\ : bit;
SIGNAL \Control_Reg_2:control_6\ : bit;
SIGNAL \Control_Reg_2:control_5\ : bit;
SIGNAL \Control_Reg_2:control_4\ : bit;
SIGNAL \Control_Reg_2:control_3\ : bit;
SIGNAL \Control_Reg_2:control_2\ : bit;
SIGNAL \Control_Reg_2:control_1\ : bit;
SIGNAL \Control_Reg_2:control_0\ : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_1247 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_4_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_5_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_6_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_7_reg\ : bit;
SIGNAL Net_1258 : bit;
SIGNAL Net_1261 : bit;
SIGNAL Net_1304 : bit;
SIGNAL Net_1250 : bit;
SIGNAL Net_1251 : bit;
SIGNAL Net_1273 : bit;
SIGNAL Net_1253 : bit;
TERMINAL \ADC_DelSig_1:Net_244\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
TERMINAL \ADC_DelSig_1:Net_20\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
SIGNAL Net_1326 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
BEGIN

tmpOE__P1_05_net_0 <=  ('1') ;

Net_1256_0 <= ((not Net_1254_0 and not Net_1254_1 and not Net_1254_2)
	OR Net_1303);

Net_1256_1 <= ((not Net_1254_0 and not Net_1254_1 and Net_1254_2)
	OR Net_1303);

Net_1256_2 <= ((not Net_1254_0 and not Net_1254_2 and Net_1254_1)
	OR Net_1303);

Net_1256_3 <= ((not Net_1254_0 and Net_1254_1 and Net_1254_2)
	OR Net_1303);

Net_1256_4 <= ((not Net_1254_1 and not Net_1254_2 and Net_1254_0)
	OR Net_1303);

Net_1256_5 <= ((not Net_1254_1 and Net_1254_0 and Net_1254_2)
	OR Net_1303);

Net_1256_6 <= ((not Net_1254_2 and Net_1254_0 and Net_1254_1)
	OR Net_1303);

Net_1256_7 <= ((Net_1254_0 and Net_1254_1 and Net_1254_2)
	OR Net_1303);

Net_1316 <=  ('0') ;

P1_05:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_05_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_05_net_0),
		siovref=>(tmpSIOVREF__P1_05_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_05_net_0);
P1_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e07f3f8-2965-4ff6-9d6f-2d6fb385b0cb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_25_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_25_net_0),
		siovref=>(tmpSIOVREF__P1_25_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_25_net_0);
P1_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5f44484-23e5-431a-950d-efcd6d5bc2ca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_26_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_26_net_0),
		siovref=>(tmpSIOVREF__P1_26_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_26_net_0);
P1_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"11716b03-fab6-4849-a8a0-3f24cd71f74a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_27_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_27_net_0),
		siovref=>(tmpSIOVREF__P1_27_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_27_net_0);
P1_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d2d577b-e317-4148-ae33-2f4a5c2f6972",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_13_net_0),
		siovref=>(tmpSIOVREF__P1_13_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_13_net_0);
P1_06:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"672012f2-aa7c-4ddf-9fc5-cbcd9b90ce6a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_06_net_0),
		analog=>Net_1175,
		io=>(tmpIO_0__P1_06_net_0),
		siovref=>(tmpSIOVREF__P1_06_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_06_net_0);
P1_31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"932d9fcf-fde2-4e65-ad51-f1589051a14c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_31_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_31_net_0),
		siovref=>(tmpSIOVREF__P1_31_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_31_net_0);
P1_28:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd8ed8bf-2475-4482-a721-9f6a950a81e4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_28_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_28_net_0),
		siovref=>(tmpSIOVREF__P1_28_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_28_net_0);
P1_30:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e2c6524-8331-4d9f-882a-088f1baf5b2e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_30_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_30_net_0),
		siovref=>(tmpSIOVREF__P1_30_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_30_net_0);
P1_32:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"21a7a780-a396-474c-ae10-a160d69ce387",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_32_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_32_net_0),
		siovref=>(tmpSIOVREF__P1_32_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_32_net_0);
P1_33:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"544e85f7-f078-4f68-9e03-ab75042b0b9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_33_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_33_net_0),
		siovref=>(tmpSIOVREF__P1_33_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_33_net_0);
P1_34:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f2aba12-63d5-4f6a-87b2-f66cde2cfc42",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_34_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_34_net_0),
		siovref=>(tmpSIOVREF__P1_34_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_34_net_0);
P1_29:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9af55982-9291-4c48-8eb9-c0c12f3ea6e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_29_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_29_net_0),
		siovref=>(tmpSIOVREF__P1_29_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_29_net_0);
P1_36:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6752da9c-8dc9-41f6-88fc-69e5643f07c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_36_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_36_net_0),
		siovref=>(tmpSIOVREF__P1_36_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_36_net_0);
P1_41:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"87e7332b-ee9a-4457-8700-df7af2e715d7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_41_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_41_net_0),
		siovref=>(tmpSIOVREF__P1_41_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_41_net_0);
P1_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8b22ce6-cef4-4eee-99b6-2713008ee45f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_23_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_23_net_0),
		siovref=>(tmpSIOVREF__P1_23_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_23_net_0);
P1_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbe9fbcd-da11-4212-b77b-0ad9ff672589",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_20_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_20_net_0),
		siovref=>(tmpSIOVREF__P1_20_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_20_net_0);
P1_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6685f10-1ffb-4c88-b9ee-ba4cff8267e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_19_net_0),
		siovref=>(tmpSIOVREF__P1_19_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_19_net_0);
P1_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1ef80a6-6f08-46c8-ac1d-e7a0e5c44842",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_12_net_0),
		siovref=>(tmpSIOVREF__P1_12_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_12_net_0);
P1_08:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"780f9f9e-70d0-42ae-b7d8-07b78259051b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_08_net_0),
		analog=>Net_1320,
		io=>(tmpIO_0__P1_08_net_0),
		siovref=>(tmpSIOVREF__P1_08_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_08_net_0);
P1_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"420e2a66-ee8c-496f-9c19-d0a378436d87",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_11_net_0),
		siovref=>(tmpSIOVREF__P1_11_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_11_net_0);
P1_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bbe6016-4290-4f20-b227-8aaecdb57f68",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_15_net_0),
		siovref=>(tmpSIOVREF__P1_15_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_15_net_0);
P1_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"600dfadd-2f02-456f-a3b7-194637fe6992",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_10_net_0),
		analog=>Net_1322,
		io=>(tmpIO_0__P1_10_net_0),
		siovref=>(tmpSIOVREF__P1_10_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_10_net_0);
P1_09:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24cf6764-125f-44e7-a378-f007e1200155",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_09_net_0),
		analog=>Net_1321,
		io=>(tmpIO_0__P1_09_net_0),
		siovref=>(tmpSIOVREF__P1_09_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_09_net_0);
P1_02:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32167ce1-febd-436d-a2d4-12012a34f8ac",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_02_net_0),
		analog=>Net_1172,
		io=>(tmpIO_0__P1_02_net_0),
		siovref=>(tmpSIOVREF__P1_02_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_02_net_0);
P1_03:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c947f35e-1736-467b-b61b-286ec49d47ab",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_03_net_0),
		analog=>Net_1173,
		io=>(tmpIO_0__P1_03_net_0),
		siovref=>(tmpSIOVREF__P1_03_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_03_net_0);
P1_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f02e4b8e-138b-43f8-9fa0-c74444adfe9d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_18_net_0),
		siovref=>(tmpSIOVREF__P1_18_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_18_net_0);
P1_04:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66b9979d-c852-4e02-81b4-68e2b947f67f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_04_net_0),
		analog=>Net_1174,
		io=>(tmpIO_0__P1_04_net_0),
		siovref=>(tmpSIOVREF__P1_04_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_04_net_0);
P1_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80cf0273-6990-479d-958c-e1b265de6489",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_17_net_0),
		siovref=>(tmpSIOVREF__P1_17_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_17_net_0);
P1_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d640b82b-03b4-4018-bc7b-f7b5931d6144",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_16_net_0),
		siovref=>(tmpSIOVREF__P1_16_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_16_net_0);
P1_07:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"252b681c-38cd-45ca-9547-359336aa82f5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>(Net_1316),
		fb=>(tmpFB_0__P1_07_net_0),
		analog=>Net_1319,
		io=>(tmpIO_0__P1_07_net_0),
		siovref=>(tmpSIOVREF__P1_07_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_07_net_0);
P1_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8713120-7817-4170-8e3d-9926b83ee458",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_14_net_0),
		siovref=>(tmpSIOVREF__P1_14_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_14_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66d61ddc-7af5-482b-93cb-aa82d1a50b1b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1165,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
P1_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7fcda024-d263-4d13-aebc-fed37f97cc08",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_24_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_24_net_0),
		siovref=>(tmpSIOVREF__P1_24_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_24_net_0);
P1_40:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9243e05-a827-4b7f-a91d-ad7a7882c736",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_40_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_40_net_0),
		siovref=>(tmpSIOVREF__P1_40_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_40_net_0);
P1_39:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ccb95d12-9336-4af8-a5c5-a90ec9edbe0f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_39_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_39_net_0),
		siovref=>(tmpSIOVREF__P1_39_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_39_net_0);
P1_38:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f5df4e7-eeb9-453d-929b-92a522ead306",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_38_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_38_net_0),
		siovref=>(tmpSIOVREF__P1_38_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_38_net_0);
P1_37:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"00ed8b0e-d68c-4031-b2fe-f5cf3336fa78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_37_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_37_net_0),
		siovref=>(tmpSIOVREF__P1_37_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_37_net_0);
P1_35:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dedcf0d1-5306-4345-bae7-4d82976a7efe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_35_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_35_net_0),
		siovref=>(tmpSIOVREF__P1_35_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_35_net_0);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_1316,
		clock=>Net_1316,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, \Control_Reg_1:control_1\, Net_1165));
P1_43:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c727930-e6c0-42c5-9944-98a21f418617",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_43_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_43_net_0),
		siovref=>(tmpSIOVREF__P1_43_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_43_net_0);
P1_44:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"260dc158-d702-40b0-b6b5-2c31dfe36f6d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_44_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_44_net_0),
		siovref=>(tmpSIOVREF__P1_44_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_44_net_0);
P1_45:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ca5bee2-2c79-4eca-8362-7f171b336098",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_45_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_45_net_0),
		siovref=>(tmpSIOVREF__P1_45_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_45_net_0);
P1_46:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7604588-ddb0-48f8-8df4-4c5a5795cece",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_46_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_46_net_0),
		siovref=>(tmpSIOVREF__P1_46_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_46_net_0);
P1_47:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e52683c-d9d2-4ea0-899a-1130a4b124ef",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_47_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_47_net_0),
		siovref=>(tmpSIOVREF__P1_47_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_47_net_0);
P1_48:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03a97a69-4c72-4785-bae7-4ec7c308c9df",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_48_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_48_net_0),
		siovref=>(tmpSIOVREF__P1_48_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_48_net_0);
P1_49:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5471c4aa-6ad9-49f9-a7cf-1256defb9b34",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_49_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_49_net_0),
		siovref=>(tmpSIOVREF__P1_49_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_49_net_0);
P1_50:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16c95bad-9473-41a8-8cec-760e3fa8e81b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_50_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_50_net_0),
		siovref=>(tmpSIOVREF__P1_50_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_50_net_0);
P1_51:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f73bc27a-b7d6-47fc-9a35-79549d36b0ce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_51_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_51_net_0),
		siovref=>(tmpSIOVREF__P1_51_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_51_net_0);
P1_52:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15154a21-de02-4531-8f66-f9c34f95071f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_52_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_52_net_0),
		siovref=>(tmpSIOVREF__P1_52_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_52_net_0);
P1_53:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35428eca-8cb5-4b74-91fc-4f833cc6d7ae",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_53_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_53_net_0),
		siovref=>(tmpSIOVREF__P1_53_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_53_net_0);
P1_54:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e020f38e-62a5-4ca3-a7e4-e5bb9e440429",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_54_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_54_net_0),
		siovref=>(tmpSIOVREF__P1_54_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_54_net_0);
P1_55:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c9be64e-dccd-48f2-a958-ca0c389d0150",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_55_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_55_net_0),
		siovref=>(tmpSIOVREF__P1_55_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_55_net_0);
P1_56:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fc7e7a4a-73c3-478d-a6b9-4a75f00596fb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_56_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_56_net_0),
		siovref=>(tmpSIOVREF__P1_56_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_56_net_0);
P1_57:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"88ef1f03-3f54-45bf-9359-0155de92a9fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_57_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_57_net_0),
		siovref=>(tmpSIOVREF__P1_57_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_57_net_0);
P1_58:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"618812a3-d41d-435d-9cf0-8f0d9acf5b8c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_58_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_58_net_0),
		siovref=>(tmpSIOVREF__P1_58_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_58_net_0);
P1_59:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1bc359c7-35c3-4ab4-b8ca-395e60bff62c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_59_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_59_net_0),
		siovref=>(tmpSIOVREF__P1_59_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_59_net_0);
P1_60:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef995d53-439e-400f-9aeb-48c3a066a082",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_60_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_60_net_0),
		siovref=>(tmpSIOVREF__P1_60_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_60_net_0);
P1_61:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81035251-3194-4560-b583-edbd935f8dfb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_05_net_0),
		y=>Net_1316,
		fb=>(tmpFB_0__P1_61_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_61_net_0),
		siovref=>(tmpSIOVREF__P1_61_net_0),
		annotation=>(open),
		in_clock=>Net_1316,
		in_clock_en=>tmpOE__P1_05_net_0,
		in_reset=>Net_1316,
		out_clock=>Net_1316,
		out_clock_en=>tmpOE__P1_05_net_0,
		out_reset=>Net_1316,
		interrupt=>tmpINTERRUPT_0__P1_61_net_0);
AMuxHw_1:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>8,
		hw_control=>'1',
		one_active=>'0',
		init_mux_sel=>"00000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1322, Net_1321, Net_1320, Net_1319,
			Net_1175, Net_1174, Net_1173, Net_1172),
		hw_ctrl_en=>(Net_1256_7, Net_1256_6, Net_1256_5, Net_1256_4,
			Net_1256_3, Net_1256_2, Net_1256_1, Net_1256_0),
		vout=>Net_1305);
\Control_Reg_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_1316,
		clock=>Net_1316,
		control=>(\Control_Reg_2:control_7\, \Control_Reg_2:control_6\, \Control_Reg_2:control_5\, \Control_Reg_2:control_4\,
			Net_1303, Net_1254_2, Net_1254_1, Net_1254_0));
\ADC_DelSig_1:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_1:Net_244\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_1:Net_690\, \ADC_DelSig_1:Net_244\),
		hw_ctrl_en=>(others => Net_1316),
		vout=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_1305,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>Net_1316,
		reset_udb=>Net_1316,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>Net_1316,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"05b4f342-c929-4802-bb68-7a3a1dd68b1a/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1326);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"05b4f342-c929-4802-bb68-7a3a1dd68b1a/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>tmpOE__P1_05_net_0,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_1326);

END R_T_L;
