##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for FILTER2RAM1/termout
		4.3::Critical Path Report for SPIS_IntClock
		4.4::Critical Path Report for SPI_SCLK(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.3::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
		5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
		5.5::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
		5.6::Critical Path Report for (FILTER2RAM1/termout:R vs. FILTER2RAM1/termout:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: CyBUS_CLK                       | Frequency: 48.27 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)       | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                           | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk               | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk(routed)       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_theACLK                  | N/A                   | Target: 0.18 MHz    | 
Clock: DelSig_theACLK(fixed-function)  | N/A                   | Target: 0.18 MHz    | 
Clock: FILTER2RAM1/termout             | Frequency: 58.84 MHz  | Target: 36.00 MHz   | 
Clock: SAR1_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR1_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SPIS_IntClock                   | Frequency: 65.10 MHz  | Target: 2.00 MHz    | 
Clock: SPI_SCLK(0)_PAD                 | Frequency: 44.74 MHz  | Target: 100.00 MHz  | 
Clock: \DelSig:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            CyBUS_CLK            13888.9          -6830       N/A              N/A         N/A              N/A         N/A              N/A         
FILTER2RAM1/termout  FILTER2RAM1/termout  27777.8          10782       N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock        SPIS_IntClock        500000           484639      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_SCLK(0)_PAD      SPI_SCLK(0)_PAD      N/A              N/A         5000             -5827       10000            -5656       5000             -6176       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
SPI_MOSI(0)_PAD  2637          SPI_SCLK(0)_PAD:F  
SPI_MOSI(0)_PAD  782           SPI_SCLK(0)_PAD:R  
SPI_SS(0)_PAD    7808          SPI_SCLK(0)_PAD:F  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
Pin_LED_PWMA(0)_PAD  20365         CyBUS_CLK(fixed-function):R  
Pin_LED_PWMB(0)_PAD  20650         CyBUS_CLK(fixed-function):R  
Pin_test1(0)_PAD     40994         FILTER2RAM1/termout:R        
SPI_MISO(0)_PAD      57076         SPI_SCLK(0)_PAD:F            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SPI_SS(0)_PAD       SPI_MISO(0)_PAD          39484  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.27 MHz | Target: 72.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell10           0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell10     9000   9000  -6830  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8209  17209  -6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FILTER2RAM1/termout
*************************************************
Clock: FILTER2RAM1/termout
Frequency: 58.84 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 10782p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           30555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell10   6096  24416  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27766  10782  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell18   2789  30555  10782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 65.10 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 484639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  484639  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell2     8179   9199  484639  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell2     3350  12549  484639  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell1   2312  14861  484639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_SCLK(0)_PAD
*********************************************
Clock: SPI_SCLK(0)_PAD
Frequency: 44.74 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29271

Launch Clock Arrival Time                    5000
+ Clock path delay                      18354
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           35447
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       6004  23354  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  25294  -6176  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2625  27919  -6176  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  31269  -6176  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   4178  35447  -6176  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  19271  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell10           0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell10     9000   9000  -6830  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8209  17209  -6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1


5.2::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 484639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  484639  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell2     8179   9199  484639  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell2     3350  12549  484639  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell1   2312  14861  484639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


5.3::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5827p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 22301

Launch Clock Arrival Time                       0
+ Clock path delay                      18354
+ Data path delay                        9774
-------------------------------------   ----- 
End-of-path arrival time (ps)           28129
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell14      6004  18354  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell14     1250  19604  -5827  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2884  22488  -5827  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  25838  -5827  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2291  28129  -5827  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  24271  FALL       1


5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5656p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29791

Launch Clock Arrival Time                    5000
+ Clock path delay                      18354
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           35447
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       6004  23354  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  25294  -5656  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2625  27919  -5656  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  31269  -5656  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   4178  35447  -5656  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  24271  FALL       1


5.5::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29271

Launch Clock Arrival Time                    5000
+ Clock path delay                      18354
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           35447
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       6004  23354  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  25294  -6176  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2625  27919  -6176  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  31269  -6176  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   4178  35447  -6176  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  19271  RISE       1


5.6::Critical Path Report for (FILTER2RAM1/termout:R vs. FILTER2RAM1/termout:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 10782p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           30555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell10   6096  24416  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27766  10782  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell18   2789  30555  10782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17209
-------------------------------------   ----- 
End-of-path arrival time (ps)           17209
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell10           0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell10     9000   9000  -6830  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8209  17209  -6830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29271

Launch Clock Arrival Time                    5000
+ Clock path delay                      18354
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           35447
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       6004  23354  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  25294  -6176  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2625  27919  -6176  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  31269  -6176  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   4178  35447  -6176  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  19271  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT2/termout
Path End       : \ShiftBy2_2:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : -6134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16513
-------------------------------------   ----- 
End-of-path arrival time (ps)           16513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT2/clock                                            drqcell11           0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT2/termout               drqcell11     9000   9000  -6134  RISE       1
\ShiftBy2_2:DP_select_0\/main_2  macrocell33   7513  16513  -6134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5827p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 22301

Launch Clock Arrival Time                       0
+ Clock path delay                      18354
+ Data path delay                        9774
-------------------------------------   ----- 
End-of-path arrival time (ps)           28129
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell14      6004  18354  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell14     1250  19604  -5827  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2884  22488  -5827  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  25838  -5827  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2291  28129  -5827  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  24271  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5656p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19271
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29791

Launch Clock Arrival Time                    5000
+ Clock path delay                      18354
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           35447
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       6004  23354  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  25294  -5656  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2625  27919  -5656  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  31269  -5656  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   4178  35447  -5656  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    6921  24271  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SPI2SHIFT/termout
Path End       : \ShiftBy1_1:Datapath_1_select_0\/main_0
Capture Clock  : \ShiftBy1_1:Datapath_1_select_0\/clock_0
Path slack     : -5192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15571
-------------------------------------   ----- 
End-of-path arrival time (ps)           15571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SPI2SHIFT/clock                                             drqcell9            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
SPI2SHIFT/termout                        drqcell9      9000   9000  -5192  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/main_0  macrocell31   6571  15571  -5192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP:u0\/cs_addr_0
Capture Clock  : \ShiftBy2_2:DP:u0\/clock
Path slack     : 3375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q    macrocell33     1250   1250   3375  RISE       1
\ShiftBy2_2:DP:u0\/cs_addr_0  datapathcell5   3264   4514   3375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP:u0\/cs_addr_1
Capture Clock  : \ShiftBy2_2:DP:u0\/clock
Path slack     : 3396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q    macrocell34     1250   1250   3396  RISE       1
\ShiftBy2_2:DP:u0\/cs_addr_1  datapathcell5   3243   4493   3396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP:u1\/cs_addr_0
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 3415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q    macrocell33     1250   1250   3375  RISE       1
\ShiftBy2_2:DP:u1\/cs_addr_0  datapathcell6   3224   4474   3415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP:u1\/cs_addr_1
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 3418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q    macrocell34     1250   1250   3396  RISE       1
\ShiftBy2_2:DP:u1\/cs_addr_1  datapathcell6   3221   4471   3418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy1_1:Datapath_1_select_0\/q
Path End       : \ShiftBy1_1:Datapath_1:u0\/cs_addr_0
Capture Clock  : \ShiftBy1_1:Datapath_1:u0\/clock
Path slack     : 3556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy1_1:Datapath_1_select_0\/q    macrocell31     1250   1250   3556  RISE       1
\ShiftBy1_1:Datapath_1:u0\/cs_addr_0  datapathcell4   3083   4333   3556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP:u1\/cs_addr_1
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 3792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q    macrocell29     1250   1250   3792  RISE       1
\ShiftBy2_1:DP:u1\/cs_addr_1  datapathcell3   2847   4097   3792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP:u0\/cs_addr_1
Capture Clock  : \ShiftBy2_1:DP:u0\/clock
Path slack     : 3793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q    macrocell29     1250   1250   3792  RISE       1
\ShiftBy2_1:DP:u0\/cs_addr_1  datapathcell2   2846   4096   3793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP:u1\/cs_addr_0
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 3795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q    macrocell28     1250   1250   3795  RISE       1
\ShiftBy2_1:DP:u1\/cs_addr_0  datapathcell3   2844   4094   3795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP:u0\/cs_addr_0
Capture Clock  : \ShiftBy2_1:DP:u0\/clock
Path slack     : 3796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q    macrocell28     1250   1250   3795  RISE       1
\ShiftBy2_1:DP:u0\/cs_addr_0  datapathcell2   2842   4092   3796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : Net_8031/main_1
Capture Clock  : Net_8031/clock_0
Path slack     : 5022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q  macrocell33   1250   1250   3375  RISE       1
Net_8031/main_1             macrocell32   4107   5357   5022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : Net_8031/main_2
Capture Clock  : Net_8031/clock_0
Path slack     : 5024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q  macrocell34   1250   1250   3396  RISE       1
Net_8031/main_2             macrocell32   4105   5355   5024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8028/q
Path End       : Net_8028/main_0
Capture Clock  : Net_8028/clock_0
Path slack     : 5369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8028/q       macrocell27   1250   1250   5369  RISE       1
Net_8028/main_0  macrocell27   3760   5010   5369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP_select_1\/main_0
Capture Clock  : \ShiftBy2_2:DP_select_1\/clock_0
Path slack     : 5873p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q       macrocell33   1250   1250   3375  RISE       1
\ShiftBy2_2:DP_select_1\/main_0  macrocell34   3256   4506   5873  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP_select_1\/main_1
Capture Clock  : \ShiftBy2_2:DP_select_1\/clock_0
Path slack     : 5893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q       macrocell34   1250   1250   3396  RISE       1
\ShiftBy2_2:DP_select_1\/main_1  macrocell34   3236   4486   5893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP_select_0\/main_0
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : 5913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q       macrocell33   1250   1250   3375  RISE       1
\ShiftBy2_2:DP_select_0\/main_0  macrocell33   3216   4466   5913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP_select_0\/main_1
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : 5915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q       macrocell34   1250   1250   3396  RISE       1
\ShiftBy2_2:DP_select_0\/main_1  macrocell33   3214   4464   5915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy1_1:Datapath_1_select_0\/q
Path End       : \ShiftBy1_1:Datapath_1_select_0\/main_1
Capture Clock  : \ShiftBy1_1:Datapath_1_select_0\/clock_0
Path slack     : 6054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy1_1:Datapath_1_select_0\/q       macrocell31   1250   1250   3556  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/main_1  macrocell31   3074   4324   6054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy1_1:Datapath_1_select_0\/q
Path End       : Net_8132/main_0
Capture Clock  : Net_8132/clock_0
Path slack     : 6210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy1_1:Datapath_1_select_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy1_1:Datapath_1_select_0\/q  macrocell31   1250   1250   3556  RISE       1
Net_8132/main_0                     macrocell30   2919   4169   6210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8132/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : Net_8028/main_2
Capture Clock  : Net_8028/clock_0
Path slack     : 6291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q  macrocell29   1250   1250   3792  RISE       1
Net_8028/main_2             macrocell27   2837   4087   6291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP_select_0\/main_1
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : 6291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q       macrocell29   1250   1250   3792  RISE       1
\ShiftBy2_1:DP_select_0\/main_1  macrocell28   2837   4087   6291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP_select_1\/main_1
Capture Clock  : \ShiftBy2_1:DP_select_1\/clock_0
Path slack     : 6291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q       macrocell29   1250   1250   3792  RISE       1
\ShiftBy2_1:DP_select_1\/main_1  macrocell29   2837   4087   6291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : Net_8028/main_1
Capture Clock  : Net_8028/clock_0
Path slack     : 6295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q  macrocell28   1250   1250   3795  RISE       1
Net_8028/main_1             macrocell27   2834   4084   6295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP_select_0\/main_0
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : 6295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q       macrocell28   1250   1250   3795  RISE       1
\ShiftBy2_1:DP_select_0\/main_0  macrocell28   2834   4084   6295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP_select_1\/main_0
Capture Clock  : \ShiftBy2_1:DP_select_1\/clock_0
Path slack     : 6295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q       macrocell28   1250   1250   3795  RISE       1
\ShiftBy2_1:DP_select_1\/main_0  macrocell29   2834   4084   6295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8031/q
Path End       : Net_8031/main_0
Capture Clock  : Net_8031/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8031/q       macrocell32   1250   1250   6889  RISE       1
Net_8031/main_0  macrocell32   2240   3490   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP:u0\/sol_msb
Path End       : \ShiftBy2_1:DP:u1\/sir
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 10159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10879

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP:u0\/sol_msb  datapathcell2    720    720  10159  RISE       1
\ShiftBy2_1:DP:u1\/sir      datapathcell3      0    720  10159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP:u0\/sol_msb
Path End       : \ShiftBy2_2:DP:u1\/sir
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 10159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10879

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell5       0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP:u0\/sol_msb  datapathcell5    720    720  10159  RISE       1
\ShiftBy2_2:DP:u1\/sir      datapathcell6      0    720  10159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 10782p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           30555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell10   6096  24416  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27766  10782  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell18   2789  30555  10782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 10804p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           30534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q                                 macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell10   6096  24416  10782  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27766  10782  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell17   2768  30534  10804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 12720p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16273
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40541

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       10751
-------------------------------------   ----- 
End-of-path arrival time (ps)           27821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell24   9501  27821  12720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 12732p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16273
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40541

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           27809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell25   9489  27809  12732  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 13388p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           27110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell20   8790  27110  13388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 13922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        9506
-------------------------------------   ----- 
End-of-path arrival time (ps)           26576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell21   8256  26576  13922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 14657p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        7896
-------------------------------------   ----- 
End-of-path arrival time (ps)           25840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell20   6646  25840  14657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 15228p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        7326
-------------------------------------   ----- 
End-of-path arrival time (ps)           25270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell21   6076  25270  15228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_8220/main_5
Capture Clock  : Net_8220/clock_0
Path slack     : 16034p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        9948
-------------------------------------   ----- 
End-of-path arrival time (ps)           26178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q  macrocell20   1250  17480  12722  RISE       1
Net_8220/main_5        macrocell16   8698  26178  16034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 16047p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        8220
-------------------------------------   ----- 
End-of-path arrival time (ps)           25291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell17   6970  25291  16047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 16047p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        8220
-------------------------------------   ----- 
End-of-path arrival time (ps)           25291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell23   6970  25291  16047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 16298p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        8844
-------------------------------------   ----- 
End-of-path arrival time (ps)           25914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell19   7594  25914  16298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_8220/main_11
Capture Clock  : Net_8220/clock_0
Path slack     : 16307p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        8835
-------------------------------------   ----- 
End-of-path arrival time (ps)           25905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell26   1250  18320  10782  RISE       1
Net_8220/main_11       macrocell16   7585  25905  16307  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 16565p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        9417
-------------------------------------   ----- 
End-of-path arrival time (ps)           25647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell19   8167  25647  16565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 16804p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        6624
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell20   5374  23694  16804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 16922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        7346
-------------------------------------   ----- 
End-of-path arrival time (ps)           24416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell18   6096  24416  16922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 16922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        7346
-------------------------------------   ----- 
End-of-path arrival time (ps)           24416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  18320  10782  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell22   6096  24416  16922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 16925p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        6469
-------------------------------------   ----- 
End-of-path arrival time (ps)           24413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell17   5219  24413  16925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 16925p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        6469
-------------------------------------   ----- 
End-of-path arrival time (ps)           24413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell23   5219  24413  16925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 17155p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        6272
-------------------------------------   ----- 
End-of-path arrival time (ps)           23343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell20   5022  23343  17155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 17358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        6069
-------------------------------------   ----- 
End-of-path arrival time (ps)           23139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell21   4819  23139  17358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 17472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        7636
-------------------------------------   ----- 
End-of-path arrival time (ps)           23866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell17   6386  23866  17472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 17472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        7636
-------------------------------------   ----- 
End-of-path arrival time (ps)           23866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell23   6386  23866  17472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 17491p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        5902
-------------------------------------   ----- 
End-of-path arrival time (ps)           23847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell18   4652  23847  17491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 17715p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5713
-------------------------------------   ----- 
End-of-path arrival time (ps)           22783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell21   4463  22783  17715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18058p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        7881
-------------------------------------   ----- 
End-of-path arrival time (ps)           24154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell19   6631  24154  18058  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 18299p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5129
-------------------------------------   ----- 
End-of-path arrival time (ps)           22199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell21   3879  22199  18299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 18321p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5107
-------------------------------------   ----- 
End-of-path arrival time (ps)           22177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell20   3857  22177  18321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 18468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6596
-------------------------------------   ----- 
End-of-path arrival time (ps)           22869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell17   5346  22869  18468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 18468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6596
-------------------------------------   ----- 
End-of-path arrival time (ps)           22869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell23   5346  22869  18468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 18493p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4935
-------------------------------------   ----- 
End-of-path arrival time (ps)           22005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell21   3685  22005  18493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 18512p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4916
-------------------------------------   ----- 
End-of-path arrival time (ps)           21986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell20   3666  21986  18512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_8220/main_0
Capture Clock  : Net_8220/clock_0
Path slack     : 18580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        7359
-------------------------------------   ----- 
End-of-path arrival time (ps)           23632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
Net_8220/main_0               macrocell16   6109  23632  18580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_8220/main_4
Capture Clock  : Net_8220/clock_0
Path slack     : 18724p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        5544
-------------------------------------   ----- 
End-of-path arrival time (ps)           23489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q  macrocell19   1250  19194  11352  RISE       1
Net_8220/main_4        macrocell16   4294  23489  18724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18828p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        6314
-------------------------------------   ----- 
End-of-path arrival time (ps)           23384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell19   5064  23384  18828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18861p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        6247
-------------------------------------   ----- 
End-of-path arrival time (ps)           22477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell18   4997  22477  18861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19023p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6041
-------------------------------------   ----- 
End-of-path arrival time (ps)           22315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell18   4791  22315  19023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 19023p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6041
-------------------------------------   ----- 
End-of-path arrival time (ps)           22315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell22   4791  22315  19023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19240p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6699
-------------------------------------   ----- 
End-of-path arrival time (ps)           22972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell19   5449  22972  19240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_8220/main_10
Capture Clock  : Net_8220/clock_0
Path slack     : 19251p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6688
-------------------------------------   ----- 
End-of-path arrival time (ps)           22961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q  macrocell25   1250  17523  12884  RISE       1
Net_8220/main_10       macrocell16   5438  22961  19251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19254p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        5014
-------------------------------------   ----- 
End-of-path arrival time (ps)           22958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  19194  11352  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell19   3764  22958  19254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8220/q
Path End       : Net_8220/main_1
Capture Clock  : Net_8220/clock_0
Path slack     : 19320p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17944
+ Data path delay                        4947
-------------------------------------   ----- 
End-of-path arrival time (ps)           22892
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8220/q       macrocell16   1250  19194  19320  RISE       1
Net_8220/main_1  macrocell16   3697  22892  19320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5720
-------------------------------------   ----- 
End-of-path arrival time (ps)           21994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell17   4470  21994  19344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5720
-------------------------------------   ----- 
End-of-path arrival time (ps)           21994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell23   4470  21994  19344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 19344p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5720
-------------------------------------   ----- 
End-of-path arrival time (ps)           21994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell26   4470  21994  19344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      8070  17070  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_8220/main_3
Capture Clock  : Net_8220/clock_0
Path slack     : 19355p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5787
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q  macrocell18   1250  18320  18299  RISE       1
Net_8220/main_3        macrocell16   4537  22857  19355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19432p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4793
-------------------------------------   ----- 
End-of-path arrival time (ps)           21066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell20   3543  21066  19432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5593
-------------------------------------   ----- 
End-of-path arrival time (ps)           21866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell18   4343  21866  19472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 19472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5593
-------------------------------------   ----- 
End-of-path arrival time (ps)           21866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell22   4343  21866  19472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 19472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16273
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40541

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4795
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell24   3545  21068  19472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 19539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4686
-------------------------------------   ----- 
End-of-path arrival time (ps)           20959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell21   3436  20959  19539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 19594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16273
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40541

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4674
-------------------------------------   ----- 
End-of-path arrival time (ps)           20947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      7273  16273  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  17523  18058  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell25   3424  20947  19594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19695p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5447
-------------------------------------   ----- 
End-of-path arrival time (ps)           22517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell19   4197  22517  19695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_8220/main_7
Capture Clock  : Net_8220/clock_0
Path slack     : 19710p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5432
-------------------------------------   ----- 
End-of-path arrival time (ps)           22502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q  macrocell22   1250  18320  13777  RISE       1
Net_8220/main_7        macrocell16   4182  22502  19710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19725p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6214
-------------------------------------   ----- 
End-of-path arrival time (ps)           22487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell19   4964  22487  19725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_8220/main_9
Capture Clock  : Net_8220/clock_0
Path slack     : 19737p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        6202
-------------------------------------   ----- 
End-of-path arrival time (ps)           22475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q  macrocell24   1250  17523  13786  RISE       1
Net_8220/main_9        macrocell16   4952  22475  19737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        6185
-------------------------------------   ----- 
End-of-path arrival time (ps)           22415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell19   4935  22415  19797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_8220/main_6
Capture Clock  : Net_8220/clock_0
Path slack     : 19806p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        6176
-------------------------------------   ----- 
End-of-path arrival time (ps)           22406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q  macrocell21   1250  17480  13857  RISE       1
Net_8220/main_6        macrocell16   4926  22406  19806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4385
-------------------------------------   ----- 
End-of-path arrival time (ps)           21455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell17   3135  21455  19883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4385
-------------------------------------   ----- 
End-of-path arrival time (ps)           21455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell23   3135  21455  19883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 19894p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        4374
-------------------------------------   ----- 
End-of-path arrival time (ps)           20604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell21   3124  20604  19894  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19899p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell20   3075  20598  19899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5153
-------------------------------------   ----- 
End-of-path arrival time (ps)           21426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell17   3903  21426  19912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5153
-------------------------------------   ----- 
End-of-path arrival time (ps)           21426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell23   3903  21426  19912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19917p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4351
-------------------------------------   ----- 
End-of-path arrival time (ps)           21421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  18320  13777  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell18   3101  21421  19917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19917p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5225
-------------------------------------   ----- 
End-of-path arrival time (ps)           22296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell19   3975  22296  19917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19918p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        4350
-------------------------------------   ----- 
End-of-path arrival time (ps)           20580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  17480  12722  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell20   3100  20580  19918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19926p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5139
-------------------------------------   ----- 
End-of-path arrival time (ps)           21412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell18   3889  21412  19926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 19926p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        5139
-------------------------------------   ----- 
End-of-path arrival time (ps)           21412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell22   3889  21412  19926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_8220/main_2
Capture Clock  : Net_8220/clock_0
Path slack     : 19926p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        5216
-------------------------------------   ----- 
End-of-path arrival time (ps)           22286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q  macrocell17   1250  18320  17155  RISE       1
Net_8220/main_2        macrocell16   3966  22286  19926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 19941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16273
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40541

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4327
-------------------------------------   ----- 
End-of-path arrival time (ps)           20600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell24   3077  20600  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        5124
-------------------------------------   ----- 
End-of-path arrival time (ps)           21354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell17   3874  21354  19984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        5124
-------------------------------------   ----- 
End-of-path arrival time (ps)           21354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell23   3874  21354  19984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19997p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        5111
-------------------------------------   ----- 
End-of-path arrival time (ps)           21341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell18   3861  21341  19997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20022p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4203
-------------------------------------   ----- 
End-of-path arrival time (ps)           20476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  17523  12884  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell21   2953  20476  20022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20100p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4168
-------------------------------------   ----- 
End-of-path arrival time (ps)           21238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell18   2918  21238  20100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4162
-------------------------------------   ----- 
End-of-path arrival time (ps)           21232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell17   2912  21232  20106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4162
-------------------------------------   ----- 
End-of-path arrival time (ps)           21232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  18320  17155  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell23   2912  21232  20106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4055
-------------------------------------   ----- 
End-of-path arrival time (ps)           20328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell20   2805  20328  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20172p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16273
+ Data path delay                        4052
-------------------------------------   ----- 
End-of-path arrival time (ps)           20326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      7273  16273  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  17523  13786  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell21   2802  20326  20172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20213p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4055
-------------------------------------   ----- 
End-of-path arrival time (ps)           21125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell17   2805  21125  20213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20213p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4055
-------------------------------------   ----- 
End-of-path arrival time (ps)           21125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell23   2805  21125  20213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20232p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4910
-------------------------------------   ----- 
End-of-path arrival time (ps)           21980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell19   3660  21980  20232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      8944  17944  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20233p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           21105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  18320  18299  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell18   2785  21105  20233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_8220/main_8
Capture Clock  : Net_8220/clock_0
Path slack     : 20239p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17944
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         42212

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        4903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q  macrocell23   1250  18320  14273  RISE       1
Net_8220/main_8        macrocell16   3653  21973  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      8944  17944  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20241p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        4027
-------------------------------------   ----- 
End-of-path arrival time (ps)           20257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell21   2777  20257  20241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20244p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16230
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40498

Launch Clock Arrival Time                       0
+ Clock path delay                      16230
+ Data path delay                        4024
-------------------------------------   ----- 
End-of-path arrival time (ps)           20254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      7230  16230  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  17480  13857  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell20   2774  20254  20244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      7230  16230  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20413p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           20925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell18   2605  20925  20413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      8070  17070  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20413p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           20925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell22   2605  20925  20413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      8070  17070  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20421p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           20917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell17   2597  20917  20421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      8070  17070  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20421p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     17070
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41338

Launch Clock Arrival Time                       0
+ Clock path delay                      17070
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           20917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  18320  14273  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell23   2597  20917  20421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      8070  17070  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 484639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  484639  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell2     8179   9199  484639  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell2     3350  12549  484639  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell1   2312  14861  484639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 485198p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out          synccell       1020   1020  484639  RISE       1
\SPIS:BSPIS:tx_status_0\/main_0  macrocell6     7616   8636  485198  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350  11986  485198  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   2315  14302  485198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 489406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell       1020   1020  489406  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell3     2798   3818  489406  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell3     3350   7168  489406  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell2   2925  10094  489406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 491381p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  484639  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell12   4089   5109  491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 492689p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  489406  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell13   2781   3801  492689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell13         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

