# do cpu_io.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_io
# 
# Top level modules:
# 	cpu_io
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_io_vlg_sample_tst
# -- Compiling module cpu_io_vlg_check_tst
# -- Compiling module cpu_io_vlg_vec_tst
# 
# Top level modules:
# 	cpu_io_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.cpu_io_vlg_vec_tst 
# Loading work.cpu_io_vlg_vec_tst
# Loading work.cpu_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.cpu_io_vlg_sample_tst
# Loading work.cpu_io_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port HL[0] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[4] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[6] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[8] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[9] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[16] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[20] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[23] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[28] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[29] :: @time = 5000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 00000000000000000000000000000000
# ERROR! Vector Mismatch for output port HL[1] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[3] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[5] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[7] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[11] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[13] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[15] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[18] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[22] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[24] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[26] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
# ERROR! Vector Mismatch for output port HL[30] :: @time = 210000.000 ps
#      Expected value = 00110000100100010000001101010001
#      Real value = 01010101010101011010101010101010
#          22 mismatched vectors : Simulation failed !
# ** Note: $finish    : cpu_io.vt(707)
#    Time: 2 us  Iteration: 0  Instance: /cpu_io_vlg_vec_tst/tb_out
