// Seed: 385045802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(1),
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = {id_4, id_4};
  wire id_10 = id_4;
  assign id_9 = 1'b0;
  supply1 id_11 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_9 = 1 - id_8;
  module_0(
      id_1, id_9, id_5, id_9, id_6, id_6, id_9, id_9, id_9
  );
endmodule
