#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb  3 20:14:28 2018
# Process ID: 6337
# Current directory: /home/trevor/mylab/experiments/20180203-tmc-video/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180203-tmc-video/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180203-tmc-video/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trevor/mylab/experiments/20180203-tmc-video/vivado/video.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/trevor/mylab/experiments/20180203-tmc-video/vivado/video.srcs/sources_1/bd/system/system.bd}
validate_bd_design
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tc_0/ctrl]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
set_property location {2075 909} [get_bd_intf_ports seven_seg_led_disp]
save_bd_design
