// Seed: 1148446821
module module_0 (
    input uwire id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    output wire id_6,
    input supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri id_11
);
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1
    , id_5,
    inout  tri1 id_2,
    input  wor  id_3
);
  assign id_1 = (id_3 == (1));
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_3, id_0, id_3, id_1, id_3, id_2, id_1, id_3, id_3
  );
endmodule
