/*

Vivado v2014.4 (64-bit)
SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
Process ID: 3012

Current time: 	12/5/14 12:27:31 PM
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 7
Version: 6.1
Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 2

Java version: 	1.8.0_05 64-bit
Java home: 	C:/Xilinx/Vivado/2014.4/tps/win64/jre

User name: 	Colten
User directory: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa
User country: 	US
User language: 	en
User locale: 	en_US
Vivado preferences path: C:/Users/Colten/AppData/Roaming/Xilinx/Vivado/2014.4/vivado.ini
Vivado layouts directory: C:/Users/Colten/AppData/Roaming/Xilinx/Vivado/2014.4/layouts/application

GUI allocated memory:	199 MB
GUI max memory:		3,052 MB
Engine allocated memory: 438 MB

*/

// TclEventType: START_GUI
// TclEventType: PROJECT_OPEN_DIALOG
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// cm:N (ch:JFrame):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 41 MB (+40904kb) [00:00:03]
// [Engine Memory]: 379 MB (+246438kb) [00:00:03]
// [GUI Memory]: 47 MB (+5955kb) [00:00:03]
// [Engine Memory]: 385 MB (+5947kb) [00:00:03]
// [Engine Memory]: 427 MB (+44064kb) [00:00:03]
// [Engine Memory]: 427 MB (+315kb) [00:00:03]
// [GUI Memory]: 49 MB (+2295kb) [00:00:03]
// Tcl Message: open_project C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.xpr 
// Tcl Message: INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa' INFO: [Project 1-313] Project file moved from 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/pf-2' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'. 
// [GUI Memory]: 51 MB (+1584kb) [00:00:04]
// [Engine Memory]: 428 MB (+249kb) [00:00:04]
// [Engine Memory]: 433 MB (+5423kb) [00:00:04]
// [Engine Memory]: 433 MB (+4kb) [00:00:04]
// [Engine Memory]: 434 MB (+684kb) [00:00:04]
// [Engine Memory]: 435 MB (+1499kb) [00:00:04]
// [Engine Memory]: 436 MB (+696kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 437 MB (+1544kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 438 MB (+1437kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [GUI Memory]: 51 MB (+251kb) [00:00:04]
// [GUI Memory]: 52 MB (+783kb) [00:00:04]
// [GUI Memory]: 52 MB (+400kb) [00:00:04]
// [GUI Memory]: 53 MB (+766kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [GUI Memory]: 54 MB (+783kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [GUI Memory]: 54 MB (+783kb) [00:00:04]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 441 MB (+2191kb) [00:00:05]
// [Engine Memory]: 443 MB (+2875kb) [00:00:05]
// [Engine Memory]: 443 MB (+16kb) [00:00:05]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Project name: pf-2; location: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa; part: xc7a100tcsg324-1
dismissDialog("Open Project"); // cm:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 449 MB (+5840kb) [00:00:06]
// HMemoryUtils.trashcanNow. Engine heap size: 449 MB. GUI used memory: 33 MB. Current time: 12/5/14 12:27:33 PM
// [Engine Memory]: 450 MB (+1044kb) [00:00:07]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 452 MB (+1994kb) [00:00:07]
// Tcl Message: update_compile_order -fileset sources_1 
// a:a (ch:JFrame): Critical Messages: addNotify
// [Engine Memory]: 453 MB (+806kb) [00:00:12]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 3); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 7); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 8, false); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 8); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, al:bE)
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 9, false); // u:k (I:JPanel, ch:JFrame)
// [GUI Memory]: 55 MB (+1157kb) [00:00:30]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 10, false); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 50 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 10, false); // u:k (I:JPanel, ch:JFrame)
// [GUI Memory]: 56 MB (+809kb) [00:01:20]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 10, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// [Engine Memory]: 454 MB (+1171kb) [00:01:20]
// [GUI Memory]: 58 MB (+2190kb) [00:01:20]
// [Engine Memory]: 459 MB (+5984kb) [00:01:20]
selectCodeEditor("colorizer.v", 536, 488); // bi:J (JPanel:JComponent, ch:JFrame)
// [Engine Memory]: 466 MB (+7098kb) [00:01:22]
// [GUI Memory]: 62 MB (+3478kb) [00:01:43]
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 9, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 9, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// [GUI Memory]: 62 MB (+351kb) [00:01:44]
selectCodeEditor("dtg.v", 669, 441); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 31 seconds
selectCodeEditor("dtg.v", 512, 474); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 62 MB (+257kb) [00:02:41]
// [GUI Memory]: 63 MB (+1266kb) [00:02:45]
// [GUI Memory]: 64 MB (+714kb) [00:02:49]
// [GUI Memory]: 68 MB (+3753kb) [00:02:49]
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 70 MB (+2838kb) [00:02:51]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 7, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 7, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 7, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("vga_subsystem.v", 560, 450); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 71 MB (+189kb) [00:03:24]
// [GUI Memory]: 73 MB (+2829kb) [00:03:24]
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 3, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 3, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("nexys4fpga.v", 732, 434); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 74 MB (+940kb) [00:03:26]
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 471 MB. GUI used memory: 39 MB. Current time: 12/5/14 12:31:08 PM
// [Engine Memory]: 471 MB (+4644kb) [00:03:42]
selectCodeEditor("vga_subsystem.v", 78, 263); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dtg.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 74 MB (+42kb) [00:04:03]
selectCodeEditor("dtg.v", 97, 310); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("dtg.v", 97, 310, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "dtg.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dtg.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 74 MB (+302kb) [00:04:19]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 373, 341); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 75 MB (+1060kb) [00:04:30]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 3); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 10); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 11, false); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 12); // u:k (I:JPanel, ch:JFrame)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 12); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log]", 9); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 7); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 18, true); // u:k (I:JPanel, ch:JFrame) - Node
// [GUI Memory]: 76 MB (+492kb) [00:05:00]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 17, false); // u:k (I:JPanel, ch:JFrame)
// [GUI Memory]: 78 MB (+2540kb) [00:05:03]
// [GUI Memory]: 79 MB (+713kb) [00:05:18]
// Elapsed time: 44 seconds
selectCodeEditor("vga_subsystem.v", 500, 444); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 50 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [Engine Memory]: 473 MB (+2146kb) [00:06:42]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 81 MB (+1537kb) [00:06:42]
selectCodeEditor("vga_subsystem.v", 150, 445); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 150, 445, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 285, 530); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 32 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 586, 299); // bi:J (JPanel:JComponent, ch:JFrame)
// [Engine Memory]: 476 MB (+3203kb) [00:07:54]
// Elapsed time: 24 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, al:bE)
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 12, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 40 seconds
selectCodeEditor("acceleratedball.v", 519, 192); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// aR:ad (ch:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ad)
// cm:N (ch:JFrame):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
dismissDialog("Save Project"); // aR:ad (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 476 MB (+16kb) [00:09:23]
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [Engine Memory]: 477 MB (+847kb) [00:09:23]
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run maze_synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs maze_synth_1 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  
// [Engine Memory]: 487 MB (+10788kb) [00:09:25]
// 'dg' command handler elapsed time: 3 seconds
// N:a (ch:JFrame): Critical Messages: addNotify
// [Engine Memory]: 488 MB (+978kb) [00:09:25]
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// [Engine Memory]: 491 MB (+3055kb) [00:09:25]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following erro: ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:   
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 492 MB (+1875kb) [00:09:25]
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 494 MB. GUI used memory: 52 MB. Current time: 12/5/14 12:36:53 PM
// [Engine Memory]: 494 MB (+1114kb) [00:09:27]
// [Engine Memory]: 494 MB (+53kb) [00:09:29]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, Square_Root.upgrade_log]", 13, false); // u:k (I:JPanel, ch:JFrame)
// [Engine Memory]: 494 MB (+606kb) [00:09:44]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, icon_rom.upgrade_log]", 15, false); // u:k (I:JPanel, ch:JFrame)
// [Engine Memory]: 500 MB (+5636kb) [00:09:45]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, Square_Root.upgrade_log]", 13, false, false, true, false, false, false); // u:k (I:JPanel, ch:JFrame) - Control Key
// [Engine Memory]: 500 MB (+45kb) [00:09:48]
// [GUI Memory]: 81 MB (+519kb) [00:09:53]
selectButton(PAResourceEtoH.FileSetView_COLLAPSE_ALL, "Sources_collapse_all"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "Sources_search"); // r:JideToggleButton (CommandBar:DockableBar, ch:JFrame): TRUE
selectButton(RDIResource.HToolBar_AUTOMATICALLY_SCROLL_TO_SELECTED_OBJECTS, "Sources_autoscroll_to_selection"); // r:JideToggleButton (CommandBar:DockableBar, ch:JFrame): FALSE
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "Sources_search"); // r:JideToggleButton (CommandBar:DockableBar, ch:JFrame): FALSE
selectButton(RDIResource.HToolBar_AUTOMATICALLY_SCROLL_TO_SELECTED_OBJECTS, "Sources_autoscroll_to_selection"); // r:JideToggleButton (CommandBar:DockableBar, ch:JFrame): TRUE
// [Engine Memory]: 500 MB (+184kb) [00:10:05]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dtg (dtg.v)]", 4, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, Square_Root.upgrade_log]", 6, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 9, true, true, false, false, false, false); // u:k (I:JPanel, ch:JFrame) - Shift Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, icon_rom.upgrade_log]", 8, false, true, false, false, false, false); // u:k (I:JPanel, ch:JFrame) - Shift Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, icon_rom.upgrade_log]", 8, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP Update Log, Square_Root.upgrade_log]", 6, false, false, true, false, false, false); // u:k (I:JPanel, ch:JFrame) - Control Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
// [GUI Memory]: 82 MB (+1074kb) [00:10:14]
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete  project local files/directories from disk", false); // h:JCheckBox (JPanel:JComponent, ay:N): FALSE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/icon_rom/icon_rom.upgrade_log C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.upgrade_log} 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 85 MB (+2769kb) [00:10:16]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, vga_subsystem.v]", 2, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, vga_subsystem.v]", 2, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 379, 330); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab((HResource) null, (HResource) null, "Reports", 3); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
// [GUI Memory]: 88 MB (+3477kb) [00:10:30]
selectTab((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectTab((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
// [GUI Memory]: 89 MB (+626kb) [00:10:32]
// Elapsed time: 26 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-806] Syntax error near (. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:57]. ]", 26, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\hoa\pf-2.srcs\sources_1\imports\accel\vga_subsystem.v;-;;-;15;-;line;-;57;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
// [GUI Memory]: 90 MB (+1552kb) [00:11:06]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 90 MB (+284kb) [00:11:12]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 51, 212); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 64, 214); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 
// Tcl Message: Top: Nexys4fpga 
// [Engine Memory]: 536 MB (+38522kb) [00:11:25]
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:11:27 . Memory (MB): peak = 791.598 ; gain = 629.375 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:229] INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics__parameterized0' (6#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74] INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (7#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'clk_wizard' not found [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:45] ERROR: [Synth 8-285] failed synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:11:28 . Memory (MB): peak = 814.578 ; gain = 652.355 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 54)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." 
// Tcl Message: 46 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// 'dg' command handler elapsed time: 3 seconds
// [Engine Memory]: 570 MB (+35061kb) [00:11:26]
// N:a (ch:JFrame): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 570 MB. GUI used memory: 55 MB. Current time: 12/5/14 12:38:53 PM
// Elapsed time: 61 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 5); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 13); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 14, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
// [GUI Memory]: 92 MB (+1674kb) [00:12:37]
selectMenuItem(PAResourceCommand.PACommandNames_SRC_REPLACE_FILE, "Replace File..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SRC_REPLACE_FILE
// [Engine Memory]: 574 MB (+3883kb) [00:12:42]
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// 'cW' command handler elapsed time: 5 seconds
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_files -from_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe -to_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe -filesets [get_filesets *] 
// Tcl Message: INFO: [filemgmt 20-762] Replacing file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' with file 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe'. 
// [GUI Memory]: 93 MB (+713kb) [00:12:45]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 109 MB (+17349kb) [00:12:46]
// [Engine Memory]: 576 MB (+2887kb) [00:12:48]
// [Engine Memory]: 578 MB (+1196kb) [00:13:13]
// [Engine Memory]: 580 MB (+2174kb) [00:13:53]
// [GUI Memory]: 109 MB (+312kb) [00:14:58]
// [GUI Memory]: 110 MB (+902kb) [00:15:03]
// [GUI Memory]: 111 MB (+818kb) [00:15:08]
// [Engine Memory]: 580 MB (+94kb) [00:15:13]
// [Engine Memory]: 580 MB (+94kb) [00:15:38]
// Elapsed time: 256 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
// [GUI Memory]: 112 MB (+1278kb) [00:17:02]
// [Engine Memory]: 586 MB (+6365kb) [00:17:02]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true); // u:k (I:JPanel, ch:JFrame) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 18); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files]", 19); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 22); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Nexys4fpga (nexys4fpga.v)]", 24); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 30); // u:k (I:JPanel, ch:JFrame)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 17); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 108 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_EXAMPLE_PROJECT, "Open Example Project"); // W:JMenu (JPopupMenu:JComponent, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 277, 165); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 114 MB (+1473kb) [00:19:06]
// [GUI Memory]: 117 MB (+3466kb) [00:19:09]
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_EXISTING_CONFIGURABLE_IP, "Add existing IP"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories..."); // a:JButton (H:JPanel, b:g)
// Elapsed time: 11 seconds
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/clk_wizard");
// HOptionPane Error: "Can't import IP 'clk_wizard'. Reasons:IP name 'clk_wizard' is already in use in this project.  Please choose a different name. (Import IP)"
// Elapsed time: 17 seconds
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton("PAResourceQtoS.SrcChooserPanel_CANT_IMPORT_IP_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectButton("CANCEL", "Cancel"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 40 seconds
dismissDialog("Add Sources"); // b:g (ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 10, false); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 10); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, al:bE)
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
// [GUI Memory]: 117 MB (+118kb) [00:20:00]
// [GUI Memory]: 119 MB (+1668kb) [00:20:01]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 11, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 12, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 10, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 10, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 592 MB. GUI used memory: 60 MB. Current time: 12/5/14 12:47:54 PM
// [Engine Memory]: 592 MB (+6606kb) [00:20:28]
// Elapsed time: 22 seconds
selectMenuItem(PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE
// aA:ac (ch:JFrame): Generate Output Products: addNotify
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
// 'aL' command handler elapsed time: 10 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OF_OUTPUT_PRODUCTS_DID_NOT_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 
// Tcl Message: Top: Nexys4fpga 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:20:54 . Memory (MB): peak = 824.785 ; gain = 662.563 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:229] INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics__parameterized0' (6#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74] INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (7#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'clk_wizard' not found [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:45] ERROR: [Synth 8-285] failed synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:20:55 . Memory (MB): peak = 825.156 ; gain = 662.934 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 54)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." 
// Tcl Message: 46 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// [Engine Memory]: 603 MB (+10960kb) [00:20:53]
// N:a (ch:JFrame): Critical Messages: addNotify
// [Engine Memory]: 603 MB (+397kb) [00:20:53]
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
selectCodeEditor("vga_subsystem.v", 321, 268); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 65 seconds
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // w:Y (v:I, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// d:cm (ch:JFrame):  Run Simulation : addNotify
// Tcl Message: generate_target Simulation [get_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target Simulation [get_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado Verilog Simulation' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado Verilog Simulation' outputs:  
// HOptionPane Error: "ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.Failed to generate IP 'maze'. Failed to generate 'Vivado Verilog Simulation' outputs:  (Run Simulation)"
// a:a (ch:JFrame): Critical Messages: addNotify
// 'c' command handler elapsed time: 10 seconds
// Elapsed time: 10 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 20 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, a:a)
// Elapsed time: 67 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New Project..."); // Z:JMenuItem (JPopupMenu:JComponent, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// a:g (ch:JFrame): New Project: addNotify
// Elapsed time: 13 seconds
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
// Elapsed time: 11 seconds
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Labyrinth"); // an:JTextField (JPanel:JComponent, a:g)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q:a (aO:JPanel, a:g)
// Elapsed time: 18 seconds
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project");
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Labyrinth_viv"); // an:JTextField (JPanel:JComponent, a:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // a:JButton (H:JPanel, a:g)
// Elapsed time: 13 seconds
String[] filenames31467 = {"C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v", "C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v"};
setFileChooser(filenames31467);
// Elapsed time: 22 seconds
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories..."); // a:JButton (H:JPanel, a:g)
// Elapsed time: 13 seconds
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip");
// Elapsed time: 12 seconds
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files..."); // a:JButton (H:JPanel, a:g)
dismissFileChooser();
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files..."); // a:JButton (H:JPanel, a:g)
// [Engine Memory]: 604 MB (+1175kb) [00:26:58]
// Elapsed time: 31 seconds
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc");
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
selectTable(PAResourceOtoP.PartChooser_PARTS, "xc7a50tlfgg484-2L ; 484 ; 250 ; 32600 ; 65200 ; 75 ; 120 ; 4 ; 4 ; 1 ; 5 ; 0 ; 85 ; 85 ; 0.87 ; 0.87 ; 0.93 ; C", 130, "xc7a50tlfgg484-2L", 0); // N:u (JViewport:JComponent, a:g)
selectTable(PAResourceOtoP.PartChooser_PARTS, "xc7a100tcsg324-1 ; 324 ; 210 ; 63400 ; 126800 ; 135 ; 240 ; 0 ; 0 ; 1 ; 6 ; 0 ; 85 ; 85 ; 0.95 ; 0.95 ; 1.05 ; C", 159, "xc7a100tcsg324-1", 0); // N:u (JViewport:JComponent, a:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 604 MB. GUI used memory: 61 MB. Current time: 12/5/14 12:54:56 PM
// cm:N (a:g):  Create Project : addNotify
selectButton("PAResourceItoN.NewProjectWizard_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_Yes", "Yes"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// Tcl Message: close_project 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [Engine Memory]: 605 MB (+634kb) [00:27:30]
// [Engine Memory]: 605 MB (+667kb) [00:27:30]
// [Engine Memory]: 607 MB (+1552kb) [00:27:30]
// Tcl Message: create_project Labyrinth_viv C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv -part xc7a100tcsg324-1 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 607 MB (+16kb) [00:27:31]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 607 MB (+20kb) [00:27:31]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 607 MB (+405kb) [00:27:31]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 607 MB (+81kb) [00:27:31]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/clk_wizard/clk_wizard.xci 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci 
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.xci 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset constrs_1 -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc 
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, a:g)
// 'f' command handler elapsed time: 185 seconds
dismissDialog("Create Project"); // cm:N (a:g)
dismissDialog("New Project"); // a:g (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_UPDATE_GRAPH
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1); // u:k (I:JPanel, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 608 MB (+696kb) [00:27:43]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 5); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 9); // u:k (I:JPanel, ch:JFrame)
// [Engine Memory]: 610 MB (+2613kb) [00:27:47]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip_run [get_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs maze_synth_1 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci' is already up-to-date INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  
// N:a (ch:JFrame): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 12); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_AND_NETLIST_FILES_OR_DIRECTORIES, "Add or create design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // a:JButton (H:JPanel, b:g)
// Elapsed time: 20 seconds
dismissFileChooser();
selectButton("BACK", "< Back"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_BLOCK_DESIGN_SUB_DESIGN_UNITS, "Add existing block design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // a:JButton (H:JPanel, b:g)
dismissFileChooser();
selectButton("BACK", "< Back"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_AND_NETLIST_FILES_OR_DIRECTORIES, "Add or create design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_AND_NETLIST_FILES_OR_DIRECTORIES, "Add or create design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // a:JButton (H:JPanel, b:g)
// Elapsed time: 16 seconds
dismissFileChooser();
selectButton("BACK", "< Back"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_EXISTING_CONFIGURABLE_IP, "Add existing IP"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_CONFIGURABLE_IP_FILES, "Add Files..."); // a:JButton (H:JPanel, b:g)
dismissFileChooser();
selectButton("BACK", "< Back"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton("CANCEL", "Cancel"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 86 seconds
dismissDialog("Add Sources"); // b:g (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source File Properties..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectMenuItem(PAResourceQtoS.SrcMenu_OPEN_SELECTED_SOURCE_FILES, "Open File"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// V:ad (ch:JFrame): Unable to Open File: addNotify
selectButton(PAResourceOtoP.OpenFileAction_OK, "OK"); // a:JButton (JPanel:JComponent, V:ad)
dismissDialog("Unable to Open File"); // V:ad (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 13, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
// Elapsed time: 11 seconds
selectMenuItem(PAResourceCommand.PACommandNames_SRC_REPLACE_FILE, "Replace File..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SRC_REPLACE_FILE
// HMemoryUtils.trashcanNow. Engine heap size: 612 MB. GUI used memory: 66 MB. Current time: 12/5/14 12:57:39 PM
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// [Engine Memory]: 612 MB (+1531kb) [00:30:13]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_files -from_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe -to_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe -filesets [get_filesets *] 
// Tcl Message: INFO: [filemgmt 20-762] Replacing file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' with file 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe'. 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 
// Tcl Message: Top: Nexys4fpga 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:02:28 ; elapsed = 00:30:22 . Memory (MB): peak = 840.910 ; gain = 678.688 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: 	Parameter GND bound to: 8'b00000000  	Parameter BLKL bound to: 8'b00000001  	Parameter OBSTR bound to: 8'b00000010  	Parameter RSVD bound to: 8'b00000000  
// Tcl Message: ERROR: [Synth 8-439] module 'maze' not found [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:76] ERROR: [Synth 8-285] failed synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] ERROR: [Synth 8-285] failed synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:30:22 . Memory (MB): peak = 846.621 ; gain = 684.398 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 56)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." 
// Tcl Message: 57 Infos, 13 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// 'dg' command handler elapsed time: 3 seconds
// [Engine Memory]: 626 MB (+14925kb) [00:30:21]
// N:a (ch:JFrame): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 14 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'maze' not found [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:76]", 0); // d:a (JViewport:JComponent, N:a)
// [Engine Memory]: 627 MB (+1118kb) [00:30:40]
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, false); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 13 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectTab((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
// Elapsed time: 22 seconds
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files -fileset maze C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// Tcl Message: delete_fileset maze 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property target_constrs_file C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc [current_fileset -constrset] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze]", 11, false); // u:k (I:JPanel, ch:JFrame)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_EXISTING_CONFIGURABLE_IP, "Add existing IP"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories..."); // a:JButton (H:JPanel, b:g)
// Elapsed time: 24 seconds
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze");
// cm:N (ch:JFrame):  Add Existing IP : addNotify
dismissDialog("Add Sources"); // b:g (ch:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci 
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 33 seconds
dismissDialog("Add Existing IP"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 14, false); // u:k (I:JPanel, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip_run [get_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs maze_synth_1 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci' is already up-to-date INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  
// N:a (ch:JFrame): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 23 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, N:a)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, false); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, al:bE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
// [Engine Memory]: 629 MB (+1413kb) [00:33:49]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// [Engine Memory]: 631 MB (+2719kb) [00:34:07]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe}] [get_ips maze] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\lbr.coe' 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
// cm:N (ch:JFrame):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'maze'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'maze'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'maze'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'maze'... 
// Tcl Message: generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 853.535 ; gain = 0.000 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_run -jobs 8 maze_synth_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Dec 05 13:01:57 2014] Launched maze_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/maze_synth_1/runme.log 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 633 MB. GUI used memory: 74 MB. Current time: 12/5/14 1:02:00 PM
// [Engine Memory]: 633 MB (+1662kb) [00:34:33]
// [Engine Memory]: 642 MB (+9486kb) [00:34:37]
// Elapsed time: 22 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// [Engine Memory]: 646 MB (+4870kb) [00:34:38]
// [Engine Memory]: 666 MB (+20615kb) [00:34:43]
// HMemoryUtils.trashcanNow. Engine heap size: 689 MB. GUI used memory: 74 MB. Current time: 12/5/14 1:02:15 PM
// [Engine Memory]: 689 MB (+24104kb) [00:34:48]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 706 MB (+18112kb) [00:34:49]
// [Engine Memory]: 707 MB (+425kb) [00:34:53]
// Elapsed time: 45 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 10, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 10, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("map.v", 747, 357); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 10); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 11); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci), maze - maze_arch (maze.vhd)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci), maze - maze_arch (maze.vhd)]", 12); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci), maze - maze_arch (maze.vhd)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci), maze - maze_arch (maze.vhd)]", 12, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// TclEventType: RUN_COMPLETED
// Elapsed time: 37 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci), maze - maze_arch (maze.vhd)]", 12); // u:k (I:JPanel, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 123 MB (+4124kb) [00:36:34]
// [Engine Memory]: 710 MB (+3112kb) [00:36:34]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 
// Tcl Message: Top: Nexys4fpga 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:36:38 . Memory (MB): peak = 922.730 ; gain = 760.508 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: 	Parameter GND bound to: 8'b00000000  	Parameter BLKL bound to: 8'b00000001  	Parameter OBSTR bound to: 8'b00000010  	Parameter RSVD bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'maze' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: ERROR: [Synth 8-685] variable 'vid_pixel_out' should not be used in output port connection [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:155] ERROR: [Synth 8-285] failed synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:03:28 ; elapsed = 00:36:39 . Memory (MB): peak = 922.730 ; gain = 760.508 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 57)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." 
// Tcl Message: 60 Infos, 16 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// [GUI Memory]: 130 MB (+7727kb) [00:36:37]
// [Engine Memory]: 732 MB (+23396kb) [00:36:37]
// N:a (ch:JFrame): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// [GUI Memory]: 133 MB (+2959kb) [00:36:38]
// HMemoryUtils.trashcanNow. Engine heap size: 736 MB. GUI used memory: 77 MB. Current time: 12/5/14 1:04:05 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 736 MB (+4317kb) [00:36:38]
// [Engine Memory]: 737 MB (+733kb) [00:36:39]
// Elapsed time: 34 seconds
selectCodeEditor("maze.vhd", 450, 347); // H:bi (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4, true); // u:k (I:JPanel, ch:JFrame) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 576, 296); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("acceleratedball.v", 210, 179); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 210, 179, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 22 seconds
selectCodeEditor("acceleratedball.v", 299, 360); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 95, 387); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// aR:ad (ch:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ad)
// cm:N (ch:JFrame):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
dismissDialog("Save Project"); // aR:ad (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 
// Tcl Message: Top: Nexys4fpga 
// TclEventType: ELABORATE_FINISH
// [Engine Memory]: 832 MB (+100093kb) [00:38:35]
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 947 MB. GUI used memory: 80 MB. Current time: 12/5/14 1:06:03 PM
// [Engine Memory]: 947 MB (+120758kb) [00:38:37]
// [Engine Memory]: 967 MB (+20258kb) [00:38:37]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.5s
// [Engine Memory]: 1,039 MB (+75771kb) [00:38:37]
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,041 MB (+2056kb) [00:38:40]
// [Engine Memory]: 1,041 MB (+393kb) [00:38:41]
// [Engine Memory]: 1,042 MB (+397kb) [00:38:41]
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 00:38:33 . Memory (MB): peak = 922.730 ; gain = 760.508 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: 	Parameter GND bound to: 8'b00000000  	Parameter BLKL bound to: 8'b00000001  	Parameter OBSTR bound to: 8'b00000010  	Parameter RSVD bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'maze' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:38:34 . Memory (MB): peak = 922.730 ; gain = 760.508 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:38 ; elapsed = 00:38:34 . Memory (MB): peak = 922.730 ; gain = 760.508 --------------------------------------------------------------------------------- 
// Tcl Message: Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml... Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:03:52 ; elapsed = 00:38:43 . Memory (MB): peak = 1328.277 ; gain = 1166.055 
// Tcl Message: 64 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.277 ; gain = 405.547 
// [Engine Memory]: 1,042 MB (+479kb) [00:38:41]
// [Engine Memory]: 1,045 MB (+3276kb) [00:38:41]
// 'dg' command handler elapsed time: 14 seconds
// [Engine Memory]: 1,047 MB (+2007kb) [00:38:41]
// Elapsed time: 12 seconds
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// [Engine Memory]: 1,048 MB (+491kb) [00:38:43]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 134 MB (+822kb) [00:40:47]
// Elapsed time: 125 seconds
floatFrame(PAResourceOtoP.PAViews_SCHEMATIC, "RTL Schematic"); // al:DockableFrame (FrameContainer:JideTabbedPane, ch:JFrame)
// PAResourceOtoP.PAViews_SCHEMATIC: Schematic: float view
maximizeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "RTL Schematic"); // al:DockableFrame (FrameContainer:JideTabbedPane, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 162 MB (+29476kb) [00:40:53]
// [Engine Memory]: 1,085 MB (+38944kb) [00:40:58]
// HMemoryUtils.trashcanNow. Engine heap size: 1,085 MB. GUI used memory: 118 MB. Current time: 12/5/14 1:08:25 PM
// [Engine Memory]: 1,094 MB (+9330kb) [00:41:16]
// [GUI Memory]: 163 MB (+938kb) [00:52:29]
// [GUI Memory]: 164 MB (+1189kb) [00:52:34]
// [GUI Memory]: 200 MB (+38267kb) [00:52:37]
// [Engine Memory]: 1,100 MB (+6909kb) [00:52:37]
// [GUI Memory]: 205 MB (+4560kb) [00:52:40]
// [GUI Memory]: 206 MB (+910kb) [00:52:45]
// [GUI Memory]: 229 MB (+24742kb) [00:52:48]
// [Engine Memory]: 1,117 MB (+17063kb) [00:52:48]
// HMemoryUtils.trashcanNow. Engine heap size: 1,144 MB. GUI used memory: 164 MB. Current time: 12/5/14 1:20:16 PM
// [Engine Memory]: 1,144 MB (+29093kb) [00:52:54]
// [Engine Memory]: 1,144 MB (+61kb) [00:52:57]
// [Engine Memory]: 1,144 MB (+16kb) [00:53:00]
// [GUI Memory]: 235 MB (+6456kb) [00:53:08]
// [Engine Memory]: 1,144 MB (+4kb) [00:53:08]
// [GUI Memory]: 243 MB (+7595kb) [00:53:11]
// [GUI Memory]: 243 MB (+680kb) [00:53:16]
// [Engine Memory]: 1,219 MB (+77950kb) [00:53:18]
// HMemoryUtils.trashcanNow. Engine heap size: 1,219 MB. GUI used memory: 204 MB. Current time: 12/5/14 1:20:46 PM
// [Engine Memory]: 1,219 MB (+45kb) [00:53:23]
// [Engine Memory]: 1,219 MB (+73kb) [00:53:28]
// [GUI Memory]: 244 MB (+880kb) [00:53:29]
// [Engine Memory]: 1,219 MB (+8kb) [00:53:29]
// [GUI Memory]: 245 MB (+602kb) [00:53:34]
// [GUI Memory]: 259 MB (+15330kb) [00:53:41]
// [GUI Memory]: 261 MB (+2123kb) [00:53:46]
// [GUI Memory]: 276 MB (+15472kb) [00:53:49]
// [GUI Memory]: 277 MB (+813kb) [00:53:54]
// [GUI Memory]: 297 MB (+20942kb) [00:53:59]
// [Engine Memory]: 1,219 MB (+20kb) [00:53:59]
// [GUI Memory]: 307 MB (+11045kb) [00:54:01]
// [GUI Memory]: 308 MB (+809kb) [00:54:06]
// [GUI Memory]: 349 MB (+43289kb) [00:54:10]
// [Engine Memory]: 1,262 MB (+44670kb) [00:54:10]
// [GUI Memory]: 354 MB (+5323kb) [00:54:13]
// HMemoryUtils.trashcanNow. Engine heap size: 1,287 MB. GUI used memory: 272 MB. Current time: 12/5/14 1:21:41 PM
// [Engine Memory]: 1,287 MB (+26677kb) [00:54:19]
// [Engine Memory]: 1,287 MB (+106kb) [00:54:20]
// [GUI Memory]: 376 MB (+22784kb) [00:54:53]
// [GUI Memory]: 377 MB (+577kb) [00:54:58]
// [GUI Memory]: 379 MB (+2535kb) [00:55:01]
// [Engine Memory]: 1,292 MB (+5242kb) [00:55:01]
// [GUI Memory]: 384 MB (+5170kb) [00:55:05]
// [Engine Memory]: 1,292 MB (+212kb) [00:55:05]
// [GUI Memory]: 385 MB (+640kb) [00:55:10]
// [GUI Memory]: 440 MB (+57734kb) [00:55:12]
// [Engine Memory]: 1,339 MB (+48586kb) [00:55:12]
// HMemoryUtils.trashcanNow. Engine heap size: 1,366 MB. GUI used memory: 359 MB. Current time: 12/5/14 1:22:41 PM
// [Engine Memory]: 1,366 MB (+28291kb) [00:55:17]
// [Engine Memory]: 1,366 MB (+61kb) [00:55:21]
// [Engine Memory]: 1,366 MB (+262kb) [00:55:24]
// [GUI Memory]: 440 MB (+704kb) [00:55:48]
// [Engine Memory]: 1,375 MB (+9392kb) [00:55:53]
// [GUI Memory]: 441 MB (+558kb) [00:56:05]
// [GUI Memory]: 443 MB (+2016kb) [00:56:10]
// [GUI Memory]: 445 MB (+2725kb) [00:56:14]
// [GUI Memory]: 460 MB (+14944kb) [00:56:17]
// [Engine Memory]: 1,378 MB (+3780kb) [00:56:17]
// [GUI Memory]: 460 MB (+857kb) [00:56:22]
// [GUI Memory]: 491 MB (+31628kb) [00:56:24]
// [Engine Memory]: 1,402 MB (+24612kb) [00:56:24]
// HMemoryUtils.trashcanNow. Engine heap size: 1,428 MB. GUI used memory: 436 MB. Current time: 12/5/14 1:23:51 PM
// [Engine Memory]: 1,428 MB (+27262kb) [00:56:29]
// [Engine Memory]: 1,428 MB (+69kb) [00:56:34]
// [Engine Memory]: 1,428 MB (+12kb) [00:56:37]
// [GUI Memory]: 522 MB (+32352kb) [00:56:45]
// [Engine Memory]: 1,437 MB (+9175kb) [00:56:45]
// [GUI Memory]: 523 MB (+1409kb) [00:56:49]
// [GUI Memory]: 524 MB (+797kb) [00:56:54]
// HMemoryUtils.trashcanNow. Engine heap size: 1,486 MB. GUI used memory: 474 MB. Current time: 12/5/14 1:24:22 PM
// [Engine Memory]: 1,486 MB (+51609kb) [00:56:57]
// [Engine Memory]: 1,486 MB (+69kb) [00:57:06]
// [Engine Memory]: 1,486 MB (+4kb) [00:57:15]
// [GUI Memory]: 540 MB (+17319kb) [00:57:17]
// [Engine Memory]: 1,486 MB (+16kb) [00:57:17]
// [GUI Memory]: 541 MB (+558kb) [00:57:22]
// [GUI Memory]: 547 MB (+6576kb) [00:57:25]
// [Engine Memory]: 1,486 MB (+20kb) [00:57:25]
// [GUI Memory]: 565 MB (+19446kb) [00:57:28]
// [GUI Memory]: 566 MB (+780kb) [00:57:33]
// [GUI Memory]: 587 MB (+21440kb) [00:57:37]
// [Engine Memory]: 1,504 MB (+18771kb) [00:57:37]
// [GUI Memory]: 589 MB (+2214kb) [00:57:41]
// [GUI Memory]: 607 MB (+19399kb) [00:57:46]
// [Engine Memory]: 1,527 MB (+23953kb) [00:57:46]
// [GUI Memory]: 638 MB (+32048kb) [00:57:48]
// [Engine Memory]: 1,554 MB (+28782kb) [00:57:48]
// HMemoryUtils.trashcanNow. Engine heap size: 1,581 MB. GUI used memory: 541 MB. Current time: 12/5/14 1:25:16 PM
// [Engine Memory]: 1,581 MB (+28123kb) [00:57:53]
// [Engine Memory]: 1,581 MB (+61kb) [00:57:57]
// [GUI Memory]: 650 MB (+12761kb) [00:58:18]
// [Engine Memory]: 1,581 MB (+40kb) [00:58:18]
// [GUI Memory]: 651 MB (+800kb) [00:58:23]
// [GUI Memory]: 670 MB (+20445kb) [00:58:30]
// [Engine Memory]: 1,595 MB (+14151kb) [00:58:30]
// [GUI Memory]: 671 MB (+654kb) [00:58:35]
// [Engine Memory]: 1,621 MB (+27926kb) [00:58:39]
// HMemoryUtils.trashcanNow. Engine heap size: 1,621 MB. GUI used memory: 611 MB. Current time: 12/5/14 1:26:06 PM
// [Engine Memory]: 1,621 MB (+45kb) [00:58:48]
// [Engine Memory]: 1,621 MB (+8kb) [00:58:50]
// [Engine Memory]: 1,622 MB (+618kb) [00:58:55]
// [GUI Memory]: 717 MB (+47937kb) [00:59:10]
// [Engine Memory]: 1,636 MB (+15130kb) [00:59:10]
// [GUI Memory]: 723 MB (+6500kb) [00:59:13]
// [GUI Memory]: 724 MB (+762kb) [00:59:18]
// HMemoryUtils.trashcanNow. Engine heap size: 1,688 MB. GUI used memory: 667 MB. Current time: 12/5/14 1:26:47 PM
// [Engine Memory]: 1,690 MB (+55664kb) [00:59:21]
// [GUI Memory]: 735 MB (+12166kb) [00:59:41]
// [GUI Memory]: 740 MB (+4756kb) [00:59:45]
// [GUI Memory]: 740 MB (+733kb) [00:59:50]
// [GUI Memory]: 755 MB (+15599kb) [00:59:51]
// [GUI Memory]: 756 MB (+637kb) [00:59:56]
// [GUI Memory]: 774 MB (+18712kb) [01:00:00]
// [Engine Memory]: 1,703 MB (+13934kb) [01:00:00]
// [GUI Memory]: 802 MB (+29196kb) [01:00:02]
// [Engine Memory]: 1,726 MB (+24375kb) [01:00:02]
// HMemoryUtils.trashcanNow. Engine heap size: 1,752 MB. GUI used memory: 731 MB. Current time: 12/5/14 1:27:31 PM
// [Engine Memory]: 1,752 MB (+27586kb) [01:00:07]
// [GUI Memory]: 821 MB (+20889kb) [01:00:33]
// [GUI Memory]: 822 MB (+591kb) [01:00:38]
// [GUI Memory]: 847 MB (+26024kb) [01:00:42]
// [Engine Memory]: 1,775 MB (+24023kb) [01:00:42]
// HMemoryUtils.trashcanNow. Engine heap size: 1,841 MB. GUI used memory: 792 MB. Current time: 12/5/14 1:28:11 PM
// [Engine Memory]: 1,841 MB (+68595kb) [01:00:45]
// [Engine Memory]: 1,841 MB (+32kb) [01:00:53]
// [Engine Memory]: 1,851 MB (+10469kb) [01:01:04]
// [GUI Memory]: 875 MB (+29587kb) [01:01:14]
// [GUI Memory]: 882 MB (+7529kb) [01:01:17]
// [GUI Memory]: 883 MB (+670kb) [01:01:22]
// [GUI Memory]: 910 MB (+28873kb) [01:01:24]
// [GUI Memory]: 915 MB (+4767kb) [01:01:28]
// [GUI Memory]: 916 MB (+796kb) [01:01:33]
// HMemoryUtils.trashcanNow. Engine heap size: 1,893 MB. GUI used memory: 856 MB. Current time: 12/5/14 1:29:02 PM
// [Engine Memory]: 1,893 MB (+44449kb) [01:01:36]
// [Engine Memory]: 1,904 MB (+11649kb) [01:01:44]
// [GUI Memory]: 936 MB (+21695kb) [01:02:06]
// [GUI Memory]: 937 MB (+776kb) [01:02:10]
// [GUI Memory]: 940 MB (+2640kb) [01:02:15]
// [GUI Memory]: 952 MB (+12781kb) [01:02:18]
// [GUI Memory]: 953 MB (+847kb) [01:02:23]
// [Engine Memory]: 1,919 MB (+15228kb) [01:02:26]
// HMemoryUtils.trashcanNow. Engine heap size: 1,919 MB. GUI used memory: 928 MB. Current time: 12/5/14 1:29:57 PM
// [Engine Memory]: 1,919 MB (+299kb) [01:02:31]
// [Engine Memory]: 1,919 MB (+53kb) [01:02:36]
// [GUI Memory]: 964 MB (+12236kb) [01:02:39]
// [GUI Memory]: 965 MB (+632kb) [01:02:44]
// [GUI Memory]: 989 MB (+24752kb) [01:02:47]
// [Engine Memory]: 1,928 MB (+9207kb) [01:02:47]
// [GUI Memory]: 992 MB (+3461kb) [01:02:51]
// [GUI Memory]: 994 MB (+2179kb) [01:02:56]
// [Engine Memory]: 1,936 MB (+8126kb) [01:02:56]
// [GUI Memory]: 1,023 MB (+30525kb) [01:02:58]
// [Engine Memory]: 1,959 MB (+24432kb) [01:02:58]
// HMemoryUtils.trashcanNow. Engine heap size: 1,976 MB. GUI used memory: 975 MB. Current time: 12/5/14 1:30:27 PM
// [Engine Memory]: 1,976 MB (+18051kb) [01:03:03]
// [Engine Memory]: 1,976 MB (+65kb) [01:03:07]
// [Engine Memory]: 1,976 MB (+4kb) [01:03:11]
// [GUI Memory]: 1,033 MB (+9972kb) [01:03:18]
// [Engine Memory]: 1,977 MB (+434kb) [01:03:18]
// [GUI Memory]: 1,033 MB (+612kb) [01:03:22]
// [GUI Memory]: 1,034 MB (+866kb) [01:03:27]
// [GUI Memory]: 1,035 MB (+604kb) [01:03:30]
// [GUI Memory]: 1,035 MB (+669kb) [01:03:35]
// [GUI Memory]: 1,058 MB (+24328kb) [01:03:38]
// [Engine Memory]: 1,983 MB (+7184kb) [01:03:38]
// HMemoryUtils.trashcanNow. Engine heap size: 2,035 MB. GUI used memory: 1,025 MB. Current time: 12/5/14 1:31:07 PM
// [Engine Memory]: 2,035 MB (+53800kb) [01:03:42]
// [GUI Memory]: 1,061 MB (+2794kb) [01:03:49]
// [Engine Memory]: 2,035 MB (+69kb) [01:03:49]
// [GUI Memory]: 1,062 MB (+619kb) [01:03:54]
// [Engine Memory]: 2,041 MB (+6832kb) [01:03:54]
// [GUI Memory]: 1,091 MB (+31217kb) [01:03:58]
// HMemoryUtils.trashcanNow. Engine heap size: 2,115 MB. GUI used memory: 1,054 MB. Current time: 12/5/14 1:31:27 PM
// [Engine Memory]: 2,115 MB (+76775kb) [01:04:02]
// [Engine Memory]: 2,115 MB (+61kb) [01:04:10]
// [GUI Memory]: 1,095 MB (+3485kb) [01:04:14]
// [GUI Memory]: 1,102 MB (+8118kb) [01:04:20]
// [GUI Memory]: 1,103 MB (+792kb) [01:04:25]
// [GUI Memory]: 1,130 MB (+28235kb) [01:04:29]
// [Engine Memory]: 2,115 MB (+503kb) [01:04:29]
// [GUI Memory]: 1,149 MB (+19697kb) [01:04:31]
// [Engine Memory]: 2,116 MB (+667kb) [01:04:31]
// [GUI Memory]: 1,150 MB (+830kb) [01:04:36]
// [GUI Memory]: 1,158 MB (+9032kb) [01:04:43]
// [GUI Memory]: 1,159 MB (+828kb) [01:04:48]
// [GUI Memory]: 1,185 MB (+27196kb) [01:04:51]
// [Engine Memory]: 2,121 MB (+5128kb) [01:04:51]
// [GUI Memory]: 1,190 MB (+5245kb) [01:04:54]
// [Engine Memory]: 2,122 MB (+1843kb) [01:04:54]
// [GUI Memory]: 1,191 MB (+611kb) [01:04:59]
// [GUI Memory]: 1,230 MB (+41713kb) [01:05:01]
// [Engine Memory]: 2,171 MB (+51183kb) [01:05:01]
// HMemoryUtils.trashcanNow. Engine heap size: 2,199 MB. GUI used memory: 1,141 MB. Current time: 12/5/14 1:32:32 PM
// [Engine Memory]: 2,199 MB (+28971kb) [01:05:06]
// [Engine Memory]: 2,199 MB (+102kb) [01:05:13]
// [GUI Memory]: 1,250 MB (+20468kb) [01:05:33]
// [Engine Memory]: 2,199 MB (+16kb) [01:05:33]
// [GUI Memory]: 1,251 MB (+738kb) [01:05:38]
// [GUI Memory]: 1,283 MB (+34252kb) [01:05:42]
// [Engine Memory]: 2,222 MB (+24338kb) [01:05:42]
// [GUI Memory]: 1,300 MB (+17625kb) [01:05:45]
// [Engine Memory]: 2,245 MB (+24395kb) [01:05:45]
// HMemoryUtils.trashcanNow. Engine heap size: 2,271 MB. GUI used memory: 1,200 MB. Current time: 12/5/14 1:33:12 PM
// [Engine Memory]: 2,271 MB (+26775kb) [01:05:50]
// Elapsed time: 1505 seconds
dockFrame(PAResourceOtoP.PAViews_SCHEMATIC, "RTL Schematic"); // al:DockableFrame (FrameContainer:JideTabbedPane, FrameFloatingContainer:ResizableFrame)
maximizeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "RTL Schematic"); // al:DockableFrame (FrameContainer:JideTabbedPane, FrameFloatingContainer:ResizableFrame)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [Engine Memory]: 2,272 MB (+663kb) [01:06:05]
selectTab((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectTab((HResource) null, (HResource) null, "RTL Netlist", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectTab((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// [Engine Memory]: 2,272 MB (+503kb) [01:08:43]
// Elapsed time: 133 seconds
selectCodeEditor("nexys4fpga.v", 516, 504); // bi:J (JPanel:JComponent, ch:JFrame)
// [Engine Memory]: 2,281 MB (+9703kb) [01:08:45]
// Elapsed time: 13 seconds
selectCodeEditor("nexys4fpga.v", 517, 271); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 13:37:03 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
// [Engine Memory]: 2,281 MB (+28kb) [01:09:45]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 15, false); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 37 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false, false, false, false, false, true); // ae:k (JViewport:JComponent, ch:JFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false, false, false, false, true, false); // ae:k (JViewport:JComponent, ch:JFrame) - Popup Trigger
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// q:N (ch:JFrame): Re-customize IP: addNotify
// [Engine Memory]: 2,283 MB (+1404kb) [01:10:49]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// [Engine Memory]: 2,283 MB (+516kb) [01:11:07]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe}] [get_ips maze] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\lbr.coe' 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
selectButton("PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OF_OUTPUT_PRODUCTS_DID_NOT_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Synthesis Settings]", 18, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
// Project Settings: addNotify
selectButton("CANCEL", "Cancel"); // JButton:AbstractButton (ButtonPanel:JPanel, k:bn)
dismissDialog("Project Settings"); // k:bn (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 13:38:46 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// [Engine Memory]: 2,283 MB (+65kb) [01:11:21]
// [Engine Memory]: 2,284 MB (+487kb) [01:11:26]
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 36 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 13:39:22 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STEP_COMPLETED
// ak:a (ch:JFrame): Launch Run Critical Messages: addNotify
// Q:al (ch:JFrame): Implementation Failed: addNotify
// Elapsed time: 21 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,298 MB. GUI used memory: 1,215 MB. Current time: 12/5/14 1:39:52 PM
// [Engine Memory]: 2,299 MB (+15552kb) [01:12:27]
// Elapsed time: 12 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Opt 31-67] Problem: A LUT4 cell in the design is missing a connection on input pin I1, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2.. Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.", 4); // d:a (JViewport:JComponent, ak:a)
// [Engine Memory]: 2,330 MB (+32628kb) [01:12:32]
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.", 0); // d:a (JViewport:JComponent, ak:a)
// [Engine Memory]: 2,330 MB (+28kb) [01:12:37]
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Opt 31-67] Problem: A LUT4 cell in the design is missing a connection on input pin I1, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2.. Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.", 4); // d:a (JViewport:JComponent, ak:a)
// Elapsed time: 225 seconds
dismissDialog("Launch Run Critical Messages"); // ak:a (ch:JFrame)
// [Engine Memory]: 2,330 MB (+73kb) [01:16:28]
// Elapsed time: 356 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 23, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// j:al (ch:JFrame): Reset and Re-run: addNotify
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Reset and Re-run"); // j:al (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 27, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// al:bE (ch:JFrame): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, al:bE)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'bK' command handler elapsed time: 4 seconds
// Tcl Message: reset_run impl_1 
// [Engine Memory]: 2,330 MB (+16kb) [01:22:33]
dismissDialog("No Implementation Results Available"); // al:bE (ch:JFrame)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 2,333 MB (+3403kb) [01:22:33]
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Fri Dec 05 13:50:00 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
// [Engine Memory]: 2,340 MB (+7172kb) [01:22:33]
// [Engine Memory]: 2,340 MB (+106kb) [01:22:33]
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Implementation Failed: addNotify
// Elapsed time: 21 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2014.4/data/ip/xilinx/blk_mem_gen_v8_2/hdl/mem_init_file.xit': . ]", 3, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false, false, false, false, true, false); // ae:k (JViewport:JComponent, ch:JFrame) - Popup Trigger
// Elapsed time: 77 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 17, false); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 18, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 17, false); // u:k (I:JPanel, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 01:24:59 . Memory (MB): peak = 2829.262 ; gain = 2667.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,369 MB (+30715kb) [01:24:58]
// [Engine Memory]: 2,369 MB (+32kb) [01:24:59]
// HMemoryUtils.trashcanNow. Engine heap size: 2,369 MB. GUI used memory: 1,202 MB. Current time: 12/5/14 1:52:26 PM
// Engine heap size: 2,369 MB. GUI used memory: 1,203 MB. Current time: 12/5/14 1:52:26 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: 	Parameter GND bound to: 8'b00000000  	Parameter BLKL bound to: 8'b00000001  	Parameter OBSTR bound to: 8'b00000010  	Parameter RSVD bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'maze' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:05:44 ; elapsed = 01:25:00 . Memory (MB): peak = 2847.152 ; gain = 2684.930 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:45 ; elapsed = 01:25:00 . Memory (MB): peak = 2847.152 ; gain = 2684.930 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,369 MB. GUI used memory: 1,174 MB. Current time: 12/5/14 1:52:27 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2857.984 ; gain = 28.723 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger - Node
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// q:N (ch:JFrame): Re-customize IP: addNotify
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE, "Re-customize IP..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// q:N (ch:JFrame): Re-customize IP: addNotify
// Elapsed time: 27 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe}] [get_ips maze] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe' provided. It will be converted relative to IP Instance files '..\..\..\..\..\lbr.coe' 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceCommand.PACommandNames_OUT_OF_CONTEXT_SETTINGS, "Out-of-Context Settings..."); // a:JButton (JPanel:JComponent, aA:ac)
// O:ac (ch:JFrame): Out-of-Context Settings: addNotify
// Elapsed time: 10 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, O:ac)
dismissDialog("Out-of-Context Settings"); // O:ac (ch:JFrame)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_SKIP, "Skip"); // a:JButton (JPanel:JComponent, aA:ac)
dismissDialog("Generate Output Products"); // aA:ac (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_RTL_DESIGN, "New Elaborated Design..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_OPEN_RTL_DESIGN
// H:ac (ch:JFrame): Open Elaborated Design: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, H:ac)
dismissDialog("Open Elaborated Design"); // H:ac (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN, "Reload Design"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN
// cm:N (ch:JFrame):  Reloading : addNotify
selectButton("PAResourceQtoS.ReloadDesign_DESIGN_UP_TO_DATE_RELOAD_ANYWAY_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,369 MB. GUI used memory: 1,200 MB. Current time: 12/5/14 1:55:12 PM
// Engine heap size: 2,369 MB. GUI used memory: 1,201 MB. Current time: 12/5/14 1:55:12 PM
// Tcl Message: refresh_design 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,369 MB. GUI used memory: 1,178 MB. Current time: 12/5/14 1:55:13 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// [Engine Memory]: 2,370 MB (+389kb) [01:27:50]
// [Engine Memory]: 2,370 MB (+364kb) [01:27:50]
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// Tcl Message: Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2857.984 ; gain = 0.000 
// 'e' command handler elapsed time: 7 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
selectButton("PAResourceQtoS.RunRun_TASK_HAS_ALREADY_COMPLETED_AND_UP_TO_DATE_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 13:55:21 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 33 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// Q:al (ch:JFrame): Synthesis Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 13:55:59 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// 'm' command handler elapsed time: 4 seconds
selectButton("PAResourceQtoS.RunRun_TASK_HAS_ALREADY_COMPLETED_AND_UP_TO_DATE_Cancel", "Cancel"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Implementation Failed: addNotify
// Elapsed time: 21 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
// [Engine Memory]: 2,370 MB (+20kb) [01:28:55]
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
// Elapsed time: 29 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
// Elapsed time: 72 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false, false, false, false, true, false); // ae:k (JViewport:JComponent, ch:JFrame) - Popup Trigger
// Elapsed time: 43 seconds
selectCodeEditor("nexys4fpga.v", 531, 522); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 67 seconds
selectCodeEditor("nexys4fpga.v", 594, 395); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 210 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), clk_wiz - clk_wizard (clk_wizard.xci)]", 8, false, false, true, false, false, false); // u:k (I:JPanel, ch:JFrame) - Control Key
// Elapsed time: 20 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), ADXL_Control - ADXL362Ctrl - Behavioral (ADXL362Ctrl.vhd)]", 5); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd)]", 7); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 8, false, false, true, false, false, false); // u:k (I:JPanel, ch:JFrame) - Control Key
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/clk_wizard/clk_wizard.xci C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/Square_Root/Square_Root.xci} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files -fileset maze C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/pf-2.srcs/sources_1/ip/maze/maze.xci 
// TclEventType: RUN_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
// cm:N (ay:N):  Remove Sources : addNotify
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// Tcl Message: delete_fileset maze 
dismissDialog("Remove Sources"); // cm:N (ay:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories..."); // a:JButton (H:JPanel, b:g)
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze");
// cm:N (ch:JFrame):  Add Existing IP : addNotify
dismissDialog("Add Sources"); // b:g (ch:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze/maze.xci C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/clk_wizard/clk_wizard.xci} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 2,372 MB (+1601kb) [01:36:46]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 10 seconds
dismissDialog("Add Existing IP"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip_run [get_files C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze/maze.xci] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs maze_synth_1 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 16); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 17, false); // u:k (I:JPanel, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g:JideTabbedPane (JPanel:JComponent, ch:JFrame)
// [Engine Memory]: 2,373 MB (+1298kb) [01:37:14]
// Elapsed time: 14 seconds
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe", 7, "c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PATH_MODE ; RelativeFirst", 9, "RelativeFirst", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PATH_MODE ; RelativeFirst", 9, "RelativeFirst", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PATH_MODE ; RelativeFirst", 9, "RelativeFirst", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
// Tcl Message: set_property PATH_MODE RelativeFirst [get_files c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe] 
// Elapsed time: 21 seconds
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "SCOPED_TO_REF ; ", 11, (String) null, 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "USED_IN ; <unknown>", 12, "[Ljava.lang.String;@9dd1d4e", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "USED_IN ; <unknown>", 12, "[Ljava.lang.String;@43656816", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
// q:N (ch:JFrame): Make Selection: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
// Tcl Message: set_property USED_IN {synthesis simulation} [get_files c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe] 
dismissDialog("Make Selection"); // q:N (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// Tcl Message: ERROR: [xilinx.com:ip:blk_mem_gen:8.2-0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe' not found. 
// Tcl Message: ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. Failed to generate IP 'maze'. Failed to generate 'Vivado VHDL Synthesis' outputs:  
// ak:a (ch:JFrame): Launch Run Critical Messages: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, ak:a)
// 'm' command handler elapsed time: 5 seconds
dismissDialog("Launch Run Critical Messages"); // ak:a (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
dismissFileChooser();
// Elapsed time: 12 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// K:ad (q:N): Error Found: addNotify
selectButton(PAResourceAtoD.CustomizeErrorDialog_OK, "OK"); // a:JButton (JPanel:JComponent, K:ad)
// TclEventType: DG_UPDATE_GRAPH
dismissDialog("Error Found"); // K:ad (q:N)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
// Elapsed time: 11 seconds
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
selectButton(PAResourceEtoH.HACGCCoeFileWidget_EDIT, "Edit"); // a:JButton (JPanel:JComponent, q:N)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_SAVE, "Save"); // a:JButton (JPanel:JComponent, p:JDialog)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, p:JDialog)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe}] [get_ips maze] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe' provided. It will be converted relative to IP Instance files '..\lbr.coe' 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_SKIP, "Skip"); // a:JButton (JPanel:JComponent, aA:ac)
dismissDialog("Generate Output Products"); // aA:ac (ch:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs synth_1 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Dec 05 14:06:58 2014] Launched maze_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/maze_synth_1/runme.log [Fri Dec 05 14:06:58 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.984 ; gain = 0.000 
// 'm' command handler elapsed time: 14 seconds
// Elapsed time: 14 seconds
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 18, false); // u:k (I:JPanel, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files c:/Users/Colten/Dropbox/_SCHOOL/Labyrinth/accel/lbr.coe 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 23, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
selectButton("PAResourceQtoS.RunImplementation_THERE_NO_NETLIST_AVAILABLE_OK_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 14:07:15 2014] Launched maze_synth_1, synth_1... Run output will be captured here: maze_synth_1: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/maze_synth_1/runme.log synth_1: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log [Fri Dec 05 14:07:15 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// [Engine Memory]: 2,386 MB (+13750kb) [01:41:24]
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 114 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_runs maze_synth_1. , [xilinx.com:ip:blk_mem_gen:8.2 0] maze: COE file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Labyrinth/accel/lbr.coe' not found.. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, lbr.coe]", 17, false); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 11 seconds
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PATH_MODE ; RelativeFirst", 9, "RelativeFirst", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PATH_MODE ; RelativeFirst", 9, "RelativeFirst", 1, false); // j:au (JViewport:JComponent, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property PATH_MODE AbsoluteOnly [get_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe] 
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 14:09:50 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
selectCodeEditor("nexys4fpga.v", 462, 488); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 38 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 14:10:32 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Implementation Failed: addNotify
// Elapsed time: 24 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
// Elapsed time: 112 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Coe_File {..\lbr.coe}] [get_ips maze] 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
// cm:N (ch:JFrame):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze/maze.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'maze'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'maze'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'maze'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'maze'... 
// Tcl Message: generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.984 ; gain = 0.000 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run maze_synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_run -jobs 8 maze_synth_1 
// Tcl Message: [Fri Dec 05 14:13:41 2014] Launched maze_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/maze_synth_1/runme.log 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 18 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
selectCodeEditor("nexys4fpga.v", 667, 401); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 17 seconds
selectCodeEditor("nexys4fpga.v", 336, 398); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 318, 422); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: RUN_COMPLETED
// [Engine Memory]: 2,388 MB (+2375kb) [01:48:14]
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,388 MB. GUI used memory: 1,223 MB. Current time: 12/5/14 2:25:14 PM
// [GUI Memory]: 1,321 MB (+21969kb) [01:58:58]
// [GUI Memory]: 1,327 MB (+5859kb) [01:59:02]
// [GUI Memory]: 1,327 MB (+811kb) [01:59:07]
// [GUI Memory]: 1,338 MB (+10572kb) [01:59:11]
// [GUI Memory]: 1,338 MB (+764kb) [01:59:16]
// Elapsed time: 749 seconds
selectCodeEditor("nexys4fpga.v", 276, 364); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,382 MB (+46043kb) [01:59:21]
// [GUI Memory]: 1,409 MB (+28580kb) [01:59:21]
// [Engine Memory]: 2,396 MB (+8704kb) [01:59:21]
// HMemoryUtils.trashcanNow. Engine heap size: 2,421 MB. GUI used memory: 1,285 MB. Current time: 12/5/14 2:26:49 PM
// [Engine Memory]: 2,421 MB (+26107kb) [01:59:23]
// Elapsed time: 19 seconds
selectCodeEditor("nexys4fpga.v", 715, 455); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 593, 354); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 14:27:15 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // w:Y (v:I, ch:JFrame) - Node
// Elapsed time: 12 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // b:g (ch:JFrame)
// Elapsed time: 11 seconds
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
// [Engine Memory]: 2,430 MB (+8777kb) [02:00:59]
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// cm:N (ch:JFrame):  IP Catalog : addNotify
dismissDialog("IP Catalog"); // cm:N (ch:JFrame)
// [Engine Memory]: 2,430 MB (+184kb) [02:01:09]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false, false, false, false, false, true); // P:au (JViewport:JComponent, ch:JFrame) - Double Click
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// Elapsed time: 12 seconds
selectButton("RDIResource.ProgressDialog_BACKGROUND_TASK_RUNNING_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false, false, false, false, false, true); // P:au (JViewport:JComponent, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// cm:N (ch:JFrame):  Customize IP : addNotify
// q:N (ch:JFrame): Customize IP: addNotify
dismissDialog("Customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // aG:g (H:JPanel, q:N)
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // u:c (H:JPanel, q:N)
// HMemoryUtils.trashcanNow. Engine heap size: 2,443 MB. GUI used memory: 1,295 MB. Current time: 12/5/14 2:29:59 PM
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
// [Engine Memory]: 2,450 MB (+21217kb) [02:02:35]
setText("Defines the PortA Write Width(DINA)", "8"); // N:an (aH:M, q:N)
// [Engine Memory]: 2,466 MB (+16343kb) [02:02:40]
setText("Write Depth", "76800"); // N:an (aH:M, q:N)
selectComboBox("Write Width (Write_Width_B)", "8", 3); // u:c (H:JPanel, q:N)
// [Engine Memory]: 2,475 MB (+9842kb) [02:02:50]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectCheckBox((HResource) null, "Load Init File", true); // h:JCheckBox (m:A, q:N): TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
// Elapsed time: 25 seconds
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // v:JideButton (CommandBar:DockableBar, q:N)
// IP Location: show
selectButton(PAResourceAtoD.CustomizeCoreDialog_CHOOSE_IP_LOCATION, (String) null); // q:a (aO:JPanel, ResizableWindow:JWindow)
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel");
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // v:JideButton (CommandBar:DockableBar, q:N)
// IP Location: show
selectButton(RDIResource.HPopupTitle_CLOSE, (String) null); // k:JideButton (JPanel:JComponent, ResizableWindow:JWindow)
// IP Location: hide
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// K:ad (q:N): Error Found: addNotify
// Elapsed time: 25 seconds
selectList(PAResourceAtoD.CustomizeErrorDialog_ERROR_MESSAGES, "Validation failed for parameter 'Coe File(Coe_File)' with value '../lbr.coe' for IP 'blk_mem_gen_0'. Invalid COE File- Unable to open the file c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/coregen/lbr.coe", 0); // a:JideList (JViewport:JComponent, K:ad)
// Elapsed time: 20 seconds
selectButton(PAResourceAtoD.CustomizeErrorDialog_OK, "OK"); // a:JButton (JPanel:JComponent, K:ad)
dismissDialog("Error Found"); // K:ad (q:N)
// Elapsed time: 25 seconds
setText("Component Name", "maze_block_mem"); // N:an (H:M, q:N)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// K:ad (q:N): Error Found: addNotify
// Elapsed time: 36 seconds
selectButton(PAResourceAtoD.CustomizeErrorDialog_OK, "OK"); // a:JButton (JPanel:JComponent, K:ad)
dismissDialog("Error Found"); // K:ad (q:N)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze (maze.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ay:N (ch:JFrame): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, ay:N)
dismissDialog("Remove Sources"); // ay:N (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files -fileset maze C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze/maze.xci 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_DELETE
// Tcl Message: delete_fileset maze 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// cm:N (ch:JFrame):  IP Catalog : addNotify
dismissDialog("IP Catalog"); // cm:N (ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false, false, false, false, false, true); // P:au (JViewport:JComponent, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// cm:N (ch:JFrame):  Customize IP : addNotify
// q:N (ch:JFrame): Customize IP: addNotify
dismissDialog("Customize IP"); // cm:N (ch:JFrame)
// Elapsed time: 14 seconds
setText("Component Name", "maze_memory"); // N:an (H:M, q:N)
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // u:c (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
setText("Defines the PortA Write Width(DINA)", "8"); // N:an (aH:M, q:N)
// Elapsed time: 10 seconds
setText("Write Depth", "76800"); // N:an (aH:M, q:N)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // v:JideButton (CommandBar:DockableBar, q:N)
// IP Location: show
selectButton(PAResourceAtoD.CustomizeCoreDialog_CHOOSE_IP_LOCATION, (String) null); // q:a (aO:JPanel, ResizableWindow:JWindow)
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel");
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // aG:g (H:JPanel, q:N)
selectCheckBox((HResource) null, "Load Init File", true); // h:JCheckBox (m:A, q:N): TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: CREATE_IP_CORE
// cm:N (q:N):  Customize IP : addNotify
// Tcl Message: create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name maze_memory -dir C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {76800} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips maze_memory] 
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/lbr.coe' provided. It will be converted relative to IP Instance files '..\lbr.coe' 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze_memory/maze_memory.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'maze_memory'... 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
dismissDialog("Customize IP"); // cm:N (q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectButton(PAResourceQtoS.SimpleOutputProductDialog_SKIP, "Skip"); // a:JButton (JPanel:JComponent, aA:ac)
dismissDialog("Generate Output Products"); // aA:ac (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14); // u:k (I:JPanel, ch:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor("map.v", 29, 266); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 40, 412); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN, "Reload Design"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip_run [get_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/maze_memory/maze_memory.xci] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs maze_memory_synth_1 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'maze_memory'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Dec 05 14:36:35 2014] Launched maze_memory_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/maze_memory_synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.949 ; gain = 0.000 
// Tcl Message: wait_on_run maze_memory_synth_1 
// Tcl Message: [Fri Dec 05 14:36:35 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:36:40 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:36:45 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:36:50 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:37:00 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:37:10 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:37:20 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:37:30 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:37:50 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:38:10 2014] Waiting for maze_memory_synth_1 to finish... 
// Tcl Message: [Fri Dec 05 14:38:30 2014] Waiting for maze_memory_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// Tcl Message: [Fri Dec 05 14:38:35 2014] maze_memory_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:00 . Memory (MB): peak = 2927.949 ; gain = 0.000 
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:09:00 ; elapsed = 02:11:13 . Memory (MB): peak = 2927.949 ; gain = 2765.727 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,478 MB (+3330kb) [02:11:13]
// HMemoryUtils.trashcanNow. Engine heap size: 2,478 MB. GUI used memory: 1,297 MB. Current time: 12/5/14 2:38:40 PM
// Engine heap size: 2,478 MB. GUI used memory: 1,298 MB. Current time: 12/5/14 2:38:40 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: 	Parameter GND bound to: 8'b00000000  	Parameter BLKL bound to: 8'b00000001  	Parameter OBSTR bound to: 8'b00000010  	Parameter RSVD bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:09:01 ; elapsed = 02:11:14 . Memory (MB): peak = 2927.949 ; gain = 2765.727 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:01 ; elapsed = 02:11:14 . Memory (MB): peak = 2927.949 ; gain = 2765.727 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,478 MB. GUI used memory: 1,271 MB. Current time: 12/5/14 2:38:42 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.949 ; gain = 0.000 
// 'e' command handler elapsed time: 145 seconds
// Elapsed time: 145 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 14:39:02 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 2,478 MB. GUI used memory: 1,296 MB. Current time: 12/5/14 3:08:45 PM
// Elapsed time: 2118 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 15:14:20 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor("map.v", 661, 376); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STEP_COMPLETED
// ak:a (ch:JFrame): Launch Run Critical Messages: addNotify
// Q:al (ch:JFrame): Implementation Failed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,680 MB. GUI used memory: 1,288 MB. Current time: 12/5/14 3:14:54 PM
// [Engine Memory]: 2,680 MB (+211677kb) [02:47:30]
// Elapsed time: 24 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.", 0); // d:a (JViewport:JComponent, ak:a)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.", 0, false, false, false, true, false); // d:a (JViewport:JComponent, ak:a) - Popup Trigger
selectMenuItem(PAResourceAtoD.CmdMsgDialog_COPY_MESSAGE, "Copy Message"); // Z:JMenuItem (ag:JPopupMenu, ak:a)
// [Engine Memory]: 2,680 MB (+28kb) [02:48:23]
// [Engine Memory]: 2,680 MB (+40kb) [02:48:23]
// Elapsed time: 36 seconds
dismissDialog("Launch Run Critical Messages"); // ak:a (ch:JFrame)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v)]", 1, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// [Engine Memory]: 2,681 MB (+319kb) [02:48:36]
// [Engine Memory]: 2,682 MB (+2068kb) [02:48:36]
// [Engine Memory]: 2,683 MB (+1040kb) [02:48:36]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("map.v", 736, 410); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 111 seconds
selectCodeEditor("map.v", 793, 249); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 34 seconds
selectCodeEditor("map.v", 109, 418); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 109, 418, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 44 seconds
selectCodeEditor("map.v", 26, 435); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 74, 214); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 99, 512); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 22, 487); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
selectCodeEditor("map.v", 14, 213); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 14, 213, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 408, 458); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 149, 450); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 454, 378); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 424, 289); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("map.v", 243, 390); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 232, 554); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 14); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze_memory (maze_memory.xci)]", 15, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze_memory (maze_memory.xci)]", 15, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // aG:g (H:JPanel, q:N)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectCodeEditor("map.v", 483, 441); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 48 seconds
selectCodeEditor("map.v", 104, 451); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 449, 418); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 74, 382, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
selectCodeEditor("map.v", 69, 351); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 71, 340); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 107, 452); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 21 seconds
selectCodeEditor("map.v", 122, 209); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 25 seconds
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 584, 303); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, map.v]", 2, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, map.v]", 2, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Elapsed time: 24 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
// [Engine Memory]: 2,685 MB (+1429kb) [02:55:48]
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
// Elapsed time: 12 seconds
selectCodeEditor("map.v", 656, 321); // bi:J (JPanel:JComponent, ch:JFrame)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2715] syntax error near <= [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:75] ERROR: [Synth 8-2715] syntax error near } [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:75] ERROR: [Synth 8-2715] syntax error near <= [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:76] ERROR: [Synth 8-2715] syntax error near } [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:76] 
// Tcl Message: INFO: [Synth 8-2350] module map ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// [Engine Memory]: 2,687 MB (+2301kb) [02:56:09]
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// [Engine Memory]: 2,687 MB (+49kb) [02:56:12]
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
// [Engine Memory]: 2,687 MB (+16kb) [02:56:12]
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
// [Engine Memory]: 2,687 MB (+106kb) [02:56:13]
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
// Elapsed time: 19 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. ]", 20); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("map.v", 149, 311); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor("map.v", 255, 471); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:09:59 ; elapsed = 02:57:11 . Memory (MB): peak = 2991.199 ; gain = 2828.977 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,698 MB (+11362kb) [02:57:11]
// HMemoryUtils.trashcanNow. Engine heap size: 2,698 MB. GUI used memory: 1,300 MB. Current time: 12/5/14 3:24:38 PM
// Engine heap size: 2,698 MB. GUI used memory: 1,301 MB. Current time: 12/5/14 3:24:38 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:10:00 ; elapsed = 02:57:12 . Memory (MB): peak = 2996.449 ; gain = 2834.227 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:00 ; elapsed = 02:57:12 . Memory (MB): peak = 2996.449 ; gain = 2834.227 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,698 MB. GUI used memory: 1,271 MB. Current time: 12/5/14 3:24:40 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2998.488 ; gain = 7.289 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectCodeEditor("map.v", 260, 545); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 25 seconds
selectCodeEditor("map.v", 135, 81); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 38 seconds
selectCodeEditor("map.v", 371, 283); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 119, 77); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 174 seconds
selectCodeEditor("map.v", 667, 236); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("nexys4fpga.v", 256, 378); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "maze.vhd", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("map.v", 164, 331); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 254, 365); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 269, 364); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 55, 402); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor("map.v", 123, 449); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 123, 449, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 188, 432); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 257, 449); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
typeControlKey((HResource) null, "map.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("map.v", 205, 74, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // R:JideMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(RDIResource.HCodeEditor_DIFF_WITH, "Diff with"); // R:JideMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(RDIResource.HCodeEditor_DIFF_WITH, "Diff with"); // R:JideMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // R:JideMenu (ag:JPopupMenu, ch:JFrame)
selectCodeEditor("map.v", 45, 289); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 228, 77); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 228, 77, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 229, 77, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectCodeEditor("map.v", 99, 100); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 245, 76); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 245, 76, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 105, 530); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 113, 501); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 113, 501, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 113, 501, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenu(RDIResource.HCodeEditor_DIFF_WITH, "Diff with"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceOtoP.PACodeEditor_REPLACE_IN_FILES, "Replace in Files..."); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
// Replace in Files: addNotify
// Elapsed time: 15 seconds
selectButton(PAResourceEtoH.FindAndReplaceAllDialog_CLOSE, "Close"); // i:a (ButtonPanel:JPanel, a:FindAndReplaceDialog)
// 'e' command handler elapsed time: 15 seconds
selectCodeEditor("map.v", 121, 499, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenu(RDIResource.HCodeEditor_DIFF_WITH, "Diff with"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenu(RDIResource.HCodeEditor_DIFF_WITH, "Diff with"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenu(RDIResource.HCodeEditor_BLANK_OPERATIONS, "Blank Operations"); // R:JideMenu (ag:JPopupMenu, Popup:JWindow)
selectMenuItem((HResource) null, "Replace..."); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
// Elapsed time: 24 seconds
selectCodeEditor("map.v", 274, 509); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 245, 288); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 245, 288, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 252, 282, false, false, false, true, false); // bi:J (JPanel:JComponent, ch:JFrame) - Popup Trigger
selectMenuItem((HResource) null, "Replace..."); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
selectRadioButton((HResource) null, "Backward"); // JRadioButton:JToggleButton (JPanel:JComponent, FindAndReplaceDialog:StandardDialog)
// Elapsed time: 24 seconds
selectCodeEditor("map.v", 356, 512); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 336, 495); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:10:24 ; elapsed = 03:05:42 . Memory (MB): peak = 2998.488 ; gain = 2836.266 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,698 MB (+32kb) [03:05:42]
// [Engine Memory]: 2,698 MB (+311kb) [03:05:42]
// HMemoryUtils.trashcanNow. Engine heap size: 2,698 MB. GUI used memory: 1,296 MB. Current time: 12/5/14 3:33:09 PM
// Engine heap size: 2,698 MB. GUI used memory: 1,297 MB. Current time: 12/5/14 3:33:09 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:10:26 ; elapsed = 03:05:43 . Memory (MB): peak = 2998.488 ; gain = 2836.266 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:26 ; elapsed = 03:05:43 . Memory (MB): peak = 2998.488 ; gain = 2836.266 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,698 MB. GUI used memory: 1,273 MB. Current time: 12/5/14 3:33:11 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.172 ; gain = 2.684 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("map.v", 658, 471); // bi:J (JPanel:JComponent, ch:JFrame)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13); // w:Y (v:I, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 484, 380); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 229, 498); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:10:42 ; elapsed = 03:06:39 . Memory (MB): peak = 3001.172 ; gain = 2838.949 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,299 MB. Current time: 12/5/14 3:34:05 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (12#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (13#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (15#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:10:43 ; elapsed = 03:06:40 . Memory (MB): peak = 3001.172 ; gain = 2838.949 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:44 ; elapsed = 03:06:40 . Memory (MB): peak = 3001.172 ; gain = 2838.949 --------------------------------------------------------------------------------- 
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,702 MB (+3801kb) [03:06:39]
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,296 MB. Current time: 12/5/14 3:34:06 PM
// Engine heap size: 2,702 MB. GUI used memory: 1,297 MB. Current time: 12/5/14 3:34:06 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,276 MB. Current time: 12/5/14 3:34:07 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.4s
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3005.551 ; gain = 4.379 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 83 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "maze.vhd", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor("acceleratedball.v", 225, 469); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 225, 469, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 27 seconds
selectCodeEditor("acceleratedball.v", 449, 512); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 298 seconds
selectCodeEditor("acceleratedball.v", 686, 486); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 213 seconds
selectCodeEditor("acceleratedball.v", 289, 463); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 115 seconds
selectCodeEditor("acceleratedball.v", 510, 475); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 156 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // k:aG
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectCodeEditor("nexys4fpga.v", 418, 230); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 28 seconds
selectCodeEditor("nexys4fpga.v", 221, 488); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 221, 488, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 32 seconds
selectCodeEditor("nexys4fpga.v", 477, 521); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 139, 485); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 158, 95); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 20 seconds
selectCodeEditor("nexys4fpga.v", 195, 143); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 218, 164); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 150, 128); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 150, 128, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "Vsync"); // l:an (c:JComboBox, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 188, 501); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 63, 399); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("nexys4fpga.v", 27, 279); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor("nexys4fpga.v", 66, 314); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor("nexys4fpga.v", 41, 390); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 68, 400); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 71, 415); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 330, 456); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("nexys4fpga.v", 200, 422); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 152, 403); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 232, 533); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 241, 418); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 214, 518); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 240, 363); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 241, 363); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 211, 365); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 270, 540); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor("nexys4fpga.v", 157, 367); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 157, 367, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("nexys4fpga.v", 219, 432); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 166, 370); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 166, 369, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "icon"); // l:an (c:JComboBox, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 55, 454); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 35 seconds
selectCodeEditor("nexys4fpga.v", 25, 21); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor("nexys4fpga.v", 75, 366); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 75, 366, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 11 seconds
typeControlKey((HResource) null, "nexys4fpga.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 83, 384); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 83, 384, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "nexys4fpga.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("vga_subsystem.v", 481, 156); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 127, 231); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 127, 231, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 126, 246); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 126, 246, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 215, 229); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 220, 229); // bi:J (JPanel:JComponent, ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,302 MB. Current time: 12/5/14 4:04:12 PM
// Elapsed time: 550 seconds
selectCodeEditor("vga_subsystem.v", 526, 280); // bi:J (JPanel:JComponent, ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,313 MB. Current time: 12/5/14 4:34:14 PM
// Elapsed time: 2068 seconds
selectCodeEditor("vga_subsystem.v", 1009, 125); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 74, 540); // bi:J (JPanel:JComponent, ch:JFrame)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// b:g (ch:JFrame): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_AND_NETLIST_FILES_OR_DIRECTORIES, "Add or create design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a:JRadioButton (JPanel:JComponent, b:g)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_AND_NETLIST_FILES_OR_DIRECTORIES, "Add or create design sources"); // a:JRadioButton (JPanel:JComponent, b:g)
selectButton("NEXT", "Next >"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files..."); // a:JButton (H:JPanel, b:g)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v");
selectButton("FINISH", "Finish"); // JButton:AbstractButton (ButtonPanel:JPanel, b:g)
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Add Sources"); // b:g (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("vga_subsystem.v", 94, 535); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 9); // u:k (I:JPanel, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 91, 549); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 17, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, draw_icon (icon.v)]", 16, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, draw_icon (icon.v)]", 16, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 29, 539); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 103, 539); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 164, 538); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 421 seconds
selectCodeEditor("vga_subsystem.v", 145, 537); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("icon.v", 182, 363); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "icon.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 67 seconds
selectCodeEditor("icon.v", 248, 399); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 81, 465); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 152, 467); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor("vga_subsystem.v", 146, 335); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 24 seconds
selectCodeEditor("vga_subsystem.v", 238, 475); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 55, 354); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 39 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 65 seconds
selectCodeEditor("icon.v", 495, 441); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 188, 310); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 214, 319); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 142, 266); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 142, 266, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 125, 434); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 131, 350); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 131, 350, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 125, 503); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 253, 416); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 22 seconds
selectCodeEditor("vga_subsystem.v", 218, 461); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 19 seconds
selectCodeEditor("vga_subsystem.v", 349, 288); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 57, 159); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 56, 159, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 88, 434); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 307, 498); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("vga_subsystem.v", 158, 343); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 158, 343, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 185, 367); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 185, 367, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 97, 399); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 213, 184); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 213, 184, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 96, 418); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 325, 490); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 96, 197); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 96, 197, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 124, 485); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 339, 463); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 149, 283); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 149, 283, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("vga_subsystem.v", 54, 281); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 130, 282); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor("vga_subsystem.v", 126, 329); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 304, 396); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectCodeEditor("nexys4fpga.v", 423, 315); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("icon.v", 28, 332); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 199, 260); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 155 seconds
selectCodeEditor("icon.v", 401, 482); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 245, 266); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
selectCodeEditor("icon.v", 122, 457); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 126, 421); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// cm:N (ch:JFrame):  IP Catalog : addNotify
dismissDialog("IP Catalog"); // cm:N (ch:JFrame)
// Elapsed time: 201 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "3GPP Mixed Mode Turbo Decoder ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:tcc_decoder_3gppmm:2.0", 3, "3GPP Mixed Mode Turbo Decoder", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false, false, false, false, false, true); // P:au (JViewport:JComponent, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// cm:N (ch:JFrame):  Customize IP : addNotify
// q:N (ch:JFrame): Customize IP: addNotify
dismissDialog("Customize IP"); // cm:N (ch:JFrame)
selectComboBox("Memory Type (Memory_Type)", "Single Port ROM", 3); // u:c (H:JPanel, q:N)
setText("Component Name", "icon_rom"); // N:an (H:M, q:N)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // v:JideButton (CommandBar:DockableBar, q:N)
// IP Location: show
selectButton(PAResourceAtoD.CustomizeCoreDialog_CHOOSE_IP_LOCATION, (String) null); // q:a (aO:JPanel, ResizableWindow:JWindow)
setFolderChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel");
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
setText("Defines the PortA Write Width(DINA)", "2"); // N:an (aH:M, q:N)
// Elapsed time: 27 seconds
setText("Write Depth", "225"); // N:an (aH:M, q:N)
// Elapsed time: 107 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: CREATE_IP_CORE
// Tcl Message: create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name icon_rom -dir C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel 
// cm:N (q:N):  Customize IP : addNotify
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,319 MB. Current time: 12/5/14 5:04:15 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {225} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Port_A_Write_Rate {0}] [get_ips icon_rom] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon_rom/icon_rom.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'icon_rom'... 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
dismissDialog("Customize IP"); // cm:N (q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceQtoS.SimpleOutputProductDialog_SKIP, "Skip"); // a:JButton (JPanel:JComponent, aA:ac)
dismissDialog("Generate Output Products"); // aA:ac (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 14, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 426, 229); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("acceleratedball.v", 55, 162); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "acceleratedball.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 608, 309); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 156 seconds
selectCodeEditor("acceleratedball.v", 596, 370); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v)]", 13); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// q:N (ch:JFrame): Re-customize IP: addNotify
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // aG:g (H:JPanel, q:N)
selectCheckBox((HResource) null, "Load Init File", true); // h:JCheckBox (m:A, q:N): TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a:JButton (JPanel:JComponent, q:N)
setFileChooser("C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/image_stuff/ball.coe");
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// K:ad (q:N): Error Found: addNotify
// Elapsed time: 13 seconds
selectButton(PAResourceAtoD.CustomizeErrorDialog_OK, "OK"); // a:JButton (JPanel:JComponent, K:ad)
dismissDialog("Error Found"); // K:ad (q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
// Elapsed time: 13 seconds
setText("Defines the PortA Write Width(DINA)", "8"); // N:an (aH:M, q:N)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// Tcl Message: set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/image_stuff/ball.coe} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips icon_rom] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/image_stuff/ball.coe' provided. It will be converted relative to IP Instance files '..\image_stuff\ball.coe' 
// aA:ac (ch:JFrame): Generate Output Products: addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
// cm:N (ch:JFrame):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon_rom/icon_rom.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'icon_rom'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'icon_rom'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon_rom/icon_rom.xci] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_run -jobs 8 icon_rom_synth_1 
// Tcl Message: [Fri Dec 05 17:08:18 2014] Launched icon_rom_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/icon_rom_synth_1/runme.log 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("icon.v", 237, 223); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 208, 233); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 192, 211); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 104 seconds
selectCodeEditor("icon.v", 150, 161); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 150, 161, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey(null, null, 'z');
selectCodeEditor("icon.v", 326, 281); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 128, 158); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 129, 158, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "icon.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 239, 228); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 238, 228, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "icon.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 270, 230); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 38 seconds
selectCodeEditor("icon.v", 204, 245); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 176 seconds
selectCodeEditor("icon.v", 510, 451); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 144, 465); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 50 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // aG:g (H:JPanel, q:N)
// Elapsed time: 10 seconds
selectCheckBox((HResource) null, "Fill Remaining Memory Locations", true); // h:JCheckBox (m:A, q:N): TRUE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
// Elapsed time: 26 seconds
setText("Write Depth", "226"); // N:an (aH:M, q:N)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, q:N)
// Tcl Message: set_property -dict [list CONFIG.Write_Depth_A {226} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips icon_rom] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (q:N):  Re-customize IP : addNotify
// TclEventType: FILESET_UPDATE_IP
// aA:ac (ch:JFrame): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // cm:N (q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, aA:ac)
// cm:N (ch:JFrame):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon_rom/icon_rom.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'icon_rom'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'icon_rom'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'icon_rom'... 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run icon_rom_synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_run -jobs 8 icon_rom_synth_1 
// Tcl Message: [Fri Dec 05 17:16:10 2014] Launched icon_rom_synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/icon_rom_synth_1/runme.log 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
selectCodeEditor("icon.v", 260, 484); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("icon.v", 142, 347); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 24 seconds
selectCodeEditor("icon.v", 28, 315); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "icon.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 263, 319); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "icon.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 124, 330); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 121, 329, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectCodeEditor("icon.v", 221, 330); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// Elapsed time: 47 seconds
selectCodeEditor("icon.v", 841, 330); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 53 seconds
selectCodeEditor("icon.v", 371, 327); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor("icon.v", 109, 349); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 251, 346); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 42 seconds
selectCodeEditor("icon.v", 176, 351); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "icon.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 141, 342); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 105 seconds
selectCodeEditor("icon.v", 144, 6); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 144, 5, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "icon.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 277, 369); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "icon.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 3); // aG:g (H:JPanel, q:N)
// Elapsed time: 15 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, al:bE)
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // v:JideButton (CommandBar:DockableBar, q:N)
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // v:JideButton (CommandBar:DockableBar, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, PAResourceEtoH.HACGCTopPanel_IP_SYMBOL, "IP Symbol", 0); // aG:g (H:JPanel, q:N)
// Elapsed time: 15 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // aG:g (H:JPanel, q:N)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 3); // aG:g (H:JPanel, q:N)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectCodeEditor("icon.v", 460, 440); // bi:J (JPanel:JComponent, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, al:bE)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 67 seconds
selectCodeEditor("icon.v", 192, 518); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 139, 530); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 5, true); // w:Y (v:I, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
// aA:ac (ch:JFrame): Create Block Design: addNotify
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, aA:ac)
// 'A' command handler elapsed time: 13 seconds
dismissDialog("Create Block Design"); // aA:ac (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Language Templates]", 3, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_LANGUAGE_TEMPLATES
selectTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, Verilog]", 0, true); // k:JTree (JViewport:JComponent, ch:JFrame) - Node
expandTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, Debug]", 3); // k:JTree (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, XDC]", 2); // k:JTree (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, VHDL]", 1); // k:JTree (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, Verilog]", 0); // k:JTree (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceTtoZ.TemplateView_TEMPLATES_TREE, "[Templates, Verilog, Common Constructs]", 5); // k:JTree (JViewport:JComponent, ch:JFrame)
// [GUI Memory]: 1,410 MB (+866kb) [04:59:04]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// cm:N (ch:JFrame):  IP Catalog : addNotify
// [GUI Memory]: 1,410 MB (+182kb) [04:59:06]
// [GUI Memory]: 1,414 MB (+4150kb) [04:59:06]
dismissDialog("IP Catalog"); // cm:N (ch:JFrame)
// [GUI Memory]: 1,418 MB (+3542kb) [04:59:09]
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Bitmap 2.5D Graphics Accelerator ; AXI4 ; Production ; Included ; logicbricks.com:logicbricks:logibmp:0.0", 63, "Bitmap 2.5D Graphics Accelerator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
// [GUI Memory]: 1,422 MB (+4809kb) [04:59:19]
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false); // P:au (JViewport:JComponent, ch:JFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.2", 64, "Block Memory Generator", 0, false, false, false, false, true, false); // P:au (JViewport:JComponent, ch:JFrame) - Popup Trigger
// Elapsed time: 13 seconds
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_PRODUCT_GUIDE, "Product Guide"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SHOW_PRODUCT_GUIDE
// [GUI Memory]: 1,424 MB (+1436kb) [04:59:50]
// [GUI Memory]: 1,425 MB (+944kb) [04:59:54]
// Elapsed time: 39 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 5); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // k:aG
maximizeFrame(PAResourceOtoP.PAViews_TEMPLATES, "Templates"); // al:DockableFrame (FrameContainer:JideTabbedPane, ch:JFrame)
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 17); // u:k (I:JPanel, ch:JFrame)
// [GUI Memory]: 1,426 MB (+1100kb) [05:00:35]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 18, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v)]", 18, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 12 seconds
selectCodeEditor("map.v", 73, 507); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 11, 505); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 84, 527); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 144, 501); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom (icon_rom.dcp)]", 16, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd)]", 15, true); // u:k (I:JPanel, ch:JFrame) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd)]", 15); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd), U0 - blk_mem_gen_v8_2 - xilinx]", 16, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd), U0 - blk_mem_gen_v8_2 - xilinx]", 16, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd)]", 15, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd)]", 15, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom - icon_rom_arch (icon_rom.vhd)]", 15, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom (icon_rom.dcp)]", 16, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom (icon_rom.dcp)]", 16, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci), icon_rom (icon_rom.dcp)]", 16, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// V:ad (ch:JFrame): Unable to Open File: addNotify
selectButton(PAResourceOtoP.OpenFileAction_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, V:ad)
dismissDialog("Unable to Open File"); // V:ad (ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v)]", 13, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v), irom - icon_rom (icon_rom.xci)]", 14, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 12, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor("icon_rom.vhd", 396, 369); // H:bi (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon_rom.vhd", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [GUI Memory]: 1,427 MB (+1666kb) [05:02:02]
selectCodeEditor("icon.v", 132, 503); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,428 MB (+783kb) [05:03:03]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 1,430 MB (+2370kb) [05:03:04]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 60 seconds
selectCodeEditor("icon.v", 272, 543); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 348, 436); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2715] syntax error near end [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:52] 
// Tcl Message: INFO: [Synth 8-2350] module draw_icon ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectCodeEditor("icon.v", 429, 485); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,431 MB (+214kb) [05:03:34]
// Elapsed time: 22 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-2715] syntax error near end [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:52]. ]", 23, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-2715] syntax error near end [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:52]. ]", 23, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\icon.v;-;;-;15;-;line;-;52;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 118, 368); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 532, 347); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:51] 
// Tcl Message: INFO: [Synth 8-2350] module draw_icon ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-2715] syntax error near ; [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:51]. ]", 23, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\icon.v;-;;-;15;-;line;-;51;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor("icon.v", 486, 352); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:51] 
// Tcl Message: INFO: [Synth 8-2350] module draw_icon ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, icon.v]", 2, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, icon.v]", 2, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
selectCodeEditor("icon.v", 416, 387); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-2715] syntax error near ; [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:51]. ]", 23, false); // ae:k (JViewport:JComponent, ch:JFrame)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. ]", 22); // ae:k (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. ]", 22); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 544, 342); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 76 seconds
selectCodeEditor("icon.v", 530, 306); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 26 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:13:58 ; elapsed = 05:06:40 . Memory (MB): peak = 3042.262 ; gain = 2880.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// [GUI Memory]: 1,431 MB (+960kb) [05:06:40]
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-638] synthesizing module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: 	Parameter ICON_WIDTH bound to: 15 - type: integer  	Parameter ICON_HEIGHT bound to: 15 - type: integer  	Parameter BLANK bound to: 226 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'icon_rom' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'icon_rom' (12#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_icon' (13#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (15#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (17#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'vid_pixel' does not exist for instance 'aball' of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:224] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:13:59 ; elapsed = 05:06:41 . Memory (MB): peak = 3042.262 ; gain = 2880.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 59)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 1,432 MB (+607kb) [05:06:48]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, generate_target all [get_files  c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon_rom/icon_rom.xci]. ]", 13, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,375 MB. Current time: 12/5/14 5:34:17 PM
// Elapsed time: 20 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectButton((HResource) null, "Messages_cleanUpMessages"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Elapsed time: 15 seconds
selectButton((HResource) null, "Messages_groupDuplicateMessages"); // r:JideToggleButton (CommandBar:DockableBar, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation]", 12); // ae:k (JViewport:JComponent, ch:JFrame)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN, "Reload Design"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:14:11 ; elapsed = 05:08:03 . Memory (MB): peak = 3046.539 ; gain = 2884.316 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-638] synthesizing module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: 	Parameter ICON_WIDTH bound to: 15 - type: integer  	Parameter ICON_HEIGHT bound to: 15 - type: integer  	Parameter BLANK bound to: 226 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'icon_rom' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'icon_rom' (12#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_icon' (13#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (15#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (17#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'vid_pixel' does not exist for instance 'aball' of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:224] ERROR: [Synth 8-285] failed synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:14:12 ; elapsed = 05:08:04 . Memory (MB): peak = 3046.539 ; gain = 2884.316 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed     while executing "rt::run_rtlelab -module $rt::top"     ("uplevel" body line 59)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// 'e' command handler elapsed time: 3 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-1102] /* in comment [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:5]. ]", 4, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;5;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-448] named port connection 'vid_pixel' does not exist for instance 'aball' of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:224]. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-448] named port connection 'vid_pixel' does not exist for instance 'aball' of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:224]. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;224;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("nexys4fpga.v", 258, 433); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 11, false); // u:k (I:JPanel, ch:JFrame)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4); // u:k (I:JPanel, ch:JFrame)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v)]", 5); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 6, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 6, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 232, 382); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 130, 437); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,374 MB. Current time: 12/5/14 5:36:49 PM
// Engine heap size: 2,702 MB. GUI used memory: 1,375 MB. Current time: 12/5/14 5:36:49 PM
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:14:20 ; elapsed = 05:09:21 . Memory (MB): peak = 3046.539 ; gain = 2884.316 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-638] synthesizing module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: 	Parameter ICON_WIDTH bound to: 15 - type: integer  	Parameter ICON_HEIGHT bound to: 15 - type: integer  	Parameter BLANK bound to: 226 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'icon_rom' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'icon_rom' (12#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_icon' (13#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (15#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (17#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (18#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:14:21 ; elapsed = 05:09:22 . Memory (MB): peak = 3046.539 ; gain = 2884.316 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:21 ; elapsed = 05:09:22 . Memory (MB): peak = 3046.539 ; gain = 2884.316 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,346 MB. Current time: 12/5/14 5:36:50 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3054.676 ; gain = 8.137 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 17:37:00 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 38 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 17:37:39 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STEP_COMPLETED
// ak:a (ch:JFrame): Launch Run Critical Messages: addNotify
// Q:al (ch:JFrame): Implementation Failed: addNotify
// Elapsed time: 23 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Implementation Failed"); // Q:al (ch:JFrame)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // i:a (JPanel:JComponent, ak:a)
dismissDialog("Launch Run Critical Messages"); // ak:a (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design]", 1, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. ]", 2); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. , [Opt 31-67] Problem: A LUT6 cell in the design is missing a connection on input pin I1, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1.. ]", 5, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 585, 468); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. , [Opt 31-67] Problem: A LUT6 cell in the design is missing a connection on input pin I1, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0.. ]", 4, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. ]", 2, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
// Elapsed time: 782 seconds
selectCodeEditor("icon.v", 487, 351); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 111 seconds
selectCodeEditor("vga_subsystem.v", 478, 467); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. ]", 2, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
// Elapsed time: 21 seconds
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design]", 3); // ae:k (JViewport:JComponent, ch:JFrame)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: aball/amap/amaze/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1.. ]", 4); // ae:k (JViewport:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. ]", 1, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. ]", 1, true, false, false, false, false, true); // ae:k (JViewport:JComponent, ch:JFrame) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. , [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin enb. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. , [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin enb. ]", 2, false, false, false, false, false, true); // ae:k (JViewport:JComponent, ch:JFrame) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("map.v", 208, 498); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 182 seconds
selectCodeEditor("map.v", 62, 534); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 87, 535); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 13, 533); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 58, 541); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 280, 473); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor("map.v", 43, 553); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 73, 561); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 52, 550); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 119, 479); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor("map.v", 39, 551); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 47, 553); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 76, 569); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("map.v", 144, 255); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 77, 565); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("map.v", 41, 535); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 27 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 6); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze_memory (maze_memory.xci)]", 8, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v), amap - map (map.v), amaze - maze_memory (maze_memory.xci)]", 8, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// cm:N (ch:JFrame):  Re-customize IP : addNotify
// q:N (ch:JFrame): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // cm:N (ch:JFrame)
// Elapsed time: 74 seconds
selectCodeEditor("map.v", 161, 466); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 163, 422); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 30 seconds
typeControlKey((HResource) null, "map.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "map.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("RDIResource.ProgressDialog_BACKGROUND_TASK_RUNNING_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2715] syntax error near . [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:86] 
// Tcl Message: INFO: [Synth 8-2350] module map ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-806] Syntax error near .. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:86]. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\map.v;-;;-;15;-;line;-;86;-;;-;15;-;"); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("map.v", 188, 522); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h:k (JPanel:JComponent, ch:JFrame)
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:14:56 ; elapsed = 05:34:42 . Memory (MB): peak = 3054.676 ; gain = 2892.453 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,374 MB. Current time: 12/5/14 6:02:10 PM
// Engine heap size: 2,702 MB. GUI used memory: 1,375 MB. Current time: 12/5/14 6:02:10 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] INFO: [Synth 8-638] synthesizing module 'clk_wizard' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (9#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v:6] INFO: [Synth 8-638] synthesizing module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] 
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter WORLD_COLOR_BG bound to: 12'b111111111111  	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000  	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101  	Parameter ICON_COLOR_1 bound to: 12'b111100000000  	Parameter ICON_COLOR_2 bound to: 12'b000011110000  	Parameter ICON_COLOR_3 bound to: 12'b000000001111  	Parameter BLK bound to: 12'b000000000000  	Parameter WORLD_ADDR_BG bound to: 2'b00  	Parameter WORLD_ADDR_LINE bound to: 2'b01  	Parameter WORLD_ADDR_OBS bound to: 2'b10  	Parameter ICON_ADDR_TP bound to: 2'b00  	Parameter ICON_ADDR_1 bound to: 2'b01  	Parameter ICON_ADDR_2 bound to: 2'b10  	Parameter ICON_ADDR_3 bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] INFO: [Synth 8-638] synthesizing module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: 	Parameter ICON_WIDTH bound to: 15 - type: integer  	Parameter ICON_HEIGHT bound to: 15 - type: integer  	Parameter BLANK bound to: 226 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'icon_rom' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'icon_rom' (12#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_icon' (13#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (15#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (17#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:9] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (18#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:14:57 ; elapsed = 05:34:43 . Memory (MB): peak = 3054.676 ; gain = 2892.453 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:58 ; elapsed = 05:34:43 . Memory (MB): peak = 3054.676 ; gain = 2892.453 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,319 MB. Current time: 12/5/14 6:02:11 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.457 ; gain = 1.781 
// Elapsed time: 11 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
// Elapsed time: 23 seconds
selectButton((HResource) null, "Messages_cleanUpMessages"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. , [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin enb. ]", 2, false); // ae:k (JViewport:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 349, 393); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 3); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 322 seconds
selectCodeEditor("map.v", 236, 548); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-4442] BlackBox module \\aball/amap/amaze  has unconnected pin ena. ]", 1, true); // ae:k (JViewport:JComponent, ch:JFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 18:08:17 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 38 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 18:08:56 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, ch:JFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, ch:JFrame): TRUE
floatFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // al:DockableFrame (FrameContainer:JideTabbedPane, ch:JFrame)
// TclEventType: RUN_STEP_COMPLETED
// [GUI Memory]: 1,503 MB (+74704kb) [05:42:08]
// [GUI Memory]: 1,514 MB (+11471kb) [05:42:13]
// Elapsed time: 22 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Vivado 12-4147] The synthesis checkpoint for IP 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci' is already available but stale. Since IP is locked, no update to the IP run/dcp can be done. The synthesis will use the stale checkpoint and may result in incorrect behavior.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 2, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. . Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 3, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs impl_1. ]", 4, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs impl_1. , [Vivado 12-4147] The synthesis checkpoint for IP 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci' is already available but stale. Since IP is locked, no update to the IP run/dcp can be done. The synthesis will use the stale checkpoint and may result in incorrect behavior.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 5, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs impl_1. ]", 4, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. . Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 3, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,516 MB (+1949kb) [05:42:28]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Vivado 12-4147] The synthesis checkpoint for IP 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci' is already available but stale. Since IP is locked, no update to the IP run/dcp can be done. The synthesis will use the stale checkpoint and may result in incorrect behavior.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 2, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. . Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 3, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// TclEventType: RUN_COMPLETED
// Q:al (FrameFloatingContainer:ResizableFrame): Implementation Completed: addNotify
// Elapsed time: 15 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Implementation Completed"); // Q:al (FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,518 MB (+2100kb) [05:42:46]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 7, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-2162] IP 'Square_Root' is locked:. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a75tcsg324-1' used to customize the IP 'Square_Root' do not match.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 7, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-2162] IP 'Square_Root' is locked:. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a75tcsg324-1' used to customize the IP 'Square_Root' do not match.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,520 MB (+1716kb) [05:42:59]
// [GUI Memory]: 1,524 MB (+4167kb) [05:42:59]
// [GUI Memory]: 1,526 MB (+2319kb) [05:42:59]
// [GUI Memory]: 1,527 MB (+1273kb) [05:43:00]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4); // u:k (I:JPanel, ch:JFrame)
// [GUI Memory]: 1,531 MB (+3914kb) [05:43:02]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd)]", 6); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd)]", 6, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: IP_LOCK_CHANGE
// q:N (ch:JFrame): Re-customize IP: addNotify
// [GUI Memory]: 1,531 MB (+577kb) [05:43:12]
// [GUI Memory]: 1,535 MB (+4203kb) [05:43:12]
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, q:N)
// [GUI Memory]: 1,537 MB (+1325kb) [05:43:23]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false, false, false, false, true, false); // u:k (I:JPanel, ch:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7, false); // u:k (I:JPanel, ch:JFrame)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd), Magnitude_Calculation - Square_Root (Square_Root.xci)]", 7); // u:k (I:JPanel, ch:JFrame)
// al:bE (ch:JFrame): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, al:bE)
dismissDialog("Show IP Hierarchy"); // al:bE (ch:JFrame)
// [GUI Memory]: 1,538 MB (+951kb) [05:43:40]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-1102] /* in comment [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:5]. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-1102] /* in comment [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:5]. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;5;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 31, 32); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,539 MB (+1413kb) [05:43:52]
// [GUI Memory]: 1,540 MB (+811kb) [05:43:57]
// [GUI Memory]: 1,540 MB (+29kb) [05:43:59]
// Elapsed time: 30 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:46]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:46]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\debounce.v;-;;-;15;-;line;-;46;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 71 seconds
selectCodeEditor("debounce.v", 510, 383); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,542 MB (+1918kb) [05:45:39]
selectCodeEditor("debounce.v", 217, 378); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("debounce.v", 221, 397); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,543 MB (+2017kb) [05:45:51]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2254] instance name 'icon' matches net/port name [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:73]. ]", 11, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-2254] instance name 'icon' matches net/port name [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:73]. ]", 11, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;73;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,544 MB (+208kb) [05:46:04]
// [GUI Memory]: 1,545 MB (+1704kb) [05:46:04]
// Elapsed time: 15 seconds
selectCodeEditor("vga_subsystem.v", 150, 537); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 120, 336); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 104, 248); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "vga_subsystem.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. ]", 12); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,546 MB (+357kb) [05:46:52]
// Elapsed time: 97 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;159;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,546 MB (+547kb) [05:48:25]
// [GUI Memory]: 1,548 MB (+1817kb) [05:48:25]
// [GUI Memory]: 1,548 MB (+611kb) [05:48:25]
selectCodeEditor("nexys4fpga.v", 204, 178); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 26 seconds
selectCodeEditor("nexys4fpga.v", 90, 228); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 25 seconds
typeControlKey((HResource) null, "nexys4fpga.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "nexys4fpga.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "nexys4fpga.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "nexys4fpga.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,550 MB (+1102kb) [05:49:34]
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. , [Synth 8-689] width (12) of port connection 'addra' does not match port width (8) of module 'icon_rom' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:60]. ]", 16, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\icon.v;-;;-;15;-;line;-;60;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. , [Synth 8-689] width (12) of port connection 'addra' does not match port width (8) of module 'icon_rom' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:60]. ]", 16, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("icon.v", 57, 572); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 59 seconds
selectCodeEditor("icon.v", 77, 381); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
selectCodeEditor("icon.v", 829, 227); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("icon.v", 94, 63); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. , [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 18, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;77;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// [GUI Memory]: 1,550 MB (+705kb) [05:51:20]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (4) of port connection 'd0' does not match port width (5) of module 'sevensegment' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:159]. , [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 18, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("vga_subsystem.v", 256, 544); // bi:J (JPanel:JComponent, ch:JFrame)
// [GUI Memory]: 1,553 MB (+2673kb) [05:51:35]
// [GUI Memory]: 1,554 MB (+1211kb) [05:55:52]
// [GUI Memory]: 1,554 MB (+77kb) [05:55:57]
// [GUI Memory]: 1,555 MB (+1278kb) [05:56:02]
// [GUI Memory]: 1,555 MB (+79kb) [05:56:07]
// [GUI Memory]: 1,556 MB (+820kb) [06:02:37]
// [GUI Memory]: 1,556 MB (+217kb) [06:02:42]
// [GUI Memory]: 1,557 MB (+1081kb) [06:02:47]
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,357 MB. Current time: 12/5/14 6:32:14 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 1753 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "debounce.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("debounce.v", 751, 227); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// al:bE (ch:JFrame): Run Synthesis: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, al:bE)
// cm:N (ch:JFrame):  Resetting Runs : addNotify
dismissDialog("Run Synthesis"); // al:bE (ch:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 18:48:30 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
// 'm' command handler elapsed time: 6 seconds
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-439] module 'debounce' not found [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:142]. ]", 6, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;142;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-806] Syntax error near parameter. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:35]. ]", 2, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\debounce.v;-;;-;15;-;line;-;35;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("debounce.v", 389, 163); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // w:Y (v:I, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 18:49:23 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// Q:al (FrameFloatingContainer:ResizableFrame): Synthesis Failed: addNotify
// Elapsed time: 10 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (FrameFloatingContainer:ResizableFrame)
selectCodeEditor("debounce.v", 478, 204); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 18:49:45 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 40 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Completed"); // Q:al (ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): TRUE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): FALSE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): TRUE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, launch_runs synth_1. , [Runs 36-115] Could not delete directory 'c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp'.. ]", 6, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.. C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/Square_Root/Square_Root.xci. . ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-2162] IP 'Square_Root' is locked:. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a75tcsg324-1' used to customize the IP 'Square_Root' do not match.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-350] instance 'accelCtl' of module 'AccelerometerCtl' requires 10 connections, but only 9 given [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:182]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-350] instance 'accelCtl' of module 'AccelerometerCtl' requires 10 connections, but only 9 given [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:182]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;182;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// Elapsed time: 10 seconds
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(PAResourceItoN.MainMenuMgr_VIEW, "View"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // R:JideMenu (CommandMenuBar:CommandBar, ch:JFrame)
selectCodeEditor("AccelerometerCtl.vhd", 814, 301); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AccelerometerCtl.vhd", 8); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "debounce.v", 7); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "debounce.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("AccelerometerCtl.vhd", 240, 296); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 26 seconds
selectCodeEditor("nexys4fpga.v", 403, 262); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 32 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 11, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;77;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// PAResourceOtoP.PAViews_CODE: Code: close view
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectCodeEditor("vga_subsystem.v", 359, 537); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 11, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
// Elapsed time: 12 seconds
selectCodeEditor("vga_subsystem.v", 207, 472); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("icon.v", 79, 97); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 4); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net wrld_col_addr in module/entity Ball does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:57]. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net wrld_col_addr in module/entity Ball does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:57]. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;57;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 228, 177); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 228, 177, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 62 seconds
selectCodeEditor("acceleratedball.v", 272, 418); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 272, 418, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 61 seconds
selectButton((HResource) null, "Messages_groupDuplicateMessages"); // r:JideToggleButton (CommandBar:DockableBar, FrameFloatingContainer:ResizableFrame): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-2162] IP 'Square_Root' is locked:. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a75tcsg324-1' used to customize the IP 'Square_Root' do not match.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-350] instance 'accelCtl' of module 'AccelerometerCtl' requires 10 connections, but only 9 given [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:182]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 11, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'bot_LocX' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:77]. ]", 11, false, false, false, false, false, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'bot_LocY' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:78]. ]", 12, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;78;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 11 seconds
selectCodeEditor("vga_subsystem.v", 154, 452); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 153, 452, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("vga_subsystem.v", 79, 195); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 8, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), c - colorizer (colorizer.v)]", 8, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
selectCodeEditor("colorizer.v", 559, 295); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 80, 180); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 496, 418); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 113 seconds
selectCodeEditor("colorizer.v", 328, 416); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 22 seconds
selectCodeEditor("colorizer.v", 140, 366); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "colorizer.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 72, 357); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 153, 333); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 177, 345); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 177, 345, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 181, 336); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 139, 366); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 56 seconds
selectCodeEditor("colorizer.v", 108, 371); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "colorizer.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 178, 435); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 131, 314); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 131, 314, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 227, 467); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 227, 467, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("colorizer.v", 246, 468); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 246, 468, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 373, 469); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 373, 469, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 482, 471); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 482, 471, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 390, 502); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor("colorizer.v", 319, 362); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 332, 190); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design]", 13, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN, "Reload Design"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-1031] ICON_ADDR_TP is not declared [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:42] 
// Tcl Message: INFO: [Synth 8-2350] module colorizer ignored due to previous errors [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: Failed to read verilog 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v'     while executing "rt::read_verilog {       ./.Xil/Vivado-3012-BeepBoop/realtime/Square_Root_stub.v       ./.Xil/Vivado-3012-BeepBoop/realtime/clk_wizard_stub.v       ./..."     ("uplevel" body line 23)     invoked from within "uplevel #0 {     set ::env(BUILTIN_SYNTH) true     source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl     rt::HARTNDb_resetJobStats     rt::HARTNDb_startJobS..." ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
dismissDialog("Reloading"); // cm:N (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, refresh_design. , [Synth 8-1031] ICON_ADDR_TP is not declared [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:42]. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\colorizer.v;-;;-;15;-;line;-;42;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("colorizer.v", 298, 345); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("colorizer.v", 329, 496); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 316, 434); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 333, 331); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 127, 267); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 196, 450); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 134, 268); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 134, 268, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("colorizer.v", 248, 264); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 157, 261); // bi:J (JPanel:JComponent, ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,357 MB. Current time: 12/5/14 7:02:14 PM
selectCodeEditor("colorizer.v", 156, 261, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 199, 451); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 199, 451, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
typeControlKey((HResource) null, "colorizer.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 239, 271); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 287, 264); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor("colorizer.v", 432, 311); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("colorizer.v", 559, 356); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 12, true, false, false, false, true, false); // w:Y (v:I, ch:JFrame) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN, "Reload Design"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RELOAD_RTL_DESIGN
// cm:N (ch:JFrame):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:16:40 ; elapsed = 06:35:24 . Memory (MB): peak = 3056.457 ; gain = 2894.234 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,351 MB. Current time: 12/5/14 7:02:51 PM
// Engine heap size: 2,702 MB. GUI used memory: 1,353 MB. Current time: 12/5/14 7:02:51 PM
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: 	Parameter SIMULATE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/debounce.v:24] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter digit1 bound to: 8'b11111110  	Parameter digit2 bound to: 8'b11111101  	Parameter digit3 bound to: 8'b11111011  	Parameter digit4 bound to: 8'b11110111  	Parameter digit5 bound to: 8'b11101111  	Parameter digit6 bound to: 8'b11011111  	Parameter digit7 bound to: 8'b10111111  	Parameter digit8 bound to: 8'b01111111  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:196] INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/sevensegment.v:35] INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:70] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:163] INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  	Parameter NUM_READS_AVG bound to: 16 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:283] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:312] INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:365] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:373] INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer  
// Tcl Message: INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:113] INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (4#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/SPI_If.vhd:66] INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (5#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/ADXL362Ctrl.vhd:117] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelerometerCtl.vhd:190] INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/AccelArithmetics.vhd:74] 
// Tcl Message: 	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter ACC_X_Y_MAX bound to: 10'b0111111111  	Parameter ACC_X_Y_MIN bound to: 10'b0000000000  
// Tcl Message: 	Parameter HORIZ_PIXELS bound to: 512 - type: integer  	Parameter HCNT_MAX bound to: 799 - type: integer  	Parameter HCNT_END bound to: 699 - type: integer  	Parameter HSYNC_START bound to: 659 - type: integer  	Parameter HSYNC_END bound to: 755 - type: integer  	Parameter VERT_PIXELS bound to: 480 - type: integer  	Parameter VCNT_MAX bound to: 524 - type: integer  	Parameter VSYNC_START bound to: 493 - type: integer  	Parameter VSYNC_END bound to: 494 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'dtg' (10#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/dtg.v:29] INFO: [Synth 8-638] synthesizing module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: 	Parameter BLK bound to: 12'b000000000000  	Parameter TRANSPARENT bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'colorizer' (11#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/colorizer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: 	Parameter ICON_WIDTH bound to: 15 - type: integer  	Parameter ICON_HEIGHT bound to: 15 - type: integer  	Parameter BLANK bound to: 226 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'icon_rom' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'icon_rom' (12#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/icon_rom_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'draw_icon' (13#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/icon.v:20] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (14#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:8] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer  	Parameter UPDATE_FREQUENCY_HZ bound to: 5 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] INFO: [Synth 8-638] synthesizing module 'maze_memory' [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] INFO: [Synth 8-256] done synthesizing module 'maze_memory' (15#1) [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/realtime/maze_memory_stub.v:7] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'map' (16#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:47] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Ball' (17#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:8] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (18#1) [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:16:41 ; elapsed = 06:35:25 . Memory (MB): peak = 3064.727 ; gain = 2902.504 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:42 ; elapsed = 06:35:25 . Memory (MB): peak = 3064.727 ; gain = 2902.504 --------------------------------------------------------------------------------- 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,332 MB. Current time: 12/5/14 7:02:52 PM
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.3s
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_3/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Finished Parsing XDC File [c:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/hoa/.Xil/Vivado-3012-BeepBoop/dcp_3/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz' Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Finished Parsing XDC File [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga_withvideo.xdc] Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3075.680 ; gain = 19.223 
// 'e' command handler elapsed time: 10 seconds
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // cm:N (ch:JFrame)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// aR:ad (ch:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ad)
// cm:N (ch:JFrame):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// cm:N (ch:JFrame):  Resetting Runs : addNotify
dismissDialog("Save Project"); // aR:ad (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:03:16 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
// 'm' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 21 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (FrameFloatingContainer:ResizableFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:03:40 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (FrameFloatingContainer:ResizableFrame)
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 417 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
// Elapsed time: 29 seconds
selectCodeEditor("colorizer.v", 758, 282); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("colorizer.v", 689, 437); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:11:21 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 159 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Completed"); // Q:al (ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): TRUE
// Elapsed time: 111 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-2162] IP 'Square_Root' is locked:. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a75tcsg324-1' used to customize the IP 'Square_Root' do not match.. Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.. ]", 6, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'icon' does not match port width (8) of module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:67]. ]", 7, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'icon' does not match port width (8) of module 'colorizer' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:67]. ]", 7, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;67;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("vga_subsystem.v", 199, 328); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 132, 307); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("vga_subsystem.v", 143, 314); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 143, 315, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 46, 173); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'icon_out' does not match port width (8) of module 'draw_icon' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:79]. ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (8) of port connection 'ball_loc_X' does not match port width (10) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:198]. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (8) of port connection 'ball_loc_X' does not match port width (10) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:198]. ]", 9, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;198;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("nexys4fpga.v", 187, 448); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 159, 450); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 155, 450); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 155, 450, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("nexys4fpga.v", 72, 261); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'world_pixel' does not match port width (8) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:204]. ]", 11, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'world_pixel' does not match port width (8) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:204]. ]", 11, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;204;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("nexys4fpga.v", 144, 176); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 205, 180); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 205, 180, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("nexys4fpga.v", 73, 200); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (19) of port connection 'addra' does not match port width (17) of module 'maze_memory' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:80]. ]", 12, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (19) of port connection 'addra' does not match port width (17) of module 'maze_memory' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:80]. ]", 12, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\map.v;-;;-;15;-;line;-;80;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 19 seconds
selectCodeEditor("map.v", 124, 433); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 124, 433, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("map.v", 124, 335); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("map.v", 124, 335, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("map.v", 69, 282); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (19) of port connection 'addrb' does not match port width (17) of module 'maze_memory' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/map.v:84]. ]", 13, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'wrld_col_addr' does not match port width (10) of module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:148]. ]", 14, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 19 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'wrld_col_addr' does not match port width (10) of module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:148]. ]", 14, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;148;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 221, 553); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 221, 553, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 30 seconds
selectCodeEditor("acceleratedball.v", 97, 297); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
typeControlKey((HResource) null, "acceleratedball.v", 'c'); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "acceleratedball.v", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'vid_row' does not match port width (9) of module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:152]. ]", 15, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;152;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'vid_row' does not match port width (9) of module 'map' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:152]. ]", 15, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 170, 555); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("acceleratedball.v", 170, 555, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 21 seconds
selectCodeEditor("acceleratedball.v", 125, 109); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net wrld_col_addr in module/entity Ball does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:57]. ]", 16, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net wrld_col_addr in module/entity Ball does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:57]. ]", 16, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;57;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 328, 469); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net wrld_row_addr in module/entity Ball does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:58]. ]", 17, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'accelX_IN' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:217]. ]", 18, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'accelY_IN' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:218]. ]", 19, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'accelX_IN' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:217]. ]", 18, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'accelX_IN' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:217]. ]", 18, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;217;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 21 seconds
selectCodeEditor("nexys4fpga.v", 90, 416); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 20 seconds
selectCodeEditor("nexys4fpga.v", 341, 211); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 6, false, true); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // K:O (Workspace:JPanel, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
unMinimizeFrame(RDIResource.RDIViews_PROPERTIES, "Source File Properties"); // al:DockableFrame
unMinimizeFrame(PAResourceOtoP.PAViews_NETLIST, "RTL Netlist"); // al:DockableFrame
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 10, true); // u:k (I:JPanel, ch:JFrame) - Node
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd)]", 4, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("AccelerometerCtl.vhd", 503, 349); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("AccelerometerCtl.vhd", 115, 448); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("AccelerometerCtl.vhd", 210, 595); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("AccelerometerCtl.vhd", 21, 451); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "AccelerometerCtl.vhd", 9); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor("nexys4fpga.v", 67, 688); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), icon - draw_icon (icon.v)]", 11, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 12, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 605, 481); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 15 seconds
selectCodeEditor("acceleratedball.v", 77, 312); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'vid_pixel_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:225]. ]", 20, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (2) of port connection 'vid_pixel_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:225]. ]", 20, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;225;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("nexys4fpga.v", 204, 722); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 204, 722, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// Elapsed time: 36 seconds
selectCodeEditor("nexys4fpga.v", 414, 469); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 71, 435); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 28, 415); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 232, 539); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net led in module/entity Nexys4fpga does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:43]. ]", 21, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3848] Net decpts in module/entity Nexys4fpga does not have driver. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:79]. ]", 26, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 18 seconds
selectButton((HResource) null, "Messages_groupDuplicateMessages"); // r:JideToggleButton (CommandBar:DockableBar, FrameFloatingContainer:ResizableFrame): TRUE
// Elapsed time: 16 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3917] design Nexys4fpga has port JA[5] driven by constant 0. ]", 10); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3917] design Nexys4fpga has port JA[5] driven by constant 0. ]", 10); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 17 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3295] tying undriven pin amap:wrld_col_addr[8] to constant 0 [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:145]. ]", 11); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 12 seconds
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3295] tying undriven pin amap:wrld_col_addr[8] to constant 0 [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:145]. ]", 11); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3332] Sequential element (\\DB/shift_pb1_reg[3] ) is unused and will be removed from module Nexys4fpga.. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3295] tying undriven pin amap:wrld_col_addr[8] to constant 0 [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:145]. ]", 11, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-3332] Sequential element (\\DB/shift_pb1_reg[3] ) is unused and will be removed from module Nexys4fpga.. ]", 12, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// aR:ad (ch:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ad)
// cm:N (ch:JFrame):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// cm:N (ch:JFrame):  Resetting Runs : addNotify
dismissDialog("Save Project"); // aR:ad (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:27:03 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
// 'm' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 10 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-806] Syntax error near wire. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/acceleratedball.v:58]. ]", 2, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\acceleratedball.v;-;;-;15;-;line;-;58;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("acceleratedball.v", 264, 162); // bi:J (JPanel:JComponent, ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// aR:ad (ch:JFrame): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:ad)
// cm:N (ch:JFrame):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// cm:N (ch:JFrame):  Resetting Runs : addNotify
dismissDialog("Save Project"); // aR:ad (ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_MODIFY
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:27:33 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 37 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Completed"); // Q:al (ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): TRUE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'y_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:220]. ]", 8); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'y_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:220]. ]", 8, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'y_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:220]. ]", 8, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;220;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("nexys4fpga.v", 74, 461); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor("nexys4fpga.v", 249, 453); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor("acceleratedball.v", 125, 225); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (10) of port connection 'y_out' does not match port width (8) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:220]. , [Synth 8-689] width (10) of port connection 'vid_row' does not match port width (9) of module 'Ball' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:223]. ]", 10, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;223;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
// Elapsed time: 30 seconds
selectCodeEditor("nexys4fpga.v", 213, 453); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 213, 453, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("nexys4fpga.v", 74, 309); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 6); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:30:26 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 44 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Completed"); // Q:al (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'pixel_row' does not match port width (10) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:202]. ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'pixel_row' does not match port width (10) of module 'vga_subsystem' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/nexys4fpga.v:202]. ]", 8, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\nexys4fpga.v;-;;-;15;-;line;-;202;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("nexys4fpga.v", 136, 175); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 195, 178); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor("nexys4fpga.v", 87, 180); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("nexys4fpga.v", 87, 180, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "nexys4fpga.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 103, 347); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "run_synthesis"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:32:10 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_FAILED
// Q:al (ch:JFrame): Synthesis Failed: addNotify
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, Q:al)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q:al (ch:JFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details. ]", 1, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details. ]", 1, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details. ]", 1, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details. ]", 1, false, false, false, false, false, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Double Click
selectCodeEditor(PAResourceItoN.LogView_MONITOR, 135, 116); // H:bi (JPanel:JComponent, ch:JFrame)
// Elapsed time: 13 seconds
selectButton(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "run_synthesis"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Fri Dec 05 19:32:46 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,361 MB. Current time: 12/5/14 7:32:54 PM
// TclEventType: RUN_COMPLETED
// Q:al (ch:JFrame): Synthesis Completed: addNotify
// Elapsed time: 39 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Synthesis Completed"); // Q:al (ch:JFrame)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // h:JCheckBox (JPanel:JComponent, FrameFloatingContainer:ResizableFrame): TRUE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'pixel_row' does not match port width (10) of module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:60]. ]", 7, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;60;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("vga_subsystem.v", 84, 418); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 146, 455); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 218, 415); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_subsystem.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "map.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon_rom.vhd", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "acceleratedball.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "debounce.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-689] width (9) of port connection 'pixel_row' does not match port width (10) of module 'dtg' [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth/accel/vga_subsystem.v:60]. ]", 7, true); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Colten\Dropbox\_SCHOOL\ECE_540_SoC_Design\Final_Project\Labyrinth\accel\vga_subsystem.v;-;;-;15;-;line;-;60;-;;-;15;-;"); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("vga_subsystem.v", 237, 158); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 40 seconds
selectCodeEditor("vga_subsystem.v", 141, 158); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 141, 158, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 104, 162); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 103, 162, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectCodeEditor("vga_subsystem.v", 113, 168); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("vga_subsystem.v", 113, 168, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), accelCtl - AccelerometerCtl - Behavioral (AccelerometerCtl.vhd), Accel_Calculation - AccelArithmetics - Behavioral (AccelArithmetics.vhd)]", 6, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 9, false); // u:k (I:JPanel, ch:JFrame)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), vga - vga_subsystem (vga_subsystem.v), dtg - dtg (dtg.v)]", 9, false, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click
selectCodeEditor("dtg.v", 612, 288); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 38 seconds
selectCodeEditor("dtg.v", 171, 294); // bi:J (JPanel:JComponent, ch:JFrame)
selectCodeEditor("dtg.v", 171, 294, false, false, false, false, true); // bi:J (JPanel:JComponent, ch:JFrame) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 26 seconds
selectButton(PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION, "run_implementation"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// al:bE (ch:JFrame): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, al:bE)
// 'c' command handler elapsed time: 3 seconds
// cm:N (ch:JFrame):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // al:bE (ch:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Fri Dec 05 19:35:59 2014] Launched synth_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/synth_1/runme.log [Fri Dec 05 19:35:59 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Q:al (FrameFloatingContainer:ResizableFrame): Implementation Completed: addNotify
// Elapsed time: 102 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a:JRadioButton (JPanel:JComponent, Q:al)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
dismissDialog("Implementation Completed"); // Q:al (FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.. Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets DB/SR[0]]'  to set the static_probability to '1'  if desired.. ]", 22, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/.Xil/Vivado-10196-BeepBoop/dcp_3/clk_wizard.edf:297]. ]", 20, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Opt 31-35] Removing redundant IBUF, vga/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk . ]", 19, false); // ae:k (JViewport:JComponent, FrameFloatingContainer:ResizableFrame)
selectCodeEditor("dtg.v", 412, 410); // bi:J (JPanel:JComponent, ch:JFrame)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dtg.v", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 12, true); // u:k (I:JPanel, ch:JFrame) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Nexys4fpga (nexys4fpga.v), aball - Ball (acceleratedball.v)]", 12, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
selectCodeEditor("acceleratedball.v", 494, 262); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor("acceleratedball.v", 504, 393); // bi:J (JPanel:JComponent, ch:JFrame)
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 27, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Fri Dec 05 19:38:58 2014] Launched impl_1... Run output will be captured here: C:/Users/Colten/Dropbox/_SCHOOL/ECE_540_SoC_Design/Final_Project/Labyrinth_viv/Labyrinth_viv.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// Q:al (FrameFloatingContainer:ResizableFrame): Bitstream Generation Completed: addNotify
// Elapsed time: 55 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, Q:al)
// bE:N (FrameFloatingContainer:ResizableFrame): Feedback Request: addNotify
dismissDialog("Bitstream Generation Completed"); // Q:al (FrameFloatingContainer:ResizableFrame)
selectButton(RDIResource.BaseDialog_NO, "No"); // a:JButton (JPanel:JComponent, bE:N)
dismissDialog("Feedback Request"); // bE:N (FrameFloatingContainer:ResizableFrame)
selectButton("PAResourceTtoZ.TouchpointSurveyDialog_USE_TOOLS_OPTIONS_WINDOWS_BEHAVIOR_OK", "OK"); // BasicOptionPaneUI$ButtonFactory:JButton (JPanel:JComponent, Q:JDialog)
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,362 MB. Current time: 12/5/14 8:02:54 PM
// HMemoryUtils.trashcanNow. Engine heap size: 2,702 MB. GUI used memory: 1,355 MB. Current time: 12/5/14 8:32:55 PM
