Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Tue Jun 20 14:27:41 2017
| Host             : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
| Command          : report_power -file project_5_wrapper_power_routed.rpt -pb project_5_wrapper_power_summary_routed.pb -rpx project_5_wrapper_power_routed.rpx
| Design           : project_5_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.732  |
| Dynamic (W)              | 1.580  |
| Device Static (W)        | 0.152  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.0   |
| Junction Temperature (C) | 45.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        3 |       --- |             --- |
| Slice Logic              |     0.013 |    11982 |       --- |             --- |
|   LUT as Logic           |     0.010 |     4204 |     53200 |            7.90 |
|   LUT as Distributed RAM |     0.001 |      564 |     17400 |            3.24 |
|   Register               |    <0.001 |     4914 |    106400 |            4.62 |
|   CARRY4                 |    <0.001 |      240 |     13300 |            1.80 |
|   LUT as Shift Register  |    <0.001 |      150 |     17400 |            0.86 |
|   Others                 |     0.000 |      537 |       --- |             --- |
| Signals                  |     0.013 |     7956 |       --- |             --- |
| Block RAM                |     0.003 |        1 |       140 |            0.71 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.732 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.048 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------+-----------------+
| Clock      | Domain                                                       | Constraint (ns) |
+------------+--------------------------------------------------------------+-----------------+
| clk_fpga_0 | project_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| project_5_wrapper                                                                         |     1.580 |
|   project_5_i                                                                             |     1.580 |
|     axi_smc                                                                               |     0.028 |
|       inst                                                                                |     0.028 |
|         clk_map                                                                           |    <0.001 |
|           psr_aclk                                                                        |    <0.001 |
|             U0                                                                            |    <0.001 |
|               EXT_LPF                                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|               SEQ                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                               |    <0.001 |
|         m00_exit_pipeline                                                                 |     0.005 |
|           m00_exit                                                                        |     0.005 |
|             inst                                                                          |     0.005 |
|               ar_reg                                                                      |    <0.001 |
|               aw_reg                                                                      |    <0.001 |
|               b_reg                                                                       |    <0.001 |
|               exit_inst                                                                   |    <0.001 |
|                 b_cmd_split                                                               |    <0.001 |
|                 r_cmd_fifo                                                                |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                                    |    <0.001 |
|                   gen_srls[16].srl_nx1                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|                 r_cmd_split                                                               |    <0.001 |
|                 w_cmd_fifo                                                                |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|               r_reg                                                                       |     0.001 |
|               splitter_inst                                                               |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                   |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                     |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                               |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                  |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                       gen_srls[4].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.write_data_inst                                               |    <0.001 |
|               w_reg                                                                       |    <0.001 |
|         m00_nodes                                                                         |     0.005 |
|           m00_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|           m00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|           m00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_r_node                                                                      |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_84                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_w_node                                                                      |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|         s00_entry_pipeline                                                                |     0.004 |
|           s00_mmu                                                                         |     0.003 |
|             inst                                                                          |     0.003 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.001 |
|               w_sreg                                                                      |    <0.001 |
|           s00_si_converter                                                                |    <0.001 |
|             inst                                                                          |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |     0.000 |
|                   gen_srls[5].srl_nx1                                                     |     0.000 |
|                   gen_srls[6].srl_nx1                                                     |     0.000 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s00_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s00_nodes                                                                         |     0.005 |
|           s00_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_r_node                                                                      |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_w_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s01_entry_pipeline                                                                |     0.003 |
|           s01_mmu                                                                         |     0.002 |
|             inst                                                                          |     0.002 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |    <0.001 |
|               w_sreg                                                                      |    <0.001 |
|           s01_si_converter                                                                |    <0.001 |
|             inst                                                                          |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s01_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s01_nodes                                                                         |     0.004 |
|           s01_ar_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_r_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_w_node                                                                      |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         switchboards                                                                      |     0.002 |
|           ar_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           aw_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           r_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                  |    <0.001 |
|           w_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|     ip_sobel_0                                                                            |     0.014 |
|       inst                                                                                |     0.014 |
|         ip_sobel_AXILiteS_s_axi_U                                                         |    <0.001 |
|         ip_sobel_input_img_m_axi_U                                                        |     0.006 |
|           bus_read                                                                        |     0.006 |
|             buff_rdata                                                                    |     0.003 |
|             bus_wide_gen.fifo_burst                                                       |    <0.001 |
|             fifo_rctl                                                                     |    <0.001 |
|             fifo_rreq                                                                     |    <0.001 |
|             rs_rdata                                                                      |    <0.001 |
|             rs_rreq                                                                       |    <0.001 |
|         ip_sobel_output_img_m_axi_U                                                       |     0.003 |
|           bus_read                                                                        |    <0.001 |
|             buff_rdata                                                                    |    <0.001 |
|             rs_rdata                                                                      |    <0.001 |
|           bus_write                                                                       |     0.003 |
|             buff_wdata                                                                    |    <0.001 |
|             bus_wide_gen.fifo_burst                                                       |    <0.001 |
|             fifo_resp                                                                     |    <0.001 |
|             fifo_resp_to_user                                                             |    <0.001 |
|             fifo_wreq                                                                     |    <0.001 |
|             rs_wreq                                                                       |    <0.001 |
|           wreq_throttl                                                                    |    <0.001 |
|     processing_system7_0                                                                  |     1.532 |
|       inst                                                                                |     1.532 |
|     ps7_0_axi_periph                                                                      |     0.005 |
|       s00_couplers                                                                        |     0.005 |
|         auto_pc                                                                           |     0.005 |
|           inst                                                                            |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.005 |
|               RD.ar_channel_0                                                             |     0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |     0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|     rst_ps7_0_100M                                                                        |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


