
box.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000ec0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000196  00800060  00000ec0  00000f54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000039  008001f6  008001f6  000010ea  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  000010ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000231  00000000  00000000  0000112a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000ea3  00000000  00000000  0000135b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000049a  00000000  00000000  000021fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c29  00000000  00000000  00002698  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001f0  00000000  00000000  000032c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003f7  00000000  00000000  000034b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000006e8  00000000  00000000  000038ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  00003f93  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	11 e0       	ldi	r17, 0x01	; 1
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 ec       	ldi	r30, 0xC0	; 192
  68:	fe e0       	ldi	r31, 0x0E	; 14
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a6 3f       	cpi	r26, 0xF6	; 246
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	12 e0       	ldi	r17, 0x02	; 2
  78:	a6 ef       	ldi	r26, 0xF6	; 246
  7a:	b1 e0       	ldi	r27, 0x01	; 1
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	af 32       	cpi	r26, 0x2F	; 47
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 30 05 	call	0xa60	; 0xa60 <main>
  8a:	0c 94 5e 07 	jmp	0xebc	; 0xebc <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <SPIx_WriteByte>:
const Uint16  A7139Config[];

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
  92:	d2 9a       	sbi	0x1a, 2	; 26
  94:	90 e0       	ldi	r25, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (src & 0x80)
  96:	87 ff       	sbrs	r24, 7
  98:	02 c0       	rjmp	.+4      	; 0x9e <SPIx_WriteByte+0xc>
            SPI_DATA_H;
  9a:	da 9a       	sbi	0x1b, 2	; 27
  9c:	01 c0       	rjmp	.+2      	; 0xa0 <SPIx_WriteByte+0xe>
        else
            SPI_DATA_L;
  9e:	da 98       	cbi	0x1b, 2	; 27
        asm("nop");
  a0:	00 00       	nop
        SPI_SCK_H;
  a2:	d9 9a       	sbi	0x1b, 1	; 27
        asm("nop");
  a4:	00 00       	nop
        SPI_SCK_L;
  a6:	d9 98       	cbi	0x1b, 1	; 27

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
    for (i = 0; i < 8; i++)
  a8:	9f 5f       	subi	r25, 0xFF	; 255
  aa:	98 30       	cpi	r25, 0x08	; 8
  ac:	11 f0       	breq	.+4      	; 0xb2 <SPIx_WriteByte+0x20>
            SPI_DATA_L;
        asm("nop");
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  ae:	88 0f       	add	r24, r24
  b0:	f2 cf       	rjmp	.-28     	; 0x96 <SPIx_WriteByte+0x4>
  b2:	08 95       	ret

000000b4 <SPIx_ReadByte>:
}

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
  b4:	d2 98       	cbi	0x1a, 2	; 26
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	80 e0       	ldi	r24, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (SPI_DATA_HL)
  ba:	ca 9b       	sbis	0x19, 2	; 25
  bc:	03 c0       	rjmp	.+6      	; 0xc4 <SPIx_ReadByte+0x10>
            tmp = (tmp << 1) | 0x01;
  be:	88 0f       	add	r24, r24
  c0:	81 60       	ori	r24, 0x01	; 1
  c2:	01 c0       	rjmp	.+2      	; 0xc6 <SPIx_ReadByte+0x12>
        else
            tmp = tmp << 1;
  c4:	88 0f       	add	r24, r24
        asm("nop");
  c6:	00 00       	nop
        SPI_SCK_H;
  c8:	d9 9a       	sbi	0x1b, 1	; 27
        asm("nop");
  ca:	00 00       	nop
        SPI_SCK_L;
  cc:	d9 98       	cbi	0x1b, 1	; 27

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
    for (i = 0; i < 8; i++)
  ce:	9f 5f       	subi	r25, 0xFF	; 255
  d0:	98 30       	cpi	r25, 0x08	; 8
  d2:	99 f7       	brne	.-26     	; 0xba <SPIx_ReadByte+0x6>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return tmp;
}
  d4:	08 95       	ret

000000d6 <SPIx_WriteWord>:

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
  d6:	d2 9a       	sbi	0x1a, 2	; 26
  d8:	20 e0       	ldi	r18, 0x00	; 0
    for (i = 0; i < 16; i++)
    {
        if (src & 0x8000)
  da:	97 ff       	sbrs	r25, 7
  dc:	02 c0       	rjmp	.+4      	; 0xe2 <SPIx_WriteWord+0xc>
            SPI_DATA_H;
  de:	da 9a       	sbi	0x1b, 2	; 27
  e0:	01 c0       	rjmp	.+2      	; 0xe4 <SPIx_WriteWord+0xe>
        else
            SPI_DATA_L;
  e2:	da 98       	cbi	0x1b, 2	; 27
        SPI_SCK_H;
  e4:	d9 9a       	sbi	0x1b, 1	; 27
        asm("nop");
  e6:	00 00       	nop
        SPI_SCK_L;
  e8:	d9 98       	cbi	0x1b, 1	; 27

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
    for (i = 0; i < 16; i++)
  ea:	2f 5f       	subi	r18, 0xFF	; 255
  ec:	20 31       	cpi	r18, 0x10	; 16
  ee:	19 f0       	breq	.+6      	; 0xf6 <SPIx_WriteWord+0x20>
        else
            SPI_DATA_L;
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  f0:	88 0f       	add	r24, r24
  f2:	99 1f       	adc	r25, r25
  f4:	f2 cf       	rjmp	.-28     	; 0xda <SPIx_WriteWord+0x4>
  f6:	08 95       	ret

000000f8 <SPIx_ReadWord>:

Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
  f8:	d2 98       	cbi	0x1a, 2	; 26
  fa:	20 e0       	ldi	r18, 0x00	; 0
  fc:	30 e0       	ldi	r19, 0x00	; 0
  fe:	40 e0       	ldi	r20, 0x00	; 0
 100:	c9 01       	movw	r24, r18
 102:	88 0f       	add	r24, r24
 104:	99 1f       	adc	r25, r25
    for (i = 0; i < 16; i++)
    {
        if (SPI_DATA_HL)
 106:	ca 9b       	sbis	0x19, 2	; 25
 108:	03 c0       	rjmp	.+6      	; 0x110 <SPIx_ReadWord+0x18>
            regVal = (regVal << 1) | 0x01;
 10a:	9c 01       	movw	r18, r24
 10c:	21 60       	ori	r18, 0x01	; 1
 10e:	01 c0       	rjmp	.+2      	; 0x112 <SPIx_ReadWord+0x1a>
        else
            regVal = regVal << 1;
 110:	9c 01       	movw	r18, r24
        SPI_SCK_H;
 112:	d9 9a       	sbi	0x1b, 1	; 27
        asm("nop");
 114:	00 00       	nop
        SPI_SCK_L;
 116:	d9 98       	cbi	0x1b, 1	; 27
Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
    for (i = 0; i < 16; i++)
 118:	4f 5f       	subi	r20, 0xFF	; 255
 11a:	40 31       	cpi	r20, 0x10	; 16
 11c:	89 f7       	brne	.-30     	; 0x100 <SPIx_ReadWord+0x8>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return regVal;
}
 11e:	c9 01       	movw	r24, r18
 120:	08 95       	ret

00000122 <A7139_WriteReg>:

static void A7139_WriteReg(Uint8 regAddr, Uint16 regVal)
{
 122:	0f 93       	push	r16
 124:	1f 93       	push	r17
 126:	8b 01       	movw	r16, r22
    SPI_SCS_L;
 128:	d8 98       	cbi	0x1b, 0	; 27
    regAddr |= CMD_Reg_W;
    SPIx_WriteByte(regAddr);
 12a:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    
    SPIx_WriteWord(regVal);
 12e:	c8 01       	movw	r24, r16
 130:	0e 94 6b 00 	call	0xd6	; 0xd6 <SPIx_WriteWord>
    SPI_SCS_H;
 134:	d8 9a       	sbi	0x1b, 0	; 27
}
 136:	1f 91       	pop	r17
 138:	0f 91       	pop	r16
 13a:	08 95       	ret

0000013c <A7139_ReadReg>:

static Uint16 A7139_ReadReg(Uint8 regAddr)
{
    Uint16 regVal;
    SPI_SCS_L;
 13c:	d8 98       	cbi	0x1b, 0	; 27
    regAddr |= CMD_Reg_R;
    SPIx_WriteByte(regAddr);
 13e:	80 68       	ori	r24, 0x80	; 128
 140:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    asm("nop");
 144:	00 00       	nop
    regVal=SPIx_ReadWord();
 146:	0e 94 7c 00 	call	0xf8	; 0xf8 <SPIx_ReadWord>
    SPI_SCS_H;
 14a:	d8 9a       	sbi	0x1b, 0	; 27
    return regVal;
}
 14c:	08 95       	ret

0000014e <A7139_WritePageA>:

static void A7139_WritePageA(Uint8 address, Uint16 dataWord)
{
 14e:	0f 93       	push	r16
 150:	1f 93       	push	r17
 152:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 154:	78 2f       	mov	r23, r24
 156:	72 95       	swap	r23
 158:	70 7f       	andi	r23, 0xF0	; 240
 15a:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 15c:	61 61       	ori	r22, 0x11	; 17
 15e:	87 e0       	ldi	r24, 0x07	; 7
 160:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    A7139_WriteReg(PAGEA_REG, dataWord);
 164:	88 e0       	ldi	r24, 0x08	; 8
 166:	b8 01       	movw	r22, r16
 168:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
}
 16c:	1f 91       	pop	r17
 16e:	0f 91       	pop	r16
 170:	08 95       	ret

00000172 <A7139_WritePageB>:

static void A7139_WritePageB(Uint8 address, Uint16 dataWord)
{
 172:	0f 93       	push	r16
 174:	1f 93       	push	r17
 176:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 7) | A7139Config[CRYSTAL_REG]);
 178:	68 2f       	mov	r22, r24
 17a:	70 e0       	ldi	r23, 0x00	; 0
 17c:	76 95       	lsr	r23
 17e:	76 2f       	mov	r23, r22
 180:	66 27       	eor	r22, r22
 182:	77 95       	ror	r23
 184:	67 95       	ror	r22
    A7139_WriteReg(CRYSTAL_REG, tmp);
 186:	61 61       	ori	r22, 0x11	; 17
 188:	87 e0       	ldi	r24, 0x07	; 7
 18a:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    A7139_WriteReg(PAGEB_REG, dataWord);
 18e:	89 e0       	ldi	r24, 0x09	; 9
 190:	b8 01       	movw	r22, r16
 192:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
}
 196:	1f 91       	pop	r17
 198:	0f 91       	pop	r16
 19a:	08 95       	ret

0000019c <A7139_ReadPageA>:

static Uint16 A7139_ReadPageA(Uint8 address)
{
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 19c:	78 2f       	mov	r23, r24
 19e:	72 95       	swap	r23
 1a0:	70 7f       	andi	r23, 0xF0	; 240
 1a2:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 1a4:	61 61       	ori	r22, 0x11	; 17
 1a6:	87 e0       	ldi	r24, 0x07	; 7
 1a8:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    tmp = A7139_ReadReg(PAGEA_REG);
 1ac:	88 e0       	ldi	r24, 0x08	; 8
 1ae:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
    return tmp;
}
 1b2:	08 95       	ret

000001b4 <A7139_RCOSC_Cal>:
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
}

static Uint8 A7139_RCOSC_Cal(void)
{
 1b4:	1f 93       	push	r17
 1b6:	cf 93       	push	r28
 1b8:	df 93       	push	r29
    Uint8  retry = 0xFF;
    Uint16 calbrtVal,t_retry=0xFFFF;
    //RCOSC_E[4:4] = 1,enable internal RC Oscillator
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 1ba:	82 e0       	ldi	r24, 0x02	; 2
 1bc:	60 e1       	ldi	r22, 0x10	; 16
 1be:	78 ef       	ldi	r23, 0xF8	; 248
 1c0:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
 1c4:	1f ef       	ldi	r17, 0xFF	; 255
 1c6:	cf ef       	ldi	r28, 0xFF	; 255
 1c8:	df ef       	ldi	r29, 0xFF	; 255
    do{
        //ENCAL[0:0] = 1,then start RC OSC Calbrt
        A7139_WritePageA(WCAL_PAGEA, A7139Config_PageA[WCAL_PAGEA] | 0x0001);
 1ca:	8f e0       	ldi	r24, 0x0F	; 15
 1cc:	61 e0       	ldi	r22, 0x01	; 1
 1ce:	70 e0       	ldi	r23, 0x00	; 0
 1d0:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
        do{
            calbrtVal = A7139_ReadPageA(WCAL_PAGEA) & 0x0001;
 1d4:	8f e0       	ldi	r24, 0x0F	; 15
 1d6:	0e 94 ce 00 	call	0x19c	; 0x19c <A7139_ReadPageA>
        }while(calbrtVal && t_retry--);
 1da:	80 ff       	sbrs	r24, 0
 1dc:	05 c0       	rjmp	.+10     	; 0x1e8 <A7139_RCOSC_Cal+0x34>
 1de:	21 97       	sbiw	r28, 0x01	; 1
 1e0:	8f ef       	ldi	r24, 0xFF	; 255
 1e2:	cf 3f       	cpi	r28, 0xFF	; 255
 1e4:	d8 07       	cpc	r29, r24
 1e6:	b1 f7       	brne	.-20     	; 0x1d4 <A7139_RCOSC_Cal+0x20>
        //read NUMLH[9:1]
        calbrtVal = (A7139_ReadPageA(WCAL_PAGEA) & 0x03FF) >> 1;
 1e8:	8f e0       	ldi	r24, 0x0F	; 15
 1ea:	0e 94 ce 00 	call	0x19c	; 0x19c <A7139_ReadPageA>
        if(calbrtVal>186 && calbrtVal<198)
 1ee:	93 70       	andi	r25, 0x03	; 3
 1f0:	96 95       	lsr	r25
 1f2:	87 95       	ror	r24
 1f4:	8b 5b       	subi	r24, 0xBB	; 187
 1f6:	90 40       	sbci	r25, 0x00	; 0
 1f8:	0b 97       	sbiw	r24, 0x0b	; 11
 1fa:	30 f0       	brcs	.+12     	; 0x208 <A7139_RCOSC_Cal+0x54>
            return OK_RCOSC_CAL;
    }while(retry--);
 1fc:	11 23       	and	r17, r17
 1fe:	11 f4       	brne	.+4      	; 0x204 <A7139_RCOSC_Cal+0x50>
 200:	84 e0       	ldi	r24, 0x04	; 4
 202:	03 c0       	rjmp	.+6      	; 0x20a <A7139_RCOSC_Cal+0x56>
 204:	11 50       	subi	r17, 0x01	; 1
 206:	e1 cf       	rjmp	.-62     	; 0x1ca <A7139_RCOSC_Cal+0x16>
 208:	85 e0       	ldi	r24, 0x05	; 5
    return ERR_RCOSC_CAL;
}
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	1f 91       	pop	r17
 210:	08 95       	ret

00000212 <StrobeCmd>:

void StrobeCmd(Uint8 cmd)
{
    SPI_SCS_L;
 212:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(cmd);
 214:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPI_SCS_H;
 218:	d8 9a       	sbi	0x1b, 0	; 27
}
 21a:	08 95       	ret

0000021c <A7139_SetCID>:
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}

Uint8 A7139_SetCID(Uint32 id)
{
 21c:	ef 92       	push	r14
 21e:	ff 92       	push	r15
 220:	0f 93       	push	r16
 222:	1f 93       	push	r17
 224:	7b 01       	movw	r14, r22
 226:	8c 01       	movw	r16, r24
    SPI_SCS_L;
 228:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(CMD_CID_W);
 22a:	80 e2       	ldi	r24, 0x20	; 32
 22c:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>24));
 230:	81 2f       	mov	r24, r17
 232:	99 27       	eor	r25, r25
 234:	aa 27       	eor	r26, r26
 236:	bb 27       	eor	r27, r27
 238:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>16));
 23c:	c8 01       	movw	r24, r16
 23e:	aa 27       	eor	r26, r26
 240:	bb 27       	eor	r27, r27
 242:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>8));
 246:	bb 27       	eor	r27, r27
 248:	a1 2f       	mov	r26, r17
 24a:	90 2f       	mov	r25, r16
 24c:	8f 2d       	mov	r24, r15
 24e:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)id);
 252:	8e 2d       	mov	r24, r14
 254:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    SPI_SCS_H;
 258:	d8 9a       	sbi	0x1b, 0	; 27
    return 0;
}
 25a:	80 e0       	ldi	r24, 0x00	; 0
 25c:	1f 91       	pop	r17
 25e:	0f 91       	pop	r16
 260:	ff 90       	pop	r15
 262:	ef 90       	pop	r14
 264:	08 95       	ret

00000266 <A7139_Init>:
    SPIx_WriteByte(cmd);
    SPI_SCS_H;
}

Uint8 A7139_Init(float rfFreq)
{
 266:	6f 92       	push	r6
 268:	7f 92       	push	r7
 26a:	8f 92       	push	r8
 26c:	9f 92       	push	r9
 26e:	af 92       	push	r10
 270:	bf 92       	push	r11
 272:	cf 92       	push	r12
 274:	df 92       	push	r13
 276:	ef 92       	push	r14
 278:	ff 92       	push	r15
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
 282:	3b 01       	movw	r6, r22
 284:	4c 01       	movw	r8, r24
    SPI_SCS_H;
 286:	d8 9a       	sbi	0x1b, 0	; 27
    SPI_SCK_L;
 288:	d9 98       	cbi	0x1b, 1	; 27
    SPI_DATA_H;
 28a:	da 9a       	sbi	0x1b, 2	; 27
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
 28c:	80 e7       	ldi	r24, 0x70	; 112
 28e:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 292:	80 e2       	ldi	r24, 0x20	; 32
 294:	9e e4       	ldi	r25, 0x4E	; 78
 296:	01 97       	sbiw	r24, 0x01	; 1
 298:	f1 f7       	brne	.-4      	; 0x296 <A7139_Init+0x30>
 29a:	c0 e6       	ldi	r28, 0x60	; 96
 29c:	d0 e0       	ldi	r29, 0x00	; 0
 29e:	00 e0       	ldi	r16, 0x00	; 0

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
 2a0:	69 91       	ld	r22, Y+
 2a2:	79 91       	ld	r23, Y+
 2a4:	80 2f       	mov	r24, r16
 2a6:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
}

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
 2aa:	0f 5f       	subi	r16, 0xFF	; 255
 2ac:	08 30       	cpi	r16, 0x08	; 8
 2ae:	c1 f7       	brne	.-16     	; 0x2a0 <A7139_Init+0x3a>
 2b0:	c4 e7       	ldi	r28, 0x74	; 116
 2b2:	d0 e0       	ldi	r29, 0x00	; 0
 2b4:	0a e0       	ldi	r16, 0x0A	; 10
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
 2b6:	69 91       	ld	r22, Y+
 2b8:	79 91       	ld	r23, Y+
 2ba:	80 2f       	mov	r24, r16
 2bc:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
 2c0:	0f 5f       	subi	r16, 0xFF	; 255
 2c2:	00 31       	cpi	r16, 0x10	; 16
 2c4:	c1 f7       	brne	.-16     	; 0x2b6 <A7139_Init+0x50>
 2c6:	c0 e8       	ldi	r28, 0x80	; 128
 2c8:	d0 e0       	ldi	r29, 0x00	; 0
 2ca:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
 2cc:	69 91       	ld	r22, Y+
 2ce:	79 91       	ld	r23, Y+
 2d0:	80 2f       	mov	r24, r16
 2d2:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
 2d6:	0f 5f       	subi	r16, 0xFF	; 255
 2d8:	00 31       	cpi	r16, 0x10	; 16
 2da:	c1 f7       	brne	.-16     	; 0x2cc <A7139_Init+0x66>
 2dc:	c0 ea       	ldi	r28, 0xA0	; 160
 2de:	d0 e0       	ldi	r29, 0x00	; 0
 2e0:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
        A7139_WritePageB(i, A7139Config_PageB[i]);
 2e2:	69 91       	ld	r22, Y+
 2e4:	79 91       	ld	r23, Y+
 2e6:	80 2f       	mov	r24, r16
 2e8:	0e 94 b9 00 	call	0x172	; 0x172 <A7139_WritePageB>
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
 2ec:	0f 5f       	subi	r16, 0xFF	; 255
 2ee:	05 30       	cpi	r16, 0x05	; 5
 2f0:	c1 f7       	brne	.-16     	; 0x2e2 <A7139_Init+0x7c>
 2f2:	80 e2       	ldi	r24, 0x20	; 32
 2f4:	9e e4       	ldi	r25, 0x4E	; 78
 2f6:	01 97       	sbiw	r24, 0x01	; 1
 2f8:	f1 f7       	brne	.-4      	; 0x2f6 <A7139_Init+0x90>
    SPI_DATA_H;
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
    _delay_ms(10);
    A7139_Config();			  //config A7139 chip
    _delay_ms(10);			  //for crystal stabilized
    A7139_SetCID(0x0A7139A8); //set CID code
 2fa:	68 ea       	ldi	r22, 0xA8	; 168
 2fc:	79 e3       	ldi	r23, 0x39	; 57
 2fe:	81 e7       	ldi	r24, 0x71	; 113
 300:	9a e0       	ldi	r25, 0x0A	; 10
 302:	0e 94 0e 01 	call	0x21c	; 0x21c <A7139_SetCID>


Uint8 A7139_ReadCID(void)
{
    unsigned char id[4] = {0};
    SPI_SCS_L;
 306:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(CMD_CID_R);
 308:	80 ea       	ldi	r24, 0xA0	; 160
 30a:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    id[0] = SPIx_ReadByte();
 30e:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
    id[1] = SPIx_ReadByte();
 312:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
    id[2] = SPIx_ReadByte();
 316:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
    id[3] = SPIx_ReadByte();
 31a:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
    SPI_SCS_H;
 31e:	d8 9a       	sbi	0x1b, 0	; 27
 320:	80 ed       	ldi	r24, 0xD0	; 208
 322:	97 e0       	ldi	r25, 0x07	; 7
 324:	01 97       	sbiw	r24, 0x01	; 1
 326:	f1 f7       	brne	.-4      	; 0x324 <A7139_Init+0xbe>
    return 0;
}

static void A7139_SetFreq(float rfFreq)
{
    float  divFreq = rfFreq / 12.800f;
 328:	c4 01       	movw	r24, r8
 32a:	b3 01       	movw	r22, r6
 32c:	2d ec       	ldi	r18, 0xCD	; 205
 32e:	3c ec       	ldi	r19, 0xCC	; 204
 330:	4c e4       	ldi	r20, 0x4C	; 76
 332:	51 e4       	ldi	r21, 0x41	; 65
 334:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__divsf3>
 338:	5b 01       	movw	r10, r22
 33a:	6c 01       	movw	r12, r24
    Uint8  intFreq = (Uint8)(divFreq); //integer part
 33c:	0e 94 1d 06 	call	0xc3a	; 0xc3a <__fixunssfsi>
 340:	e6 2e       	mov	r14, r22
    float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
    Uint16 fpFreg	= (Uint16)(fltFreq * 65536);  //FP register val
    Uint16 orgVal;
    StrobeCmd(CMD_STBY); //enter stand-by mode
 342:	84 e1       	ldi	r24, 0x14	; 20
 344:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //AFC[15:15] = 0
    orgVal = A7139Config[PLL3_REG] & 0x7FFF;
    A7139_WriteReg(PLL3_REG,orgVal);
 348:	83 e0       	ldi	r24, 0x03	; 3
 34a:	60 e0       	ldi	r22, 0x00	; 0
 34c:	70 e0       	ldi	r23, 0x00	; 0
 34e:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //RFC[15:12] = 0000
    orgVal = A7139Config[PLL6_REG] & 0x0FFF;
    A7139_WriteReg(PLL6_REG,orgVal);
 352:	86 e0       	ldi	r24, 0x06	; 6
 354:	60 e0       	ldi	r22, 0x00	; 0
 356:	70 e0       	ldi	r23, 0x00	; 0
 358:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //MD1[12:12]=0,1
    if(rfFreq < 860)	//433-510
 35c:	c4 01       	movw	r24, r8
 35e:	b3 01       	movw	r22, r6
 360:	20 e0       	ldi	r18, 0x00	; 0
 362:	30 e0       	ldi	r19, 0x00	; 0
 364:	47 e5       	ldi	r20, 0x57	; 87
 366:	54 e4       	ldi	r21, 0x44	; 68
 368:	0e 94 b1 05 	call	0xb62	; 0xb62 <__cmpsf2>
 36c:	88 23       	and	r24, r24
 36e:	1c f4       	brge	.+6      	; 0x376 <A7139_Init+0x110>
 370:	60 e2       	ldi	r22, 0x20	; 32
 372:	7a e0       	ldi	r23, 0x0A	; 10
 374:	02 c0       	rjmp	.+4      	; 0x37a <A7139_Init+0x114>
 376:	60 e2       	ldi	r22, 0x20	; 32
 378:	7a e1       	ldi	r23, 0x1A	; 26
        orgVal = A7139Config[PLL4_REG] & 0xEFFF;
    else	 //868-915
        orgVal = A7139Config[PLL4_REG] | 0x1000;
    A7139_WriteReg(PLL4_REG,orgVal);
 37a:	84 e0       	ldi	r24, 0x04	; 4
 37c:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //IP[8:0] = intg
    orgVal = A7139Config[PLL1_REG] & 0xFF00;
    A7139_WriteReg(PLL1_REG,orgVal|intFreq);
 380:	ff 24       	eor	r15, r15
 382:	b7 01       	movw	r22, r14
 384:	7a 60       	ori	r23, 0x0A	; 10
 386:	81 e0       	ldi	r24, 0x01	; 1
 388:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //FP[15:0] =  fpFreg
    A7139_WriteReg(PLL2_REG,fpFreg);
 38c:	00 27       	eor	r16, r16
 38e:	f7 fc       	sbrc	r15, 7
 390:	00 95       	com	r16
 392:	10 2f       	mov	r17, r16
 394:	c8 01       	movw	r24, r16
 396:	b7 01       	movw	r22, r14
 398:	0e 94 4b 06 	call	0xc96	; 0xc96 <__floatsisf>
 39c:	9b 01       	movw	r18, r22
 39e:	ac 01       	movw	r20, r24
 3a0:	c6 01       	movw	r24, r12
 3a2:	b5 01       	movw	r22, r10
 3a4:	0e 94 4c 05 	call	0xa98	; 0xa98 <__subsf3>
 3a8:	20 e0       	ldi	r18, 0x00	; 0
 3aa:	30 e0       	ldi	r19, 0x00	; 0
 3ac:	40 e8       	ldi	r20, 0x80	; 128
 3ae:	57 e4       	ldi	r21, 0x47	; 71
 3b0:	0e 94 fb 06 	call	0xdf6	; 0xdf6 <__mulsf3>
 3b4:	0e 94 1d 06 	call	0xc3a	; 0xc3a <__fixunssfsi>
 3b8:	9b 01       	movw	r18, r22
 3ba:	ac 01       	movw	r20, r24
 3bc:	82 e0       	ldi	r24, 0x02	; 2
 3be:	b9 01       	movw	r22, r18
 3c0:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
 3c4:	82 e0       	ldi	r24, 0x02	; 2
 3c6:	60 e0       	ldi	r22, 0x00	; 0
 3c8:	70 e0       	ldi	r23, 0x00	; 0
 3ca:	0e 94 b9 00 	call	0x172	; 0x172 <A7139_WritePageB>
 3ce:	80 e3       	ldi	r24, 0x30	; 48
 3d0:	95 e7       	ldi	r25, 0x75	; 117
 3d2:	01 97       	sbiw	r24, 0x01	; 1
 3d4:	f1 f7       	brne	.-4      	; 0x3d2 <A7139_Init+0x16c>
    Uint8 fb, fcd, fbcf;	//IF Filter
    Uint8 vb,vbcf;			//VCO Current
    Uint8 vcb, vccf;		//VCO Band
    Uint16 tmp;
    //IF calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0802);			//IF Filter & VCO Current Calibration
 3d6:	8f e0       	ldi	r24, 0x0F	; 15
 3d8:	62 ec       	ldi	r22, 0xC2	; 194
 3da:	78 e2       	ldi	r23, 0x28	; 40
 3dc:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3e0:	8f e0       	ldi	r24, 0x0F	; 15
 3e2:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
    }while(tmp & 0x0802);
 3e6:	82 70       	andi	r24, 0x02	; 2
 3e8:	98 70       	andi	r25, 0x08	; 8
 3ea:	89 2b       	or	r24, r25
 3ec:	c9 f7       	brne	.-14     	; 0x3e0 <A7139_Init+0x17a>
    //for check(IF Filter)
    tmp = A7139_ReadReg(CALIBRATION_REG);
 3ee:	8e e0       	ldi	r24, 0x0E	; 14
 3f0:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
 3f4:	8c 01       	movw	r16, r24
    if(fbcf)
    {
        return ERR_CAL;
    }
    //for check(VCO Current)
    tmp = A7139_ReadPageA(VCB_PAGEA);
 3f6:	8a e0       	ldi	r24, 0x0A	; 10
 3f8:	0e 94 ce 00 	call	0x19c	; 0x19c <A7139_ReadPageA>
    vcb = tmp & 0x0F;
    vccf = (tmp>>4) & 0x01;
    if(vccf)
 3fc:	24 e0       	ldi	r18, 0x04	; 4
 3fe:	96 95       	lsr	r25
 400:	87 95       	ror	r24
 402:	2a 95       	dec	r18
 404:	e1 f7       	brne	.-8      	; 0x3fe <A7139_Init+0x198>
 406:	94 e0       	ldi	r25, 0x04	; 4
 408:	16 95       	lsr	r17
 40a:	07 95       	ror	r16
 40c:	9a 95       	dec	r25
 40e:	e1 f7       	brne	.-8      	; 0x408 <A7139_Init+0x1a2>
 410:	80 2b       	or	r24, r16
 412:	80 fd       	sbrc	r24, 0
 414:	3d c0       	rjmp	.+122    	; 0x490 <__stack+0x31>
    {
        return ERR_CAL;
    }
    //RSSI Calibration procedure @STB state
    A7139_WriteReg(ADC_REG, 0x4C00);									//set ADC average=64
 416:	8c e0       	ldi	r24, 0x0C	; 12
 418:	60 e0       	ldi	r22, 0x00	; 0
 41a:	7c e4       	ldi	r23, 0x4C	; 76
 41c:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, 0xF800);								//set RSSC_D=40us and RS_DLY=80us
 420:	82 e0       	ldi	r24, 0x02	; 2
 422:	60 e0       	ldi	r22, 0x00	; 0
 424:	78 ef       	ldi	r23, 0xF8	; 248
 426:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA] | 0xE000);	//set RC_DLY=1.5ms
 42a:	80 e0       	ldi	r24, 0x00	; 0
 42c:	66 e0       	ldi	r22, 0x06	; 6
 42e:	77 ef       	ldi	r23, 0xF7	; 247
 430:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x1000);			//RSSI Calibration
 434:	8f e0       	ldi	r24, 0x0F	; 15
 436:	60 ec       	ldi	r22, 0xC0	; 192
 438:	70 e3       	ldi	r23, 0x30	; 48
 43a:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 43e:	8f e0       	ldi	r24, 0x0F	; 15
 440:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
    }while(tmp & 0x1000);
 444:	94 fd       	sbrc	r25, 4
 446:	fb cf       	rjmp	.-10     	; 0x43e <A7139_Init+0x1d8>
    A7139_WriteReg(ADC_REG, A7139Config[ADC_REG]);
 448:	8c e0       	ldi	r24, 0x0C	; 12
 44a:	60 e0       	ldi	r22, 0x00	; 0
 44c:	74 e4       	ldi	r23, 0x44	; 68
 44e:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA]);
 452:	82 e0       	ldi	r24, 0x02	; 2
 454:	60 e0       	ldi	r22, 0x00	; 0
 456:	78 ef       	ldi	r23, 0xF8	; 248
 458:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA]);
 45c:	80 e0       	ldi	r24, 0x00	; 0
 45e:	66 e0       	ldi	r22, 0x06	; 6
 460:	77 ef       	ldi	r23, 0xF7	; 247
 462:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //VCO calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);		// VCO Band Calibration
 466:	8f e0       	ldi	r24, 0x0F	; 15
 468:	64 ec       	ldi	r22, 0xC4	; 196
 46a:	70 e2       	ldi	r23, 0x20	; 32
 46c:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 470:	02 e0       	ldi	r16, 0x02	; 2
    do{
        tmp = A7139_ReadReg(MODE_REG);
 472:	8f e0       	ldi	r24, 0x0F	; 15
 474:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
 478:	90 2f       	mov	r25, r16
 47a:	9a 95       	dec	r25
 47c:	f1 f7       	brne	.-4      	; 0x47a <__stack+0x1b>
        _delay_us(1);
    }while(tmp & 0x0004);	// for check(VCO Band)
 47e:	82 fd       	sbrc	r24, 2
 480:	f8 cf       	rjmp	.-16     	; 0x472 <__stack+0x13>

    tmp = A7139_ReadReg(CALIBRATION_REG);
 482:	8e e0       	ldi	r24, 0x0E	; 14
 484:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
    vb = (tmp >>5) & 0x07;
    vbcf = (tmp >>8) & 0x01;
    if(vbcf)				// VCO Band Auto Calibration failed
 488:	90 fd       	sbrc	r25, 0
 48a:	02 c0       	rjmp	.+4      	; 0x490 <__stack+0x31>
 48c:	80 e0       	ldi	r24, 0x00	; 0
 48e:	01 c0       	rjmp	.+2      	; 0x492 <__stack+0x33>
 490:	84 e0       	ldi	r24, 0x04	; 4
    _delay_ms(1);
    A7139_SetFreq(rfFreq);	  //set Freq
    //A7139_SetDataRate(10);
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}
 492:	df 91       	pop	r29
 494:	cf 91       	pop	r28
 496:	1f 91       	pop	r17
 498:	0f 91       	pop	r16
 49a:	ff 90       	pop	r15
 49c:	ef 90       	pop	r14
 49e:	df 90       	pop	r13
 4a0:	cf 90       	pop	r12
 4a2:	bf 90       	pop	r11
 4a4:	af 90       	pop	r10
 4a6:	9f 90       	pop	r9
 4a8:	8f 90       	pop	r8
 4aa:	7f 90       	pop	r7
 4ac:	6f 90       	pop	r6
 4ae:	08 95       	ret

000004b0 <A7139_ReadPID>:
Uint16 A7139_ReadPID(void)
{
    Uint16 pid;
    Uint16 pagAddr = TX2_PAGEB << 7;
    pagAddr|=A7139Config[CRYSTAL_REG] & 0xF7CF;
    A7139_WriteReg(CRYSTAL_REG, pagAddr);
 4b0:	87 e0       	ldi	r24, 0x07	; 7
 4b2:	61 e0       	ldi	r22, 0x01	; 1
 4b4:	70 e0       	ldi	r23, 0x00	; 0
 4b6:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    pid = A7139_ReadReg(PAGEB_REG);
 4ba:	89 e0       	ldi	r24, 0x09	; 9
 4bc:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
    return pid;
}
 4c0:	08 95       	ret

000004c2 <A7139_SetDataRate>:

Uint8 A7139_SetDataRate(Uint8 datRate)
{
 4c2:	1f 93       	push	r17
 4c4:	18 2f       	mov	r17, r24
    //enter stand by mode
    StrobeCmd(CMD_STBY);
 4c6:	84 e1       	ldi	r24, 0x14	; 20
 4c8:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //set xs[0:0] = 0 to disable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] & 0xFFFE );
 4cc:	87 e0       	ldi	r24, 0x07	; 7
 4ce:	60 e1       	ldi	r22, 0x10	; 16
 4d0:	70 e0       	ldi	r23, 0x00	; 0
 4d2:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    switch(datRate)
 4d6:	12 33       	cpi	r17, 0x32	; 50
 4d8:	d9 f0       	breq	.+54     	; 0x510 <A7139_SetDataRate+0x4e>
 4da:	13 33       	cpi	r17, 0x33	; 51
 4dc:	28 f4       	brcc	.+10     	; 0x4e8 <A7139_SetDataRate+0x26>
 4de:	12 30       	cpi	r17, 0x02	; 2
 4e0:	41 f0       	breq	.+16     	; 0x4f2 <A7139_SetDataRate+0x30>
 4e2:	1a 30       	cpi	r17, 0x0A	; 10
 4e4:	11 f5       	brne	.+68     	; 0x52a <A7139_SetDataRate+0x68>
 4e6:	09 c0       	rjmp	.+18     	; 0x4fa <A7139_SetDataRate+0x38>
 4e8:	14 36       	cpi	r17, 0x64	; 100
 4ea:	b1 f0       	breq	.+44     	; 0x518 <A7139_SetDataRate+0x56>
 4ec:	16 39       	cpi	r17, 0x96	; 150
 4ee:	e9 f4       	brne	.+58     	; 0x52a <A7139_SetDataRate+0x68>
 4f0:	23 c0       	rjmp	.+70     	; 0x538 <A7139_SetDataRate+0x76>
    case 2:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x18,DCK=2Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x3023);
 4f2:	80 e0       	ldi	r24, 0x00	; 0
 4f4:	63 e2       	ldi	r22, 0x23	; 35
 4f6:	70 e3       	ldi	r23, 0x30	; 48
 4f8:	03 c0       	rjmp	.+6      	; 0x500 <A7139_SetDataRate+0x3e>
    case 10:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x04,DCK=10Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0823);
 4fa:	80 e0       	ldi	r24, 0x00	; 0
 4fc:	63 e2       	ldi	r22, 0x23	; 35
 4fe:	78 e0       	ldi	r23, 0x08	; 8
 500:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D0);
 504:	8a e0       	ldi	r24, 0x0A	; 10
 506:	60 ed       	ldi	r22, 0xD0	; 208
 508:	78 e1       	ldi	r23, 0x18	; 24
 50a:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 50e:	14 c0       	rjmp	.+40     	; 0x538 <A7139_SetDataRate+0x76>
    case 50:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],100Kps
        //SDR[15:9]=0x00,DCK=50kHz
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0023);
 510:	80 e0       	ldi	r24, 0x00	; 0
 512:	63 e2       	ldi	r22, 0x23	; 35
 514:	70 e0       	ldi	r23, 0x00	; 0
 516:	f4 cf       	rjmp	.-24     	; 0x500 <A7139_SetDataRate+0x3e>
    case 100:
    {
        //CSC[2:0]=[001] ,Fcsck=6.4MHz
        //IFBW[3:2]=[01],50kHz
        //SDR[15:9]=0x00,DCK=100Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0021);
 518:	80 e0       	ldi	r24, 0x00	; 0
 51a:	61 e2       	ldi	r22, 0x21	; 33
 51c:	70 e0       	ldi	r23, 0x00	; 0
 51e:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D4);
 522:	8a e0       	ldi	r24, 0x0A	; 10
 524:	64 ed       	ldi	r22, 0xD4	; 212
 526:	78 e1       	ldi	r23, 0x18	; 24
 528:	f0 cf       	rjmp	.-32     	; 0x50a <A7139_SetDataRate+0x48>
        //DMOS=1,IFBW=150KHz
    }
        break;
    default:
        // set xs[0:0] = 1 to open XTAL
        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 52a:	87 e0       	ldi	r24, 0x07	; 7
 52c:	61 e1       	ldi	r22, 0x11	; 17
 52e:	70 e0       	ldi	r23, 0x00	; 0
 530:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 534:	81 e0       	ldi	r24, 0x01	; 1
 536:	0a c0       	rjmp	.+20     	; 0x54c <A7139_SetDataRate+0x8a>
        return ERR_PARAM;
    }
    // set xs[0:0] = 1 to enable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 538:	87 e0       	ldi	r24, 0x07	; 7
 53a:	61 e1       	ldi	r22, 0x11	; 17
 53c:	70 e0       	ldi	r23, 0x00	; 0
 53e:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 542:	80 e2       	ldi	r24, 0x20	; 32
 544:	9e e4       	ldi	r25, 0x4E	; 78
 546:	01 97       	sbiw	r24, 0x01	; 1
 548:	f1 f7       	brne	.-4      	; 0x546 <A7139_SetDataRate+0x84>
 54a:	80 e0       	ldi	r24, 0x00	; 0
    _delay_ms(10);
    return 0;
}
 54c:	1f 91       	pop	r17
 54e:	08 95       	ret

00000550 <A7139_SendData>:

void A7139_SendData(Uint8* bufDat,Uint8 datSize)
{
 550:	1f 93       	push	r17
 552:	cf 93       	push	r28
 554:	df 93       	push	r29
 556:	ec 01       	movw	r28, r24
 558:	16 2f       	mov	r17, r22
    StrobeCmd(CMD_STBY);
 55a:	84 e1       	ldi	r24, 0x14	; 20
 55c:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    StrobeCmd(CMD_TFR);
 560:	80 e6       	ldi	r24, 0x60	; 96
 562:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    SPI_SCS_L;
 566:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(CMD_FIFO_W);
 568:	80 e4       	ldi	r24, 0x40	; 64
 56a:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
 56e:	04 c0       	rjmp	.+8      	; 0x578 <A7139_SendData+0x28>
    while(datSize--)
        SPIx_WriteByte(*bufDat++);
 570:	89 91       	ld	r24, Y+
 572:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
 576:	11 50       	subi	r17, 0x01	; 1
{
    StrobeCmd(CMD_STBY);
    StrobeCmd(CMD_TFR);
    SPI_SCS_L;
    SPIx_WriteByte(CMD_FIFO_W);
    while(datSize--)
 578:	11 23       	and	r17, r17
 57a:	d1 f7       	brne	.-12     	; 0x570 <A7139_SendData+0x20>
        SPIx_WriteByte(*bufDat++);
    SPI_SCS_H;
 57c:	d8 9a       	sbi	0x1b, 0	; 27
    StrobeCmd(CMD_TX);
 57e:	8a e1       	ldi	r24, 0x1A	; 26
 580:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    while(!GIO2);
 584:	84 9b       	sbis	0x10, 4	; 16
 586:	fe cf       	rjmp	.-4      	; 0x584 <A7139_SendData+0x34>
}
 588:	df 91       	pop	r29
 58a:	cf 91       	pop	r28
 58c:	1f 91       	pop	r17
 58e:	08 95       	ret

00000590 <A7139_WriteFIFO>:

void A7139_WriteFIFO(unsigned char *buf,unsigned char len)
{
 590:	ff 92       	push	r15
 592:	0f 93       	push	r16
 594:	1f 93       	push	r17
 596:	cf 93       	push	r28
 598:	df 93       	push	r29
 59a:	18 2f       	mov	r17, r24
 59c:	09 2f       	mov	r16, r25
 59e:	f6 2e       	mov	r15, r22
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
 5a0:	80 e6       	ldi	r24, 0x60	; 96
 5a2:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    SPI_SCS_L;
 5a6:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
 5a8:	80 e4       	ldi	r24, 0x40	; 64
 5aa:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
 5ae:	21 2f       	mov	r18, r17
 5b0:	30 2f       	mov	r19, r16
 5b2:	c9 01       	movw	r24, r18
 5b4:	ec 01       	movw	r28, r24
 5b6:	10 e0       	ldi	r17, 0x00	; 0
 5b8:	04 c0       	rjmp	.+8      	; 0x5c2 <A7139_WriteFIFO+0x32>
    for(i=0; i <len; i++)
        SPIx_WriteByte(buf[i]);
 5ba:	89 91       	ld	r24, Y+
 5bc:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
{
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
    SPI_SCS_L;
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
    for(i=0; i <len; i++)
 5c0:	1f 5f       	subi	r17, 0xFF	; 255
 5c2:	1f 15       	cp	r17, r15
 5c4:	d0 f3       	brcs	.-12     	; 0x5ba <A7139_WriteFIFO+0x2a>
        SPIx_WriteByte(buf[i]);
    SPI_SCS_H;
 5c6:	d8 9a       	sbi	0x1b, 0	; 27
}
 5c8:	df 91       	pop	r29
 5ca:	cf 91       	pop	r28
 5cc:	1f 91       	pop	r17
 5ce:	0f 91       	pop	r16
 5d0:	ff 90       	pop	r15
 5d2:	08 95       	ret

000005d4 <A7139_ReadFIFO>:

unsigned char A7139_ReadFIFO(void)
{
 5d4:	ef 92       	push	r14
 5d6:	ff 92       	push	r15
 5d8:	0f 93       	push	r16
 5da:	1f 93       	push	r17
 5dc:	df 93       	push	r29
 5de:	cf 93       	push	r28
 5e0:	0f 92       	push	r0
 5e2:	cd b7       	in	r28, 0x3d	; 61
 5e4:	de b7       	in	r29, 0x3e	; 62
    Uint8 i;
    unsigned char len = 0;
    unsigned char temp = 0;
    StrobeCmd(CMD_RFR);				// 重置Rx数据指针位置
 5e6:	80 ee       	ldi	r24, 0xE0	; 224
 5e8:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 5ec:	8d e0       	ldi	r24, 0x0D	; 13
 5ee:	8a 95       	dec	r24
 5f0:	f1 f7       	brne	.-4      	; 0x5ee <A7139_ReadFIFO+0x1a>
    _delay_us(5);
    SPI_SCS_L;
 5f2:	d8 98       	cbi	0x1b, 0	; 27
    SPIx_WriteByte(CMD_FIFO_R);		// 送出“读FIFO缓存区”的命令
 5f4:	80 ec       	ldi	r24, 0xC0	; 192
 5f6:	0e 94 49 00 	call	0x92	; 0x92 <SPIx_WriteByte>
    temp = SPIx_ReadByte();			// pack head
 5fa:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
    if(temp == 0xFE)
 5fe:	8e 3f       	cpi	r24, 0xFE	; 254
 600:	11 f0       	breq	.+4      	; 0x606 <A7139_ReadFIFO+0x32>
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	17 c0       	rjmp	.+46     	; 0x634 <A7139_ReadFIFO+0x60>
    {
        len = SPIx_ReadByte();		// pack data lenght
 606:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
 60a:	98 2f       	mov	r25, r24
        if(len > 0 && len < R_LEN)
 60c:	81 50       	subi	r24, 0x01	; 1
 60e:	8f 30       	cpi	r24, 0x0F	; 15
 610:	88 f4       	brcc	.+34     	; 0x634 <A7139_ReadFIFO+0x60>
 612:	06 ef       	ldi	r16, 0xF6	; 246
 614:	11 e0       	ldi	r17, 0x01	; 1
        {
            for(i=0; i <len; i++)
 616:	e9 2e       	mov	r14, r25
 618:	ff 24       	eor	r15, r15
 61a:	e0 0e       	add	r14, r16
 61c:	f1 1e       	adc	r15, r17
 61e:	07 c0       	rjmp	.+14     	; 0x62e <A7139_ReadFIFO+0x5a>
                tmpbuf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
 620:	99 83       	std	Y+1, r25	; 0x01
 622:	0e 94 5a 00 	call	0xb4	; 0xb4 <SPIx_ReadByte>
 626:	f8 01       	movw	r30, r16
 628:	81 93       	st	Z+, r24
 62a:	8f 01       	movw	r16, r30
 62c:	99 81       	ldd	r25, Y+1	; 0x01
    if(temp == 0xFE)
    {
        len = SPIx_ReadByte();		// pack data lenght
        if(len > 0 && len < R_LEN)
        {
            for(i=0; i <len; i++)
 62e:	0e 15       	cp	r16, r14
 630:	1f 05       	cpc	r17, r15
 632:	b1 f7       	brne	.-20     	; 0x620 <A7139_ReadFIFO+0x4c>
                tmpbuf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
        }
    }
    SPI_SCS_H;
 634:	d8 9a       	sbi	0x1b, 0	; 27
    return len;
}
 636:	89 2f       	mov	r24, r25
 638:	0f 90       	pop	r0
 63a:	cf 91       	pop	r28
 63c:	df 91       	pop	r29
 63e:	1f 91       	pop	r17
 640:	0f 91       	pop	r16
 642:	ff 90       	pop	r15
 644:	ef 90       	pop	r14
 646:	08 95       	ret

00000648 <A7139_SetPackLen>:

Uint8 A7139_SetPackLen(Uint8 len)
{
 648:	0f 93       	push	r16
 64a:	1f 93       	push	r17
 64c:	08 2f       	mov	r16, r24
    Uint16 pagVal;
    StrobeCmd(CMD_STBY);
 64e:	84 e1       	ldi	r24, 0x14	; 20
 650:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //FEP[7:0]
    pagVal = A7139Config_PageA[FIFO_PAGEA] & 0xFF00;
    A7139_WritePageA(FIFO_PAGEA,pagVal|(len-1));
 654:	10 e0       	ldi	r17, 0x00	; 0
 656:	01 50       	subi	r16, 0x01	; 1
 658:	10 40       	sbci	r17, 0x00	; 0
 65a:	8d e0       	ldi	r24, 0x0D	; 13
 65c:	b8 01       	movw	r22, r16
 65e:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //FEP[13:8]
    pagVal = A7139Config_PageA[VCB_PAGEA] & 0xC0FF;
    A7139_WritePageA(VCB_PAGEA,pagVal);
 662:	8a e0       	ldi	r24, 0x0A	; 10
 664:	64 e0       	ldi	r22, 0x04	; 4
 666:	70 e0       	ldi	r23, 0x00	; 0
 668:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    return 0;
}
 66c:	80 e0       	ldi	r24, 0x00	; 0
 66e:	1f 91       	pop	r17
 670:	0f 91       	pop	r16
 672:	08 95       	ret

00000674 <A7139_IsBatteryLow>:

Uint8 A7139_IsBatteryLow(Uint8 low2_x)
{
 674:	1f 93       	push	r17
 676:	18 2f       	mov	r17, r24
    Uint16 pagVal;
    if(low2_x<0 || low2_x>7)
 678:	88 30       	cpi	r24, 0x08	; 8
 67a:	a0 f4       	brcc	.+40     	; 0x6a4 <A7139_IsBatteryLow+0x30>
        return ERR_PARAM;
    StrobeCmd(CMD_STBY);
 67c:	84 e1       	ldi	r24, 0x14	; 20
 67e:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //BVT[3:1] BDS[0:0]
    pagVal= A7139Config[PM_PAGEA] & 0xFFF0;
    A7139_WritePageA(PM_PAGEA,pagVal | (low2_x << 1) | 0x01);
 682:	61 2f       	mov	r22, r17
 684:	70 e0       	ldi	r23, 0x00	; 0
 686:	66 0f       	add	r22, r22
 688:	77 1f       	adc	r23, r23
 68a:	61 62       	ori	r22, 0x21	; 33
 68c:	7a 60       	ori	r23, 0x0A	; 10
 68e:	84 e0       	ldi	r24, 0x04	; 4
 690:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
 694:	8a e1       	ldi	r24, 0x1A	; 26
 696:	8a 95       	dec	r24
 698:	f1 f7       	brne	.-4      	; 0x696 <A7139_IsBatteryLow+0x22>
    _delay_us(10); //delay 5us at least
    //read VBD[7:7]
    return !((A7139_ReadPageA(WOR1_PAGEA) & 0x0080) >> 7);
 69a:	81 e0       	ldi	r24, 0x01	; 1
 69c:	0e 94 ce 00 	call	0x19c	; 0x19c <A7139_ReadPageA>
 6a0:	90 e0       	ldi	r25, 0x00	; 0
 6a2:	87 ff       	sbrs	r24, 7
 6a4:	91 e0       	ldi	r25, 0x01	; 1
}
 6a6:	89 2f       	mov	r24, r25
 6a8:	1f 91       	pop	r17
 6aa:	08 95       	ret

000006ac <A7139_GetRSSI>:

Uint8 A7139_GetRSSI()
{	
 6ac:	1f 93       	push	r17
 6ae:	cf 93       	push	r28
 6b0:	df 93       	push	r29
    Uint8  rssi;
    Uint16 t_retry = 0xFFFF;
    //entry RX mode
    StrobeCmd(CMD_RX);
 6b2:	88 e1       	ldi	r24, 0x18	; 24
 6b4:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //CDM[8:8] = 0
    A7139_WriteReg(ADC_REG,A7139Config[ADC_REG] & 0xFEFF);
 6b8:	8c e0       	ldi	r24, 0x0C	; 12
 6ba:	60 e0       	ldi	r22, 0x00	; 0
 6bc:	74 e4       	ldi	r23, 0x44	; 68
 6be:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //ADCM[0:0] = 1
    A7139_WriteReg(MODE_REG,A7139_ReadReg(MODE_REG) | 0x0001);
 6c2:	8f e0       	ldi	r24, 0x0F	; 15
 6c4:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
 6c8:	bc 01       	movw	r22, r24
 6ca:	61 60       	ori	r22, 0x01	; 1
 6cc:	8f e0       	ldi	r24, 0x0F	; 15
 6ce:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 6d2:	cf ef       	ldi	r28, 0xFF	; 255
 6d4:	df ef       	ldi	r29, 0xFF	; 255
    do
    {
        rssi = A7139_ReadReg(MODE_REG) & 0x0001; //ADCM auto clear when measurement done
 6d6:	8f e0       	ldi	r24, 0x0F	; 15
 6d8:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>

    }while(t_retry-- && rssi);
 6dc:	21 97       	sbiw	r28, 0x01	; 1
 6de:	9f ef       	ldi	r25, 0xFF	; 255
 6e0:	cf 3f       	cpi	r28, 0xFF	; 255
 6e2:	d9 07       	cpc	r29, r25
 6e4:	11 f0       	breq	.+4      	; 0x6ea <A7139_GetRSSI+0x3e>
 6e6:	80 fd       	sbrc	r24, 0
 6e8:	f6 cf       	rjmp	.-20     	; 0x6d6 <A7139_GetRSSI+0x2a>
    if(t_retry>0)
 6ea:	cd 2b       	or	r28, r29
 6ec:	11 f4       	brne	.+4      	; 0x6f2 <A7139_GetRSSI+0x46>
 6ee:	10 e0       	ldi	r17, 0x00	; 0
 6f0:	04 c0       	rjmp	.+8      	; 0x6fa <A7139_GetRSSI+0x4e>
        rssi=(A7139_ReadReg(ADC_REG) & 0x00FF);  //ADC[7:0] is the value of RSSI
 6f2:	8c e0       	ldi	r24, 0x0C	; 12
 6f4:	0e 94 9e 00 	call	0x13c	; 0x13c <A7139_ReadReg>
 6f8:	18 2f       	mov	r17, r24
    else
        rssi = ERR_GET_RSSI;
    StrobeCmd(CMD_STBY);
 6fa:	84 e1       	ldi	r24, 0x14	; 20
 6fc:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    return rssi;
}
 700:	81 2f       	mov	r24, r17
 702:	df 91       	pop	r29
 704:	cf 91       	pop	r28
 706:	1f 91       	pop	r17
 708:	08 95       	ret

0000070a <A7139_WOT>:

Uint8 A7139_WOT(void)
{
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 70a:	0e 94 da 00 	call	0x1b4	; 0x1b4 <A7139_RCOSC_Cal>
 70e:	84 30       	cpi	r24, 0x04	; 4
 710:	c1 f0       	breq	.+48     	; 0x742 <A7139_WOT+0x38>
        return ERR_RCOSC_CAL;
    StrobeCmd(CMD_STBY);
 712:	84 e1       	ldi	r24, 0x14	; 20
 714:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //GIO1=FSYNC, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 718:	88 e0       	ldi	r24, 0x08	; 8
 71a:	65 e4       	ldi	r22, 0x45	; 69
 71c:	70 e0       	ldi	r23, 0x00	; 0
 71e:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //setup WOT Sleep time
    A7139_WritePageA(WOR1_PAGEA, 0x027f);
 722:	81 e0       	ldi	r24, 0x01	; 1
 724:	6f e7       	ldi	r22, 0x7F	; 127
 726:	72 e0       	ldi	r23, 0x02	; 2
 728:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //WMODE=1 select WOT function
    A7139_WriteReg(PIN_REG, A7139Config[PIN_REG] | 0x0400);
 72c:	8d e0       	ldi	r24, 0x0D	; 13
 72e:	60 e0       	ldi	r22, 0x00	; 0
 730:	7c e0       	ldi	r23, 0x0C	; 12
 732:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
    //WORE=1 to enable WOT function
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 736:	8f e0       	ldi	r24, 0x0F	; 15
 738:	60 ec       	ldi	r22, 0xC0	; 192
 73a:	72 e2       	ldi	r23, 0x22	; 34
 73c:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 740:	80 e0       	ldi	r24, 0x00	; 0
    //while(1); //注意此处为死循环，代码只为演示之用，用户必须按业务实际逻辑进行需改
    return 0;
}
 742:	08 95       	ret

00000744 <A7139_WOR_BySync>:
Uint8 A7139_WOR_BySync(void)
{
    StrobeCmd(CMD_STBY);
 744:	84 e1       	ldi	r24, 0x14	; 20
 746:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
    //GIO1=FSYNC, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 74a:	88 e0       	ldi	r24, 0x08	; 8
 74c:	65 e4       	ldi	r22, 0x45	; 69
 74e:	70 e0       	ldi	r23, 0x00	; 0
 750:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //setup WOR Sleep time and Rx time
    A7139_WritePageA(WOR1_PAGEA, 0xFC05);
 754:	81 e0       	ldi	r24, 0x01	; 1
 756:	65 e0       	ldi	r22, 0x05	; 5
 758:	7c ef       	ldi	r23, 0xFC	; 252
 75a:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 75e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <A7139_RCOSC_Cal>
 762:	84 30       	cpi	r24, 0x04	; 4
 764:	59 f0       	breq	.+22     	; 0x77c <A7139_WOR_BySync+0x38>
        return ERR_RCOSC_CAL;
    //enable RC OSC & WOR by sync
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 766:	82 e0       	ldi	r24, 0x02	; 2
 768:	60 e1       	ldi	r22, 0x10	; 16
 76a:	78 ef       	ldi	r23, 0xF8	; 248
 76c:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //WORE=1 to enable WOR function
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 770:	8f e0       	ldi	r24, 0x0F	; 15
 772:	60 ec       	ldi	r22, 0xC0	; 192
 774:	72 e2       	ldi	r23, 0x22	; 34
 776:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 77a:	80 e0       	ldi	r24, 0x00	; 0

    //while(GIO1==0);		//Stay in WOR mode until receiving preamble(preamble ok)
    return 0;
}
 77c:	08 95       	ret

0000077e <A7139_WOR_ByPreamble>:

Uint8 A7139_WOR_ByPreamble(void)
{
    StrobeCmd(CMD_STBY);
 77e:	84 e1       	ldi	r24, 0x14	; 20
 780:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
 784:	85 e3       	ldi	r24, 0x35	; 53
 786:	8a 95       	dec	r24
 788:	f1 f7       	brne	.-4      	; 0x786 <A7139_WOR_ByPreamble+0x8>
    _delay_us(20);
    A7139_WritePageA(GIO_PAGEA, 0x004D);	//GIO1=PMDO, GIO2=WTR
 78a:	88 e0       	ldi	r24, 0x08	; 8
 78c:	6d e4       	ldi	r22, 0x4D	; 77
 78e:	70 e0       	ldi	r23, 0x00	; 0
 790:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>

    //Real WOR Active Period = (WOR_AC[5:0]+1) x 244us,XTAL and Regulator Settling Time
    //Note : Be aware that Xtal settling time requirement includes initial tolerance,
    //       temperature drift, aging and crystal loading.
    A7139_WritePageA(WOR1_PAGEA, 0xFC05);	//setup WOR Sleep time and Rx time
 794:	81 e0       	ldi	r24, 0x01	; 1
 796:	65 e0       	ldi	r22, 0x05	; 5
 798:	7c ef       	ldi	r23, 0xFC	; 252
 79a:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>
    //RC Oscillator Calibration
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 79e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <A7139_RCOSC_Cal>
 7a2:	84 30       	cpi	r24, 0x04	; 4
 7a4:	59 f0       	breq	.+22     	; 0x7bc <A7139_WOR_ByPreamble+0x3e>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0030);	//enable RC OSC & WOR by preamble
 7a6:	82 e0       	ldi	r24, 0x02	; 2
 7a8:	60 e3       	ldi	r22, 0x30	; 48
 7aa:	78 ef       	ldi	r23, 0xF8	; 248
 7ac:	0e 94 a7 00 	call	0x14e	; 0x14e <A7139_WritePageA>

    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);				//WORE=1 to enable WOR function
 7b0:	8f e0       	ldi	r24, 0x0F	; 15
 7b2:	60 ec       	ldi	r22, 0xC0	; 192
 7b4:	72 e2       	ldi	r23, 0x22	; 34
 7b6:	0e 94 91 00 	call	0x122	; 0x122 <A7139_WriteReg>
 7ba:	80 e0       	ldi	r24, 0x00	; 0

    //while(GIO1==0);		//Stay in WOR mode until receiving preamble(preamble ok)
    return 0;
}
 7bc:	08 95       	ret

000007be <A7139_SetPowerLevel>:
Uint8 A7139_SetPowerLevel(Uint8 pwrLev)
{
 7be:	1f 93       	push	r17
 7c0:	18 2f       	mov	r17, r24
    Uint16 pagVal= A7139Config_PageB[TX2_PAGEB] & 0xFF80;
    StrobeCmd(CMD_STBY);
 7c2:	84 e1       	ldi	r24, 0x14	; 20
 7c4:	0e 94 09 01 	call	0x212	; 0x212 <StrobeCmd>
 7c8:	85 e3       	ldi	r24, 0x35	; 53
 7ca:	8a 95       	dec	r24
 7cc:	f1 f7       	brne	.-4      	; 0x7ca <A7139_SetPowerLevel+0xc>
    _delay_us(20);
    switch(pwrLev)
 7ce:	14 30       	cpi	r17, 0x04	; 4
 7d0:	29 f1       	breq	.+74     	; 0x81c <A7139_SetPowerLevel+0x5e>
 7d2:	15 30       	cpi	r17, 0x05	; 5
 7d4:	48 f4       	brcc	.+18     	; 0x7e8 <A7139_SetPowerLevel+0x2a>
 7d6:	11 30       	cpi	r17, 0x01	; 1
 7d8:	a9 f0       	breq	.+42     	; 0x804 <A7139_SetPowerLevel+0x46>
 7da:	11 30       	cpi	r17, 0x01	; 1
 7dc:	78 f0       	brcs	.+30     	; 0x7fc <A7139_SetPowerLevel+0x3e>
 7de:	12 30       	cpi	r17, 0x02	; 2
 7e0:	a9 f0       	breq	.+42     	; 0x80c <A7139_SetPowerLevel+0x4e>
 7e2:	13 30       	cpi	r17, 0x03	; 3
 7e4:	49 f4       	brne	.+18     	; 0x7f8 <A7139_SetPowerLevel+0x3a>
 7e6:	16 c0       	rjmp	.+44     	; 0x814 <A7139_SetPowerLevel+0x56>
 7e8:	16 30       	cpi	r17, 0x06	; 6
 7ea:	01 f1       	breq	.+64     	; 0x82c <A7139_SetPowerLevel+0x6e>
 7ec:	16 30       	cpi	r17, 0x06	; 6
 7ee:	d0 f0       	brcs	.+52     	; 0x824 <A7139_SetPowerLevel+0x66>
 7f0:	17 30       	cpi	r17, 0x07	; 7
 7f2:	01 f1       	breq	.+64     	; 0x834 <A7139_SetPowerLevel+0x76>
 7f4:	18 30       	cpi	r17, 0x08	; 8
 7f6:	11 f1       	breq	.+68     	; 0x83c <A7139_SetPowerLevel+0x7e>
 7f8:	81 e0       	ldi	r24, 0x01	; 1
 7fa:	26 c0       	rjmp	.+76     	; 0x848 <A7139_SetPowerLevel+0x8a>
    {
    case 0:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x01);	//-1.1dBm
 7fc:	80 e0       	ldi	r24, 0x00	; 0
 7fe:	61 e0       	ldi	r22, 0x01	; 1
 800:	73 e0       	ldi	r23, 0x03	; 3
 802:	1f c0       	rjmp	.+62     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 1:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x09);	//1.2dBm
 804:	80 e0       	ldi	r24, 0x00	; 0
 806:	69 e0       	ldi	r22, 0x09	; 9
 808:	73 e0       	ldi	r23, 0x03	; 3
 80a:	1b c0       	rjmp	.+54     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 2:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x0A);	//4.8dBm
 80c:	80 e0       	ldi	r24, 0x00	; 0
 80e:	6a e0       	ldi	r22, 0x0A	; 10
 810:	73 e0       	ldi	r23, 0x03	; 3
 812:	17 c0       	rjmp	.+46     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 3:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x61);	//6.7dBm
 814:	80 e0       	ldi	r24, 0x00	; 0
 816:	61 e6       	ldi	r22, 0x61	; 97
 818:	73 e0       	ldi	r23, 0x03	; 3
 81a:	13 c0       	rjmp	.+38     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 4:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x2A);	//10.9dBm
 81c:	80 e0       	ldi	r24, 0x00	; 0
 81e:	6a e2       	ldi	r22, 0x2A	; 42
 820:	73 e0       	ldi	r23, 0x03	; 3
 822:	0f c0       	rjmp	.+30     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 5:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x1C);	//13.2dBm
 824:	80 e0       	ldi	r24, 0x00	; 0
 826:	6c e1       	ldi	r22, 0x1C	; 28
 828:	73 e0       	ldi	r23, 0x03	; 3
 82a:	0b c0       	rjmp	.+22     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 6:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x26);	//18dBm
 82c:	80 e0       	ldi	r24, 0x00	; 0
 82e:	66 e2       	ldi	r22, 0x26	; 38
 830:	73 e0       	ldi	r23, 0x03	; 3
 832:	07 c0       	rjmp	.+14     	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 7:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x3E);	//20dBm
 834:	80 e0       	ldi	r24, 0x00	; 0
 836:	6e e3       	ldi	r22, 0x3E	; 62
 838:	73 e0       	ldi	r23, 0x03	; 3
 83a:	03 c0       	rjmp	.+6      	; 0x842 <A7139_SetPowerLevel+0x84>
        break;
    case 8:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x5F);  //21dBm
 83c:	80 e0       	ldi	r24, 0x00	; 0
 83e:	6f e5       	ldi	r22, 0x5F	; 95
 840:	73 e0       	ldi	r23, 0x03	; 3
 842:	0e 94 b9 00 	call	0x172	; 0x172 <A7139_WritePageB>
 846:	80 e0       	ldi	r24, 0x00	; 0
        break;
    default:
        return ERR_PARAM;
    }
    return 0;
}
 848:	1f 91       	pop	r17
 84a:	08 95       	ret

0000084c <PortInit>:

Uint8 tmpbuf[R_LEN] = {0}; //扮ㄤ瀛炬ユ跺扮版

void PortInit(void)
{
    DDRA = 0B00001111;			// PA0->SCS_7139 PA1->SCK_7139 PA2->SDA_7139 PA3->D1 PA7-VSC
 84c:	8f e0       	ldi	r24, 0x0F	; 15
 84e:	8a bb       	out	0x1a, r24	; 26
    PORTA= 0B00000000;
 850:	1b ba       	out	0x1b, r1	; 27
    PINA = 0x00;
 852:	19 ba       	out	0x19, r1	; 25

    DDRB = 0B00000010;			// PB1->LED
 854:	82 e0       	ldi	r24, 0x02	; 2
 856:	87 bb       	out	0x17, r24	; 23
    PORTB= 0B00000010;
 858:	88 bb       	out	0x18, r24	; 24
    PINB = 0x00;
 85a:	16 ba       	out	0x16, r1	; 22

    DDRC = 0B00011111;
 85c:	8f e1       	ldi	r24, 0x1F	; 31
 85e:	84 bb       	out	0x14, r24	; 20
    PORTC= 0B00000000;
 860:	15 ba       	out	0x15, r1	; 21
    PINC = 0x00;
 862:	13 ba       	out	0x13, r1	; 19

    DDRD = 0B00000000;
 864:	11 ba       	out	0x11, r1	; 17
    PORTD= 0B00000000;
 866:	12 ba       	out	0x12, r1	; 18
    PIND = 0x00;
 868:	10 ba       	out	0x10, r1	; 16
}
 86a:	08 95       	ret

0000086c <StringToHex>:
    0,1,2,3,4,5,6,7,
    8,9
};

void StringToHex(const unsigned char *src,unsigned char *dst,unsigned char sLen)	// ACII to hex 	only 0-F
{
 86c:	cf 93       	push	r28
 86e:	df 93       	push	r29
 870:	ec 01       	movw	r28, r24
 872:	db 01       	movw	r26, r22
 874:	20 e0       	ldi	r18, 0x00	; 0
 876:	30 e0       	ldi	r19, 0x00	; 0
        0,0,0,0,0,0,0,10,11,12,
        13,14,15,0,0,0,0,0,0,0,
        0,0,0,0,0,0,0,0,0,0,
        0,0,0,0,0,0,0,0
    };
    for(i = 0,j = 0; i < sLen;)
 878:	50 e0       	ldi	r21, 0x00	; 0
 87a:	16 c0       	rjmp	.+44     	; 0x8a8 <StringToHex+0x3c>
    {
        dst[j] = ASCValue[src[i++]];
        dst[j] <<= 4;
 87c:	e8 81       	ld	r30, Y
 87e:	f0 e0       	ldi	r31, 0x00	; 0
 880:	ee 0f       	add	r30, r30
 882:	ff 1f       	adc	r31, r31
 884:	ea 50       	subi	r30, 0x0A	; 10
 886:	ff 4f       	sbci	r31, 0xFF	; 255
 888:	90 81       	ld	r25, Z
 88a:	92 95       	swap	r25
 88c:	90 7f       	andi	r25, 0xF0	; 240
 88e:	9c 93       	st	X, r25
        dst[j++] += ASCValue[src[i++]];
 890:	e9 81       	ldd	r30, Y+1	; 0x01
 892:	f0 e0       	ldi	r31, 0x00	; 0
 894:	ee 0f       	add	r30, r30
 896:	ff 1f       	adc	r31, r31
 898:	ea 50       	subi	r30, 0x0A	; 10
 89a:	ff 4f       	sbci	r31, 0xFF	; 255
 89c:	80 81       	ld	r24, Z
 89e:	98 0f       	add	r25, r24
 8a0:	9d 93       	st	X+, r25
    0,1,2,3,4,5,6,7,
    8,9
};

void StringToHex(const unsigned char *src,unsigned char *dst,unsigned char sLen)	// ACII to hex 	only 0-F
{
 8a2:	2e 5f       	subi	r18, 0xFE	; 254
 8a4:	3f 4f       	sbci	r19, 0xFF	; 255
 8a6:	22 96       	adiw	r28, 0x02	; 2
        0,0,0,0,0,0,0,10,11,12,
        13,14,15,0,0,0,0,0,0,0,
        0,0,0,0,0,0,0,0,0,0,
        0,0,0,0,0,0,0,0
    };
    for(i = 0,j = 0; i < sLen;)
 8a8:	24 17       	cp	r18, r20
 8aa:	35 07       	cpc	r19, r21
 8ac:	3c f3       	brlt	.-50     	; 0x87c <StringToHex+0x10>
    {
        dst[j] = ASCValue[src[i++]];
        dst[j] <<= 4;
        dst[j++] += ASCValue[src[i++]];
    }
}
 8ae:	df 91       	pop	r29
 8b0:	cf 91       	pop	r28
 8b2:	08 95       	ret

000008b4 <Str2Hex>:

void Str2Hex(unsigned char *src,unsigned char *dst)
{
 8b4:	cf 93       	push	r28
 8b6:	df 93       	push	r29
 8b8:	dc 01       	movw	r26, r24
 8ba:	eb 01       	movw	r28, r22
 8bc:	20 e0       	ldi	r18, 0x00	; 0
 8be:	30 e0       	ldi	r19, 0x00	; 0
    int i;
    for(i=0;i<12;i++)
    {
        if(*(src+i) == '.')
 8c0:	fd 01       	movw	r30, r26
 8c2:	e2 0f       	add	r30, r18
 8c4:	f3 1f       	adc	r31, r19
 8c6:	80 81       	ld	r24, Z
 8c8:	8e 32       	cpi	r24, 0x2E	; 46
 8ca:	31 f0       	breq	.+12     	; 0x8d8 <Str2Hex+0x24>
}

void Str2Hex(unsigned char *src,unsigned char *dst)
{
    int i;
    for(i=0;i<12;i++)
 8cc:	2f 5f       	subi	r18, 0xFF	; 255
 8ce:	3f 4f       	sbci	r19, 0xFF	; 255
 8d0:	2c 30       	cpi	r18, 0x0C	; 12
 8d2:	31 05       	cpc	r19, r1
 8d4:	a9 f7       	brne	.-22     	; 0x8c0 <Str2Hex+0xc>
 8d6:	c1 c0       	rjmp	.+386    	; 0xa5a <Str2Hex+0x1a6>
    {
        if(*(src+i) == '.')
            break;
    }
    if(i==5)
 8d8:	25 30       	cpi	r18, 0x05	; 5
 8da:	31 05       	cpc	r19, r1
 8dc:	09 f0       	breq	.+2      	; 0x8e0 <Str2Hex+0x2c>
 8de:	60 c0       	rjmp	.+192    	; 0x9a0 <Str2Hex+0xec>
    {
        dst[0] = ocHex[src[0]]*100 + ocHex[src[1]]*10 + ocHex[src[2]];
 8e0:	ec 91       	ld	r30, X
 8e2:	f0 e0       	ldi	r31, 0x00	; 0
 8e4:	e6 55       	subi	r30, 0x56	; 86
 8e6:	ff 4f       	sbci	r31, 0xFF	; 255
 8e8:	80 81       	ld	r24, Z
 8ea:	24 e6       	ldi	r18, 0x64	; 100
 8ec:	82 9f       	mul	r24, r18
 8ee:	c0 01       	movw	r24, r0
 8f0:	11 24       	eor	r1, r1
 8f2:	12 96       	adiw	r26, 0x02	; 2
 8f4:	ec 91       	ld	r30, X
 8f6:	12 97       	sbiw	r26, 0x02	; 2
 8f8:	f0 e0       	ldi	r31, 0x00	; 0
 8fa:	e6 55       	subi	r30, 0x56	; 86
 8fc:	ff 4f       	sbci	r31, 0xFF	; 255
 8fe:	30 81       	ld	r19, Z
 900:	38 0f       	add	r19, r24
 902:	11 96       	adiw	r26, 0x01	; 1
 904:	ec 91       	ld	r30, X
 906:	11 97       	sbiw	r26, 0x01	; 1
 908:	f0 e0       	ldi	r31, 0x00	; 0
 90a:	e6 55       	subi	r30, 0x56	; 86
 90c:	ff 4f       	sbci	r31, 0xFF	; 255
 90e:	80 81       	ld	r24, Z
 910:	2a e0       	ldi	r18, 0x0A	; 10
 912:	82 9f       	mul	r24, r18
 914:	c0 01       	movw	r24, r0
 916:	11 24       	eor	r1, r1
 918:	38 0f       	add	r19, r24
 91a:	38 83       	st	Y, r19
        dst[1] = (ocHex[src[3]]<<4) + ocHex[src[4]];
 91c:	13 96       	adiw	r26, 0x03	; 3
 91e:	ec 91       	ld	r30, X
 920:	13 97       	sbiw	r26, 0x03	; 3
 922:	f0 e0       	ldi	r31, 0x00	; 0
 924:	e6 55       	subi	r30, 0x56	; 86
 926:	ff 4f       	sbci	r31, 0xFF	; 255
 928:	90 81       	ld	r25, Z
 92a:	92 95       	swap	r25
 92c:	90 7f       	andi	r25, 0xF0	; 240
 92e:	14 96       	adiw	r26, 0x04	; 4
 930:	ec 91       	ld	r30, X
 932:	14 97       	sbiw	r26, 0x04	; 4
 934:	f0 e0       	ldi	r31, 0x00	; 0
 936:	e6 55       	subi	r30, 0x56	; 86
 938:	ff 4f       	sbci	r31, 0xFF	; 255
 93a:	80 81       	ld	r24, Z
 93c:	98 0f       	add	r25, r24
 93e:	99 83       	std	Y+1, r25	; 0x01
        dst[2] = (ocHex[src[6]]<<4) + ocHex[src[7]];
 940:	16 96       	adiw	r26, 0x06	; 6
 942:	ec 91       	ld	r30, X
 944:	16 97       	sbiw	r26, 0x06	; 6
 946:	f0 e0       	ldi	r31, 0x00	; 0
 948:	e6 55       	subi	r30, 0x56	; 86
 94a:	ff 4f       	sbci	r31, 0xFF	; 255
 94c:	90 81       	ld	r25, Z
 94e:	92 95       	swap	r25
 950:	90 7f       	andi	r25, 0xF0	; 240
 952:	17 96       	adiw	r26, 0x07	; 7
 954:	ec 91       	ld	r30, X
 956:	17 97       	sbiw	r26, 0x07	; 7
 958:	f0 e0       	ldi	r31, 0x00	; 0
 95a:	e6 55       	subi	r30, 0x56	; 86
 95c:	ff 4f       	sbci	r31, 0xFF	; 255
 95e:	80 81       	ld	r24, Z
 960:	98 0f       	add	r25, r24
 962:	9a 83       	std	Y+2, r25	; 0x02
        dst[3] = (ocHex[src[8]]<<4) + ocHex[src[9]];
 964:	18 96       	adiw	r26, 0x08	; 8
 966:	ec 91       	ld	r30, X
 968:	18 97       	sbiw	r26, 0x08	; 8
 96a:	f0 e0       	ldi	r31, 0x00	; 0
 96c:	e6 55       	subi	r30, 0x56	; 86
 96e:	ff 4f       	sbci	r31, 0xFF	; 255
 970:	90 81       	ld	r25, Z
 972:	92 95       	swap	r25
 974:	90 7f       	andi	r25, 0xF0	; 240
 976:	19 96       	adiw	r26, 0x09	; 9
 978:	ec 91       	ld	r30, X
 97a:	19 97       	sbiw	r26, 0x09	; 9
 97c:	f0 e0       	ldi	r31, 0x00	; 0
 97e:	e6 55       	subi	r30, 0x56	; 86
 980:	ff 4f       	sbci	r31, 0xFF	; 255
 982:	80 81       	ld	r24, Z
 984:	98 0f       	add	r25, r24
 986:	9b 83       	std	Y+3, r25	; 0x03
        dst[4] = (ocHex[src[10]]<<4) + ocHex[src[11]];
 988:	1a 96       	adiw	r26, 0x0a	; 10
 98a:	ec 91       	ld	r30, X
 98c:	1a 97       	sbiw	r26, 0x0a	; 10
 98e:	f0 e0       	ldi	r31, 0x00	; 0
 990:	e6 55       	subi	r30, 0x56	; 86
 992:	ff 4f       	sbci	r31, 0xFF	; 255
 994:	90 81       	ld	r25, Z
 996:	92 95       	swap	r25
 998:	90 7f       	andi	r25, 0xF0	; 240
 99a:	1b 96       	adiw	r26, 0x0b	; 11
 99c:	ec 91       	ld	r30, X
 99e:	57 c0       	rjmp	.+174    	; 0xa4e <Str2Hex+0x19a>
    }
    else if(i==4)
 9a0:	24 30       	cpi	r18, 0x04	; 4
 9a2:	31 05       	cpc	r19, r1
 9a4:	09 f0       	breq	.+2      	; 0x9a8 <Str2Hex+0xf4>
 9a6:	59 c0       	rjmp	.+178    	; 0xa5a <Str2Hex+0x1a6>
    {
        dst[0] = (ocHex[src[0]])*10 + ocHex[src[1]];
 9a8:	ec 91       	ld	r30, X
 9aa:	f0 e0       	ldi	r31, 0x00	; 0
 9ac:	e6 55       	subi	r30, 0x56	; 86
 9ae:	ff 4f       	sbci	r31, 0xFF	; 255
 9b0:	20 81       	ld	r18, Z
 9b2:	8a e0       	ldi	r24, 0x0A	; 10
 9b4:	28 9f       	mul	r18, r24
 9b6:	90 01       	movw	r18, r0
 9b8:	11 24       	eor	r1, r1
 9ba:	11 96       	adiw	r26, 0x01	; 1
 9bc:	ec 91       	ld	r30, X
 9be:	11 97       	sbiw	r26, 0x01	; 1
 9c0:	f0 e0       	ldi	r31, 0x00	; 0
 9c2:	e6 55       	subi	r30, 0x56	; 86
 9c4:	ff 4f       	sbci	r31, 0xFF	; 255
 9c6:	80 81       	ld	r24, Z
 9c8:	82 0f       	add	r24, r18
 9ca:	88 83       	st	Y, r24
        dst[1] = (ocHex[src[2]]<<4) + ocHex[src[3]];
 9cc:	12 96       	adiw	r26, 0x02	; 2
 9ce:	ec 91       	ld	r30, X
 9d0:	12 97       	sbiw	r26, 0x02	; 2
 9d2:	f0 e0       	ldi	r31, 0x00	; 0
 9d4:	e6 55       	subi	r30, 0x56	; 86
 9d6:	ff 4f       	sbci	r31, 0xFF	; 255
 9d8:	90 81       	ld	r25, Z
 9da:	92 95       	swap	r25
 9dc:	90 7f       	andi	r25, 0xF0	; 240
 9de:	13 96       	adiw	r26, 0x03	; 3
 9e0:	ec 91       	ld	r30, X
 9e2:	13 97       	sbiw	r26, 0x03	; 3
 9e4:	f0 e0       	ldi	r31, 0x00	; 0
 9e6:	e6 55       	subi	r30, 0x56	; 86
 9e8:	ff 4f       	sbci	r31, 0xFF	; 255
 9ea:	80 81       	ld	r24, Z
 9ec:	98 0f       	add	r25, r24
 9ee:	99 83       	std	Y+1, r25	; 0x01
        dst[2] = (ocHex[src[5]]<<4) + ocHex[src[6]];
 9f0:	15 96       	adiw	r26, 0x05	; 5
 9f2:	ec 91       	ld	r30, X
 9f4:	15 97       	sbiw	r26, 0x05	; 5
 9f6:	f0 e0       	ldi	r31, 0x00	; 0
 9f8:	e6 55       	subi	r30, 0x56	; 86
 9fa:	ff 4f       	sbci	r31, 0xFF	; 255
 9fc:	90 81       	ld	r25, Z
 9fe:	92 95       	swap	r25
 a00:	90 7f       	andi	r25, 0xF0	; 240
 a02:	16 96       	adiw	r26, 0x06	; 6
 a04:	ec 91       	ld	r30, X
 a06:	16 97       	sbiw	r26, 0x06	; 6
 a08:	f0 e0       	ldi	r31, 0x00	; 0
 a0a:	e6 55       	subi	r30, 0x56	; 86
 a0c:	ff 4f       	sbci	r31, 0xFF	; 255
 a0e:	80 81       	ld	r24, Z
 a10:	98 0f       	add	r25, r24
 a12:	9a 83       	std	Y+2, r25	; 0x02
        dst[3] = (ocHex[src[7]]<<4) + ocHex[src[8]];
 a14:	17 96       	adiw	r26, 0x07	; 7
 a16:	ec 91       	ld	r30, X
 a18:	17 97       	sbiw	r26, 0x07	; 7
 a1a:	f0 e0       	ldi	r31, 0x00	; 0
 a1c:	e6 55       	subi	r30, 0x56	; 86
 a1e:	ff 4f       	sbci	r31, 0xFF	; 255
 a20:	90 81       	ld	r25, Z
 a22:	92 95       	swap	r25
 a24:	90 7f       	andi	r25, 0xF0	; 240
 a26:	18 96       	adiw	r26, 0x08	; 8
 a28:	ec 91       	ld	r30, X
 a2a:	18 97       	sbiw	r26, 0x08	; 8
 a2c:	f0 e0       	ldi	r31, 0x00	; 0
 a2e:	e6 55       	subi	r30, 0x56	; 86
 a30:	ff 4f       	sbci	r31, 0xFF	; 255
 a32:	80 81       	ld	r24, Z
 a34:	98 0f       	add	r25, r24
 a36:	9b 83       	std	Y+3, r25	; 0x03
        dst[4] = (ocHex[src[9]]<<4) + ocHex[src[10]];
 a38:	19 96       	adiw	r26, 0x09	; 9
 a3a:	ec 91       	ld	r30, X
 a3c:	19 97       	sbiw	r26, 0x09	; 9
 a3e:	f0 e0       	ldi	r31, 0x00	; 0
 a40:	e6 55       	subi	r30, 0x56	; 86
 a42:	ff 4f       	sbci	r31, 0xFF	; 255
 a44:	90 81       	ld	r25, Z
 a46:	92 95       	swap	r25
 a48:	90 7f       	andi	r25, 0xF0	; 240
 a4a:	1a 96       	adiw	r26, 0x0a	; 10
 a4c:	ec 91       	ld	r30, X
 a4e:	f0 e0       	ldi	r31, 0x00	; 0
 a50:	e6 55       	subi	r30, 0x56	; 86
 a52:	ff 4f       	sbci	r31, 0xFF	; 255
 a54:	80 81       	ld	r24, Z
 a56:	98 0f       	add	r25, r24
 a58:	9c 83       	std	Y+4, r25	; 0x04
    }
}
 a5a:	df 91       	pop	r29
 a5c:	cf 91       	pop	r28
 a5e:	08 95       	ret

00000a60 <main>:

int main(void)
{
    unsigned char TX_BUF[4] = {0};
    unsigned char tmp = 0;
    cli();
 a60:	f8 94       	cli
    PortInit();
 a62:	0e 94 26 04 	call	0x84c	; 0x84c <PortInit>
    //Uart0Init();
    //Uart1Init();
	GSM_ON;
 a66:	aa 9a       	sbi	0x15, 2	; 21
 a68:	80 ef       	ldi	r24, 0xF0	; 240
 a6a:	95 e5       	ldi	r25, 0x55	; 85
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 a6c:	28 ec       	ldi	r18, 0xC8	; 200
 a6e:	30 e0       	ldi	r19, 0x00	; 0
 a70:	f9 01       	movw	r30, r18
 a72:	31 97       	sbiw	r30, 0x01	; 1
 a74:	f1 f7       	brne	.-4      	; 0xa72 <main+0x12>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 a76:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 a78:	d9 f7       	brne	.-10     	; 0xa70 <main+0x10>
 a7a:	aa 98       	cbi	0x15, 2	; 21
	while(1)
	{
		D1_BLINK;
 a7c:	48 e0       	ldi	r20, 0x08	; 8
 a7e:	28 ec       	ldi	r18, 0xC8	; 200
 a80:	30 e0       	ldi	r19, 0x00	; 0
 a82:	8b b3       	in	r24, 0x1b	; 27
 a84:	84 27       	eor	r24, r20
 a86:	8b bb       	out	0x1b, r24	; 27
 a88:	88 e8       	ldi	r24, 0x88	; 136
 a8a:	93 e1       	ldi	r25, 0x13	; 19
 a8c:	f9 01       	movw	r30, r18
 a8e:	31 97       	sbiw	r30, 0x01	; 1
 a90:	f1 f7       	brne	.-4      	; 0xa8e <main+0x2e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 a92:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 a94:	d9 f7       	brne	.-10     	; 0xa8c <main+0x2c>
 a96:	f5 cf       	rjmp	.-22     	; 0xa82 <main+0x22>

00000a98 <__subsf3>:
 a98:	50 58       	subi	r21, 0x80	; 128

00000a9a <__addsf3>:
 a9a:	bb 27       	eor	r27, r27
 a9c:	aa 27       	eor	r26, r26
 a9e:	0e d0       	rcall	.+28     	; 0xabc <__addsf3x>
 aa0:	70 c1       	rjmp	.+736    	; 0xd82 <__fp_round>
 aa2:	61 d1       	rcall	.+706    	; 0xd66 <__fp_pscA>
 aa4:	30 f0       	brcs	.+12     	; 0xab2 <__addsf3+0x18>
 aa6:	66 d1       	rcall	.+716    	; 0xd74 <__fp_pscB>
 aa8:	20 f0       	brcs	.+8      	; 0xab2 <__addsf3+0x18>
 aaa:	31 f4       	brne	.+12     	; 0xab8 <__addsf3+0x1e>
 aac:	9f 3f       	cpi	r25, 0xFF	; 255
 aae:	11 f4       	brne	.+4      	; 0xab4 <__addsf3+0x1a>
 ab0:	1e f4       	brtc	.+6      	; 0xab8 <__addsf3+0x1e>
 ab2:	56 c1       	rjmp	.+684    	; 0xd60 <__fp_nan>
 ab4:	0e f4       	brtc	.+2      	; 0xab8 <__addsf3+0x1e>
 ab6:	e0 95       	com	r30
 ab8:	e7 fb       	bst	r30, 7
 aba:	4c c1       	rjmp	.+664    	; 0xd54 <__fp_inf>

00000abc <__addsf3x>:
 abc:	e9 2f       	mov	r30, r25
 abe:	72 d1       	rcall	.+740    	; 0xda4 <__fp_split3>
 ac0:	80 f3       	brcs	.-32     	; 0xaa2 <__addsf3+0x8>
 ac2:	ba 17       	cp	r27, r26
 ac4:	62 07       	cpc	r22, r18
 ac6:	73 07       	cpc	r23, r19
 ac8:	84 07       	cpc	r24, r20
 aca:	95 07       	cpc	r25, r21
 acc:	18 f0       	brcs	.+6      	; 0xad4 <__addsf3x+0x18>
 ace:	71 f4       	brne	.+28     	; 0xaec <__addsf3x+0x30>
 ad0:	9e f5       	brtc	.+102    	; 0xb38 <__addsf3x+0x7c>
 ad2:	8a c1       	rjmp	.+788    	; 0xde8 <__fp_zero>
 ad4:	0e f4       	brtc	.+2      	; 0xad8 <__addsf3x+0x1c>
 ad6:	e0 95       	com	r30
 ad8:	0b 2e       	mov	r0, r27
 ada:	ba 2f       	mov	r27, r26
 adc:	a0 2d       	mov	r26, r0
 ade:	0b 01       	movw	r0, r22
 ae0:	b9 01       	movw	r22, r18
 ae2:	90 01       	movw	r18, r0
 ae4:	0c 01       	movw	r0, r24
 ae6:	ca 01       	movw	r24, r20
 ae8:	a0 01       	movw	r20, r0
 aea:	11 24       	eor	r1, r1
 aec:	ff 27       	eor	r31, r31
 aee:	59 1b       	sub	r21, r25
 af0:	99 f0       	breq	.+38     	; 0xb18 <__addsf3x+0x5c>
 af2:	59 3f       	cpi	r21, 0xF9	; 249
 af4:	50 f4       	brcc	.+20     	; 0xb0a <__addsf3x+0x4e>
 af6:	50 3e       	cpi	r21, 0xE0	; 224
 af8:	68 f1       	brcs	.+90     	; 0xb54 <__addsf3x+0x98>
 afa:	1a 16       	cp	r1, r26
 afc:	f0 40       	sbci	r31, 0x00	; 0
 afe:	a2 2f       	mov	r26, r18
 b00:	23 2f       	mov	r18, r19
 b02:	34 2f       	mov	r19, r20
 b04:	44 27       	eor	r20, r20
 b06:	58 5f       	subi	r21, 0xF8	; 248
 b08:	f3 cf       	rjmp	.-26     	; 0xaf0 <__addsf3x+0x34>
 b0a:	46 95       	lsr	r20
 b0c:	37 95       	ror	r19
 b0e:	27 95       	ror	r18
 b10:	a7 95       	ror	r26
 b12:	f0 40       	sbci	r31, 0x00	; 0
 b14:	53 95       	inc	r21
 b16:	c9 f7       	brne	.-14     	; 0xb0a <__addsf3x+0x4e>
 b18:	7e f4       	brtc	.+30     	; 0xb38 <__addsf3x+0x7c>
 b1a:	1f 16       	cp	r1, r31
 b1c:	ba 0b       	sbc	r27, r26
 b1e:	62 0b       	sbc	r22, r18
 b20:	73 0b       	sbc	r23, r19
 b22:	84 0b       	sbc	r24, r20
 b24:	ba f0       	brmi	.+46     	; 0xb54 <__addsf3x+0x98>
 b26:	91 50       	subi	r25, 0x01	; 1
 b28:	a1 f0       	breq	.+40     	; 0xb52 <__addsf3x+0x96>
 b2a:	ff 0f       	add	r31, r31
 b2c:	bb 1f       	adc	r27, r27
 b2e:	66 1f       	adc	r22, r22
 b30:	77 1f       	adc	r23, r23
 b32:	88 1f       	adc	r24, r24
 b34:	c2 f7       	brpl	.-16     	; 0xb26 <__addsf3x+0x6a>
 b36:	0e c0       	rjmp	.+28     	; 0xb54 <__addsf3x+0x98>
 b38:	ba 0f       	add	r27, r26
 b3a:	62 1f       	adc	r22, r18
 b3c:	73 1f       	adc	r23, r19
 b3e:	84 1f       	adc	r24, r20
 b40:	48 f4       	brcc	.+18     	; 0xb54 <__addsf3x+0x98>
 b42:	87 95       	ror	r24
 b44:	77 95       	ror	r23
 b46:	67 95       	ror	r22
 b48:	b7 95       	ror	r27
 b4a:	f7 95       	ror	r31
 b4c:	9e 3f       	cpi	r25, 0xFE	; 254
 b4e:	08 f0       	brcs	.+2      	; 0xb52 <__addsf3x+0x96>
 b50:	b3 cf       	rjmp	.-154    	; 0xab8 <__addsf3+0x1e>
 b52:	93 95       	inc	r25
 b54:	88 0f       	add	r24, r24
 b56:	08 f0       	brcs	.+2      	; 0xb5a <__addsf3x+0x9e>
 b58:	99 27       	eor	r25, r25
 b5a:	ee 0f       	add	r30, r30
 b5c:	97 95       	ror	r25
 b5e:	87 95       	ror	r24
 b60:	08 95       	ret

00000b62 <__cmpsf2>:
 b62:	d4 d0       	rcall	.+424    	; 0xd0c <__fp_cmp>
 b64:	08 f4       	brcc	.+2      	; 0xb68 <__cmpsf2+0x6>
 b66:	81 e0       	ldi	r24, 0x01	; 1
 b68:	08 95       	ret

00000b6a <__divsf3>:
 b6a:	0c d0       	rcall	.+24     	; 0xb84 <__divsf3x>
 b6c:	0a c1       	rjmp	.+532    	; 0xd82 <__fp_round>
 b6e:	02 d1       	rcall	.+516    	; 0xd74 <__fp_pscB>
 b70:	40 f0       	brcs	.+16     	; 0xb82 <__divsf3+0x18>
 b72:	f9 d0       	rcall	.+498    	; 0xd66 <__fp_pscA>
 b74:	30 f0       	brcs	.+12     	; 0xb82 <__divsf3+0x18>
 b76:	21 f4       	brne	.+8      	; 0xb80 <__divsf3+0x16>
 b78:	5f 3f       	cpi	r21, 0xFF	; 255
 b7a:	19 f0       	breq	.+6      	; 0xb82 <__divsf3+0x18>
 b7c:	eb c0       	rjmp	.+470    	; 0xd54 <__fp_inf>
 b7e:	51 11       	cpse	r21, r1
 b80:	34 c1       	rjmp	.+616    	; 0xdea <__fp_szero>
 b82:	ee c0       	rjmp	.+476    	; 0xd60 <__fp_nan>

00000b84 <__divsf3x>:
 b84:	0f d1       	rcall	.+542    	; 0xda4 <__fp_split3>
 b86:	98 f3       	brcs	.-26     	; 0xb6e <__divsf3+0x4>

00000b88 <__divsf3_pse>:
 b88:	99 23       	and	r25, r25
 b8a:	c9 f3       	breq	.-14     	; 0xb7e <__divsf3+0x14>
 b8c:	55 23       	and	r21, r21
 b8e:	b1 f3       	breq	.-20     	; 0xb7c <__divsf3+0x12>
 b90:	95 1b       	sub	r25, r21
 b92:	55 0b       	sbc	r21, r21
 b94:	bb 27       	eor	r27, r27
 b96:	aa 27       	eor	r26, r26
 b98:	62 17       	cp	r22, r18
 b9a:	73 07       	cpc	r23, r19
 b9c:	84 07       	cpc	r24, r20
 b9e:	38 f0       	brcs	.+14     	; 0xbae <__divsf3_pse+0x26>
 ba0:	9f 5f       	subi	r25, 0xFF	; 255
 ba2:	5f 4f       	sbci	r21, 0xFF	; 255
 ba4:	22 0f       	add	r18, r18
 ba6:	33 1f       	adc	r19, r19
 ba8:	44 1f       	adc	r20, r20
 baa:	aa 1f       	adc	r26, r26
 bac:	a9 f3       	breq	.-22     	; 0xb98 <__divsf3_pse+0x10>
 bae:	33 d0       	rcall	.+102    	; 0xc16 <__divsf3_pse+0x8e>
 bb0:	0e 2e       	mov	r0, r30
 bb2:	3a f0       	brmi	.+14     	; 0xbc2 <__divsf3_pse+0x3a>
 bb4:	e0 e8       	ldi	r30, 0x80	; 128
 bb6:	30 d0       	rcall	.+96     	; 0xc18 <__divsf3_pse+0x90>
 bb8:	91 50       	subi	r25, 0x01	; 1
 bba:	50 40       	sbci	r21, 0x00	; 0
 bbc:	e6 95       	lsr	r30
 bbe:	00 1c       	adc	r0, r0
 bc0:	ca f7       	brpl	.-14     	; 0xbb4 <__divsf3_pse+0x2c>
 bc2:	29 d0       	rcall	.+82     	; 0xc16 <__divsf3_pse+0x8e>
 bc4:	fe 2f       	mov	r31, r30
 bc6:	27 d0       	rcall	.+78     	; 0xc16 <__divsf3_pse+0x8e>
 bc8:	66 0f       	add	r22, r22
 bca:	77 1f       	adc	r23, r23
 bcc:	88 1f       	adc	r24, r24
 bce:	bb 1f       	adc	r27, r27
 bd0:	26 17       	cp	r18, r22
 bd2:	37 07       	cpc	r19, r23
 bd4:	48 07       	cpc	r20, r24
 bd6:	ab 07       	cpc	r26, r27
 bd8:	b0 e8       	ldi	r27, 0x80	; 128
 bda:	09 f0       	breq	.+2      	; 0xbde <__divsf3_pse+0x56>
 bdc:	bb 0b       	sbc	r27, r27
 bde:	80 2d       	mov	r24, r0
 be0:	bf 01       	movw	r22, r30
 be2:	ff 27       	eor	r31, r31
 be4:	93 58       	subi	r25, 0x83	; 131
 be6:	5f 4f       	sbci	r21, 0xFF	; 255
 be8:	2a f0       	brmi	.+10     	; 0xbf4 <__divsf3_pse+0x6c>
 bea:	9e 3f       	cpi	r25, 0xFE	; 254
 bec:	51 05       	cpc	r21, r1
 bee:	68 f0       	brcs	.+26     	; 0xc0a <__divsf3_pse+0x82>
 bf0:	b1 c0       	rjmp	.+354    	; 0xd54 <__fp_inf>
 bf2:	fb c0       	rjmp	.+502    	; 0xdea <__fp_szero>
 bf4:	5f 3f       	cpi	r21, 0xFF	; 255
 bf6:	ec f3       	brlt	.-6      	; 0xbf2 <__divsf3_pse+0x6a>
 bf8:	98 3e       	cpi	r25, 0xE8	; 232
 bfa:	dc f3       	brlt	.-10     	; 0xbf2 <__divsf3_pse+0x6a>
 bfc:	86 95       	lsr	r24
 bfe:	77 95       	ror	r23
 c00:	67 95       	ror	r22
 c02:	b7 95       	ror	r27
 c04:	f7 95       	ror	r31
 c06:	9f 5f       	subi	r25, 0xFF	; 255
 c08:	c9 f7       	brne	.-14     	; 0xbfc <__divsf3_pse+0x74>
 c0a:	88 0f       	add	r24, r24
 c0c:	91 1d       	adc	r25, r1
 c0e:	96 95       	lsr	r25
 c10:	87 95       	ror	r24
 c12:	97 f9       	bld	r25, 7
 c14:	08 95       	ret
 c16:	e1 e0       	ldi	r30, 0x01	; 1
 c18:	66 0f       	add	r22, r22
 c1a:	77 1f       	adc	r23, r23
 c1c:	88 1f       	adc	r24, r24
 c1e:	bb 1f       	adc	r27, r27
 c20:	62 17       	cp	r22, r18
 c22:	73 07       	cpc	r23, r19
 c24:	84 07       	cpc	r24, r20
 c26:	ba 07       	cpc	r27, r26
 c28:	20 f0       	brcs	.+8      	; 0xc32 <__divsf3_pse+0xaa>
 c2a:	62 1b       	sub	r22, r18
 c2c:	73 0b       	sbc	r23, r19
 c2e:	84 0b       	sbc	r24, r20
 c30:	ba 0b       	sbc	r27, r26
 c32:	ee 1f       	adc	r30, r30
 c34:	88 f7       	brcc	.-30     	; 0xc18 <__divsf3_pse+0x90>
 c36:	e0 95       	com	r30
 c38:	08 95       	ret

00000c3a <__fixunssfsi>:
 c3a:	bc d0       	rcall	.+376    	; 0xdb4 <__fp_splitA>
 c3c:	88 f0       	brcs	.+34     	; 0xc60 <__fixunssfsi+0x26>
 c3e:	9f 57       	subi	r25, 0x7F	; 127
 c40:	90 f0       	brcs	.+36     	; 0xc66 <__fixunssfsi+0x2c>
 c42:	b9 2f       	mov	r27, r25
 c44:	99 27       	eor	r25, r25
 c46:	b7 51       	subi	r27, 0x17	; 23
 c48:	a0 f0       	brcs	.+40     	; 0xc72 <__fixunssfsi+0x38>
 c4a:	d1 f0       	breq	.+52     	; 0xc80 <__fixunssfsi+0x46>
 c4c:	66 0f       	add	r22, r22
 c4e:	77 1f       	adc	r23, r23
 c50:	88 1f       	adc	r24, r24
 c52:	99 1f       	adc	r25, r25
 c54:	1a f0       	brmi	.+6      	; 0xc5c <__fixunssfsi+0x22>
 c56:	ba 95       	dec	r27
 c58:	c9 f7       	brne	.-14     	; 0xc4c <__fixunssfsi+0x12>
 c5a:	12 c0       	rjmp	.+36     	; 0xc80 <__fixunssfsi+0x46>
 c5c:	b1 30       	cpi	r27, 0x01	; 1
 c5e:	81 f0       	breq	.+32     	; 0xc80 <__fixunssfsi+0x46>
 c60:	c3 d0       	rcall	.+390    	; 0xde8 <__fp_zero>
 c62:	b1 e0       	ldi	r27, 0x01	; 1
 c64:	08 95       	ret
 c66:	c0 c0       	rjmp	.+384    	; 0xde8 <__fp_zero>
 c68:	67 2f       	mov	r22, r23
 c6a:	78 2f       	mov	r23, r24
 c6c:	88 27       	eor	r24, r24
 c6e:	b8 5f       	subi	r27, 0xF8	; 248
 c70:	39 f0       	breq	.+14     	; 0xc80 <__fixunssfsi+0x46>
 c72:	b9 3f       	cpi	r27, 0xF9	; 249
 c74:	cc f3       	brlt	.-14     	; 0xc68 <__fixunssfsi+0x2e>
 c76:	86 95       	lsr	r24
 c78:	77 95       	ror	r23
 c7a:	67 95       	ror	r22
 c7c:	b3 95       	inc	r27
 c7e:	d9 f7       	brne	.-10     	; 0xc76 <__fixunssfsi+0x3c>
 c80:	3e f4       	brtc	.+14     	; 0xc90 <__fixunssfsi+0x56>
 c82:	90 95       	com	r25
 c84:	80 95       	com	r24
 c86:	70 95       	com	r23
 c88:	61 95       	neg	r22
 c8a:	7f 4f       	sbci	r23, 0xFF	; 255
 c8c:	8f 4f       	sbci	r24, 0xFF	; 255
 c8e:	9f 4f       	sbci	r25, 0xFF	; 255
 c90:	08 95       	ret

00000c92 <__floatunsisf>:
 c92:	e8 94       	clt
 c94:	09 c0       	rjmp	.+18     	; 0xca8 <__floatsisf+0x12>

00000c96 <__floatsisf>:
 c96:	97 fb       	bst	r25, 7
 c98:	3e f4       	brtc	.+14     	; 0xca8 <__floatsisf+0x12>
 c9a:	90 95       	com	r25
 c9c:	80 95       	com	r24
 c9e:	70 95       	com	r23
 ca0:	61 95       	neg	r22
 ca2:	7f 4f       	sbci	r23, 0xFF	; 255
 ca4:	8f 4f       	sbci	r24, 0xFF	; 255
 ca6:	9f 4f       	sbci	r25, 0xFF	; 255
 ca8:	99 23       	and	r25, r25
 caa:	a9 f0       	breq	.+42     	; 0xcd6 <__floatsisf+0x40>
 cac:	f9 2f       	mov	r31, r25
 cae:	96 e9       	ldi	r25, 0x96	; 150
 cb0:	bb 27       	eor	r27, r27
 cb2:	93 95       	inc	r25
 cb4:	f6 95       	lsr	r31
 cb6:	87 95       	ror	r24
 cb8:	77 95       	ror	r23
 cba:	67 95       	ror	r22
 cbc:	b7 95       	ror	r27
 cbe:	f1 11       	cpse	r31, r1
 cc0:	f8 cf       	rjmp	.-16     	; 0xcb2 <__floatsisf+0x1c>
 cc2:	fa f4       	brpl	.+62     	; 0xd02 <__floatsisf+0x6c>
 cc4:	bb 0f       	add	r27, r27
 cc6:	11 f4       	brne	.+4      	; 0xccc <__floatsisf+0x36>
 cc8:	60 ff       	sbrs	r22, 0
 cca:	1b c0       	rjmp	.+54     	; 0xd02 <__floatsisf+0x6c>
 ccc:	6f 5f       	subi	r22, 0xFF	; 255
 cce:	7f 4f       	sbci	r23, 0xFF	; 255
 cd0:	8f 4f       	sbci	r24, 0xFF	; 255
 cd2:	9f 4f       	sbci	r25, 0xFF	; 255
 cd4:	16 c0       	rjmp	.+44     	; 0xd02 <__floatsisf+0x6c>
 cd6:	88 23       	and	r24, r24
 cd8:	11 f0       	breq	.+4      	; 0xcde <__floatsisf+0x48>
 cda:	96 e9       	ldi	r25, 0x96	; 150
 cdc:	11 c0       	rjmp	.+34     	; 0xd00 <__floatsisf+0x6a>
 cde:	77 23       	and	r23, r23
 ce0:	21 f0       	breq	.+8      	; 0xcea <__floatsisf+0x54>
 ce2:	9e e8       	ldi	r25, 0x8E	; 142
 ce4:	87 2f       	mov	r24, r23
 ce6:	76 2f       	mov	r23, r22
 ce8:	05 c0       	rjmp	.+10     	; 0xcf4 <__floatsisf+0x5e>
 cea:	66 23       	and	r22, r22
 cec:	71 f0       	breq	.+28     	; 0xd0a <__floatsisf+0x74>
 cee:	96 e8       	ldi	r25, 0x86	; 134
 cf0:	86 2f       	mov	r24, r22
 cf2:	70 e0       	ldi	r23, 0x00	; 0
 cf4:	60 e0       	ldi	r22, 0x00	; 0
 cf6:	2a f0       	brmi	.+10     	; 0xd02 <__floatsisf+0x6c>
 cf8:	9a 95       	dec	r25
 cfa:	66 0f       	add	r22, r22
 cfc:	77 1f       	adc	r23, r23
 cfe:	88 1f       	adc	r24, r24
 d00:	da f7       	brpl	.-10     	; 0xcf8 <__floatsisf+0x62>
 d02:	88 0f       	add	r24, r24
 d04:	96 95       	lsr	r25
 d06:	87 95       	ror	r24
 d08:	97 f9       	bld	r25, 7
 d0a:	08 95       	ret

00000d0c <__fp_cmp>:
 d0c:	99 0f       	add	r25, r25
 d0e:	00 08       	sbc	r0, r0
 d10:	55 0f       	add	r21, r21
 d12:	aa 0b       	sbc	r26, r26
 d14:	e0 e8       	ldi	r30, 0x80	; 128
 d16:	fe ef       	ldi	r31, 0xFE	; 254
 d18:	16 16       	cp	r1, r22
 d1a:	17 06       	cpc	r1, r23
 d1c:	e8 07       	cpc	r30, r24
 d1e:	f9 07       	cpc	r31, r25
 d20:	c0 f0       	brcs	.+48     	; 0xd52 <__fp_cmp+0x46>
 d22:	12 16       	cp	r1, r18
 d24:	13 06       	cpc	r1, r19
 d26:	e4 07       	cpc	r30, r20
 d28:	f5 07       	cpc	r31, r21
 d2a:	98 f0       	brcs	.+38     	; 0xd52 <__fp_cmp+0x46>
 d2c:	62 1b       	sub	r22, r18
 d2e:	73 0b       	sbc	r23, r19
 d30:	84 0b       	sbc	r24, r20
 d32:	95 0b       	sbc	r25, r21
 d34:	39 f4       	brne	.+14     	; 0xd44 <__fp_cmp+0x38>
 d36:	0a 26       	eor	r0, r26
 d38:	61 f0       	breq	.+24     	; 0xd52 <__fp_cmp+0x46>
 d3a:	23 2b       	or	r18, r19
 d3c:	24 2b       	or	r18, r20
 d3e:	25 2b       	or	r18, r21
 d40:	21 f4       	brne	.+8      	; 0xd4a <__fp_cmp+0x3e>
 d42:	08 95       	ret
 d44:	0a 26       	eor	r0, r26
 d46:	09 f4       	brne	.+2      	; 0xd4a <__fp_cmp+0x3e>
 d48:	a1 40       	sbci	r26, 0x01	; 1
 d4a:	a6 95       	lsr	r26
 d4c:	8f ef       	ldi	r24, 0xFF	; 255
 d4e:	81 1d       	adc	r24, r1
 d50:	81 1d       	adc	r24, r1
 d52:	08 95       	ret

00000d54 <__fp_inf>:
 d54:	97 f9       	bld	r25, 7
 d56:	9f 67       	ori	r25, 0x7F	; 127
 d58:	80 e8       	ldi	r24, 0x80	; 128
 d5a:	70 e0       	ldi	r23, 0x00	; 0
 d5c:	60 e0       	ldi	r22, 0x00	; 0
 d5e:	08 95       	ret

00000d60 <__fp_nan>:
 d60:	9f ef       	ldi	r25, 0xFF	; 255
 d62:	80 ec       	ldi	r24, 0xC0	; 192
 d64:	08 95       	ret

00000d66 <__fp_pscA>:
 d66:	00 24       	eor	r0, r0
 d68:	0a 94       	dec	r0
 d6a:	16 16       	cp	r1, r22
 d6c:	17 06       	cpc	r1, r23
 d6e:	18 06       	cpc	r1, r24
 d70:	09 06       	cpc	r0, r25
 d72:	08 95       	ret

00000d74 <__fp_pscB>:
 d74:	00 24       	eor	r0, r0
 d76:	0a 94       	dec	r0
 d78:	12 16       	cp	r1, r18
 d7a:	13 06       	cpc	r1, r19
 d7c:	14 06       	cpc	r1, r20
 d7e:	05 06       	cpc	r0, r21
 d80:	08 95       	ret

00000d82 <__fp_round>:
 d82:	09 2e       	mov	r0, r25
 d84:	03 94       	inc	r0
 d86:	00 0c       	add	r0, r0
 d88:	11 f4       	brne	.+4      	; 0xd8e <__fp_round+0xc>
 d8a:	88 23       	and	r24, r24
 d8c:	52 f0       	brmi	.+20     	; 0xda2 <__fp_round+0x20>
 d8e:	bb 0f       	add	r27, r27
 d90:	40 f4       	brcc	.+16     	; 0xda2 <__fp_round+0x20>
 d92:	bf 2b       	or	r27, r31
 d94:	11 f4       	brne	.+4      	; 0xd9a <__fp_round+0x18>
 d96:	60 ff       	sbrs	r22, 0
 d98:	04 c0       	rjmp	.+8      	; 0xda2 <__fp_round+0x20>
 d9a:	6f 5f       	subi	r22, 0xFF	; 255
 d9c:	7f 4f       	sbci	r23, 0xFF	; 255
 d9e:	8f 4f       	sbci	r24, 0xFF	; 255
 da0:	9f 4f       	sbci	r25, 0xFF	; 255
 da2:	08 95       	ret

00000da4 <__fp_split3>:
 da4:	57 fd       	sbrc	r21, 7
 da6:	90 58       	subi	r25, 0x80	; 128
 da8:	44 0f       	add	r20, r20
 daa:	55 1f       	adc	r21, r21
 dac:	59 f0       	breq	.+22     	; 0xdc4 <__fp_splitA+0x10>
 dae:	5f 3f       	cpi	r21, 0xFF	; 255
 db0:	71 f0       	breq	.+28     	; 0xdce <__fp_splitA+0x1a>
 db2:	47 95       	ror	r20

00000db4 <__fp_splitA>:
 db4:	88 0f       	add	r24, r24
 db6:	97 fb       	bst	r25, 7
 db8:	99 1f       	adc	r25, r25
 dba:	61 f0       	breq	.+24     	; 0xdd4 <__fp_splitA+0x20>
 dbc:	9f 3f       	cpi	r25, 0xFF	; 255
 dbe:	79 f0       	breq	.+30     	; 0xdde <__fp_splitA+0x2a>
 dc0:	87 95       	ror	r24
 dc2:	08 95       	ret
 dc4:	12 16       	cp	r1, r18
 dc6:	13 06       	cpc	r1, r19
 dc8:	14 06       	cpc	r1, r20
 dca:	55 1f       	adc	r21, r21
 dcc:	f2 cf       	rjmp	.-28     	; 0xdb2 <__fp_split3+0xe>
 dce:	46 95       	lsr	r20
 dd0:	f1 df       	rcall	.-30     	; 0xdb4 <__fp_splitA>
 dd2:	08 c0       	rjmp	.+16     	; 0xde4 <__fp_splitA+0x30>
 dd4:	16 16       	cp	r1, r22
 dd6:	17 06       	cpc	r1, r23
 dd8:	18 06       	cpc	r1, r24
 dda:	99 1f       	adc	r25, r25
 ddc:	f1 cf       	rjmp	.-30     	; 0xdc0 <__fp_splitA+0xc>
 dde:	86 95       	lsr	r24
 de0:	71 05       	cpc	r23, r1
 de2:	61 05       	cpc	r22, r1
 de4:	08 94       	sec
 de6:	08 95       	ret

00000de8 <__fp_zero>:
 de8:	e8 94       	clt

00000dea <__fp_szero>:
 dea:	bb 27       	eor	r27, r27
 dec:	66 27       	eor	r22, r22
 dee:	77 27       	eor	r23, r23
 df0:	cb 01       	movw	r24, r22
 df2:	97 f9       	bld	r25, 7
 df4:	08 95       	ret

00000df6 <__mulsf3>:
 df6:	0b d0       	rcall	.+22     	; 0xe0e <__mulsf3x>
 df8:	c4 cf       	rjmp	.-120    	; 0xd82 <__fp_round>
 dfa:	b5 df       	rcall	.-150    	; 0xd66 <__fp_pscA>
 dfc:	28 f0       	brcs	.+10     	; 0xe08 <__mulsf3+0x12>
 dfe:	ba df       	rcall	.-140    	; 0xd74 <__fp_pscB>
 e00:	18 f0       	brcs	.+6      	; 0xe08 <__mulsf3+0x12>
 e02:	95 23       	and	r25, r21
 e04:	09 f0       	breq	.+2      	; 0xe08 <__mulsf3+0x12>
 e06:	a6 cf       	rjmp	.-180    	; 0xd54 <__fp_inf>
 e08:	ab cf       	rjmp	.-170    	; 0xd60 <__fp_nan>
 e0a:	11 24       	eor	r1, r1
 e0c:	ee cf       	rjmp	.-36     	; 0xdea <__fp_szero>

00000e0e <__mulsf3x>:
 e0e:	ca df       	rcall	.-108    	; 0xda4 <__fp_split3>
 e10:	a0 f3       	brcs	.-24     	; 0xdfa <__mulsf3+0x4>

00000e12 <__mulsf3_pse>:
 e12:	95 9f       	mul	r25, r21
 e14:	d1 f3       	breq	.-12     	; 0xe0a <__mulsf3+0x14>
 e16:	95 0f       	add	r25, r21
 e18:	50 e0       	ldi	r21, 0x00	; 0
 e1a:	55 1f       	adc	r21, r21
 e1c:	62 9f       	mul	r22, r18
 e1e:	f0 01       	movw	r30, r0
 e20:	72 9f       	mul	r23, r18
 e22:	bb 27       	eor	r27, r27
 e24:	f0 0d       	add	r31, r0
 e26:	b1 1d       	adc	r27, r1
 e28:	63 9f       	mul	r22, r19
 e2a:	aa 27       	eor	r26, r26
 e2c:	f0 0d       	add	r31, r0
 e2e:	b1 1d       	adc	r27, r1
 e30:	aa 1f       	adc	r26, r26
 e32:	64 9f       	mul	r22, r20
 e34:	66 27       	eor	r22, r22
 e36:	b0 0d       	add	r27, r0
 e38:	a1 1d       	adc	r26, r1
 e3a:	66 1f       	adc	r22, r22
 e3c:	82 9f       	mul	r24, r18
 e3e:	22 27       	eor	r18, r18
 e40:	b0 0d       	add	r27, r0
 e42:	a1 1d       	adc	r26, r1
 e44:	62 1f       	adc	r22, r18
 e46:	73 9f       	mul	r23, r19
 e48:	b0 0d       	add	r27, r0
 e4a:	a1 1d       	adc	r26, r1
 e4c:	62 1f       	adc	r22, r18
 e4e:	83 9f       	mul	r24, r19
 e50:	a0 0d       	add	r26, r0
 e52:	61 1d       	adc	r22, r1
 e54:	22 1f       	adc	r18, r18
 e56:	74 9f       	mul	r23, r20
 e58:	33 27       	eor	r19, r19
 e5a:	a0 0d       	add	r26, r0
 e5c:	61 1d       	adc	r22, r1
 e5e:	23 1f       	adc	r18, r19
 e60:	84 9f       	mul	r24, r20
 e62:	60 0d       	add	r22, r0
 e64:	21 1d       	adc	r18, r1
 e66:	82 2f       	mov	r24, r18
 e68:	76 2f       	mov	r23, r22
 e6a:	6a 2f       	mov	r22, r26
 e6c:	11 24       	eor	r1, r1
 e6e:	9f 57       	subi	r25, 0x7F	; 127
 e70:	50 40       	sbci	r21, 0x00	; 0
 e72:	8a f0       	brmi	.+34     	; 0xe96 <__mulsf3_pse+0x84>
 e74:	e1 f0       	breq	.+56     	; 0xeae <__mulsf3_pse+0x9c>
 e76:	88 23       	and	r24, r24
 e78:	4a f0       	brmi	.+18     	; 0xe8c <__mulsf3_pse+0x7a>
 e7a:	ee 0f       	add	r30, r30
 e7c:	ff 1f       	adc	r31, r31
 e7e:	bb 1f       	adc	r27, r27
 e80:	66 1f       	adc	r22, r22
 e82:	77 1f       	adc	r23, r23
 e84:	88 1f       	adc	r24, r24
 e86:	91 50       	subi	r25, 0x01	; 1
 e88:	50 40       	sbci	r21, 0x00	; 0
 e8a:	a9 f7       	brne	.-22     	; 0xe76 <__mulsf3_pse+0x64>
 e8c:	9e 3f       	cpi	r25, 0xFE	; 254
 e8e:	51 05       	cpc	r21, r1
 e90:	70 f0       	brcs	.+28     	; 0xeae <__mulsf3_pse+0x9c>
 e92:	60 cf       	rjmp	.-320    	; 0xd54 <__fp_inf>
 e94:	aa cf       	rjmp	.-172    	; 0xdea <__fp_szero>
 e96:	5f 3f       	cpi	r21, 0xFF	; 255
 e98:	ec f3       	brlt	.-6      	; 0xe94 <__mulsf3_pse+0x82>
 e9a:	98 3e       	cpi	r25, 0xE8	; 232
 e9c:	dc f3       	brlt	.-10     	; 0xe94 <__mulsf3_pse+0x82>
 e9e:	86 95       	lsr	r24
 ea0:	77 95       	ror	r23
 ea2:	67 95       	ror	r22
 ea4:	b7 95       	ror	r27
 ea6:	f7 95       	ror	r31
 ea8:	e7 95       	ror	r30
 eaa:	9f 5f       	subi	r25, 0xFF	; 255
 eac:	c1 f7       	brne	.-16     	; 0xe9e <__mulsf3_pse+0x8c>
 eae:	fe 2b       	or	r31, r30
 eb0:	88 0f       	add	r24, r24
 eb2:	91 1d       	adc	r25, r1
 eb4:	96 95       	lsr	r25
 eb6:	87 95       	ror	r24
 eb8:	97 f9       	bld	r25, 7
 eba:	08 95       	ret

00000ebc <_exit>:
 ebc:	f8 94       	cli

00000ebe <__stop_program>:
 ebe:	ff cf       	rjmp	.-2      	; 0xebe <__stop_program>
