Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  8 18:19:21 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  GCLK_IBUF_BUFG | design_1_i/debouncer_1/U0/counter[23]_i_2_n_0 | design_1_i/debouncer_1/U0/ap_condition_56 |                4 |             14 |         3.50 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_2/U0/counter[23]_i_2_n_0 | design_1_i/debouncer_2/U0/ap_condition_56 |                3 |             14 |         4.67 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_0/U0/counter[23]_i_2_n_0 | design_1_i/debouncer_0/U0/ap_condition_56 |                5 |             14 |         2.80 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_3/U0/counter[23]_i_2_n_0 | design_1_i/debouncer_3/U0/ap_condition_56 |                6 |             14 |         2.33 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_1/U0/ap_condition_34     | design_1_i/debouncer_1/U0/counter0_in[29] |                7 |             17 |         2.43 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_2/U0/ap_condition_34     | design_1_i/debouncer_2/U0/counter0_in[29] |                7 |             17 |         2.43 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_0/U0/ap_condition_34     | design_1_i/debouncer_0/U0/counter0_in[29] |                7 |             17 |         2.43 |
|  GCLK_IBUF_BUFG | design_1_i/debouncer_3/U0/ap_condition_34     | design_1_i/debouncer_3/U0/counter0_in[29] |                7 |             17 |         2.43 |
|  GCLK_IBUF_BUFG |                                               |                                           |               12 |             24 |         2.00 |
+-----------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


