$date
	Sun Oct 23 06:33:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#564100
b111 !
1"
#564102
b111 &
b111 %
1$
#564103
0"
#564106
b10110 &
b10110 %
#564110
b1011 &
b1011 %
#564114
b100010 &
b100010 %
#564118
b10001 &
b10001 %
#564122
b110100 &
b110100 %
#564126
b11010 &
b11010 %
#564130
b1101 &
b1101 %
#564134
b101000 &
b101000 %
#564138
b10100 &
b10100 %
#564142
b1010 &
b1010 %
#564146
b101 &
b101 %
#564150
b10000 &
b10000 %
#564154
b1000 &
b1000 %
#564158
b100 &
b100 %
#564162
b10 &
b10 %
#564166
b1 &
1#
b1 %
#564170
b0 &
b0 %
0#
0$
#1604556
b10101 !
1"
#1604558
b10101 &
b10101 %
1$
#1604559
0"
#1604562
b1000000 &
b1000000 %
#1604566
b100000 &
b100000 %
#1604570
b10000 &
b10000 %
#1604574
b1000 &
b1000 %
#1604578
b100 &
b100 %
#1604582
b10 &
b10 %
#1604586
b1 &
b1 %
1#
#1604590
b0 &
0#
b0 %
0$
#2575124
b10000 !
1"
#2575126
b10000 &
b10000 %
1$
#2575127
0"
#2575130
b1000 &
b1000 %
#2575134
b100 &
b100 %
#2575138
b10 &
b10 %
#2575142
b1 &
1#
b1 %
#2575146
b0 &
b0 %
0#
0$
#4500012
