=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01 results\mistral_7b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01.sv dataset_code-complete-iccad2023/Prob061_2014_q4a_test.sv dataset_code-complete-iccad2023/Prob061_2014_q4a_ref.sv
Return code: 2

--- stdout ---


--- stderr ---
results\mistral_7b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01.sv:23: warning: implicit definition of wire 'next_Q'.
results\mistral_7b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01.sv:15: error: Unable to bind wire/reg/memory `D' in `tb.top_module1'
results\mistral_7b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01.sv:18: error: Could not find variable ``D'' in ``tb.top_module1''
2 error(s) during elaboration.
