#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 31 15:45:06 2025
# Process ID: 106536
# Current directory: /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1
# Command line: vivado -log red_pitaya_ps_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source red_pitaya_ps_1_wrapper.tcl
# Log file: /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/red_pitaya_ps_1_wrapper.vds
# Journal file: /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/vivado.jou
# Running On: aidevel, OS: Linux, CPU Frequency: 2269.558 MHz, CPU Physical cores: 4, Host memory: 16777 MB
#-----------------------------------------------------------
source red_pitaya_ps_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/devel/redpitaya/vivado/red-pitaya-notes'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/Vivado/2023.2/data/ip'.
Command: synth_design -top red_pitaya_ps_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 106563
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2044.965 ; gain = 401.715 ; free physical = 8903 ; free virtual = 18006
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_wrapper' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/hdl/red_pitaya_ps_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2000]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_xlconstant_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xlconstant_0_0/synth/red_pitaya_ps_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_xlconstant_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xlconstant_0_0/synth/red_pitaya_ps_1_xlconstant_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps_1_data_fifo_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/synth/red_pitaya_ps_1_data_fifo_0.vhd:105]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter C_TX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_RX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 1024 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_TX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_RX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_TX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_RX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000011110000000000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000011110000001111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b01000011110000010000000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b01000011110000011111111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4714' bound to instance 'U0' of component 'axi_fifo_mm_s' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/synth/red_pitaya_ps_1_data_fifo_0.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2461]
INFO: [Synth 8-638] synthesizing module 'axi_write_wrapper' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:808]
INFO: [Synth 8-638] synthesizing module 'axi_write_fsm' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:318]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:517]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'axi_write_fsm' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'axi_write_wrapper' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:808]
INFO: [Synth 8-638] synthesizing module 'axi_read_wrapper' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1967]
INFO: [Synth 8-638] synthesizing module 'axi_read_fsm' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1310]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1497]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1610]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1656]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1734]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1806]
INFO: [Synth 8-256] done synthesizing module 'axi_read_fsm' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1310]
INFO: [Synth 8-256] done synthesizing module 'axi_read_wrapper' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1967]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2461]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-638] synthesizing module 'fifo' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-638] synthesizing module 'axis_fg' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1024 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at '/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2806]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 8192 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 22 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0 - type: string 
	Parameter READ_DATA_WIDTH bound to: 22 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'COMP_rx_len_fifo' of component 'xpm_fifo_sync' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4547]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps_1_data_fifo_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/synth/red_pitaya_ps_1_data_fifo_0.vhd:105]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'red_pitaya_ps_1_data_fifo_0' is unconnected for instance 'adc_data_fifo' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2274]
WARNING: [Synth 8-7023] instance 'adc_data_fifo' of module 'red_pitaya_ps_1_data_fifo_0' has 41 connections declared, but only 40 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2274]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axis_clock_converter_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_clock_converter_0_0/synth/red_pitaya_ps_1_axis_clock_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_30_axis_clock_converter' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5362/hdl/axis_clock_converter_v1_1_vl_rfs.v:920]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_30_axisc_async_clock_converter' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5362/hdl/axis_clock_converter_v1_1_vl_rfs.v:338]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_30_axisc_async_clock_converter' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5362/hdl/axis_clock_converter_v1_1_vl_rfs.v:338]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_30_axis_clock_converter' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5362/hdl/axis_clock_converter_v1_1_vl_rfs.v:920]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axis_clock_converter_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_clock_converter_0_0/synth/red_pitaya_ps_1_axis_clock_converter_0_0.v:53]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'red_pitaya_ps_1_axis_clock_converter_0_0' is unconnected for instance 'axis_clock_converter_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2315]
WARNING: [Synth 8-7023] instance 'axis_clock_converter_0' of module 'red_pitaya_ps_1_axis_clock_converter_0_0' has 10 connections declared, but only 9 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2315]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axis_decimator_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_decimator_0_0/synth/red_pitaya_ps_1_axis_decimator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_decimator' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/67e3/src/axis_decimator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_decimator' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/67e3/src/axis_decimator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axis_decimator_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_decimator_0_0/synth/red_pitaya_ps_1_axis_decimator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axis_packetizer_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_packetizer_0_0/synth/red_pitaya_ps_1_axis_packetizer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_packetizer' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ffdc/src/axis_packetizer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_packetizer' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ffdc/src/axis_packetizer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axis_packetizer_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_packetizer_0_0/synth/red_pitaya_ps_1_axis_packetizer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axis_red_pitaya_adc_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_red_pitaya_adc_0_0/synth/red_pitaya_ps_1_axis_red_pitaya_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_red_pitaya_adc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/60c4/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axis_red_pitaya_adc' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/60c4/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axis_red_pitaya_adc_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_red_pitaya_adc_0_0/synth/red_pitaya_ps_1_axis_red_pitaya_adc_0_0.v:53]
WARNING: [Synth 8-7071] port 'adc_csn' of module 'red_pitaya_ps_1_axis_red_pitaya_adc_0_0' is unconnected for instance 'axis_red_pitaya_adc_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2346]
WARNING: [Synth 8-7023] instance 'axis_red_pitaya_adc_0' of module 'red_pitaya_ps_1_axis_red_pitaya_adc_0_0' has 6 connections declared, but only 5 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2346]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps_1_util_ds_buf_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/synth/red_pitaya_ps_1_util_ds_buf_0_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:73' bound to instance 'U0' of component 'util_ds_buf' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/synth/red_pitaya_ps_1_util_ds_buf_0_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:252]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps_1_util_ds_buf_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/synth/red_pitaya_ps_1_util_ds_buf_0_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_fifo_mm_s_0_1/synth/red_pitaya_ps_1_axi_fifo_mm_s_0_1.vhd:108]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_TX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_RX_CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_TX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_RX_ENABLE_ECC bound to: 0 - type: integer 
	Parameter C_TX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_RX_HAS_ECC_ERR_INJECT bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000011110000100000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000011110000101111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b01000011110000110000000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b01000011110000111111111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4714' bound to instance 'U0' of component 'axi_fifo_mm_s' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_fifo_mm_s_0_1/synth/red_pitaya_ps_1_axi_fifo_mm_s_0_1.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2461]
INFO: [Synth 8-638] synthesizing module 'axi_read_wrapper__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1967]
INFO: [Synth 8-638] synthesizing module 'axi_read_fsm__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1310]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1497]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1610]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1656]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1734]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1806]
INFO: [Synth 8-256] done synthesizing module 'axi_read_fsm__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1310]
INFO: [Synth 8-256] done synthesizing module 'axi_read_wrapper__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1967]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2461]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter PACKET_FIFO bound to: true - type: string 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 507 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at '/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2806]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized1' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6059] Synth Info: [XPM_FIFO_AXIS 21-1] Almost full flag option is not enabled (USE_ADV_FEATURES[3] = 1'b0) but Packet FIFO mode requires almost_full to be enabled. XPM_FIFO_AXIS enables the Almost full flag automatically. You may ignore almost_full port if not required   [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2578]
INFO: [Synth 8-6059] Synth Info: [XPM_FIFO_AXIS 21-1] Almost empty flag option is not enabled (USE_ADV_FEATURES[11] = 1'b0) but Packet FIFO mode requires almost_empty to be enabled. XPM_FIFO_AXIS enables the Almost empty flag automatically. You may ignore almost_empty port if not required   [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2581]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3033]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3492]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4878]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_fifo_mm_s_0_1/synth/red_pitaya_ps_1_axi_fifo_mm_s_0_1.vhd:108]
WARNING: [Synth 8-7071] port 'interrupt' of module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' is unconnected for instance 'dac_data_fifo' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2356]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' is unconnected for instance 'dac_data_fifo' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2356]
WARNING: [Synth 8-7071] port 'axi_str_txd_tlast' of module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' is unconnected for instance 'dac_data_fifo' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2356]
WARNING: [Synth 8-7023] instance 'dac_data_fifo' of module 'red_pitaya_ps_1_axi_fifo_mm_s_0_1' has 44 connections declared, but only 41 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2356]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_dac_out_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_dac_out_0_0/synth/red_pitaya_ps_1_dac_out_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'dac_out' [/data/devel/redpitaya/vivado/src/dac_out.vhdl:50]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAXVAL bound to: 8000 - type: integer 
	Parameter C_MINVAL bound to: 0 - type: integer 
	Parameter C_LED_COUNTVAL bound to: 125000000 - type: integer 
	Parameter C_COUNTVAL bound to: 10000 - type: integer 
	Parameter C_DAC_COUNTVAL bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac_out' (0#1) [/data/devel/redpitaya/vivado/src/dac_out.vhdl:50]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_dac_out_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_dac_out_0_0/synth/red_pitaya_ps_1_dac_out_0_0.v:53]
WARNING: [Synth 8-7071] port 'led' of module 'red_pitaya_ps_1_dac_out_0_0' is unconnected for instance 'dac_out_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2398]
WARNING: [Synth 8-7023] instance 'dac_out_0' of module 'red_pitaya_ps_1_dac_out_0_0' has 9 connections declared, but only 8 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2398]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axi_cfg_register_0_1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_1/synth/red_pitaya_ps_1_axi_cfg_register_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_cfg_register' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5278/src/axi_cfg_register.v:4]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'axi_cfg_register' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/5278/src/axi_cfg_register.v:4]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axi_cfg_register_0_1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_1/synth/red_pitaya_ps_1_axi_cfg_register_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_axi_cfg_register_0_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_0/synth/red_pitaya_ps_1_axi_cfg_register_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_axi_cfg_register_0_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_0/synth/red_pitaya_ps_1_axi_cfg_register_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_red_pitaya_ps_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:465]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_red_pitaya_ps_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/synth/red_pitaya_ps_1_red_pitaya_ps_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'red_pitaya_ps_1_red_pitaya_ps_0' is unconnected for instance 'red_pitaya_ps' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
WARNING: [Synth 8-7023] instance 'red_pitaya_ps' of module 'red_pitaya_ps_1_red_pitaya_ps_0' has 111 connections declared, but only 94 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2449]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2740]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1GPZGNS' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_auto_pc_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_0/synth/red_pitaya_ps_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_auto_pc_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_0/synth/red_pitaya_ps_1_auto_pc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'red_pitaya_ps_1_auto_pc_0' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:252]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'red_pitaya_ps_1_auto_pc_0' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:252]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'red_pitaya_ps_1_auto_pc_0' has 60 connections declared, but only 58 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:252]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1GPZGNS' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_7N1992' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:313]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_auto_pc_1' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_1/synth/red_pitaya_ps_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_auto_pc_1' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_1/synth/red_pitaya_ps_1_auto_pc_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'red_pitaya_ps_1_auto_pc_1' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:552]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'red_pitaya_ps_1_auto_pc_1' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:552]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'red_pitaya_ps_1_auto_pc_1' has 60 connections declared, but only 58 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:552]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_7N1992' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:313]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_CVFSQT' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:613]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CVFSQT' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:613]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_12TR9L7' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:738]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps_1_auto_pc_2' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_2/synth/red_pitaya_ps_1_auto_pc_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_auto_pc_2' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_2/synth/red_pitaya_ps_1_auto_pc_2.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'red_pitaya_ps_1_auto_pc_2' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:977]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'red_pitaya_ps_1_auto_pc_2' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:977]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'red_pitaya_ps_1_auto_pc_2' has 60 connections declared, but only 58 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:977]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_12TR9L7' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:738]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_JCMVVN' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1038]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps_1_auto_pc_3' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_3/synth/red_pitaya_ps_1_auto_pc_3.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'red_pitaya_ps_1_auto_pc_3' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1277]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'red_pitaya_ps_1_auto_pc_3' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1277]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'red_pitaya_ps_1_auto_pc_3' has 60 connections declared, but only 58 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_JCMVVN' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1Q7KAUL' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1338]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1NC14FY' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:1484]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'red_pitaya_ps_1_auto_pc_4' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:4942]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'red_pitaya_ps_1_auto_pc_4' is unconnected for instance 'auto_pc' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:4942]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'red_pitaya_ps_1_auto_pc_4' has 79 connections declared, but only 77 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:4942]
INFO: [Synth 8-155] case statement is not full and has no default [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
WARNING: [Synth 8-689] width (60) of port connection 'm_axi_arid' does not match port width (96) of module 'red_pitaya_ps_1_xbar_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:4552]
WARNING: [Synth 8-689] width (72) of port connection 'm_axi_awid' does not match port width (96) of module 'red_pitaya_ps_1_xbar_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:4564]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arburst' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arcache' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arlen' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arlock' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arqos' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arregion' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arsize' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awburst' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awcache' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awlen' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awlock' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awqos' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awregion' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awsize' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_wlast' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arburst' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arcache' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arlen' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arlock' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arqos' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arregion' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arsize' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awburst' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awcache' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awlen' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awlock' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' is unconnected for instance 'red_pitaya_ps_axi_periph' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'red_pitaya_ps_axi_periph' of module 'red_pitaya_ps_1_red_pitaya_ps_axi_periph_0' has 231 connections declared, but only 179 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2544]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps_1_rst_red_pitaya_ps_125M_0' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/synth/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/synth/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/data/Xilinx/Vivado/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps_1_rst_red_pitaya_ps_125M_0' (0#1) [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/synth/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_red_pitaya_ps_125M' of module 'red_pitaya_ps_1_rst_red_pitaya_ps_125M_0' has 10 connections declared, but only 7 given [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/synth/red_pitaya_ps_1.v:2724]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element gaxi_full_sm.pipeline_full_r_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1568]
WARNING: [Synth 8-6014] Unused sequential element gaxi_full_sm.araddr_reg_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2087]
WARNING: [Synth 8-6014] Unused sequential element grid.ar_id_r_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2308]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_channel_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3953]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_wr_data_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3955]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_sb_wr_en_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3956]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_wr_en_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3957]
WARNING: [Synth 8-6014] Unused sequential element sig_rxd_rd_en_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3958]
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3962]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3965]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_dest_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3968]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_ecc_ec_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3969]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_injsbiterr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3970]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_injdbiterr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3971]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_ecc_ec_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3972]
WARNING: [Synth 8-6014] Unused sequential element grxd.rx_ecc1_cntr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4461]
WARNING: [Synth 8-6014] Unused sequential element grxd.rx_ecc2_cntr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4476]
WARNING: [Synth 8-6014] Unused sequential element grxd.rx_partial_pkt_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4492]
WARNING: [Synth 8-6014] Unused sequential element grxd.sig_rxd_dbiterr_d1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:4321]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:120]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:125]
WARNING: [Synth 8-3848] Net BUFG_FABRIC_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:129]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:134]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:135]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:140]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:141]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:147]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:148]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:153]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:154]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:160]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:161]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:166]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:167]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:171]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_ODIV2 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:172]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:178]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:179]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:186]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:187]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:190]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_ODIV2 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:191]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:199]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:200]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:206]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_OB in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:207]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:217]
WARNING: [Synth 8-3848] Net BUFG_PS_O in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:221]
WARNING: [Synth 8-3848] Net MBUFG_GT_O1 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:233]
WARNING: [Synth 8-3848] Net MBUFG_GT_O2 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:234]
WARNING: [Synth 8-3848] Net MBUFG_GT_O3 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:235]
WARNING: [Synth 8-3848] Net MBUFG_GT_O4 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:236]
WARNING: [Synth 8-3848] Net MBUFG_PS_O1 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:241]
WARNING: [Synth 8-3848] Net MBUFG_PS_O2 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:242]
WARNING: [Synth 8-3848] Net MBUFG_PS_O3 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:243]
WARNING: [Synth 8-3848] Net MBUFG_PS_O4 in module/entity util_ds_buf does not have driver. [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/util_ds_buf.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element gaxi_full_sm.pipeline_full_r_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:1568]
WARNING: [Synth 8-6014] Unused sequential element gaxi_full_sm.araddr_reg_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2087]
WARNING: [Synth 8-6014] Unused sequential element grid.ar_id_r_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:2308]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc1_cntr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3851]
WARNING: [Synth 8-6014] Unused sequential element gtxd.tx_ecc2_cntr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3866]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_channel_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3954]
WARNING: [Synth 8-6014] Unused sequential element sig_rxd_rd_en_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3958]
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3962]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3965]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_rlen_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3966]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_ecc_ec_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3850]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_ecc_ec_reset_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3972]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injsbiterr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3973]
WARNING: [Synth 8-6014] Unused sequential element sig_rx_injdbiterr_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ca01/hdl/axi_fifo_mm_s_v4_3_rfs.vhd:3974]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_30_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_30_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_30_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_30_wdata_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_30_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_30_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready[2] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[35] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[34] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[33] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[32] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[31] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[30] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[29] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[28] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[27] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[26] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[25] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[24] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[7] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[6] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[5] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[4] in module axi_crossbar_v2_1_30_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2351.559 ; gain = 708.309 ; free physical = 8584 ; free virtual = 17686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2351.559 ; gain = 708.309 ; free physical = 8584 ; free virtual = 17686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2351.559 ; gain = 708.309 ; free physical = 8584 ; free virtual = 17686
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2351.559 ; gain = 0.000 ; free physical = 8583 ; free virtual = 17686
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: red_pitaya_ps_1_i/clock_in/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0.xdc] for cell 'red_pitaya_ps_1_i/red_pitaya_ps/inst'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0.xdc] for cell 'red_pitaya_ps_1_i/red_pitaya_ps/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_board.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_board.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc] for cell 'red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/red_pitaya_ps_1_util_ds_buf_0_0_board.xdc] for cell 'red_pitaya_ps_1_i/clock_in/U0'
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.gen/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/red_pitaya_ps_1_util_ds_buf_0_0_board.xdc] for cell 'red_pitaya_ps_1_i/clock_in/U0'
Parsing XDC File [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_in_0'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[*]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[1]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_i[0]'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ext_clk'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ext_clk'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led'. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/devel/redpitaya/vivado/redpitaya/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/Xilinx/Vivado/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_ps_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2433.402 ; gain = 0.000 ; free physical = 8575 ; free virtual = 17677
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2433.438 ; gain = 0.000 ; free physical = 8575 ; free virtual = 17677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8576 ; free virtual = 17678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8576 ; free virtual = 17679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps/inst. (constraint file  /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/rst_red_pitaya_ps_125M/U0. (constraint file  /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/clock_in/U0. (constraint file  /data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_decimator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_packetizer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_red_pitaya_adc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/adc_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/red_pitaya_ps_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/rst_red_pitaya_ps_125M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/clock_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/adc_clk_stabilizer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/enable_register. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/decimation_register. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/dac_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/dac_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/\grxd.COMP_RX_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO/\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /inst_xpm_cdc_sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/axis_clock_converter_0/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/\grxd.COMP_RX_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/dac_data_fifo/U0/COMP_IPIC2AXI_S/\gtxd.COMP_TXD_FIFO /\gfifo_gen.COMP_AXIS_FG_FIFO /COMP_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/\grxd.COMP_rx_len_fifo . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8576 ; free virtual = 17679
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gaxi_full_sm.present_state_reg' in module 'axi_write_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gaxi_full_sm.present_state_reg' in module 'axi_read_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gaxi_full_sm.present_state_reg' in module 'axi_read_fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_wraddr |                               00 |                               00
                   os_wr |                               01 |                               10
              reg_wraddr |                               10 |                               01
                  wr_mem |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gaxi_full_sm.present_state_reg' using encoding 'sequential' in module 'axi_write_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_rdaddr |                               00 |                               00
                  rd_mem |                               01 |                               11
              reg_rdaddr |                               10 |                               01
                   os_rd |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gaxi_full_sm.present_state_reg' using encoding 'sequential' in module 'axi_read_fsm'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             wait_rdaddr |                               00 |                               00
                  rd_mem |                               01 |                               11
              reg_rdaddr |                               10 |                               01
                   os_rd |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gaxi_full_sm.present_state_reg' using encoding 'sequential' in module 'axi_read_fsm__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8578 ; free virtual = 17681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   4 Input   16 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   4 Input   14 Bit       Adders := 2     
	   4 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 32    
	   4 Input   10 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 11    
	   4 Input    9 Bit       Adders := 5     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 13    
	   4 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 60    
	   2 Input    3 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 19    
	   4 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 16    
	               53 Bit    Registers := 4     
	               47 Bit    Registers := 24    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               22 Bit    Registers := 3     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 23    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 58    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 66    
	                1 Bit    Registers := 373   
+---RAMs : 
	            1696K Bit	(32768 X 53 bit)          RAMs := 1     
	              26K Bit	(512 X 53 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   73 Bit        Muxes := 16    
	   2 Input   72 Bit        Muxes := 16    
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   47 Bit        Muxes := 24    
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 35    
	  12 Input   32 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 7     
	   3 Input   22 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 21    
	   3 Input   17 Bit        Muxes := 1     
	  11 Input   17 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 24    
	   2 Input   11 Bit        Muxes := 7     
	   3 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 21    
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 15    
	   6 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 25    
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 100   
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 282   
	   4 Input    2 Bit        Muxes := 52    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 420   
	   3 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 25    
	  11 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 3     
	  17 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg was removed. 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/data/devel/redpitaya/vivado/adc_dac/prova.gen/sources_1/bd/red_pitaya_ps_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 53 bits, new ram width 41 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]) is unused and will be removed from module red_pitaya_ps_1_data_fifo_0.
INFO: [Synth 8-3332] Sequential element (U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]) is unused and will be removed from module red_pitaya_ps_1_data_fifo_0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_wdata_router.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8566 ; free virtual = 17669
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|red_pitaya_ps_1_i/adc_data_fifo/\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 32 K x 53(NO_CHANGE)   | W |   | 32 K x 53(NO_CHANGE)   |   | R | Port A and B     | 0      | 53     | 
|red_pitaya_ps_1_i/dac_data_fifo/\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 53(NO_CHANGE)    | W |   | 512 x 53(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                               | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+
|red_pitaya_ps_1_i/adc_data_fifo/\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg                             | User Attribute | 8 K x 22             | RAM64M x 1024  | 
|red_pitaya_ps_1_i/axis_clock_converter_0/\inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                             | User Attribute | 32 x 32              | RAM32M x 6     | 
|red_pitaya_ps_1_i/dac_data_fifo                                                                                                                                                           | U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg | Implied        | 4 x 12               | RAM32M x 2     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2433.438 ; gain = 790.188 ; free physical = 8566 ; free virtual = 17669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2442.996 ; gain = 799.746 ; free physical = 8524 ; free virtual = 17627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|red_pitaya_ps_1_i/adc_data_fifo/\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 32 K x 53(NO_CHANGE)   | W |   | 32 K x 53(NO_CHANGE)   |   | R | Port A and B     | 0      | 53     | 
|red_pitaya_ps_1_i/dac_data_fifo/\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 53(NO_CHANGE)    | W |   | 512 x 53(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                               | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+
|red_pitaya_ps_1_i/adc_data_fifo/\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg                             | User Attribute | 8 K x 22             | RAM64M x 1024  | 
|red_pitaya_ps_1_i/axis_clock_converter_0/\inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                             | User Attribute | 32 x 32              | RAM32M x 6     | 
|red_pitaya_ps_1_i/dac_data_fifo                                                                                                                                                           | U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg | Implied        | 4 x 12               | RAM32M x 2     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance red_pitaya_ps_1_i/adc_data_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8516 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     2|
|3     |CARRY4   |   218|
|4     |LUT1     |   164|
|5     |LUT2     |   334|
|6     |LUT3     |  1093|
|7     |LUT4     |   522|
|8     |LUT5     |   513|
|9     |LUT6     |  1762|
|10    |MUXF7    |   402|
|11    |MUXF8    |   222|
|12    |PS7      |     1|
|13    |RAM32M   |     7|
|14    |RAM32X1D |     2|
|15    |RAM64M   |   896|
|16    |RAMB36E1 |    54|
|19    |SRL16    |     1|
|20    |SRL16E   |    81|
|21    |SRLC32E  |   179|
|22    |FDR      |     4|
|23    |FDRE     |  6499|
|24    |FDSE     |   135|
|25    |IBUF     |    28|
|26    |IBUFDS   |     1|
|27    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.004 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2451.004 ; gain = 725.875 ; free physical = 8515 ; free virtual = 17618
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2451.012 ; gain = 807.754 ; free physical = 8515 ; free virtual = 17618
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2451.012 ; gain = 0.000 ; free physical = 8801 ; free virtual = 17904
INFO: [Netlist 29-17] Analyzing 1807 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: red_pitaya_ps_1_i/clock_in/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.895 ; gain = 0.000 ; free physical = 8800 ; free virtual = 17903
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 910 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 896 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: abc0ac41
INFO: [Common 17-83] Releasing license: Synthesis
474 Infos, 383 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2494.930 ; gain = 1162.047 ; free physical = 8800 ; free virtual = 17902
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1956.688; main = 1638.185; forked = 338.978
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3434.160; main = 2494.898; forked = 1000.676
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.906 ; gain = 0.000 ; free physical = 8800 ; free virtual = 17902
INFO: [Common 17-1381] The checkpoint '/data/devel/redpitaya/vivado/adc_dac/adc_dac.runs/synth_1/red_pitaya_ps_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file red_pitaya_ps_1_wrapper_utilization_synth.rpt -pb red_pitaya_ps_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 15:46:30 2025...
