Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date         : Fri Mar  2 13:27:42 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top5x2_7to1_ddr_rx_timing_summary_routed.rpt -rpx top5x2_7to1_ddr_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : top5x2_7to1_ddr_rx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 2962        0.074        0.000                      0                 2962        0.258        0.000                       0                  1317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clkin1_p        {0.000 2.916}        5.833           171.438         
  rxpllmmcm_d4  {0.104 1.771}        3.333           300.017         
  rxpllmmcm_x1  {0.000 2.916}        5.833           171.438         
  rxpllmmcm_xs  {0.000 0.833}        1.667           600.034         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin1_p                                                                                                                                                          1.416        0.000                       0                     1  
  rxpllmmcm_d4        0.637        0.000                      0                 2665        0.074        0.000                      0                 2665        0.899        0.000                       0                  1026  
  rxpllmmcm_x1        3.332        0.000                      0                  297        0.108        0.000                      0                  297        2.516        0.000                       0                   244  
  rxpllmmcm_xs                                                                                                                                                    0.258        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin1_p
  To Clock:  clkin1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin1_p
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { clkin1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.833       4.762      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.833       94.167     MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.916       1.416      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.917       1.416      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.917       1.416      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.917       1.417      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_d4
  To Clock:  rxpllmmcm_d4

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 rx0/rx0/rst_iserdes_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop0[4].iserdes_s/RST
                            (rising edge-triggered cell ISERDESE2 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.165ns  (logic 0.259ns (11.962%)  route 1.906ns (88.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 4.930 - 3.437 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 1.642 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.683     1.642    rx0/rx0/rxclk_d4
    SLICE_X6Y77          FDRE                                         r  rx0/rx0/rst_iserdes_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.259     1.901 r  rx0/rx0/rst_iserdes_int_reg/Q
                         net (fo=22, routed)          1.906     3.808    rx0/loop1.loop0[1].rxn/rst_iserdes
    ILOGIC_X0Y59         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[4].iserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.561     4.930    rx0/loop1.loop0[1].rxn/rxclk_d4
    ILOGIC_X0Y59         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[4].iserdes_s/CLKDIV
                         clock pessimism              0.014     4.944    
                         clock uncertainty           -0.056     4.887    
    ILOGIC_X0Y59         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     4.444    rx0/loop1.loop0[1].rxn/loop0[4].iserdes_s
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.339ns  (logic 0.259ns (11.072%)  route 2.080ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.921 - 3.437 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 1.592 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.633     1.592    rx0/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X10Y69         FDRE                                         r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.259     1.851 r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=166, routed)         2.080     3.932    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/not_bs_finished_dom_ch
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.552     4.921    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/rxclk_d4
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[0]/C
                         clock pessimism              0.014     4.935    
                         clock uncertainty           -0.056     4.878    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.304     4.574    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.339ns  (logic 0.259ns (11.072%)  route 2.080ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.921 - 3.437 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 1.592 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.633     1.592    rx0/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X10Y69         FDRE                                         r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.259     1.851 r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=166, routed)         2.080     3.932    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/not_bs_finished_dom_ch
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.552     4.921    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/rxclk_d4
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[1]/C
                         clock pessimism              0.014     4.935    
                         clock uncertainty           -0.056     4.878    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.304     4.574    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.339ns  (logic 0.259ns (11.072%)  route 2.080ns (88.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.921 - 3.437 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 1.592 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.633     1.592    rx0/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X10Y69         FDRE                                         r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.259     1.851 r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=166, routed)         2.080     3.932    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/not_bs_finished_dom_ch
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.552     4.921    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/rxclk_d4
    SLICE_X4Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[2]/C
                         clock pessimism              0.014     4.935    
                         clock uncertainty           -0.056     4.878    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.304     4.574    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 rx0/rx0/rst_iserdes_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m/RST
                            (rising edge-triggered cell ISERDESE2 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.153ns  (logic 0.259ns (12.028%)  route 1.894ns (87.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 4.929 - 3.437 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 1.642 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.683     1.642    rx0/rx0/rxclk_d4
    SLICE_X6Y77          FDRE                                         r  rx0/rx0/rst_iserdes_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.259     1.901 r  rx0/rx0/rst_iserdes_int_reg/Q
                         net (fo=22, routed)          1.894     3.796    rx0/loop1.loop0[1].rxn/rst_iserdes
    ILOGIC_X0Y60         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.560     4.929    rx0/loop1.loop0[1].rxn/rxclk_d4
    ILOGIC_X0Y60         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m/CLKDIV
                         clock pessimism              0.014     4.943    
                         clock uncertainty           -0.056     4.886    
    ILOGIC_X0Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     4.443    rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 rx0/rx0/rst_iserdes_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/loop0[4].iserdes_s/RST
                            (rising edge-triggered cell ISERDESE2 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.072ns  (logic 0.259ns (12.498%)  route 1.813ns (87.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.928 - 3.437 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 1.642 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.683     1.642    rx0/rx0/rxclk_d4
    SLICE_X6Y77          FDRE                                         r  rx0/rx0/rst_iserdes_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.259     1.901 r  rx0/rx0/rst_iserdes_int_reg/Q
                         net (fo=22, routed)          1.813     3.715    rx0/rx0/rst_iserdes
    ILOGIC_X0Y61         ISERDESE2                                    r  rx0/rx0/loop0[4].iserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.559     4.928    rx0/rx0/rxclk_d4
    ILOGIC_X0Y61         ISERDESE2                                    r  rx0/rx0/loop0[4].iserdes_s/CLKDIV
                         clock pessimism              0.014     4.942    
                         clock uncertainty           -0.056     4.885    
    ILOGIC_X0Y61         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     4.442    rx0/rx0/loop0[4].iserdes_s
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 rx0/rx0/rst_iserdes_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/loop0[4].iserdes_m/RST
                            (rising edge-triggered cell ISERDESE2 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        1.983ns  (logic 0.259ns (13.059%)  route 1.724ns (86.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.928 - 3.437 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 1.642 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.683     1.642    rx0/rx0/rxclk_d4
    SLICE_X6Y77          FDRE                                         r  rx0/rx0/rst_iserdes_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.259     1.901 r  rx0/rx0/rst_iserdes_int_reg/Q
                         net (fo=22, routed)          1.724     3.626    rx0/rx0/rst_iserdes
    ILOGIC_X0Y62         ISERDESE2                                    r  rx0/rx0/loop0[4].iserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.559     4.928    rx0/rx0/rxclk_d4
    ILOGIC_X0Y62         ISERDESE2                                    r  rx0/rx0/loop0[4].iserdes_m/CLKDIV
                         clock pessimism              0.014     4.942    
                         clock uncertainty           -0.056     4.885    
    ILOGIC_X0Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     4.442    rx0/rx0/loop0[4].iserdes_m
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_delay_val_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.166ns  (logic 0.259ns (11.960%)  route 1.907ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 4.922 - 3.437 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 1.592 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.633     1.592    rx0/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X10Y69         FDRE                                         r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.259     1.851 r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=166, routed)         1.907     3.758    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/not_bs_finished_dom_ch
    SLICE_X0Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_delay_val_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.553     4.922    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/rxclk_d4
    SLICE_X0Y80          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_delay_val_int_reg[1]/C
                         clock pessimism              0.014     4.936    
                         clock uncertainty           -0.056     4.879    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.304     4.575    rx0/loop1.loop0[1].rxn/loop3[0].dc_inst/s_delay_val_int_reg[1]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/s_delay_val_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        2.128ns  (logic 0.259ns (12.171%)  route 1.869ns (87.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 4.930 - 3.437 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 1.592 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.633     1.592    rx0/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X10Y69         FDRE                                         r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.259     1.851 r  rx0/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=166, routed)         1.869     3.721    rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X0Y57          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/s_delay_val_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.561     4.930    rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X0Y57          FDRE                                         r  rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/s_delay_val_int_reg[4]/C
                         clock pessimism              0.014     4.944    
                         clock uncertainty           -0.056     4.887    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.304     4.583    rx0/loop1.loop0[1].rxn/loop3[4].dc_inst/s_delay_val_int_reg[4]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 rx0/rx0/rst_iserdes_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/loop1.loop0[1].rxn/loop0[3].iserdes_s/RST
                            (rising edge-triggered cell ISERDESE2 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (rxpllmmcm_d4 rise@3.437ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        1.898ns  (logic 0.259ns (13.645%)  route 1.639ns (86.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 4.928 - 3.437 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 1.642 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.890 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.890    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.648 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.557    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.603 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.134    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.041 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.683     1.642    rx0/rx0/rxclk_d4
    SLICE_X6Y77          FDRE                                         r  rx0/rx0/rst_iserdes_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.259     1.901 r  rx0/rx0/rst_iserdes_int_reg/Q
                         net (fo=22, routed)          1.639     3.541    rx0/loop1.loop0[1].rxn/rst_iserdes
    ILOGIC_X0Y63         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[3].iserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.437     3.437 r  
    AB27                                              0.000     3.437 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.437    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.146 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.146    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     4.783 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298     8.081    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     0.950 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.286    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.369 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        1.559     4.928    rx0/loop1.loop0[1].rxn/rxclk_d4
    ILOGIC_X0Y63         ISERDESE2                                    r  rx0/loop1.loop0[1].rxn/loop0[3].iserdes_s/CLKDIV
                         clock pessimism              0.014     4.942    
                         clock uncertainty           -0.056     4.885    
    ILOGIC_X0Y63         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443     4.442    rx0/loop1.loop0[1].rxn/loop0[3].iserdes_s
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rx0/rx0/loop3[3].dc_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[7].ram_inst/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 2.036 - 0.104 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 1.628 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.718     1.628    rx0/rx0/loop3[3].dc_inst/CLK
    SLICE_X6Y70          FDRE                                         r  rx0/rx0/loop3[3].dc_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.118     1.746 r  rx0/rx0/loop3[3].dc_inst/data_out_reg[2]/Q
                         net (fo=3, routed)           0.099     1.845    rx0/rx0/gb0/loop1[7].ram_inst/DIB0
    SLICE_X6Y71          RAMD32                                       r  rx0/rx0/gb0/loop1[7].ram_inst/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.955     2.036    rx0/rx0/gb0/loop1[7].ram_inst/WCLK
    SLICE_X6Y71          RAMD32                                       r  rx0/rx0/gb0/loop1[7].ram_inst/RAMB/CLK
                         clock pessimism             -0.396     1.639    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.771    rx0/rx0/gb0/loop1[7].ram_inst/RAMB
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMA
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA_D1/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMB/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMB
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMB_D1/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMC/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMC
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMC_D1/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMS32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMS32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMD/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMD
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.357ns  (logic 0.107ns (29.954%)  route 0.250ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.107     1.700 r  rx0/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.250     1.951    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD1
    SLICE_X12Y72         RAMS32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMS32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMD_D1/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     1.864    rx0/rx0/gb0/loop1[9].ram_inst/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Destination:            rx0/rx0/gb0/loop1[9].ram_inst/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.104ns fall@1.771ns period=3.333ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.104ns - rxpllmmcm_d4 rise@0.104ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.484%)  route 0.224ns (65.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.004 - 0.104 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 1.593 - 0.104 ) 
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.514 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.514    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.841 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     3.011    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.243 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.884    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.910 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.683     1.593    rx0/rx0/gb0/CLK
    SLICE_X12Y73         FDRE                                         r  rx0/rx0/gb0/write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.118     1.711 r  rx0/rx0/gb0/write_addr_reg[2]/Q
                         net (fo=100, routed)         0.224     1.936    rx0/rx0/gb0/loop1[9].ram_inst/ADDRD2
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.104     0.104 r  
    AB27                                              0.000     0.104 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.104    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.587 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.587    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.014 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.579    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.145 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.051    rx0/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.081 r  rx0/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=1024, routed)        0.923     2.004    rx0/rx0/gb0/loop1[9].ram_inst/WCLK
    SLICE_X12Y72         RAMD32                                       r  rx0/rx0/gb0/loop1[9].ram_inst/RAMA/CLK
                         clock pessimism             -0.397     1.606    
    SLICE_X12Y72         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.847    rx0/rx0/gb0/loop1[9].ram_inst/RAMA
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_d4
Waveform(ns):       { 0.104 1.771 }
Period(ns):         3.333
Sources:            { rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y82     rx0/loop1.loop0[1].rxn/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y60     rx0/loop1.loop0[1].rxn/loop0[4].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y59     rx0/loop1.loop0[1].rxn/loop0[4].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y83     rx0/rx0/loop0[0].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y81     rx0/loop1.loop0[1].rxn/loop0[0].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y80     rx0/rx0/loop0[1].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y79     rx0/rx0/loop0[1].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y72     rx0/loop1.loop0[1].rxn/loop0[1].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y71     rx0/loop1.loop0[1].rxn/loop0[1].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y70     rx0/rx0/loop0[2].idelay_m/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X10Y75     rx0/rx0/gb0/loop1[10].ram_inst/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X10Y75     rx0/rx0/gb0/loop1[10].ram_inst/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y66     rx0/loop1.loop0[1].rxn/gb0/loop1[3].ram_inst/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X14Y64     rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_x1
  To Clock:  rxpllmmcm_x1

Setup :            0  Failing Endpoints,  Worst Slack        3.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[0].dataout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.404ns (16.207%)  route 2.089ns (83.793%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.222     2.931    rx0/rx0/gb0/loop1[1].ram_inst/ADDRA0
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     2.978 r  rx0/rx0/gb0/loop1[1].ram_inst/RAMA/O
                         net (fo=3, routed)           0.867     3.845    rx0/rx0/gb0/ramouta[2]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.134     3.979 r  rx0/rx0/gb0/loop0[0].dataout[2]_i_1/O
                         net (fo=1, routed)           0.000     3.979    rx0/rx0/gb0/loop0[0].dataout[2]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[2]/C
                         clock pessimism              0.036     7.295    
                         clock uncertainty           -0.049     7.247    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.064     7.311    rx0/rx0/gb0/loop0[0].dataout_reg[2]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.401ns (16.565%)  route 2.020ns (83.435%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 7.261 - 5.833 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.634     1.489    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X13Y67         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.223     1.712 r  rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/Q
                         net (fo=24, routed)          1.556     3.268    rx0/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/ADDRC0
    SLICE_X16Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.314 r  rx0/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMC/O
                         net (fo=2, routed)           0.464     3.778    rx0/loop1.loop0[1].rxn/gb0/ramoutc_4[0]
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.132     3.910 r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.910    rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout[13]_i_1__0_n_0
    SLICE_X16Y68         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.497     7.261    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X16Y68         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[13]/C
                         clock pessimism              0.014     7.275    
                         clock uncertainty           -0.049     7.227    
    SLICE_X16Y68         FDRE (Setup_fdre_C_D)        0.066     7.293    rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[13]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.401ns (17.235%)  route 1.926ns (82.765%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 7.262 - 5.833 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.634     1.489    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X13Y67         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.223     1.712 r  rx0/loop1.loop0[1].rxn/gb0/read_addrc_reg[0]/Q
                         net (fo=24, routed)          1.556     3.268    rx0/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/ADDRC0
    SLICE_X16Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.314 r  rx0/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMC/O
                         net (fo=2, routed)           0.370     3.684    rx0/loop1.loop0[1].rxn/gb0/ramoutc_4[0]
    SLICE_X18Y67         LUT6 (Prop_lut6_I0_O)        0.132     3.816 r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.816    rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout[12]_i_1__0_n_0
    SLICE_X18Y67         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.498     7.262    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X18Y67         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[12]/C
                         clock pessimism              0.014     7.276    
                         clock uncertainty           -0.049     7.228    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.064     7.292    rx0/loop1.loop0[1].rxn/gb0/loop0[1].dataout_reg[12]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[3].dataout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.309ns (13.230%)  route 2.027ns (86.770%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.308     3.017    rx0/rx0/gb0/loop1[7].ram_inst/ADDRA0
    SLICE_X6Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.060 r  rx0/rx0/gb0/loop1[7].ram_inst/RAMA_D1/O
                         net (fo=4, routed)           0.719     3.779    rx0/rx0/gb0/ramouta[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.043     3.822 r  rx0/rx0/gb0/loop0[3].dataout[24]_i_1/O
                         net (fo=1, routed)           0.000     3.822    rx0/rx0/gb0/loop0[3].dataout[24]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[24]/C
                         clock pessimism              0.036     7.295    
                         clock uncertainty           -0.049     7.247    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.066     7.313    rx0/rx0/gb0/loop0[3].dataout_reg[24]
  -------------------------------------------------------------------
                         required time                          7.313    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[3].dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.404ns (17.360%)  route 1.923ns (82.640%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.308     3.017    rx0/rx0/gb0/loop1[7].ram_inst/ADDRA0
    SLICE_X6Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     3.064 r  rx0/rx0/gb0/loop1[7].ram_inst/RAMA/O
                         net (fo=3, routed)           0.615     3.679    rx0/rx0/gb0/ramouta[14]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.134     3.813 r  rx0/rx0/gb0/loop0[3].dataout[23]_i_1/O
                         net (fo=1, routed)           0.000     3.813    rx0/rx0/gb0/loop0[3].dataout[23]_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X12Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[23]/C
                         clock pessimism              0.036     7.295    
                         clock uncertainty           -0.049     7.247    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.065     7.312    rx0/rx0/gb0/loop0[3].dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.309ns (13.697%)  route 1.947ns (86.303%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.264 - 5.833 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.634     1.489    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X13Y67         FDSE                                         r  rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDSE (Prop_fdse_C_Q)         0.223     1.712 r  rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/Q
                         net (fo=24, routed)          1.210     2.923    rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/ADDRB0
    SLICE_X14Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     2.966 r  rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMB_D1/O
                         net (fo=4, routed)           0.737     3.702    rx0/loop1.loop0[1].rxn/gb0/ramoutb[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.745 r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout[18]_i_1__0/O
                         net (fo=1, routed)           0.000     3.745    rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout[18]_i_1__0_n_0
    SLICE_X18Y65         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.500     7.264    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X18Y65         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[18]/C
                         clock pessimism              0.014     7.278    
                         clock uncertainty           -0.049     7.230    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)        0.066     7.296    rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[18]
  -------------------------------------------------------------------
                         required time                          7.296    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.309ns (13.710%)  route 1.945ns (86.290%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.264 - 5.833 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.634     1.489    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X13Y67         FDSE                                         r  rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDSE (Prop_fdse_C_Q)         0.223     1.712 r  rx0/loop1.loop0[1].rxn/gb0/read_addrb_reg[0]/Q
                         net (fo=24, routed)          1.210     2.923    rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/ADDRB0
    SLICE_X14Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     2.966 r  rx0/loop1.loop0[1].rxn/gb0/loop1[4].ram_inst/RAMB_D1/O
                         net (fo=4, routed)           0.735     3.700    rx0/loop1.loop0[1].rxn/gb0/ramoutb[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I5_O)        0.043     3.743 r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout[17]_i_1__0/O
                         net (fo=1, routed)           0.000     3.743    rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout[17]_i_1__0_n_0
    SLICE_X18Y65         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.500     7.264    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X18Y65         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[17]/C
                         clock pessimism              0.014     7.278    
                         clock uncertainty           -0.049     7.230    
    SLICE_X18Y65         FDRE (Setup_fdre_C_D)        0.065     7.295    rx0/loop1.loop0[1].rxn/gb0/loop0[2].dataout_reg[17]
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[3].dataout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.309ns (13.804%)  route 1.930ns (86.196%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.308     3.017    rx0/rx0/gb0/loop1[7].ram_inst/ADDRA0
    SLICE_X6Y71          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.060 r  rx0/rx0/gb0/loop1[7].ram_inst/RAMA_D1/O
                         net (fo=4, routed)           0.622     3.682    rx0/rx0/gb0/ramouta[15]
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.043     3.725 r  rx0/rx0/gb0/loop0[3].dataout[22]_i_1/O
                         net (fo=1, routed)           0.000     3.725    rx0/rx0/gb0/loop0[3].dataout[22]_i_1_n_0
    SLICE_X13Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[22]/C
                         clock pessimism              0.036     7.295    
                         clock uncertainty           -0.049     7.247    
    SLICE_X13Y71         FDRE (Setup_fdre_C_D)        0.033     7.280    rx0/rx0/gb0/loop0[3].dataout_reg[22]
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[0].dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.404ns (18.273%)  route 1.807ns (81.727%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.222     2.931    rx0/rx0/gb0/loop1[1].ram_inst/ADDRA0
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     2.978 r  rx0/rx0/gb0/loop1[1].ram_inst/RAMA/O
                         net (fo=3, routed)           0.585     3.563    rx0/rx0/gb0/ramouta[2]
    SLICE_X11Y71         LUT6 (Prop_lut6_I2_O)        0.134     3.697 r  rx0/rx0/gb0/loop0[0].dataout[1]_i_1/O
                         net (fo=1, routed)           0.000     3.697    rx0/rx0/gb0/loop0[0].dataout[1]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X11Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[1]/C
                         clock pessimism              0.014     7.273    
                         clock uncertainty           -0.049     7.225    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.033     7.258    rx0/rx0/gb0/loop0[0].dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 rx0/rx0/gb0/read_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/loop0[0].dataout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (rxpllmmcm_x1 rise@5.833ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.404ns (18.315%)  route 1.802ns (81.685%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 7.259 - 5.833 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.910     5.453    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.707 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.238    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -0.145 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.631     1.486    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y70         FDRE                                         r  rx0/rx0/gb0/read_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.223     1.709 r  rx0/rx0/gb0/read_addra_reg[0]/Q
                         net (fo=39, routed)          1.222     2.931    rx0/rx0/gb0/loop1[1].ram_inst/ADDRA0
    SLICE_X6Y72          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     2.978 r  rx0/rx0/gb0/loop1[1].ram_inst/RAMA/O
                         net (fo=3, routed)           0.580     3.558    rx0/rx0/gb0/ramouta[2]
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.134     3.692 r  rx0/rx0/gb0/loop0[0].dataout[0]_i_1/O
                         net (fo=1, routed)           0.000     3.692    rx0/rx0/gb0/loop0[0].dataout[0]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      5.833     5.833 r  
    AB27                                              0.000     5.833 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     5.833    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     6.542 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     6.542    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.179 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           3.298    10.476    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.345 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     5.681    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.764 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         1.495     7.259    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X11Y71         FDRE                                         r  rx0/rx0/gb0/loop0[0].dataout_reg[0]/C
                         clock pessimism              0.014     7.273    
                         clock uncertainty           -0.049     7.225    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.034     7.259    rx0/rx0/gb0/loop0[0].dataout_reg[0]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  3.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/rst_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/gb0/reset_out_1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.687     1.493    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y69         FDRE                                         r  rx0/rx0/gb0/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.100     1.593 r  rx0/rx0/gb0/rst_int_reg/Q
                         net (fo=1, routed)           0.055     1.648    rx0/rx0/gb0/rst_int
    SLICE_X13Y69         FDRE                                         r  rx0/rx0/gb0/reset_out_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.926     1.902    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y69         FDRE                                         r  rx0/rx0/gb0/reset_out_1_reg/C
                         clock pessimism             -0.409     1.493    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.047     1.540    rx0/rx0/gb0/reset_out_1_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[3].dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.685     1.491    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.100     1.591 r  rx0/rx0/gb0/loop0[3].dataout_reg[21]/Q
                         net (fo=2, routed)           0.106     1.698    rxdall[3]
    SLICE_X17Y71         FDRE                                         r  old_rx1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.923     1.899    rx_pixel_clk
    SLICE_X17Y71         FDRE                                         r  old_rx1_reg[3]/C
                         clock pessimism             -0.378     1.521    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.047     1.568    old_rx1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.691     1.497    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X15Y64         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.597 r  rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[29]/Q
                         net (fo=2, routed)           0.108     1.706    rxdall[44]
    SLICE_X17Y64         FDRE                                         r  old_rx2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.930     1.906    rx_pixel_clk
    SLICE_X17Y64         FDRE                                         r  old_rx2_reg[9]/C
                         clock pessimism             -0.378     1.528    
    SLICE_X17Y64         FDRE (Hold_fdre_C_D)         0.047     1.575    old_rx2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[4].dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.903%)  route 0.109ns (52.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.685     1.491    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X15Y71         FDRE                                         r  rx0/rx0/gb0/loop0[4].dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.100     1.591 r  rx0/rx0/gb0/loop0[4].dataout_reg[28]/Q
                         net (fo=2, routed)           0.109     1.700    rxdall[4]
    SLICE_X17Y71         FDRE                                         r  old_rx1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.923     1.899    rx_pixel_clk
    SLICE_X17Y71         FDRE                                         r  old_rx1_reg[4]/C
                         clock pessimism             -0.378     1.521    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.044     1.565    old_rx1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.646%)  route 0.110ns (52.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.691     1.497    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X15Y64         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100     1.597 r  rx0/loop1.loop0[1].rxn/gb0/loop0[4].dataout_reg[28]/Q
                         net (fo=2, routed)           0.110     1.707    rxdall[39]
    SLICE_X17Y64         FDRE                                         r  old_rx2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.930     1.906    rx_pixel_clk
    SLICE_X17Y64         FDRE                                         r  old_rx2_reg[4]/C
                         clock pessimism             -0.378     1.528    
    SLICE_X17Y64         FDRE (Hold_fdre_C_D)         0.044     1.572    old_rx2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rx0/loop1.loop0[1].rxn/gb0/loop0[5].dataout_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/loop1.loop0[1].rxn/clk_iserdes_data_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.691     1.497    rx0/loop1.loop0[1].rxn/gb0/pixel_clk
    SLICE_X18Y64         FDRE                                         r  rx0/loop1.loop0[1].rxn/gb0/loop0[5].dataout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_fdre_C_Q)         0.118     1.615 r  rx0/loop1.loop0[1].rxn/gb0/loop0[5].dataout_reg[38]/Q
                         net (fo=4, routed)           0.062     1.678    rx0/loop1.loop0[1].rxn/gb0_n_4
    SLICE_X18Y64         FDRE                                         r  rx0/loop1.loop0[1].rxn/clk_iserdes_data_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.930     1.906    rx0/loop1.loop0[1].rxn/pixel_clk
    SLICE_X18Y64         FDRE                                         r  rx0/loop1.loop0[1].rxn/clk_iserdes_data_d_reg[3]/C
                         clock pessimism             -0.409     1.497    
    SLICE_X18Y64         FDRE (Hold_fdre_C_D)         0.042     1.539    rx0/loop1.loop0[1].rxn/clk_iserdes_data_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[2].dataout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.491%)  route 0.062ns (34.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.684     1.490    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X18Y72         FDRE                                         r  rx0/rx0/gb0/loop0[2].dataout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.118     1.608 r  rx0/rx0/gb0/loop0[2].dataout_reg[18]/Q
                         net (fo=2, routed)           0.062     1.670    rxdall[22]
    SLICE_X18Y72         FDRE                                         r  old_rx1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.922     1.898    rx_pixel_clk
    SLICE_X18Y72         FDRE                                         r  old_rx1_reg[22]/C
                         clock pessimism             -0.408     1.490    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.038     1.528    old_rx1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[3].dataout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.685     1.491    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y71         FDRE                                         r  rx0/rx0/gb0/loop0[3].dataout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.100     1.591 r  rx0/rx0/gb0/loop0[3].dataout_reg[22]/Q
                         net (fo=2, routed)           0.099     1.690    rxdall[8]
    SLICE_X15Y71         FDRE                                         r  old_rx1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.924     1.900    rx_pixel_clk
    SLICE_X15Y71         FDRE                                         r  old_rx1_reg[8]/C
                         clock pessimism             -0.397     1.503    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.041     1.544    old_rx1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[4].dataout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            old_rx1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.830%)  route 0.105ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.683     1.489    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X14Y73         FDRE                                         r  rx0/rx0/gb0/loop0[4].dataout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.118     1.607 r  rx0/rx0/gb0/loop0[4].dataout_reg[34]/Q
                         net (fo=2, routed)           0.105     1.713    rxdall[34]
    SLICE_X17Y73         FDRE                                         r  old_rx1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.920     1.896    rx_pixel_clk
    SLICE_X17Y73         FDRE                                         r  old_rx1_reg[34]/C
                         clock pessimism             -0.378     1.518    
    SLICE_X17Y73         FDRE (Hold_fdre_C_D)         0.047     1.565    old_rx1_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rx0/rx0/gb0/loop0[5].dataout_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Destination:            rx0/rx0/clk_iserdes_data_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@2.916ns period=5.833ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.171     2.907    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.347 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.780    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.806 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.682     1.488    rx0/rx0/gb0/c_delay_in_reg[4]
    SLICE_X13Y75         FDRE                                         r  rx0/rx0/gb0/loop0[5].dataout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.100     1.588 r  rx0/rx0/gb0/loop0[5].dataout_reg[36]/Q
                         net (fo=5, routed)           0.103     1.692    rx0/rx0/gb0_n_6
    SLICE_X13Y76         FDRE                                         r  rx0/rx0/clk_iserdes_data_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    rx0/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.565     3.474    rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.250 r  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.946    rx0/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.976 r  rx0/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=242, routed)         0.921     1.897    rx0/rx0/pixel_clk
    SLICE_X13Y76         FDRE                                         r  rx0/rx0/clk_iserdes_data_d_reg[1]/C
                         clock pessimism             -0.397     1.500    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.044     1.544    rx0/rx0/clk_iserdes_data_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_x1
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            1.409         5.833       4.424      BUFGCTRL_X0Y3    rx0/rx0/loop8.loop6.bufg_mmcm_x1/I
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.833       4.762      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.833       4.762      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X15Y72     old_rx1_reg[11]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X17Y72     old_rx1_reg[12]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X17Y72     old_rx1_reg[13]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X15Y72     old_rx1_reg[16]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X17Y72     old_rx1_reg[19]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X15Y71     old_rx1_reg[1]/C
Min Period        n/a     FDRE/C               n/a            0.750         5.833       5.083      SLICE_X18Y72     old_rx1_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.833       94.167     MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.833       207.527    MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y72     old_rx1_reg[11]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y72     old_rx1_reg[16]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y71     old_rx1_reg[1]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y71     old_rx1_reg[6]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X16Y63     rx0/loop1.loop0[1].rxn/clk_iserdes_data_d_reg[1]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y72     old_rx1_reg[11]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X17Y72     old_rx1_reg[12]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X17Y72     old_rx1_reg[13]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X15Y72     old_rx1_reg[16]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         2.916       2.516      SLICE_X17Y72     old_rx1_reg[19]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X15Y68     dummy_reg/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y71     old_rx1_reg[0]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y71     old_rx1_reg[10]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y72     old_rx1_reg[12]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y72     old_rx1_reg[13]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X19Y72     old_rx1_reg[14]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X19Y72     old_rx1_reg[15]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X19Y72     old_rx1_reg[17]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y71     old_rx1_reg[18]/C
High Pulse Width  Fast    FDRE/C               n/a            0.350         2.916       2.566      SLICE_X17Y72     old_rx1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_xs
  To Clock:  rxpllmmcm_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_xs
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.667       0.258      BUFGCTRL_X0Y1    rx0/rx0/loop8.loop9.bufg_mmcm_xn/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.667       0.596      MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.667       0.597      ILOGIC_X0Y78     rx0/loop1.loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.667       0.597      ILOGIC_X0Y78     rx0/loop1.loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.667       0.597      ILOGIC_X0Y60     rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.667       0.597      ILOGIC_X0Y60     rx0/loop1.loop0[1].rxn/loop0[4].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.667       0.597      ILOGIC_X0Y84     rx0/rx0/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.667       0.597      ILOGIC_X0Y84     rx0/rx0/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.667       0.597      ILOGIC_X0Y83     rx0/rx0/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.667       0.597      ILOGIC_X0Y83     rx0/rx0/loop0[0].iserdes_s/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



