Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 13 13:22:46 2025
| Host         : tlf32.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file Timer_control_sets_placed.rpt
| Design       : Timer
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    20 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | counter0/E[0]                         | RESET_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | counter1/E[0]                         | RESET_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | counter2/E[0]                         | RESET_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | counter_100hz/count_value_reg[3]_0[0] | RESET_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | counter_1khz/E[0]                     | RESET_IBUF       |                2 |              6 |
|  CLK_IBUF_BUFG |                                       | RESET_IBUF       |                7 |             22 |
+----------------+---------------------------------------+------------------+------------------+----------------+


