Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Mar 31 17:47:25 2018
| Host         : eaglesat-p6-2020t running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file interface_timing_summary_routed.rpt -rpx interface_timing_summary_routed.rpx -warn_on_violation
| Design       : interface
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: pix_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: train_en (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[0].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[0].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[0].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[0].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[1].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[1].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[1].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[1].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[2].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[2].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[2].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[2].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[3].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[3].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[3].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[3].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[4].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[4].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[4].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[4].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[5].SHIFT_COMPARE/int_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[5].SHIFT_COMPARE/int_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[5].SHIFT_COMPARE/int_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COMPARE[5].SHIFT_COMPARE/int_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.658        0.000                      0                   66        0.202        0.000                      0                   66        7.000        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk                               {0.000 10.000}     20.000          50.000          
  clk_out1_PLL_phase_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clk_out2_PLL_phase_clk_wiz_0_0  {3.333 13.333}     20.000          50.000          
  clk_out3_PLL_phase_clk_wiz_0_0  {6.667 16.667}     20.000          50.000          
  clk_out4_PLL_phase_clk_wiz_0_0  {10.000 20.000}    20.000          50.000          
  clk_out5_PLL_phase_clk_wiz_0_0  {13.333 23.333}    20.000          50.000          
  clk_out6_PLL_phase_clk_wiz_0_0  {16.667 26.667}    20.000          50.000          
  clkfbout_PLL_phase_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_PLL_phase_clk_wiz_0_0        8.796        0.000                      0                   11        0.241        0.000                      0                   11        9.500        0.000                       0                    15  
  clk_out2_PLL_phase_clk_wiz_0_0        8.796        0.000                      0                   11        0.211        0.000                      0                   11        9.500        0.000                       0                    15  
  clk_out3_PLL_phase_clk_wiz_0_0        8.833        0.000                      0                   11        0.202        0.000                      0                   11        9.500        0.000                       0                    15  
  clk_out4_PLL_phase_clk_wiz_0_0        8.874        0.000                      0                   11        0.212        0.000                      0                   11        9.500        0.000                       0                    15  
  clk_out5_PLL_phase_clk_wiz_0_0        8.885        0.000                      0                   11        0.241        0.000                      0                   11        9.500        0.000                       0                    15  
  clk_out6_PLL_phase_clk_wiz_0_0        8.658        0.000                      0                   11        0.245        0.000                      0                   11        9.500        0.000                       0                    15  
  clkfbout_PLL_phase_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out1_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.001ns  (logic 0.524ns (52.340%)  route 0.477ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 17.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.802ns = ( 7.198 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866     3.415 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.365 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.833     7.198    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/inv_clk
    SLICE_X2Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.524     7.722 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.477     8.200    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.654    17.485    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.311    17.173    
                         clock uncertainty           -0.111    17.063    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.067    16.996    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             18.523ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.456ns (35.925%)  route 0.813ns (64.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 17.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.830    -2.805    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456    -2.349 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.813    -1.535    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.651    17.482    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.311    17.170    
                         clock uncertainty           -0.111    17.060    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)       -0.072    16.988    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                 18.523    

Slack (MET) :             18.528ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.423%)  route 0.796ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 17.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.833    -2.802    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -2.346 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.796    -1.550    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.651    17.482    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.311    17.170    
                         clock uncertainty           -0.111    17.060    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.081    16.979    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         16.979    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                 18.528    

Slack (MET) :             18.609ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.929%)  route 0.717ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 17.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.832    -2.803    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518    -2.285 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.717    -1.567    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.653    17.484    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.286    17.197    
                         clock uncertainty           -0.111    17.087    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.045    17.042    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                 18.609    

Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.518ns (48.345%)  route 0.553ns (51.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 17.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.830    -2.805    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -2.287 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.553    -1.733    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.651    17.482    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.350    17.131    
                         clock uncertainty           -0.111    17.021    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.081    16.940    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         16.940    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.251%)  route 0.653ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 17.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.832    -2.803    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518    -2.285 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.653    -1.632    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.653    17.484    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.286    17.197    
                         clock uncertainty           -0.111    17.087    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.028    17.059    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.825%)  route 0.634ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 17.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.830    -2.805    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456    -2.349 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.634    -1.714    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.653    17.484    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.350    17.133    
                         clock uncertainty           -0.111    17.023    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.028    16.995    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                 18.709    

Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.089%)  route 0.631ns (54.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 17.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.803ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.832    -2.803    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518    -2.285 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.631    -1.654    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.653    17.484    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.286    17.197    
                         clock uncertainty           -0.111    17.087    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.031    17.056    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                 18.709    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 17.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.805ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.830    -2.805    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -2.349 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.568    -1.780    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.651    17.482    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.286    17.195    
                         clock uncertainty           -0.111    17.085    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.067    17.018    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.832ns  (required time - arrival time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@20.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 17.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.585 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.635 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.833    -2.802    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -2.346 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.520    -1.825    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D_falling
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    20.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    15.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          1.654    17.485    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.286    17.198    
                         clock uncertainty           -0.111    17.088    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.081    17.007    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         17.007    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                 18.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.619    -0.562    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.170    -0.250    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D_rising
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.888    -0.329    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.233    -0.562    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.070    -0.492    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.621    -0.560    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.170    -0.248    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D_falling
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.891    -0.326    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.234    -0.560    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.066    -0.494    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.620    -0.561    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.176    -0.243    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.888    -0.329    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.232    -0.561    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070    -0.491    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.795%)  route 0.186ns (53.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.619    -0.562    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.186    -0.211    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.888    -0.329    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y12          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.197    -0.526    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.066    -0.460    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.184%)  route 0.228ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.619    -0.562    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.228    -0.192    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.890    -0.327    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.197    -0.524    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.063    -0.461    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.619    -0.562    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.248    -0.172    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.888    -0.329    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.218    -0.547    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.086    -0.461    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.536%)  route 0.231ns (58.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.621    -0.560    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.231    -0.165    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.890    -0.327    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.233    -0.560    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.059    -0.501    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.735%)  route 0.239ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.621    -0.560    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.239    -0.157    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.890    -0.327    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.233    -0.560    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.063    -0.497    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.621    -0.560    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.239    -0.156    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.890    -0.327    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.233    -0.560    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.052    -0.508    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_phase_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_phase_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.757%)  route 0.386ns (73.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.739 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.206    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.180 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.621    -0.560    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y10          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.386    -0.033    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_phase_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.826 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.246    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out1_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.217 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13, routed)          0.888    -0.329    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X1Y13          FDRE                                         r  SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.218    -0.547    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.066    -0.481    SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y13     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y12     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y12     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y13     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y12     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y13     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y13     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y12     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y12     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y10     SHIFT6x10[0].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out2_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 fall@13.333ns)
  Data Path Delay:        1.001ns  (logic 0.524ns (52.340%)  route 0.477ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 20.814 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.806ns = ( 10.528 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 fall edge)
                                                     13.333    13.333 f  
    Y9                                                0.000    13.333 f  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866     6.749 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.699 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.829    10.528    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/bbstub_dout[1]
    SLICE_X6Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.524    11.052 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.477    11.529    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg_n_0
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.650    20.814    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.311    20.503    
                         clock uncertainty           -0.111    20.392    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.067    20.325    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             18.486ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.310ns  (logic 0.518ns (39.534%)  route 0.792ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 20.818 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.801ns = ( 0.533 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.834     0.533    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     1.051 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.792     1.843    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.654    20.818    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.350    20.468    
                         clock uncertainty           -0.111    20.357    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.028    20.329    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         20.329    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                 18.486    

Slack (MET) :             18.609ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.929%)  route 0.717ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.514ns = ( 20.819 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.801ns = ( 0.533 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.834     0.533    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     1.051 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.717     1.768    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.655    20.819    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.286    20.533    
                         clock uncertainty           -0.111    20.422    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)       -0.045    20.377    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         20.377    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 18.609    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (45.000%)  route 0.633ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 20.818 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.802ns = ( 0.532 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.833     0.532    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518     1.050 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.633     1.683    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.654    20.818    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.286    20.532    
                         clock uncertainty           -0.111    20.421    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.031    20.390    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         20.390    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.714ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.620%)  route 0.640ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 20.817 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.806ns = ( 0.528 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.829     0.528    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     0.984 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.640     1.623    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.653    20.817    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.311    20.506    
                         clock uncertainty           -0.111    20.395    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.058    20.337    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                 18.714    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.010%)  route 0.629ns (57.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 20.817 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 0.531 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.832     0.531    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.456     0.987 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.629     1.616    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.653    20.817    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.286    20.531    
                         clock uncertainty           -0.111    20.420    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.081    20.339    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.149%)  route 0.581ns (52.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.515ns = ( 20.818 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.802ns = ( 0.532 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.833     0.532    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.518     1.050 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.581     1.630    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.654    20.818    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.286    20.532    
                         clock uncertainty           -0.111    20.421    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.045    20.376    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         20.376    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.177%)  route 0.625ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 20.817 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 0.531 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.832     0.531    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.456     0.987 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.625     1.612    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.653    20.817    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.286    20.531    
                         clock uncertainty           -0.111    20.420    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.061    20.359    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         20.359    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                 18.747    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.989%)  route 0.581ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.516ns = ( 20.817 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.803ns = ( 0.531 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.832     0.531    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.456     0.987 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.581     1.567    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.653    20.817    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.286    20.531    
                         clock uncertainty           -0.111    20.420    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)       -0.067    20.353    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         20.353    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.832ns  (required time - arrival time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@23.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 20.814 - 23.333 ) 
    Source Clock Delay      (SCD):    -2.806ns = ( 0.528 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -3.251 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -1.301 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.829     0.528    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     0.984 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.520     1.504    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  clk (IN)
                         net (fo=0)                   0.000    23.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    24.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    17.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    19.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.650    20.814    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.286    20.528    
                         clock uncertainty           -0.111    20.417    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.081    20.336    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         20.336    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                 18.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns = ( 3.008 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 2.775 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.622     2.775    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     2.939 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.110     3.049    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.892     3.008    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.234     2.775    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.063     2.838    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns = ( 3.003 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 2.772 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.619     2.772    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     2.913 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.170     3.083    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.887     3.003    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.232     2.772    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.066     2.838    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 3.006 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 2.774 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.621     2.774    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     2.915 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.189     3.103    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.890     3.006    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.233     2.774    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.070     2.844    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.154%)  route 0.210ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 3.006 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 2.774 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.621     2.774    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     2.915 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.210     3.125    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.890     3.006    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.233     2.774    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.070     2.844    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.738%)  route 0.233ns (62.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 3.006 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 2.772 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.619     2.772    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y13          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     2.913 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.233     3.145    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.890     3.006    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.217     2.790    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.072     2.862    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.507%)  route 0.189ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 3.007 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 2.775 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.622     2.775    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.164     2.939 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.189     3.127    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.891     3.007    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.233     2.775    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.052     2.827    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 3.006 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 2.774 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.621     2.774    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     2.915 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.231     3.146    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.890     3.006    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y10          FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.233     2.774    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.066     2.840    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.299%)  route 0.233ns (58.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 3.007 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 2.775 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.622     2.775    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.164     2.939 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.233     3.172    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.891     3.007    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.233     2.775    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.059     2.834    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns = ( 3.008 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 2.775 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.622     2.775    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     2.939 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.239     3.178    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.892     3.008    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.234     2.775    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.052     2.827    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Destination:            SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_phase_clk_wiz_0_0  {rise@3.333ns fall@13.333ns period=20.000ns})
  Path Group:             clk_out2_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns - clk_out2_PLL_phase_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.220%)  route 0.397ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 3.007 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 2.775 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     3.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384     1.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533     2.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.622     2.775    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X2Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     2.939 r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.397     3.336    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_phase_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    Y9                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     3.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     1.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     2.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out2_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.891     3.007    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y7           FDRE                                         r  SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.197     2.811    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.063     2.874    SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 3.333 13.333 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X6Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X6Y13     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X2Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y7      SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y10     SHIFT6x10[1].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out3_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.833ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 fall@16.667ns)
  Data Path Delay:        0.999ns  (logic 0.524ns (52.433%)  route 0.475ns (47.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 24.069 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.888ns = ( 13.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 fall edge)
                                                     16.667    16.667 f  
    Y9                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    10.082 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    12.032 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.747    13.779    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/bbstub_dout[2]
    SLICE_X14Y15         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.524    14.303 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.475    14.778    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg_n_0
    SLICE_X14Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.572    24.069    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.313    23.756    
                         clock uncertainty           -0.111    23.645    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)       -0.034    23.611    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                         23.611    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             18.317ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.710%)  route 0.933ns (64.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 24.070 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.889ns = ( 3.778 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.746     3.778    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     4.296 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.933     5.229    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.573    24.070    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.350    23.720    
                         clock uncertainty           -0.111    23.609    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)       -0.064    23.545    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         23.545    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 18.317    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.341ns  (logic 0.518ns (38.626%)  route 0.823ns (61.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.598ns = ( 24.068 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 3.780 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.748     3.780    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     4.298 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.823     5.121    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X9Y15          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.571    24.068    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X9Y15          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.314    23.754    
                         clock uncertainty           -0.111    23.643    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.101    23.542    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         23.542    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 18.421    

Slack (MET) :             18.512ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.599ns = ( 24.067 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.889ns = ( 3.778 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.746     3.778    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518     4.296 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.796     5.092    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.570    24.067    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.289    23.778    
                         clock uncertainty           -0.111    23.667    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)       -0.063    23.604    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         23.604    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 18.512    

Slack (MET) :             18.533ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.325ns  (logic 0.518ns (39.102%)  route 0.807ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 24.070 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 3.781 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.749     3.781    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     4.299 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.807     5.106    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.573    24.070    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.289    23.781    
                         clock uncertainty           -0.111    23.670    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.031    23.639    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 18.533    

Slack (MET) :             18.635ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.157%)  route 0.629ns (54.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 24.069 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 3.781 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.749     3.781    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518     4.299 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.629     4.928    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.572    24.069    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.350    23.719    
                         clock uncertainty           -0.111    23.608    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.045    23.563    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         23.563    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 18.635    

Slack (MET) :             18.661ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.935%)  route 0.635ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 24.069 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 3.781 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.749     3.781    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518     4.299 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.635     4.934    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.572    24.069    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.350    23.719    
                         clock uncertainty           -0.111    23.608    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.013    23.595    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 18.661    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.463%)  route 0.529ns (50.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 24.069 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 3.780 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.748     3.780    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     4.298 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.529     4.827    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.572    24.069    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.289    23.780    
                         clock uncertainty           -0.111    23.669    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.063    23.606    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.867ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.128%)  route 0.344ns (41.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 24.069 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 3.780 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.748     3.780    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.478     4.258 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.344     4.602    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.572    24.069    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.289    23.780    
                         clock uncertainty           -0.111    23.669    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.200    23.469    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 18.867    

Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@26.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.882ns  (logic 0.518ns (58.713%)  route 0.364ns (41.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 24.070 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 3.780 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866     0.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.748     3.780    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     4.298 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.364     4.662    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    Y9                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    27.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    28.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    20.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    22.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    22.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          1.573    24.070    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.350    23.720    
                         clock uncertainty           -0.111    23.609    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)       -0.045    23.564    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         23.564    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                 18.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.697%)  route 0.125ns (43.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.125     6.365    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.197     6.111    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.052     6.163    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.163    
                         arrival time                           6.365    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.127     6.367    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.232     6.076    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.059     6.135    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.135    
                         arrival time                           6.367    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.486%)  route 0.174ns (51.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.174     6.414    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.232     6.076    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.089     6.165    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.165    
                         arrival time                           6.414    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.547%)  route 0.123ns (45.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.148     6.224 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.123     6.347    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.232     6.076    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.010     6.086    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.086    
                         arrival time                           6.347    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.437%)  route 0.232ns (58.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.232     6.472    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.197     6.111    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.064     6.175    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.175    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.506%)  route 0.231ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.231     6.471    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.197     6.111    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.052     6.163    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.163    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.777%)  route 0.308ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 6.075 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.589     6.075    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     6.239 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.308     6.547    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y14         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.197     6.111    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.084     6.195    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.195    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.343%)  route 0.275ns (62.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 6.306 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 6.075 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.589     6.075    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     6.239 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.275     6.514    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.856     6.306    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y16         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.231     6.075    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.087     6.162    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.162    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.199%)  route 0.289ns (63.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns = ( 6.307 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y14          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.289     6.529    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X9Y15          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.857     6.307    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X9Y15          FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.217     6.090    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.060     6.150    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.150    
                         arrival time                           6.529    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_PLL_phase_clk_wiz_0_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out3_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns - clk_out3_PLL_phase_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.143%)  route 0.290ns (63.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 6.308 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 6.076 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     6.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384     4.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533     5.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     5.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.590     6.076    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     6.240 r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.290     6.530    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_PLL_phase_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     7.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     7.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700     4.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580     5.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out3_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     5.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=13, routed)          0.858     6.308    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X10Y13         FDRE                                         r  SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.232     6.076    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.059     6.135    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.135    
                         arrival time                           6.530    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 6.667 16.667 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y14    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y15    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y16    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X10Y13    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X9Y15     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X10Y13    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y14    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y15    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y15    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y16    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y16    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y14     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y14    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y14    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y16    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y16    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X10Y13    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X10Y13    SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X9Y15     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X9Y15     SHIFT6x10[2].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out4_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 fall@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.459ns (49.682%)  route 0.465ns (50.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 7.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.808ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866    -6.585 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849    -4.736    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -4.635 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827    -2.808    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/bbstub_dout[3]
    SLICE_X1Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    -2.349 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.465    -1.884    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg_n_0
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970     4.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     5.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     5.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.649     7.480    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.311     7.168    
                         clock uncertainty           -0.111     7.058    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.067     6.991    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             18.081ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.834%)  route 1.243ns (73.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 27.480 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.808ns = ( 7.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827     7.192    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     7.648 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           1.243     8.892    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.649    27.480    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.287    27.192    
                         clock uncertainty           -0.111    27.082    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.109    26.973    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 18.081    

Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.295%)  route 0.800ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.603ns = ( 27.397 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.895ns = ( 7.105 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.740     7.105    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     7.623 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.800     8.424    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.566    27.397    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.291    27.105    
                         clock uncertainty           -0.111    26.995    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.031    26.964    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                 18.540    

Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.022%)  route 0.776ns (62.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 27.480 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.808ns = ( 7.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827     7.192    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     7.648 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.776     8.424    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.649    27.480    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.287    27.192    
                         clock uncertainty           -0.111    27.082    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.081    27.001    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         27.001    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                 18.576    

Slack (MET) :             18.619ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.169ns  (logic 0.456ns (38.997%)  route 0.713ns (61.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 27.480 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.808ns = ( 7.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827     7.192    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     7.648 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.713     8.362    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.649    27.480    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.287    27.192    
                         clock uncertainty           -0.111    27.082    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.101    26.981    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 18.619    

Slack (MET) :             18.669ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.077%)  route 0.579ns (55.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.603ns = ( 27.397 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.813ns = ( 7.187 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.822     7.187    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     7.643 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.579     8.222    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.566    27.397    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.350    27.046    
                         clock uncertainty           -0.111    26.936    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.045    26.891    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 18.669    

Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.024%)  route 0.629ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.525ns = ( 27.475 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.809ns = ( 7.191 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.826     7.191    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     7.647 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.629     8.276    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.644    27.475    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.311    27.163    
                         clock uncertainty           -0.111    27.053    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.067    26.986    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 18.709    

Slack (MET) :             18.759ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.589%)  route 0.527ns (50.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 27.479 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.808ns = ( 7.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827     7.192    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.518     7.710 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.527     8.237    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.648    27.479    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.311    27.167    
                         clock uncertainty           -0.111    27.057    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.061    26.996    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         26.996    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 18.759    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.028%)  route 0.580ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 27.479 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.809ns = ( 7.191 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.826     7.191    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456     7.647 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.580     8.227    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.648    27.479    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.287    27.191    
                         clock uncertainty           -0.111    27.081    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.067    27.014    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@30.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 27.480 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.808ns = ( 7.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    10.975 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    12.281    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.866     3.415 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.849     5.264    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     5.365 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.827     7.192    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.518     7.710 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.520     8.231    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    Y9                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    30.842 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.023    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.970    24.053 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686    25.739    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    25.830 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          1.649    27.480    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.287    27.192    
                         clock uncertainty           -0.111    27.082    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)       -0.045    27.037    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         27.037    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                 18.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.162%)  route 0.171ns (54.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 9.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.171     9.750    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.885     9.668    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.197     9.471    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.066     9.537    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                           9.750    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 9.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.188     9.766    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.885     9.668    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.231     9.437    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.070     9.507    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.507    
                         arrival time                           9.766    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.608%)  route 0.196ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns = ( 9.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 9.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.619     9.438    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     9.602 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.196     9.798    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.885     9.668    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.217     9.451    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.070     9.521    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.521    
                         arrival time                           9.798    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.266%)  route 0.218ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 9.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X5Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.218     9.796    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.882     9.665    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.217     9.448    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.070     9.518    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.518    
                         arrival time                           9.796    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 9.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 9.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.619     9.438    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     9.602 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.170     9.773    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.886     9.669    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X4Y15          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.231     9.438    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.052     9.490    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.490    
                         arrival time                           9.773    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.492%)  route 0.225ns (61.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 9.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.225     9.804    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.886     9.669    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.232     9.437    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.060     9.497    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.497    
                         arrival time                           9.804    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 9.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.615     9.434    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X7Y19          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     9.575 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.256     9.831    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.852     9.635    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.197     9.438    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.052     9.490    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.490    
                         arrival time                           9.831    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.184%)  route 0.378ns (72.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 9.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.378     9.956    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.886     9.669    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.232     9.437    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.066     9.503    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.503    
                         arrival time                           9.956    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.066%)  route 0.400ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns = ( 9.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 9.404 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.585     9.404    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     9.568 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.400     9.969    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.852     9.635    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X8Y20          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.231     9.404    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.059     9.463    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.463    
                         arrival time                           9.969    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_PLL_phase_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out4_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns - clk_out4_PLL_phase_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.256%)  route 0.465ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 9.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    10.204 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.644    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.384     8.261 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.533     8.794    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.820 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.618     9.437    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     9.578 r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.465    10.044    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_PLL_phase_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    10.393 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.874    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.700     8.174 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.580     8.754    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out4_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     8.783 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=13, routed)          0.886     9.669    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X3Y16          FDRE                                         r  SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.232     9.437    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.059     9.496    SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.496    
                         arrival time                          10.044    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y15     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X7Y19     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y15     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y15     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X8Y20     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X7Y19     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X3Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y15     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X5Y16     SHIFT6x10[3].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out5_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        0.948ns  (logic 0.459ns (48.436%)  route 0.489ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 10.738 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.884ns = ( 0.450 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     4.309 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     5.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866    -3.251 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849    -1.402    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -1.301 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.751     0.450    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/bbstub_dout[4]
    SLICE_X13Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.459     0.909 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.489     1.397    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg_n_0
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    14.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970     7.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686     9.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.574    10.738    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.313    10.425    
                         clock uncertainty           -0.111    10.314    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.031    10.283    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             18.663ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.330%)  route 0.647ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.593ns = ( 30.740 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.882ns = ( 10.452 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.753    10.452    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    10.908 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.647    11.555    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.576    30.740    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.350    30.390    
                         clock uncertainty           -0.111    30.279    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.061    30.218    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         30.218    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 18.663    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.401%)  route 0.645ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.593ns = ( 30.740 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.882ns = ( 10.452 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.753    10.452    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456    10.908 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.645    11.553    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.576    30.740    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.288    30.452    
                         clock uncertainty           -0.111    30.341    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.081    30.260    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         30.260    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.034%)  route 0.629ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 30.741 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.882ns = ( 10.452 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.753    10.452    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456    10.908 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.629    11.537    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.577    30.741    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.289    30.452    
                         clock uncertainty           -0.111    30.341    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)       -0.081    30.260    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                         30.260    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.152%)  route 0.581ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 30.739 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.883ns = ( 10.451 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.752    10.451    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518    10.969 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.581    11.549    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.575    30.739    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.288    30.451    
                         clock uncertainty           -0.111    30.340    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.045    30.295    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         30.295    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.152%)  route 0.581ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 30.739 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.883ns = ( 10.451 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.752    10.451    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518    10.969 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.581    11.549    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.575    30.739    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.288    30.451    
                         clock uncertainty           -0.111    30.340    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.031    30.309    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         30.309    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.763ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.152%)  route 0.581ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 30.739 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.883ns = ( 10.451 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.752    10.451    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518    10.969 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.581    11.549    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.575    30.739    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.288    30.451    
                         clock uncertainty           -0.111    30.340    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.028    30.312    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 18.763    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.593ns = ( 30.740 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.882ns = ( 10.452 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.753    10.452    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456    10.908 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.568    11.476    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.576    30.740    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.288    30.452    
                         clock uncertainty           -0.111    30.341    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.067    30.274    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         30.274    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 30.738 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.884ns = ( 10.450 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.751    10.450    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518    10.968 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.520    11.488    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.574    30.738    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.288    30.450    
                         clock uncertainty           -0.111    30.339    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.045    30.294    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         30.294    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                 18.806    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@33.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        1.009ns  (logic 0.518ns (51.348%)  route 0.491ns (48.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns = ( 30.739 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.884ns = ( 10.450 - 13.333 ) 
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    14.309 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    15.615    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.866     6.749 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.849     8.598    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     8.699 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.751    10.450    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518    10.968 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.491    11.459    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    Y9                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    34.175 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.356    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.970    27.386 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.686    29.073    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    29.164 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          1.575    30.739    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.313    30.426    
                         clock uncertainty           -0.111    30.315    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)       -0.028    30.287    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         30.287    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 18.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    12.887 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.170    13.057    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.070    12.816    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.816    
                         arrival time                          13.057    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141    12.887 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.176    13.063    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.070    12.816    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.816    
                         arrival time                          13.063    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.121%)  route 0.177ns (51.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 12.745 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.592    12.745    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164    12.909 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.177    13.085    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.217    12.762    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.063    12.825    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.825    
                         arrival time                          13.085    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.270%)  route 0.237ns (62.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    12.887 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.237    13.124    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.197    12.782    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.070    12.852    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.852    
                         arrival time                          13.124    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 12.977 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 12.745 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.592    12.745    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164    12.909 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.170    13.079    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.861    12.977    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y11         FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.233    12.745    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.052    12.797    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.797    
                         arrival time                          13.079    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    12.910 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.189    13.098    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.063    12.809    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.809    
                         arrival time                          13.098    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    12.910 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.189    13.098    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.059    12.805    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.805    
                         arrival time                          13.098    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    12.910 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.189    13.098    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X14Y9          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.052    12.798    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.798    
                         arrival time                          13.098    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.919%)  route 0.231ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    12.887 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.231    13.118    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X11Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.066    12.812    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.812    
                         arrival time                          13.118    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Destination:            SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_PLL_phase_clk_wiz_0_0  {rise@13.333ns fall@23.333ns period=20.000ns})
  Path Group:             clk_out5_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns - clk_out5_PLL_phase_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.301%)  route 0.247ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns = ( 12.978 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 12.746 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    13.537 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.978    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.384    11.594 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.533    12.127    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.153 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.593    12.746    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141    12.887 r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.247    13.134    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_PLL_phase_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    Y9                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    13.726 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    14.207    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.700    11.507 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.580    12.087    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out5_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    12.116 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=13, routed)          0.862    12.978    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X13Y7          FDRE                                         r  SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.233    12.746    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.066    12.812    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.812    
                         arrival time                          13.134    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 13.333 23.333 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X13Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X11Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y9     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y9     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X11Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X11Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y11    SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X11Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X11Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y7     SHIFT6x10[4].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_PLL_phase_clk_wiz_0_0
  To Clock:  clk_out6_PLL_phase_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 fall@6.667ns)
  Data Path Delay:        1.142ns  (logic 0.524ns (45.884%)  route 0.618ns (54.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 14.071 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 3.782 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 fall edge)
                                                      6.667     6.667 f  
    Y9                                                0.000     6.667 f  clk (IN)
                         net (fo=0)                   0.000     6.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     7.642 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     8.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866     0.082 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849     1.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     2.032 f  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.750     3.782    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/bbstub_dout[5]
    SLICE_X16Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.524     4.306 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/Q
                         net (fo=1, routed)           0.618     4.924    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg_n_0
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    17.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    10.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    12.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    12.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.574    14.071    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                         clock pessimism             -0.311    13.760    
                         clock uncertainty           -0.111    13.649    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)       -0.067    13.582    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             18.681ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.346%)  route 0.532ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 34.069 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 13.780 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.748    13.780    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.478    14.258 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.532    14.790    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.572    34.069    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.289    33.780    
                         clock uncertainty           -0.111    33.669    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)       -0.199    33.470    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                         33.470    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 18.681    

Slack (MET) :             18.717ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.274%)  route 0.626ns (54.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 34.069 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 13.780 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.748    13.780    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.518    14.298 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.626    14.924    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.572    34.069    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.289    33.780    
                         clock uncertainty           -0.111    33.669    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)       -0.028    33.641    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                         33.641    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                 18.717    

Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.115ns  (logic 0.518ns (46.444%)  route 0.597ns (53.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 34.069 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 13.780 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.748    13.780    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.518    14.298 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.597    14.895    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.572    34.069    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.289    33.780    
                         clock uncertainty           -0.111    33.669    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)       -0.043    33.626    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                         33.626    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.733ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.420%)  route 0.619ns (57.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 34.070 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 13.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.749    13.781    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.456    14.237 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.619    14.856    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.573    34.070    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.289    33.781    
                         clock uncertainty           -0.111    33.670    
    SLICE_X17Y12         FDRE (Setup_fdre_C_D)       -0.081    33.589    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                         33.589    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                 18.733    

Slack (MET) :             18.749ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.266%)  route 0.623ns (57.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 34.070 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 13.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.749    13.781    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.456    14.237 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.623    14.860    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.573    34.070    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.289    33.781    
                         clock uncertainty           -0.111    33.670    
    SLICE_X17Y12         FDRE (Setup_fdre_C_D)       -0.061    33.609    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                 18.749    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 34.070 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.886ns = ( 13.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.749    13.781    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.456    14.237 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.568    14.806    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.573    34.070    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.289    33.781    
                         clock uncertainty           -0.111    33.670    
    SLICE_X17Y12         FDRE (Setup_fdre_C_D)       -0.067    33.603    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                         33.603    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.821ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 34.069 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.887ns = ( 13.780 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.748    13.780    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.518    14.298 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.520    14.818    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.572    34.069    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.289    33.780    
                         clock uncertainty           -0.111    33.669    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)       -0.030    33.639    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         33.639    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 18.821    

Slack (MET) :             18.826ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.568%)  route 0.523ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 34.070 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 13.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.750    13.782    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.456    14.238 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.523    14.761    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.573    34.070    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.314    33.756    
                         clock uncertainty           -0.111    33.645    
    SLICE_X17Y12         FDRE (Setup_fdre_C_D)       -0.058    33.587    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                         33.587    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 18.826    

Slack (MET) :             18.832ns  (required time - arrival time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@36.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.595ns = ( 34.071 - 36.667 ) 
    Source Clock Delay      (SCD):    -2.885ns = ( 13.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975    17.642 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.948    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.866    10.082 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.849    11.931    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    12.032 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.750    13.782    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.456    14.238 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.520    14.758    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    Y9                                                0.000    36.667 r  clk (IN)
                         net (fo=0)                   0.000    36.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    37.508 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    38.689    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.970    30.720 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.686    32.406    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    32.497 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          1.574    34.071    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.289    33.782    
                         clock uncertainty           -0.111    33.671    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)       -0.081    33.590    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         33.590    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 18.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 16.311 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 16.077 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.591    16.077    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141    16.218 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/Q
                         net (fo=1, routed)           0.170    16.388    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_1
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.861    16.311    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                         clock pessimism             -0.234    16.077    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.066    16.143    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.143    
                         arrival time                          16.388    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 16.309 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 16.077 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.591    16.077    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y11         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141    16.218 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[9]/Q
                         net (fo=2, routed)           0.192    16.410    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[9]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.859    16.309    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                         clock pessimism             -0.218    16.091    
    SLICE_X17Y12         FDRE (Hold_fdre_C_D)         0.072    16.163    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]
  -------------------------------------------------------------------
                         required time                        -16.163    
                         arrival time                          16.410    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 16.309 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 16.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.590    16.076    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    16.217 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/Q
                         net (fo=2, routed)           0.176    16.393    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[3]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.859    16.309    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
                         clock pessimism             -0.233    16.076    
    SLICE_X17Y12         FDRE (Hold_fdre_C_D)         0.070    16.146    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.146    
                         arrival time                          16.393    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.830%)  route 0.132ns (47.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 16.308 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 16.075 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.589    16.075    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.148    16.223 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/Q
                         net (fo=2, routed)           0.132    16.355    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[8]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.858    16.308    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                         clock pessimism             -0.233    16.075    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.006    16.081    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]
  -------------------------------------------------------------------
                         required time                        -16.081    
                         arrival time                          16.355    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 16.308 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 16.075 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.589    16.075    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164    16.239 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/Q
                         net (fo=1, routed)           0.170    16.409    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN_n_0
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.858    16.308    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]/C
                         clock pessimism             -0.233    16.075    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.053    16.128    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/internal_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.128    
                         arrival time                          16.409    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.954%)  route 0.221ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 16.309 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 16.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.590    16.076    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    16.217 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/Q
                         net (fo=2, routed)           0.221    16.438    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[5]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.859    16.309    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
                         clock pessimism             -0.233    16.076    
    SLICE_X17Y12         FDRE (Hold_fdre_C_D)         0.066    16.142    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]
  -------------------------------------------------------------------
                         required time                        -16.142    
                         arrival time                          16.438    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.048%)  route 0.208ns (55.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 16.308 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 16.075 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.589    16.075    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164    16.239 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/Q
                         net (fo=2, routed)           0.208    16.447    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[2]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.858    16.308    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
                         clock pessimism             -0.233    16.075    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.076    16.151    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.151    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.511%)  route 0.235ns (62.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns = ( 16.309 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 16.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.590    16.076    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141    16.217 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[7]/Q
                         net (fo=2, routed)           0.235    16.452    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[7]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.859    16.309    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X17Y12         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]/C
                         clock pessimism             -0.233    16.076    
    SLICE_X17Y12         FDRE (Hold_fdre_C_D)         0.070    16.146    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.146    
                         arrival time                          16.452    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.833%)  route 0.210ns (56.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 16.308 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 16.075 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.589    16.075    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.164    16.239 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/Q
                         net (fo=2, routed)           0.210    16.449    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[4]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.858    16.308    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
                         clock pessimism             -0.233    16.075    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.063    16.138    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.138    
                         arrival time                          16.449    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Destination:            SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_PLL_phase_clk_wiz_0_0  {rise@16.667ns fall@26.667ns period=20.000ns})
  Path Group:             clk_out6_PLL_phase_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns - clk_out6_PLL_phase_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.769%)  route 0.183ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns = ( 16.308 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 16.075 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204    16.871 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.311    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.384    14.928 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.533    15.460    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    15.486 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.589    16.075    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.148    16.223 r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[3].internal_reg[6]/Q
                         net (fo=2, routed)           0.183    16.406    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/D[6]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_PLL_phase_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    Y9                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393    17.060 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.541    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_in1_PLL_phase_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.700    14.841 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.580    15.421    PLL_INST/PLL_phase_i/clk_wiz_0/inst/clk_out6_PLL_phase_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    15.450 r  PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=13, routed)          0.858    16.308    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/clk_out[0]
    SLICE_X16Y14         FDRE                                         r  SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
                         clock pessimism             -0.233    16.075    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.010    16.085    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.085    
                         arrival time                          16.406    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 16.667 26.667 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkout6_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X17Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X16Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[2].internal_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_out_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y11    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_falling_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/DDRBLOCK_GEN/D_rising_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X17Y12    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[0].internal_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X16Y14    SHIFT6x10[5].SHIFT_GEN/SHIFT_GEN/SHIFT_GEN[1].internal_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_phase_clk_wiz_0_0
  To Clock:  clkfbout_PLL_phase_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_phase_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8   PLL_INST/PLL_phase_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_INST/PLL_phase_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



