$date
	Mon Oct 21 01:49:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplier_tb $end
$var wire 4 ! Sum [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & carry $end
$var wire 4 ' Sum [3:0] $end
$scope module a0 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Sum $end
$var wire 1 + c_i $end
$var wire 1 & c_o $end
$upscope $end
$scope module a1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . Sum $end
$var wire 1 & c_i $end
$var wire 1 / c_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
0-
1,
0+
0*
0)
0(
b100 '
0&
b10 %
b10 $
b10 #
b10 "
b100 !
$end
