ISim log file
Running: C:\Users\Ivan\Documents\FPGA\Pract_2\Prac_2_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Ivan/Documents/FPGA/Pract_2/Prac_2_top_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /prac_2_top/ckin 0 -radix bin -value 1 -radix bin -time 1 ps -repeat 2 ps -cancel 1 ns
# isim force add /prac_2_top/ckin 0 -radix bin -value 1 -radix bin -time 1 ps -repeat 2 ps -cancel 1 ns
# run all
# isim force remove /prac_2_top/ckin
Signal was not forced.
# isim force add /prac_2_top/ckin 0 -radix bin -value 1 -radix bin -time 500 ns -repeat 1 us -cancel 1 ms
# isim force add /prac_2_top/ckin 0 -radix bin -value 1 -radix bin -time 500 ns -repeat 1 us -cancel 1 ms
# run all
# restart
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# step
# step
# step
# step
# step
# step
# step
# step
# step
# step
# step
# step
# step
# step
# run 1.00us
# step
# step
# step
# step
# step
