Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 17:45:57 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 2.688ns (17.699%)  route 12.500ns (82.301%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.534    16.161    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.955ns  (logic 2.688ns (17.974%)  route 12.267ns (82.026%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.302    15.928    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 2.688ns (18.363%)  route 11.950ns (81.637%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.985    15.611    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 2.688ns (18.371%)  route 11.944ns (81.629%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.978    15.605    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 2.688ns (18.377%)  route 11.939ns (81.622%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.973    15.600    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.586ns  (logic 2.688ns (18.428%)  route 11.898ns (81.572%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.932    15.559    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.451ns  (logic 2.688ns (18.601%)  route 11.763ns (81.399%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.797    15.424    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.447ns  (logic 2.688ns (18.606%)  route 11.759ns (81.394%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[32]/Q
                         net (fo=11, routed)          1.306     2.735    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[31]
    SLICE_X43Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.859 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067/O
                         net (fo=1, routed)           0.520     3.380    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1067_n_3
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056/O
                         net (fo=1, routed)           0.732     4.235    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1056_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.359 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041/O
                         net (fo=1, routed)           0.650     5.009    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1041_n_3
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.133 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.302     5.435    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1030_n_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.559 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016/O
                         net (fo=1, routed)           0.490     6.049    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1016_n_3
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.173 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997/O
                         net (fo=1, routed)           0.665     6.839    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_997_n_3
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.963 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982/O
                         net (fo=1, routed)           0.594     7.557    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_982_n_3
    SLICE_X35Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968/O
                         net (fo=1, routed)           0.693     8.373    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_968_n_3
    SLICE_X31Y56         LUT6 (Prop_lut6_I3_O)        0.124     8.497 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950/O
                         net (fo=1, routed)           0.426     8.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_950_n_3
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.048 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929/O
                         net (fo=1, routed)           0.447     9.494    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_929_n_3
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906/O
                         net (fo=1, routed)           0.590    10.208    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_906_n_3
    SLICE_X29Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.332 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883/O
                         net (fo=1, routed)           0.895    11.228    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_883_n_3
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.352 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836/O
                         net (fo=1, routed)           0.582    11.933    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_836_n_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.057 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727/O
                         net (fo=1, routed)           0.460    12.517    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_727_n_3
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548/O
                         net (fo=1, routed)           0.441    13.083    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_548_n_3
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.207 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283/O
                         net (fo=1, routed)           0.712    13.919    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_283_n_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.043 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.460    14.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.793    15.420    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 2.914ns (20.717%)  route 11.151ns (79.283%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=11, routed)          0.879     2.308    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[22]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.146     2.454 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_i_289/O
                         net (fo=6, routed)           0.884     3.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.328     3.666 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048/O
                         net (fo=1, routed)           0.586     4.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048_n_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037/O
                         net (fo=1, routed)           0.303     4.679    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037_n_3
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024/O
                         net (fo=1, routed)           0.494     5.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024_n_3
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.426     5.847    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.971 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.294     6.265    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971/O
                         net (fo=1, routed)           0.449     6.838    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971_n_3
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.439     7.401    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.525 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.640     8.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917/O
                         net (fo=1, routed)           0.557     8.845    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917_n_3
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.969 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893/O
                         net (fo=1, routed)           0.722     9.691    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.815 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871/O
                         net (fo=1, routed)           0.451    10.267    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871_n_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818/O
                         net (fo=1, routed)           0.557    10.948    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818_n_3
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.072 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707/O
                         net (fo=1, routed)           0.431    11.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508/O
                         net (fo=1, routed)           0.437    12.064    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.188 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.687    12.875    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.999 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90/O
                         net (fo=1, routed)           0.455    13.454    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90_n_3
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.578 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.461    15.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.038    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.976ns  (logic 2.914ns (20.851%)  route 11.062ns (79.149%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]/Q
                         net (fo=11, routed)          0.879     2.308    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[22]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.146     2.454 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_i_289/O
                         net (fo=6, routed)           0.884     3.338    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.328     3.666 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048/O
                         net (fo=1, routed)           0.586     4.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1048_n_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037/O
                         net (fo=1, routed)           0.303     4.679    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1037_n_3
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.803 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024/O
                         net (fo=1, routed)           0.494     5.297    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1024_n_3
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.426     5.847    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     5.971 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.294     6.265    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971/O
                         net (fo=1, routed)           0.449     6.838    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_971_n_3
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.439     7.401    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.525 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.640     8.164    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917/O
                         net (fo=1, routed)           0.557     8.845    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_917_n_3
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.969 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893/O
                         net (fo=1, routed)           0.722     9.691    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_893_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.815 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871/O
                         net (fo=1, routed)           0.451    10.267    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_871_n_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818/O
                         net (fo=1, routed)           0.557    10.948    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_818_n_3
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.072 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707/O
                         net (fo=1, routed)           0.431    11.503    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_707_n_3
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    11.627 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508/O
                         net (fo=1, routed)           0.437    12.064    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_508_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.188 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.687    12.875    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.999 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90/O
                         net (fo=1, routed)           0.455    13.454    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_90_n_3
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.578 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.371    14.949    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=623, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  5.374    




