library ieee;
use ieee.std_logic_1164.all;

entity basic_shift_register_asynchronous_load is

	generic
	(
		NUM_STAGES : natural := 384
	);

	port 
	(
		clk	    : in std_logic;
		enable	: in std_logic;
		entrada  : in std_logic_vector (383 to 0);
		load   : in std_logic;
		sr_out	: out std_logic
	);

end entity;

architecture rtl of basic_shift_register_asynchronous_load is

	-- Build an array type for the shift register
	type sr_length is array ((NUM_STAGES-1) downto 0) of std_logic;

	-- Declare the shift register signal
	signal sr: sr_length;

begin

	process (clk, load,load)
	begin
		if (load = '1') then
			sr <= (others=>'0');
		elsif (rising_edge(clk)) then

			if (enable = '1') then

				-- Shift data by one stage; data from last stage is lost
				sr((NUM_STAGES-1) downto 1) <= sr((NUM_STAGES-2) downto 0);

				-- Load new data into the first stage
				sr(0) <= sr_in;

			end if;
		end if;
	end process;

	-- Capture the data from the last stage, before it is lost
	sr_out <= sr(NUM_STAGES-1);

end rtl;

	end if;
end process;
