
---------- Begin Simulation Statistics ----------
final_tick                               1325258522500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247032                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413480                       # Number of bytes of host memory used
host_op_rate                                   422636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6072.08                       # Real time elapsed on the host
host_tick_rate                               46582593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.282853                       # Number of seconds simulated
sim_ticks                                282853414000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       172422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    167013038                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         4055                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     20300152                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    142326354                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     41910067                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    167013038                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    125102971                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       190159546                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        17274979                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     17132378                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         449628052                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        417768611                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     20300388                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      30993418                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    455344703                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    489613719                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.714982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.333436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    220997312     45.14%     45.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     92424508     18.88%     64.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     47303221      9.66%     73.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43748249      8.94%     82.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23851992      4.87%     87.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11565494      2.36%     89.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10886338      2.22%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7843187      1.60%     93.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30993418      6.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    489613719                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.131414                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.131414                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      78173848                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1518714967                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         77138943                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         370322864                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       20432009                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      13468261                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           164256895                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                298621                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            64413790                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 37911                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           190159546                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         131827406                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             373482015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4969214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      7814820                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1172544748                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      1096229                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1702                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        40864018                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.336145                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    156709160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     59185046                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.072707                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    559535935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.578367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.445785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        226366260     40.46%     40.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         18747207      3.35%     43.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14192052      2.54%     46.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19233006      3.44%     49.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         51166490      9.14%     58.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30083258      5.38%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20065785      3.59%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15537184      2.78%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        164144693     29.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    559535935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1049642                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           217604                       # number of floating regfile writes
system.switch_cpus.idleCycles                 6170893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     23398552                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         89945918                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.902570                       # Inst execution rate
system.switch_cpus.iew.exec_refs            233634861                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           64413346                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        65411613                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     194696907                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2160788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     84601206                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1295021459                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     169221515                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     40034122                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1076297103                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         238314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          5906                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       20432009                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        407388                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       809227                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     13591861                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       209208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       151527                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        38912                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     70821936                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     29380408                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       151527                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20429381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2969171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1252710446                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1054410452                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.625873                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         784038009                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.863881                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1060889720                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1652777145                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       908030963                       # number of integer regfile writes
system.switch_cpus.ipc                       0.883850                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.883850                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      7939200      0.71%      0.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     854500974     76.55%     77.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6834290      0.61%     77.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1542251      0.14%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           64      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       218262      0.02%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          292      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          591      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    176836923     15.84%     93.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     67842003      6.08%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          289      0.00%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       616089      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1116331229                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          835764                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1707883                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       832393                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       937586                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1107556265                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2815752607                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1053578059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1749573685                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1295021430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1116331229                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           29                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    455342517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     25262101                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    671834563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    559535935                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.995102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.698124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    193058756     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     50237173      8.98%     43.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     61335576     10.96%     54.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     76194816     13.62%     68.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    178709614     31.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    559535935                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.973339                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           131827686                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   324                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     11871386                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6228393                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    194696907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     84601206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       445814852                       # number of misc regfile reads
system.switch_cpus.numCycles                565706828                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        73771582                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3523693                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         97080567                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          54999                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        200326                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3552410604                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1443699058                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1807747789                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         362530825                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          15889                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       20432009                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5720914                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        730256489                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1231063                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2289603785                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           29                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12710355                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1753643823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2660591467                       # The number of ROB writes
system.switch_cpus.timesIdled                  639895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1842383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3688494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18129                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             154795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102390                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70024                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17654                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        154795                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       517312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       517312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17589696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172449                       # Request fanout histogram
system.membus.reqLayer2.occupancy           803169525                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          934408572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1325258522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1605445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       567870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1008659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          441915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           227954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          227954                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1008663                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3025980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2474218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5500198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    129108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     82573824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211682112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185054                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6553280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2031165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2011439     99.03%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19709      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2031165                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3329153921                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1237192827                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1513048891                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      1004456                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       656489                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1660945                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      1004456                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       656489                       # number of overall hits
system.l2.overall_hits::total                 1660945                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         4202                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       168247                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172449                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         4202                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       168247                       # number of overall misses
system.l2.overall_misses::total                172449                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    351222141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14208031840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14559253981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    351222141                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14208031840                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14559253981                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      1008658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       824736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1833394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1008658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       824736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1833394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094060                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094060                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83584.517135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84447.460222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84426.433212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83584.517135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84447.460222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84426.433212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           25667014                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    172449                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     148.838288                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              102390                       # number of writebacks
system.l2.writebacks::total                    102390                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         4202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       168247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         4202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       168247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172449                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    309202141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12525561840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12834763981                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    309202141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12525561840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12834763981                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73584.517135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74447.460222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74426.433212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73584.517135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74447.460222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74426.433212                       # average overall mshr miss latency
system.l2.replacements                         185049                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465480                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465480                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       465480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1008518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1008518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1008518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1008518                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data       210300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                210300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        17654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17654                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1386387295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1386387295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       227954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            227954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.077445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.077445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78531.057834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78531.057834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1209847295                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1209847295                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.077445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.077445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68531.057834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68531.057834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      1004456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1004456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         4202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    351222141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    351222141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1008658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1008658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83584.517135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83584.517135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         4202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    309202141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    309202141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73584.517135                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73584.517135                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       446189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            446189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       150593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          150593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12821644545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12821644545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.252342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.252342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85141.039391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85141.039391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       150593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       150593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11315714545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11315714545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.252342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.252342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75141.039391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75141.039391                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     2957221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.980746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     264.307623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.122610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        52.768522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    90.911661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1613.889583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.129056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.025766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.044390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.788032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58850697                       # Number of tag accesses
system.l2.tags.data_accesses                 58850697                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       268928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10767808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11036736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       268928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        268928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6552960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6552960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         4202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       168247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       102390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       950768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     38068510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39019278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       950768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           950768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23167336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23167336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23167336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       950768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     38068510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62186614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      4202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    167367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001134558500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              515998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              96562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102390                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6321                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2522046678                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  857845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5738965428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14699.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33449.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    64248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                10.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       198609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.275718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.938388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.689392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       142935     71.97%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52217     26.29%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1881      0.95%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          763      0.38%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          364      0.18%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      0.09%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      0.05%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           72      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       198609                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.153441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.331756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.638352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               2      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               5      0.08%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             32      0.54%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           102      1.73%      2.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           208      3.53%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           680     11.55%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1352     22.97%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1479     25.13%     65.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1128     19.17%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           565      9.60%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           231      3.93%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            59      1.00%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            22      0.37%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             7      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.395922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.369236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1824     30.99%     30.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.34%     31.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3946     67.05%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      1.34%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.24%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10980416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   56320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6552000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11036736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6552960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  282853270000                       # Total gap between requests
system.mem_ctrls.avgGap                    1029159.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       268928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10711488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6552000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 950768.089368014364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 37869396.195444181561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23163941.729902539402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         4202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       168247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       102390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    134883612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5604081816                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6731148051250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32099.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33308.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65740287.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            746701200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            396881100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           654695160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307421460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22328027280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68633205240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50818612800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143885544240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.692974                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131423807205                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9445020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 141984586795                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            671374200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            356840055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           570307500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226976040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22328027280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      65623244430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53354006880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143130776385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.024567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 138039928198                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9445020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 135368465802                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   282853414000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1357458521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    130776373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1488234894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1357458521                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    130776373                       # number of overall hits
system.cpu.icache.overall_hits::total      1488234894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       748044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1008663                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1756707                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       748044                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1008663                       # number of overall misses
system.cpu.icache.overall_misses::total       1756707                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  14363903123                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14363903123                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  14363903123                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14363903123                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    131785036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489991601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    131785036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489991601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14240.537348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8176.607211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14240.537348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8176.607211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     26678670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           1008663                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.449538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1756191                       # number of writebacks
system.cpu.icache.writebacks::total           1756191                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1008663                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1008663                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1008663                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1008663                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  13355240123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13355240123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  13355240123                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13355240123                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007654                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000677                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007654                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000677                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13240.537348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13240.537348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13240.537348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13240.537348                       # average overall mshr miss latency
system.cpu.icache.replacements                1756191                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1357458521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    130776373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1488234894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       748044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1008663                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1756707                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  14363903123                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14363903123                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    131785036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489991601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14240.537348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8176.607211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1008663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1008663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  13355240123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13355240123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13240.537348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13240.537348                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.311623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1372002840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1756196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            781.235602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   403.767698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    97.543925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.190515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5961723111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5961723111                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    456732581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    204219414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        660951995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    456732581                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    204219414                       # number of overall hits
system.cpu.dcache.overall_hits::total       660951995                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     23923740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       824741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24748481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     23923740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       824741                       # number of overall misses
system.cpu.dcache.overall_misses::total      24748481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23363164751                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23363164751                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23363164751                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23363164751                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    205044155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    685700476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    205044155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    685700476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004022                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28327.880815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total   944.024191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28327.880815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total   944.024191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     45073605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            824741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.651830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     23873982                       # number of writebacks
system.cpu.dcache.writebacks::total          23873982                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       824741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       824741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       824741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       824741                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22538423751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22538423751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22538423751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22538423751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27327.880815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27327.880815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27327.880815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27327.880815                       # average overall mshr miss latency
system.cpu.dcache.replacements               24747964                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206532935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    149226578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       355759513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       879469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       596782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1476251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  19176169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19176169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    149823360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    357235764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32132.620454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12989.775790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       596782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18579387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18579387500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31132.620454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31132.620454                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    250199646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54992836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      305192482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23044271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       227959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23272230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4186995251                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4186995251                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18367.317154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   179.913796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       227959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       227959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3959036251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3959036251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17367.317154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17367.317154                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1325258522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.965954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           562508418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24747964                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.729483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   405.566789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.399165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.792123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.207811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2767550380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2767550380                       # Number of data accesses

---------- End Simulation Statistics   ----------
