###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        68323   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55833   # Number of read row buffer hits
num_read_cmds                  =        68323   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        12505   # Number of ACT commands
num_pre_cmds                   =        12491   # Number of PRE commands
num_ondemand_pres              =         1838   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6670577   # Cyles of rank active rank.0
rank_active_cycles.1           =      6002674   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3329423   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3997326   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        61474   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          190   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           32   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            8   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            6   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6562   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36334   # Read request latency (cycles)
read_latency[40-59]            =        16465   # Read request latency (cycles)
read_latency[60-79]            =         5443   # Read request latency (cycles)
read_latency[80-99]            =         1704   # Read request latency (cycles)
read_latency[100-119]          =         1190   # Read request latency (cycles)
read_latency[120-139]          =          842   # Read request latency (cycles)
read_latency[140-159]          =          531   # Read request latency (cycles)
read_latency[160-179]          =          430   # Read request latency (cycles)
read_latency[180-199]          =          481   # Read request latency (cycles)
read_latency[200-]             =         4903   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.75478e+08   # Read energy
act_energy                     =  3.42137e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.59812e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91872e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.16244e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.74567e+09   # Active standby energy rank.1
average_read_latency           =      71.8983   # Average read request latency (cycles)
average_interarrival           =      146.358   # Average request interarrival latency (cycles)
total_energy                   =  1.24393e+10   # Total energy (pJ)
average_power                  =      1243.93   # Average power (mW)
average_bandwidth              =     0.583023   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        62328   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        51560   # Number of read row buffer hits
num_read_cmds                  =        62328   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        10776   # Number of ACT commands
num_pre_cmds                   =        10763   # Number of PRE commands
num_ondemand_pres              =         1010   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6332545   # Cyles of rank active rank.0
rank_active_cycles.1           =      6269831   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3667455   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3730169   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        55402   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          245   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           58   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            5   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6543   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35496   # Read request latency (cycles)
read_latency[40-59]            =        15532   # Read request latency (cycles)
read_latency[60-79]            =         4335   # Read request latency (cycles)
read_latency[80-99]            =         1298   # Read request latency (cycles)
read_latency[100-119]          =          818   # Read request latency (cycles)
read_latency[120-139]          =          661   # Read request latency (cycles)
read_latency[140-159]          =          477   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          369   # Read request latency (cycles)
read_latency[200-]             =         2974   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.51306e+08   # Read energy
act_energy                     =  2.94831e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.76038e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79048e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.95151e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.91237e+09   # Active standby energy rank.1
average_read_latency           =      56.5257   # Average read request latency (cycles)
average_interarrival           =      160.435   # Average request interarrival latency (cycles)
total_energy                   =  1.24002e+10   # Total energy (pJ)
average_power                  =      1240.02   # Average power (mW)
average_bandwidth              =     0.531866   # Average bandwidth
