

Implementation tool: Xilinx Vivado v.2022.2
Project:             pynqrypt-vitis-hls
Solution:            pynqrypt
Device target:       xc7z020i-clg400-1L
Report date:         Wed Dec 07 00:14:51 CET 2022

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2208
FF:            2898
DSP:              0
BRAM:             5
URAM:             0
LATCH:            0
SRL:            278
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.964
Timing met
