s5_sfifo_16x72b.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/s5_sfifo_16x72b/sim/s5_sfifo_16x72b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
