{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685266354491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685266354491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 17:32:34 2023 " "Processing started: Sun May 28 17:32:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685266354491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685266354491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FFT -c FFT_qsim --generate_functional_sim_netlist " "Command: quartus_map FFT -c FFT_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685266354492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685266355048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fft.v 1 1 " "Using design file fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685266355755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685266355755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685266355760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(200) " "Verilog HDL assignment warning at fft.v(200): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355807 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(201) " "Verilog HDL assignment warning at fft.v(201): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(202) " "Verilog HDL assignment warning at fft.v(202): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(203) " "Verilog HDL assignment warning at fft.v(203): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(204) " "Verilog HDL assignment warning at fft.v(204): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(205) " "Verilog HDL assignment warning at fft.v(205): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(206) " "Verilog HDL assignment warning at fft.v(206): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(207) " "Verilog HDL assignment warning at fft.v(207): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(209) " "Verilog HDL assignment warning at fft.v(209): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(210) " "Verilog HDL assignment warning at fft.v(210): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(211) " "Verilog HDL assignment warning at fft.v(211): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(212) " "Verilog HDL assignment warning at fft.v(212): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355808 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(213) " "Verilog HDL assignment warning at fft.v(213): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355813 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(214) " "Verilog HDL assignment warning at fft.v(214): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355813 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(215) " "Verilog HDL assignment warning at fft.v(215): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355813 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(216) " "Verilog HDL assignment warning at fft.v(216): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685266355813 "|FFT"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685266356510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 17:32:36 2023 " "Processing ended: Sun May 28 17:32:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685266356510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685266356510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685266356510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685266356510 ""}
