#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002bc57372cf0 .scope module, "tb_comp_multiply" "tb_comp_multiply" 2 3;
 .timescale -9 -12;
v000002bc5744a1e0_0 .var "a", 63 0;
v000002bc5744b720_0 .var "b", 63 0;
v000002bc5744aa00_0 .net "result", 63 0, L_000002bc574aaee0;  1 drivers
S_000002bc5732b5a0 .scope module, "dut" "comp_multiply" 2 13, 3 1 0, S_000002bc57372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "result";
P_000002bc57428790 .param/l "double" 0 3 2, +C4<00000000000000000000000000000000>;
P_000002bc574287c8 .param/l "size" 1 3 8, +C4<00000000000000000000000000100000>;
L_000002bc5744dc58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc5744abe0_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744dc58;  1 drivers
v000002bc5744b680_0 .net *"_ivl_19", 30 0, L_000002bc574a8dc0;  1 drivers
v000002bc5744a320_0 .net "a", 63 0, v000002bc5744a1e0_0;  1 drivers
v000002bc5744b540_0 .net "ac", 31 0, L_000002bc5744aaa0;  1 drivers
v000002bc5744a640_0 .net "b", 63 0, v000002bc5744b720_0;  1 drivers
v000002bc5744ac80_0 .net "bc", 31 0, L_000002bc574a6e40;  1 drivers
v000002bc5744b5e0_0 .net "bd", 31 0, L_000002bc574a7ce0;  1 drivers
v000002bc5744b040_0 .net "da", 31 0, L_000002bc574a6120;  1 drivers
v000002bc5744b220_0 .net "q", 31 0, L_000002bc574a8140;  1 drivers
v000002bc5744a960_0 .net "r", 31 0, L_000002bc574a85a0;  1 drivers
v000002bc5744b180_0 .net "result", 63 0, L_000002bc574aaee0;  alias, 1 drivers
L_000002bc5744adc0 .part v000002bc5744a1e0_0, 32, 32;
L_000002bc574a69e0 .part v000002bc5744b720_0, 32, 32;
L_000002bc574a5a40 .part v000002bc5744a1e0_0, 0, 32;
L_000002bc574a5680 .part v000002bc5744b720_0, 32, 32;
L_000002bc574a6260 .part v000002bc5744a1e0_0, 32, 32;
L_000002bc574a61c0 .part v000002bc5744b720_0, 0, 32;
L_000002bc574a7380 .part v000002bc5744a1e0_0, 0, 32;
L_000002bc574a8aa0 .part v000002bc5744b720_0, 0, 32;
L_000002bc574a8dc0 .part L_000002bc574a7ce0, 0, 31;
L_000002bc574a8e60 .concat [ 31 1 0 0], L_000002bc574a8dc0, L_000002bc5744dc58;
L_000002bc574aaee0 .concat [ 32 32 0 0], L_000002bc574a8140, L_000002bc574a85a0;
S_000002bc5732b730 .scope module, "complex_inst" "fpu_add" 3 49, 4 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc5732b8c0 .param/l "double" 0 4 2, +C4<00000000000000000000000000000000>;
P_000002bc5732b8f8 .param/l "exponent" 1 4 9, +C4<00000000000000000000000000001000>;
P_000002bc5732b930 .param/l "mantissa" 1 4 10, +C4<00000000000000000000000000010111>;
P_000002bc5732b968 .param/l "size" 1 4 8, +C4<00000000000000000000000000100000>;
L_000002bc5744dca0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc5735d9b0_0 .net *"_ivl_11", 23 0, L_000002bc5744dca0;  1 drivers
L_000002bc5744dce8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc5735da50_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744dce8;  1 drivers
v000002bc5735daf0_0 .net *"_ivl_14", 0 0, L_000002bc574a97c0;  1 drivers
L_000002bc5744dd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc5735db90_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744dd30;  1 drivers
v000002bc5735dcd0_0 .net *"_ivl_19", 22 0, L_000002bc574a7ec0;  1 drivers
v000002bc5735dc30_0 .net *"_ivl_20", 23 0, L_000002bc574a95e0;  1 drivers
L_000002bc5744dd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc5735de10_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744dd78;  1 drivers
v000002bc573bc340_0 .net *"_ivl_25", 22 0, L_000002bc574a90e0;  1 drivers
v000002bc573bc520_0 .net *"_ivl_26", 23 0, L_000002bc574a77e0;  1 drivers
v000002bc573bc480_0 .net *"_ivl_30", 31 0, L_000002bc574a9400;  1 drivers
L_000002bc5744ddc0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bb440_0 .net *"_ivl_33", 23 0, L_000002bc5744ddc0;  1 drivers
L_000002bc5744de08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bcb60_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744de08;  1 drivers
v000002bc573bc5c0_0 .net *"_ivl_36", 0 0, L_000002bc574a7f60;  1 drivers
L_000002bc5744de50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc573bbc60_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744de50;  1 drivers
v000002bc573bc7a0_0 .net *"_ivl_41", 22 0, L_000002bc574a7560;  1 drivers
v000002bc573bb4e0_0 .net *"_ivl_42", 23 0, L_000002bc574a8640;  1 drivers
L_000002bc5744de98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc573bb3a0_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744de98;  1 drivers
v000002bc573bcca0_0 .net *"_ivl_47", 22 0, L_000002bc574a8000;  1 drivers
v000002bc573bc200_0 .net *"_ivl_48", 23 0, L_000002bc574a9540;  1 drivers
v000002bc573bba80_0 .net *"_ivl_55", 22 0, L_000002bc574a9900;  1 drivers
v000002bc573bc840_0 .net *"_ivl_8", 31 0, L_000002bc574a9040;  1 drivers
v000002bc573bcac0_0 .net "a", 31 0, L_000002bc574a6e40;  alias, 1 drivers
v000002bc573bbd00_0 .var "aligned_frac_a", 24 0;
v000002bc573bbbc0_0 .var "aligned_frac_b", 24 0;
v000002bc573bc3e0_0 .net "b", 31 0, L_000002bc574a6120;  alias, 1 drivers
v000002bc573bc660_0 .var "diff_mantissa", 24 0;
v000002bc573bbb20_0 .net "exp_a", 7 0, L_000002bc574a7920;  1 drivers
v000002bc573bc700_0 .net "exp_a_gt_exp_b", 0 0, L_000002bc574a72e0;  1 drivers
v000002bc573bc8e0_0 .net "exp_b", 7 0, L_000002bc574a8fa0;  1 drivers
v000002bc573bb580_0 .var "exp_diff", 7 0;
v000002bc573bb620_0 .var "found", 0 0;
v000002bc573bcc00_0 .net "frac_a", 23 0, L_000002bc574a79c0;  1 drivers
v000002bc573bc980_0 .net "frac_b", 23 0, L_000002bc574a80a0;  1 drivers
v000002bc573bca20_0 .var "new_exp", 7 0;
v000002bc573bbe40_0 .var "new_sign_bit", 0 0;
v000002bc573bc0c0_0 .net "result", 31 0, L_000002bc574a8140;  alias, 1 drivers
v000002bc573bd060_0 .net "sign_a", 0 0, L_000002bc574a8f00;  1 drivers
v000002bc573bcd40_0 .net "sign_b", 0 0, L_000002bc574a9720;  1 drivers
E_000002bc57366e60/0 .event anyedge, v000002bc573bc700_0, v000002bc573bbb20_0, v000002bc573bc8e0_0, v000002bc573bcc00_0;
E_000002bc57366e60/1 .event anyedge, v000002bc573bb580_0, v000002bc573bc980_0, v000002bc573bd060_0, v000002bc573bcd40_0;
E_000002bc57366e60/2 .event anyedge, v000002bc573bbd00_0, v000002bc573bbbc0_0, v000002bc573bc660_0, v000002bc573bca20_0;
E_000002bc57366e60/3 .event anyedge, v000002bc573bb620_0;
E_000002bc57366e60 .event/or E_000002bc57366e60/0, E_000002bc57366e60/1, E_000002bc57366e60/2, E_000002bc57366e60/3;
L_000002bc574a8f00 .part L_000002bc574a6e40, 31, 1;
L_000002bc574a9720 .part L_000002bc574a6120, 31, 1;
L_000002bc574a7920 .part L_000002bc574a6e40, 23, 8;
L_000002bc574a8fa0 .part L_000002bc574a6120, 23, 8;
L_000002bc574a9040 .concat [ 8 24 0 0], L_000002bc574a7920, L_000002bc5744dca0;
L_000002bc574a97c0 .cmp/eq 32, L_000002bc574a9040, L_000002bc5744dce8;
L_000002bc574a7ec0 .part L_000002bc574a6e40, 0, 23;
L_000002bc574a95e0 .concat [ 23 1 0 0], L_000002bc574a7ec0, L_000002bc5744dd30;
L_000002bc574a90e0 .part L_000002bc574a6e40, 0, 23;
L_000002bc574a77e0 .concat [ 23 1 0 0], L_000002bc574a90e0, L_000002bc5744dd78;
L_000002bc574a79c0 .functor MUXZ 24, L_000002bc574a77e0, L_000002bc574a95e0, L_000002bc574a97c0, C4<>;
L_000002bc574a9400 .concat [ 8 24 0 0], L_000002bc574a8fa0, L_000002bc5744ddc0;
L_000002bc574a7f60 .cmp/eq 32, L_000002bc574a9400, L_000002bc5744de08;
L_000002bc574a7560 .part L_000002bc574a6120, 0, 23;
L_000002bc574a8640 .concat [ 23 1 0 0], L_000002bc574a7560, L_000002bc5744de50;
L_000002bc574a8000 .part L_000002bc574a6120, 0, 23;
L_000002bc574a9540 .concat [ 23 1 0 0], L_000002bc574a8000, L_000002bc5744de98;
L_000002bc574a80a0 .functor MUXZ 24, L_000002bc574a9540, L_000002bc574a8640, L_000002bc574a7f60, C4<>;
L_000002bc574a72e0 .cmp/gt 8, L_000002bc574a7920, L_000002bc574a8fa0;
L_000002bc574a9900 .part v000002bc573bc660_0, 0, 23;
L_000002bc574a8140 .concat [ 23 8 1 0], L_000002bc574a9900, v000002bc573bca20_0, v000002bc573bbe40_0;
S_000002bc5731c130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 69, 4 69 0, S_000002bc5732b730;
 .timescale 0 0;
v000002bc5735ef90_0 .var/i "i", 31 0;
S_000002bc572d2ce0 .scope module, "mult_inst1" "fpu_multiply" 3 22, 5 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc573619b0 .param/l "bias" 1 5 11, +C4<00000000000000000000000001111111>;
P_000002bc573619e8 .param/l "double" 0 5 2, +C4<00000000000000000000000000000000>;
P_000002bc57361a20 .param/l "exponent" 1 5 9, +C4<00000000000000000000000000001000>;
P_000002bc57361a58 .param/l "mantissa" 1 5 10, +C4<00000000000000000000000000010111>;
P_000002bc57361a90 .param/l "size" 1 5 8, +C4<00000000000000000000000000100000>;
L_000002bc5744d118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bce80_0 .net *"_ivl_11", 23 0, L_000002bc5744d118;  1 drivers
L_000002bc5744d160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bcf20_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744d160;  1 drivers
v000002bc573bc160_0 .net *"_ivl_14", 0 0, L_000002bc5744a6e0;  1 drivers
L_000002bc5744d1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc573bcfc0_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744d1a8;  1 drivers
v000002bc573bbda0_0 .net *"_ivl_19", 22 0, L_000002bc5744bc20;  1 drivers
v000002bc573bc2a0_0 .net *"_ivl_20", 23 0, L_000002bc5744a780;  1 drivers
L_000002bc5744d1f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc573bd100_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744d1f0;  1 drivers
v000002bc573bb260_0 .net *"_ivl_25", 22 0, L_000002bc5744a460;  1 drivers
v000002bc573bb300_0 .net *"_ivl_26", 23 0, L_000002bc5744a140;  1 drivers
v000002bc573bb6c0_0 .net *"_ivl_30", 31 0, L_000002bc5744ba40;  1 drivers
L_000002bc5744d238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bb760_0 .net *"_ivl_33", 23 0, L_000002bc5744d238;  1 drivers
L_000002bc5744d280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc573bb800_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744d280;  1 drivers
v000002bc573bbee0_0 .net *"_ivl_36", 0 0, L_000002bc5744b0e0;  1 drivers
L_000002bc5744d2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc573bbf80_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744d2c8;  1 drivers
v000002bc573bb8a0_0 .net *"_ivl_41", 22 0, L_000002bc5744bae0;  1 drivers
v000002bc573bb940_0 .net *"_ivl_42", 23 0, L_000002bc5744b2c0;  1 drivers
L_000002bc5744d310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc573bc020_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744d310;  1 drivers
v000002bc573bb9e0_0 .net *"_ivl_47", 22 0, L_000002bc5744bcc0;  1 drivers
v000002bc574411e0_0 .net *"_ivl_48", 23 0, L_000002bc5744a5a0;  1 drivers
v000002bc57440560_0 .net *"_ivl_53", 7 0, L_000002bc5744ab40;  1 drivers
v000002bc574406a0_0 .net *"_ivl_55", 22 0, L_000002bc5744ae60;  1 drivers
v000002bc57440740_0 .net *"_ivl_8", 31 0, L_000002bc5744b9a0;  1 drivers
v000002bc57440240_0 .net "a", 31 0, L_000002bc5744adc0;  1 drivers
v000002bc574402e0_0 .net "b", 31 0, L_000002bc574a69e0;  1 drivers
v000002bc57441820_0 .var "diff_mantissa", 47 0;
v000002bc57441fa0_0 .net "exp_a", 7 0, L_000002bc5744b900;  1 drivers
v000002bc57441500_0 .net "exp_b", 7 0, L_000002bc5744a280;  1 drivers
v000002bc57440100_0 .var "found", 0 0;
v000002bc57441780_0 .net "frac_a", 23 0, L_000002bc5744af00;  1 drivers
v000002bc574401a0_0 .net "frac_b", 23 0, L_000002bc5744a820;  1 drivers
v000002bc574407e0_0 .var "new_exp", 8 0;
v000002bc574415a0_0 .var "new_sign_bit", 0 0;
v000002bc57441dc0_0 .net "result", 31 0, L_000002bc5744aaa0;  alias, 1 drivers
v000002bc57441460_0 .net "sign_a", 0 0, L_000002bc5744b7c0;  1 drivers
v000002bc574410a0_0 .net "sign_b", 0 0, L_000002bc5744a500;  1 drivers
E_000002bc57366a60/0 .event anyedge, v000002bc57441460_0, v000002bc574410a0_0, v000002bc57441fa0_0, v000002bc57441500_0;
E_000002bc57366a60/1 .event anyedge, v000002bc57441780_0, v000002bc574401a0_0, v000002bc57441820_0, v000002bc574407e0_0;
E_000002bc57366a60/2 .event anyedge, v000002bc57440100_0;
E_000002bc57366a60 .event/or E_000002bc57366a60/0, E_000002bc57366a60/1, E_000002bc57366a60/2;
L_000002bc5744b7c0 .part L_000002bc5744adc0, 31, 1;
L_000002bc5744a500 .part L_000002bc574a69e0, 31, 1;
L_000002bc5744b900 .part L_000002bc5744adc0, 23, 8;
L_000002bc5744a280 .part L_000002bc574a69e0, 23, 8;
L_000002bc5744b9a0 .concat [ 8 24 0 0], L_000002bc5744b900, L_000002bc5744d118;
L_000002bc5744a6e0 .cmp/eq 32, L_000002bc5744b9a0, L_000002bc5744d160;
L_000002bc5744bc20 .part L_000002bc5744adc0, 0, 23;
L_000002bc5744a780 .concat [ 23 1 0 0], L_000002bc5744bc20, L_000002bc5744d1a8;
L_000002bc5744a460 .part L_000002bc5744adc0, 0, 23;
L_000002bc5744a140 .concat [ 23 1 0 0], L_000002bc5744a460, L_000002bc5744d1f0;
L_000002bc5744af00 .functor MUXZ 24, L_000002bc5744a140, L_000002bc5744a780, L_000002bc5744a6e0, C4<>;
L_000002bc5744ba40 .concat [ 8 24 0 0], L_000002bc5744a280, L_000002bc5744d238;
L_000002bc5744b0e0 .cmp/eq 32, L_000002bc5744ba40, L_000002bc5744d280;
L_000002bc5744bae0 .part L_000002bc574a69e0, 0, 23;
L_000002bc5744b2c0 .concat [ 23 1 0 0], L_000002bc5744bae0, L_000002bc5744d2c8;
L_000002bc5744bcc0 .part L_000002bc574a69e0, 0, 23;
L_000002bc5744a5a0 .concat [ 23 1 0 0], L_000002bc5744bcc0, L_000002bc5744d310;
L_000002bc5744a820 .functor MUXZ 24, L_000002bc5744a5a0, L_000002bc5744b2c0, L_000002bc5744b0e0, C4<>;
L_000002bc5744ab40 .part v000002bc574407e0_0, 0, 8;
L_000002bc5744ae60 .part v000002bc57441820_0, 24, 23;
L_000002bc5744aaa0 .concat [ 23 8 1 0], L_000002bc5744ae60, L_000002bc5744ab40, v000002bc574415a0_0;
S_000002bc572d2e70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 49, 5 49 0, S_000002bc572d2ce0;
 .timescale 0 0;
v000002bc573bcde0_0 .var/i "i", 31 0;
S_000002bc573bd430 .scope module, "mult_inst2" "fpu_multiply" 3 27, 5 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc573623d0 .param/l "bias" 1 5 11, +C4<00000000000000000000000001111111>;
P_000002bc57362408 .param/l "double" 0 5 2, +C4<00000000000000000000000000000000>;
P_000002bc57362440 .param/l "exponent" 1 5 9, +C4<00000000000000000000000000001000>;
P_000002bc57362478 .param/l "mantissa" 1 5 10, +C4<00000000000000000000000000010111>;
P_000002bc573624b0 .param/l "size" 1 5 8, +C4<00000000000000000000000000100000>;
L_000002bc5744d358 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57440880_0 .net *"_ivl_11", 23 0, L_000002bc5744d358;  1 drivers
L_000002bc5744d3a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57441aa0_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744d3a0;  1 drivers
v000002bc57440920_0 .net *"_ivl_14", 0 0, L_000002bc574a5e00;  1 drivers
L_000002bc5744d3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc574418c0_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744d3e8;  1 drivers
v000002bc574409c0_0 .net *"_ivl_19", 22 0, L_000002bc574a59a0;  1 drivers
v000002bc574416e0_0 .net *"_ivl_20", 23 0, L_000002bc574a6b20;  1 drivers
L_000002bc5744d430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57441140_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744d430;  1 drivers
v000002bc57441f00_0 .net *"_ivl_25", 22 0, L_000002bc574a66c0;  1 drivers
v000002bc57440420_0 .net *"_ivl_26", 23 0, L_000002bc574a6bc0;  1 drivers
v000002bc57441960_0 .net *"_ivl_30", 31 0, L_000002bc574a68a0;  1 drivers
L_000002bc5744d478 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57440a60_0 .net *"_ivl_33", 23 0, L_000002bc5744d478;  1 drivers
L_000002bc5744d4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57440b00_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744d4c0;  1 drivers
v000002bc57441280_0 .net *"_ivl_36", 0 0, L_000002bc574a6d00;  1 drivers
L_000002bc5744d508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57440ba0_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744d508;  1 drivers
v000002bc57441640_0 .net *"_ivl_41", 22 0, L_000002bc574a6da0;  1 drivers
v000002bc57440600_0 .net *"_ivl_42", 23 0, L_000002bc574a5b80;  1 drivers
L_000002bc5744d550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57441c80_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744d550;  1 drivers
v000002bc57440e20_0 .net *"_ivl_47", 22 0, L_000002bc574a5540;  1 drivers
v000002bc57441320_0 .net *"_ivl_48", 23 0, L_000002bc574a5c20;  1 drivers
v000002bc57441a00_0 .net *"_ivl_53", 7 0, L_000002bc574a55e0;  1 drivers
v000002bc57441d20_0 .net *"_ivl_55", 22 0, L_000002bc574a6940;  1 drivers
v000002bc57441b40_0 .net *"_ivl_8", 31 0, L_000002bc574a54a0;  1 drivers
v000002bc57441e60_0 .net "a", 31 0, L_000002bc574a5a40;  1 drivers
v000002bc57440d80_0 .net "b", 31 0, L_000002bc574a5680;  1 drivers
v000002bc57440ec0_0 .var "diff_mantissa", 47 0;
v000002bc57441be0_0 .net "exp_a", 7 0, L_000002bc574a6f80;  1 drivers
v000002bc57440c40_0 .net "exp_b", 7 0, L_000002bc574a6a80;  1 drivers
v000002bc574413c0_0 .var "found", 0 0;
v000002bc57440f60_0 .net "frac_a", 23 0, L_000002bc574a5360;  1 drivers
v000002bc57440380_0 .net "frac_b", 23 0, L_000002bc574a6300;  1 drivers
v000002bc574404c0_0 .var "new_exp", 8 0;
v000002bc57441000_0 .var "new_sign_bit", 0 0;
v000002bc57442b10_0 .net "result", 31 0, L_000002bc574a6e40;  alias, 1 drivers
v000002bc574433d0_0 .net "sign_a", 0 0, L_000002bc574a6440;  1 drivers
v000002bc574422f0_0 .net "sign_b", 0 0, L_000002bc574a6c60;  1 drivers
E_000002bc57366ce0/0 .event anyedge, v000002bc574433d0_0, v000002bc574422f0_0, v000002bc57441be0_0, v000002bc57440c40_0;
E_000002bc57366ce0/1 .event anyedge, v000002bc57440f60_0, v000002bc57440380_0, v000002bc57440ec0_0, v000002bc574404c0_0;
E_000002bc57366ce0/2 .event anyedge, v000002bc574413c0_0;
E_000002bc57366ce0 .event/or E_000002bc57366ce0/0, E_000002bc57366ce0/1, E_000002bc57366ce0/2;
L_000002bc574a6440 .part L_000002bc574a5a40, 31, 1;
L_000002bc574a6c60 .part L_000002bc574a5680, 31, 1;
L_000002bc574a6f80 .part L_000002bc574a5a40, 23, 8;
L_000002bc574a6a80 .part L_000002bc574a5680, 23, 8;
L_000002bc574a54a0 .concat [ 8 24 0 0], L_000002bc574a6f80, L_000002bc5744d358;
L_000002bc574a5e00 .cmp/eq 32, L_000002bc574a54a0, L_000002bc5744d3a0;
L_000002bc574a59a0 .part L_000002bc574a5a40, 0, 23;
L_000002bc574a6b20 .concat [ 23 1 0 0], L_000002bc574a59a0, L_000002bc5744d3e8;
L_000002bc574a66c0 .part L_000002bc574a5a40, 0, 23;
L_000002bc574a6bc0 .concat [ 23 1 0 0], L_000002bc574a66c0, L_000002bc5744d430;
L_000002bc574a5360 .functor MUXZ 24, L_000002bc574a6bc0, L_000002bc574a6b20, L_000002bc574a5e00, C4<>;
L_000002bc574a68a0 .concat [ 8 24 0 0], L_000002bc574a6a80, L_000002bc5744d478;
L_000002bc574a6d00 .cmp/eq 32, L_000002bc574a68a0, L_000002bc5744d4c0;
L_000002bc574a6da0 .part L_000002bc574a5680, 0, 23;
L_000002bc574a5b80 .concat [ 23 1 0 0], L_000002bc574a6da0, L_000002bc5744d508;
L_000002bc574a5540 .part L_000002bc574a5680, 0, 23;
L_000002bc574a5c20 .concat [ 23 1 0 0], L_000002bc574a5540, L_000002bc5744d550;
L_000002bc574a6300 .functor MUXZ 24, L_000002bc574a5c20, L_000002bc574a5b80, L_000002bc574a6d00, C4<>;
L_000002bc574a55e0 .part v000002bc574404c0_0, 0, 8;
L_000002bc574a6940 .part v000002bc57440ec0_0, 24, 23;
L_000002bc574a6e40 .concat [ 23 8 1 0], L_000002bc574a6940, L_000002bc574a55e0, v000002bc57441000_0;
S_000002bc573bd5c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 49, 5 49 0, S_000002bc573bd430;
 .timescale 0 0;
v000002bc57440ce0_0 .var/i "i", 31 0;
S_000002bc573bd960 .scope module, "mult_inst3" "fpu_multiply" 3 32, 5 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc57361650 .param/l "bias" 1 5 11, +C4<00000000000000000000000001111111>;
P_000002bc57361688 .param/l "double" 0 5 2, +C4<00000000000000000000000000000000>;
P_000002bc573616c0 .param/l "exponent" 1 5 9, +C4<00000000000000000000000000001000>;
P_000002bc573616f8 .param/l "mantissa" 1 5 10, +C4<00000000000000000000000000010111>;
P_000002bc57361730 .param/l "size" 1 5 8, +C4<00000000000000000000000000100000>;
L_000002bc5744d598 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57443c90_0 .net *"_ivl_11", 23 0, L_000002bc5744d598;  1 drivers
L_000002bc5744d5e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57442570_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744d5e0;  1 drivers
v000002bc574424d0_0 .net *"_ivl_14", 0 0, L_000002bc574a5180;  1 drivers
L_000002bc5744d628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57442ed0_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744d628;  1 drivers
v000002bc57443790_0 .net *"_ivl_19", 22 0, L_000002bc574a5720;  1 drivers
v000002bc57443830_0 .net *"_ivl_20", 23 0, L_000002bc574a5fe0;  1 drivers
L_000002bc5744d670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57442e30_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744d670;  1 drivers
v000002bc57442c50_0 .net *"_ivl_25", 22 0, L_000002bc574a6080;  1 drivers
v000002bc57443330_0 .net *"_ivl_26", 23 0, L_000002bc574a6580;  1 drivers
v000002bc57442bb0_0 .net *"_ivl_30", 31 0, L_000002bc574a57c0;  1 drivers
L_000002bc5744d6b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc574438d0_0 .net *"_ivl_33", 23 0, L_000002bc5744d6b8;  1 drivers
L_000002bc5744d700 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57442890_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744d700;  1 drivers
v000002bc57443150_0 .net *"_ivl_36", 0 0, L_000002bc574a63a0;  1 drivers
L_000002bc5744d748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57443010_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744d748;  1 drivers
v000002bc57442610_0 .net *"_ivl_41", 22 0, L_000002bc574a6620;  1 drivers
v000002bc574427f0_0 .net *"_ivl_42", 23 0, L_000002bc574a5220;  1 drivers
L_000002bc5744d790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57443470_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744d790;  1 drivers
v000002bc57442930_0 .net *"_ivl_47", 22 0, L_000002bc574a6ee0;  1 drivers
v000002bc57443b50_0 .net *"_ivl_48", 23 0, L_000002bc574a5860;  1 drivers
v000002bc57443970_0 .net *"_ivl_53", 7 0, L_000002bc574a5ae0;  1 drivers
v000002bc574426b0_0 .net *"_ivl_55", 22 0, L_000002bc574a5900;  1 drivers
v000002bc57442390_0 .net *"_ivl_8", 31 0, L_000002bc574a6760;  1 drivers
v000002bc57443650_0 .net "a", 31 0, L_000002bc574a6260;  1 drivers
v000002bc57442cf0_0 .net "b", 31 0, L_000002bc574a61c0;  1 drivers
v000002bc57442f70_0 .var "diff_mantissa", 47 0;
v000002bc574431f0_0 .net "exp_a", 7 0, L_000002bc574a7020;  1 drivers
v000002bc57443ab0_0 .net "exp_b", 7 0, L_000002bc574a52c0;  1 drivers
v000002bc57443510_0 .var "found", 0 0;
v000002bc57443d30_0 .net "frac_a", 23 0, L_000002bc574a5f40;  1 drivers
v000002bc574430b0_0 .net "frac_b", 23 0, L_000002bc574a5400;  1 drivers
v000002bc574429d0_0 .var "new_exp", 8 0;
v000002bc574436f0_0 .var "new_sign_bit", 0 0;
v000002bc57442430_0 .net "result", 31 0, L_000002bc574a6120;  alias, 1 drivers
v000002bc57443290_0 .net "sign_a", 0 0, L_000002bc574a64e0;  1 drivers
v000002bc574435b0_0 .net "sign_b", 0 0, L_000002bc574a5ea0;  1 drivers
E_000002bc57366de0/0 .event anyedge, v000002bc57443290_0, v000002bc574435b0_0, v000002bc574431f0_0, v000002bc57443ab0_0;
E_000002bc57366de0/1 .event anyedge, v000002bc57443d30_0, v000002bc574430b0_0, v000002bc57442f70_0, v000002bc574429d0_0;
E_000002bc57366de0/2 .event anyedge, v000002bc57443510_0;
E_000002bc57366de0 .event/or E_000002bc57366de0/0, E_000002bc57366de0/1, E_000002bc57366de0/2;
L_000002bc574a64e0 .part L_000002bc574a6260, 31, 1;
L_000002bc574a5ea0 .part L_000002bc574a61c0, 31, 1;
L_000002bc574a7020 .part L_000002bc574a6260, 23, 8;
L_000002bc574a52c0 .part L_000002bc574a61c0, 23, 8;
L_000002bc574a6760 .concat [ 8 24 0 0], L_000002bc574a7020, L_000002bc5744d598;
L_000002bc574a5180 .cmp/eq 32, L_000002bc574a6760, L_000002bc5744d5e0;
L_000002bc574a5720 .part L_000002bc574a6260, 0, 23;
L_000002bc574a5fe0 .concat [ 23 1 0 0], L_000002bc574a5720, L_000002bc5744d628;
L_000002bc574a6080 .part L_000002bc574a6260, 0, 23;
L_000002bc574a6580 .concat [ 23 1 0 0], L_000002bc574a6080, L_000002bc5744d670;
L_000002bc574a5f40 .functor MUXZ 24, L_000002bc574a6580, L_000002bc574a5fe0, L_000002bc574a5180, C4<>;
L_000002bc574a57c0 .concat [ 8 24 0 0], L_000002bc574a52c0, L_000002bc5744d6b8;
L_000002bc574a63a0 .cmp/eq 32, L_000002bc574a57c0, L_000002bc5744d700;
L_000002bc574a6620 .part L_000002bc574a61c0, 0, 23;
L_000002bc574a5220 .concat [ 23 1 0 0], L_000002bc574a6620, L_000002bc5744d748;
L_000002bc574a6ee0 .part L_000002bc574a61c0, 0, 23;
L_000002bc574a5860 .concat [ 23 1 0 0], L_000002bc574a6ee0, L_000002bc5744d790;
L_000002bc574a5400 .functor MUXZ 24, L_000002bc574a5860, L_000002bc574a5220, L_000002bc574a63a0, C4<>;
L_000002bc574a5ae0 .part v000002bc574429d0_0, 0, 8;
L_000002bc574a5900 .part v000002bc57442f70_0, 24, 23;
L_000002bc574a6120 .concat [ 23 8 1 0], L_000002bc574a5900, L_000002bc574a5ae0, v000002bc574436f0_0;
S_000002bc573bdaf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 49, 5 49 0, S_000002bc573bd960;
 .timescale 0 0;
v000002bc57443bf0_0 .var/i "i", 31 0;
S_000002bc573bde90 .scope module, "mult_inst4" "fpu_multiply" 3 37, 5 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc57362a90 .param/l "bias" 1 5 11, +C4<00000000000000000000000001111111>;
P_000002bc57362ac8 .param/l "double" 0 5 2, +C4<00000000000000000000000000000000>;
P_000002bc57362b00 .param/l "exponent" 1 5 9, +C4<00000000000000000000000000001000>;
P_000002bc57362b38 .param/l "mantissa" 1 5 10, +C4<00000000000000000000000000010111>;
P_000002bc57362b70 .param/l "size" 1 5 8, +C4<00000000000000000000000000100000>;
L_000002bc5744d7d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc574421b0_0 .net *"_ivl_11", 23 0, L_000002bc5744d7d8;  1 drivers
L_000002bc5744d820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57443dd0_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744d820;  1 drivers
v000002bc57442750_0 .net *"_ivl_14", 0 0, L_000002bc574a8500;  1 drivers
L_000002bc5744d868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57442a70_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744d868;  1 drivers
v000002bc57443e70_0 .net *"_ivl_19", 22 0, L_000002bc574a7420;  1 drivers
v000002bc57443f10_0 .net *"_ivl_20", 23 0, L_000002bc574a9860;  1 drivers
L_000002bc5744d8b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57442d90_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744d8b0;  1 drivers
v000002bc57443fb0_0 .net *"_ivl_25", 22 0, L_000002bc574a71a0;  1 drivers
v000002bc57442110_0 .net *"_ivl_26", 23 0, L_000002bc574a88c0;  1 drivers
v000002bc57442250_0 .net *"_ivl_30", 31 0, L_000002bc574a86e0;  1 drivers
L_000002bc5744d8f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57448ef0_0 .net *"_ivl_33", 23 0, L_000002bc5744d8f8;  1 drivers
L_000002bc5744d940 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57448590_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744d940;  1 drivers
v000002bc57448c70_0 .net *"_ivl_36", 0 0, L_000002bc574a7b00;  1 drivers
L_000002bc5744d988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57449850_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744d988;  1 drivers
v000002bc57448310_0 .net *"_ivl_41", 22 0, L_000002bc574a9680;  1 drivers
v000002bc57448e50_0 .net *"_ivl_42", 23 0, L_000002bc574a7240;  1 drivers
L_000002bc5744d9d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57448450_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744d9d0;  1 drivers
v000002bc574481d0_0 .net *"_ivl_47", 22 0, L_000002bc574a7740;  1 drivers
v000002bc57449030_0 .net *"_ivl_48", 23 0, L_000002bc574a7ba0;  1 drivers
v000002bc57448630_0 .net *"_ivl_53", 7 0, L_000002bc574a8820;  1 drivers
v000002bc57448810_0 .net *"_ivl_55", 22 0, L_000002bc574a7c40;  1 drivers
v000002bc57449350_0 .net *"_ivl_8", 31 0, L_000002bc574a76a0;  1 drivers
v000002bc57449df0_0 .net "a", 31 0, L_000002bc574a7380;  1 drivers
v000002bc57448130_0 .net "b", 31 0, L_000002bc574a8aa0;  1 drivers
v000002bc57448db0_0 .var "diff_mantissa", 47 0;
v000002bc574486d0_0 .net "exp_a", 7 0, L_000002bc574a5d60;  1 drivers
v000002bc57448770_0 .net "exp_b", 7 0, L_000002bc574a81e0;  1 drivers
v000002bc57449d50_0 .var "found", 0 0;
v000002bc574483b0_0 .net "frac_a", 23 0, L_000002bc574a8780;  1 drivers
v000002bc57449530_0 .net "frac_b", 23 0, L_000002bc574a8a00;  1 drivers
v000002bc57449e90_0 .var "new_exp", 8 0;
v000002bc574493f0_0 .var "new_sign_bit", 0 0;
v000002bc574488b0_0 .net "result", 31 0, L_000002bc574a7ce0;  alias, 1 drivers
v000002bc57448950_0 .net "sign_a", 0 0, L_000002bc574a6800;  1 drivers
v000002bc574489f0_0 .net "sign_b", 0 0, L_000002bc574a5cc0;  1 drivers
E_000002bc57367160/0 .event anyedge, v000002bc57448950_0, v000002bc574489f0_0, v000002bc574486d0_0, v000002bc57448770_0;
E_000002bc57367160/1 .event anyedge, v000002bc574483b0_0, v000002bc57449530_0, v000002bc57448db0_0, v000002bc57449e90_0;
E_000002bc57367160/2 .event anyedge, v000002bc57449d50_0;
E_000002bc57367160 .event/or E_000002bc57367160/0, E_000002bc57367160/1, E_000002bc57367160/2;
L_000002bc574a6800 .part L_000002bc574a7380, 31, 1;
L_000002bc574a5cc0 .part L_000002bc574a8aa0, 31, 1;
L_000002bc574a5d60 .part L_000002bc574a7380, 23, 8;
L_000002bc574a81e0 .part L_000002bc574a8aa0, 23, 8;
L_000002bc574a76a0 .concat [ 8 24 0 0], L_000002bc574a5d60, L_000002bc5744d7d8;
L_000002bc574a8500 .cmp/eq 32, L_000002bc574a76a0, L_000002bc5744d820;
L_000002bc574a7420 .part L_000002bc574a7380, 0, 23;
L_000002bc574a9860 .concat [ 23 1 0 0], L_000002bc574a7420, L_000002bc5744d868;
L_000002bc574a71a0 .part L_000002bc574a7380, 0, 23;
L_000002bc574a88c0 .concat [ 23 1 0 0], L_000002bc574a71a0, L_000002bc5744d8b0;
L_000002bc574a8780 .functor MUXZ 24, L_000002bc574a88c0, L_000002bc574a9860, L_000002bc574a8500, C4<>;
L_000002bc574a86e0 .concat [ 8 24 0 0], L_000002bc574a81e0, L_000002bc5744d8f8;
L_000002bc574a7b00 .cmp/eq 32, L_000002bc574a86e0, L_000002bc5744d940;
L_000002bc574a9680 .part L_000002bc574a8aa0, 0, 23;
L_000002bc574a7240 .concat [ 23 1 0 0], L_000002bc574a9680, L_000002bc5744d988;
L_000002bc574a7740 .part L_000002bc574a8aa0, 0, 23;
L_000002bc574a7ba0 .concat [ 23 1 0 0], L_000002bc574a7740, L_000002bc5744d9d0;
L_000002bc574a8a00 .functor MUXZ 24, L_000002bc574a7ba0, L_000002bc574a7240, L_000002bc574a7b00, C4<>;
L_000002bc574a8820 .part v000002bc57449e90_0, 0, 8;
L_000002bc574a7c40 .part v000002bc57448db0_0, 24, 23;
L_000002bc574a7ce0 .concat [ 23 8 1 0], L_000002bc574a7c40, L_000002bc574a8820, v000002bc574493f0_0;
S_000002bc573be020 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 49, 5 49 0, S_000002bc573bde90;
 .timescale 0 0;
v000002bc57443a10_0 .var/i "i", 31 0;
S_000002bc573be3c0 .scope module, "real_inst" "fpu_add" 3 43, 4 1 0, S_000002bc5732b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_000002bc572d3000 .param/l "double" 0 4 2, +C4<00000000000000000000000000000000>;
P_000002bc572d3038 .param/l "exponent" 1 4 9, +C4<00000000000000000000000000001000>;
P_000002bc572d3070 .param/l "mantissa" 1 4 10, +C4<00000000000000000000000000010111>;
P_000002bc572d30a8 .param/l "size" 1 4 8, +C4<00000000000000000000000000100000>;
L_000002bc5744da18 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57448d10_0 .net *"_ivl_11", 23 0, L_000002bc5744da18;  1 drivers
L_000002bc5744da60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57449170_0 .net/2u *"_ivl_12", 31 0, L_000002bc5744da60;  1 drivers
v000002bc57448bd0_0 .net *"_ivl_14", 0 0, L_000002bc574a7d80;  1 drivers
L_000002bc5744daa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc57449b70_0 .net/2u *"_ivl_16", 0 0, L_000002bc5744daa8;  1 drivers
v000002bc574498f0_0 .net *"_ivl_19", 22 0, L_000002bc574a8c80;  1 drivers
v000002bc57449990_0 .net *"_ivl_20", 23 0, L_000002bc574a7600;  1 drivers
L_000002bc5744daf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57449f30_0 .net/2u *"_ivl_22", 0 0, L_000002bc5744daf0;  1 drivers
v000002bc57448f90_0 .net *"_ivl_25", 22 0, L_000002bc574a83c0;  1 drivers
v000002bc57448b30_0 .net *"_ivl_26", 23 0, L_000002bc574a94a0;  1 drivers
v000002bc574490d0_0 .net *"_ivl_30", 31 0, L_000002bc574a7880;  1 drivers
L_000002bc5744db38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc57449210_0 .net *"_ivl_33", 23 0, L_000002bc5744db38;  1 drivers
L_000002bc5744db80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bc574492b0_0 .net/2u *"_ivl_34", 31 0, L_000002bc5744db80;  1 drivers
v000002bc574497b0_0 .net *"_ivl_36", 0 0, L_000002bc574a8960;  1 drivers
L_000002bc5744dbc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bc574495d0_0 .net/2u *"_ivl_38", 0 0, L_000002bc5744dbc8;  1 drivers
v000002bc57449490_0 .net *"_ivl_41", 22 0, L_000002bc574a92c0;  1 drivers
v000002bc57449670_0 .net *"_ivl_42", 23 0, L_000002bc574a8b40;  1 drivers
L_000002bc5744dc10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bc57449710_0 .net/2u *"_ivl_44", 0 0, L_000002bc5744dc10;  1 drivers
v000002bc57449a30_0 .net *"_ivl_47", 22 0, L_000002bc574a8460;  1 drivers
v000002bc57449ad0_0 .net *"_ivl_48", 23 0, L_000002bc574a74c0;  1 drivers
v000002bc57449c10_0 .net *"_ivl_55", 22 0, L_000002bc574a9360;  1 drivers
v000002bc57449cb0_0 .net *"_ivl_8", 31 0, L_000002bc574a8320;  1 drivers
v000002bc57449fd0_0 .net "a", 31 0, L_000002bc5744aaa0;  alias, 1 drivers
v000002bc57448270_0 .var "aligned_frac_a", 24 0;
v000002bc574484f0_0 .var "aligned_frac_b", 24 0;
v000002bc5744b860_0 .net "b", 31 0, L_000002bc574a8e60;  1 drivers
v000002bc5744bd60_0 .var "diff_mantissa", 24 0;
v000002bc5744bb80_0 .net "exp_a", 7 0, L_000002bc574a9180;  1 drivers
v000002bc5744a8c0_0 .net "exp_a_gt_exp_b", 0 0, L_000002bc574a8d20;  1 drivers
v000002bc5744b400_0 .net "exp_b", 7 0, L_000002bc574a9220;  1 drivers
v000002bc5744b4a0_0 .var "exp_diff", 7 0;
v000002bc5744ad20_0 .var "found", 0 0;
v000002bc5744afa0_0 .net "frac_a", 23 0, L_000002bc574a7a60;  1 drivers
v000002bc5744bf40_0 .net "frac_b", 23 0, L_000002bc574a7e20;  1 drivers
v000002bc5744b360_0 .var "new_exp", 7 0;
v000002bc5744be00_0 .var "new_sign_bit", 0 0;
v000002bc5744bea0_0 .net "result", 31 0, L_000002bc574a85a0;  alias, 1 drivers
v000002bc5744bfe0_0 .net "sign_a", 0 0, L_000002bc574a8be0;  1 drivers
v000002bc5744a3c0_0 .net "sign_b", 0 0, L_000002bc574a8280;  1 drivers
E_000002bc57366f60/0 .event anyedge, v000002bc5744a8c0_0, v000002bc5744bb80_0, v000002bc5744b400_0, v000002bc5744afa0_0;
E_000002bc57366f60/1 .event anyedge, v000002bc5744b4a0_0, v000002bc5744bf40_0, v000002bc5744bfe0_0, v000002bc5744a3c0_0;
E_000002bc57366f60/2 .event anyedge, v000002bc57448270_0, v000002bc574484f0_0, v000002bc5744bd60_0, v000002bc5744b360_0;
E_000002bc57366f60/3 .event anyedge, v000002bc5744ad20_0;
E_000002bc57366f60 .event/or E_000002bc57366f60/0, E_000002bc57366f60/1, E_000002bc57366f60/2, E_000002bc57366f60/3;
L_000002bc574a8be0 .part L_000002bc5744aaa0, 31, 1;
L_000002bc574a8280 .part L_000002bc574a8e60, 31, 1;
L_000002bc574a9180 .part L_000002bc5744aaa0, 23, 8;
L_000002bc574a9220 .part L_000002bc574a8e60, 23, 8;
L_000002bc574a8320 .concat [ 8 24 0 0], L_000002bc574a9180, L_000002bc5744da18;
L_000002bc574a7d80 .cmp/eq 32, L_000002bc574a8320, L_000002bc5744da60;
L_000002bc574a8c80 .part L_000002bc5744aaa0, 0, 23;
L_000002bc574a7600 .concat [ 23 1 0 0], L_000002bc574a8c80, L_000002bc5744daa8;
L_000002bc574a83c0 .part L_000002bc5744aaa0, 0, 23;
L_000002bc574a94a0 .concat [ 23 1 0 0], L_000002bc574a83c0, L_000002bc5744daf0;
L_000002bc574a7a60 .functor MUXZ 24, L_000002bc574a94a0, L_000002bc574a7600, L_000002bc574a7d80, C4<>;
L_000002bc574a7880 .concat [ 8 24 0 0], L_000002bc574a9220, L_000002bc5744db38;
L_000002bc574a8960 .cmp/eq 32, L_000002bc574a7880, L_000002bc5744db80;
L_000002bc574a92c0 .part L_000002bc574a8e60, 0, 23;
L_000002bc574a8b40 .concat [ 23 1 0 0], L_000002bc574a92c0, L_000002bc5744dbc8;
L_000002bc574a8460 .part L_000002bc574a8e60, 0, 23;
L_000002bc574a74c0 .concat [ 23 1 0 0], L_000002bc574a8460, L_000002bc5744dc10;
L_000002bc574a7e20 .functor MUXZ 24, L_000002bc574a74c0, L_000002bc574a8b40, L_000002bc574a8960, C4<>;
L_000002bc574a8d20 .cmp/gt 8, L_000002bc574a9180, L_000002bc574a9220;
L_000002bc574a9360 .part v000002bc5744bd60_0, 0, 23;
L_000002bc574a85a0 .concat [ 23 8 1 0], L_000002bc574a9360, v000002bc5744b360_0, v000002bc5744be00_0;
S_000002bc573be550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 69, 4 69 0, S_000002bc573be3c0;
 .timescale 0 0;
v000002bc57448a90_0 .var/i "i", 31 0;
    .scope S_000002bc572d2ce0;
T_0 ;
    %wait E_000002bc57366a60;
    %load/vec4 v000002bc57441460_0;
    %load/vec4 v000002bc574410a0_0;
    %xor;
    %store/vec4 v000002bc574415a0_0, 0, 1;
    %load/vec4 v000002bc57441fa0_0;
    %pad/u 9;
    %load/vec4 v000002bc57441500_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002bc574407e0_0, 0, 9;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc57441780_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc574401a0_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v000002bc57441820_0, 0, 48;
    %load/vec4 v000002bc57441820_0;
    %cmpi/ne 0, 0, 48;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002bc574407e0_0;
    %pad/u 32;
    %addi 4294967170, 0, 32;
    %pad/u 9;
    %store/vec4 v000002bc574407e0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc57440100_0, 0, 1;
    %fork t_1, S_000002bc572d2e70;
    %jmp t_0;
    .scope S_000002bc572d2e70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc573bcde0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002bc573bcde0_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000002bc57440100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002bc57441820_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc57440100_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000002bc57441820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc57441820_0, 0, 48;
    %load/vec4 v000002bc574407e0_0;
    %subi 1, 0, 9;
    %store/vec4 v000002bc574407e0_0, 0, 9;
T_0.7 ;
T_0.4 ;
    %load/vec4 v000002bc573bcde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc573bcde0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_000002bc572d2ce0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002bc574407e0_0, 0, 9;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002bc573bd430;
T_1 ;
    %wait E_000002bc57366ce0;
    %load/vec4 v000002bc574433d0_0;
    %load/vec4 v000002bc574422f0_0;
    %xor;
    %store/vec4 v000002bc57441000_0, 0, 1;
    %load/vec4 v000002bc57441be0_0;
    %pad/u 9;
    %load/vec4 v000002bc57440c40_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002bc574404c0_0, 0, 9;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc57440f60_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc57440380_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v000002bc57440ec0_0, 0, 48;
    %load/vec4 v000002bc57440ec0_0;
    %cmpi/ne 0, 0, 48;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002bc574404c0_0;
    %pad/u 32;
    %addi 4294967170, 0, 32;
    %pad/u 9;
    %store/vec4 v000002bc574404c0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc574413c0_0, 0, 1;
    %fork t_3, S_000002bc573bd5c0;
    %jmp t_2;
    .scope S_000002bc573bd5c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc57440ce0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002bc57440ce0_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002bc574413c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002bc57440ec0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc574413c0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000002bc57440ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc57440ec0_0, 0, 48;
    %load/vec4 v000002bc574404c0_0;
    %subi 1, 0, 9;
    %store/vec4 v000002bc574404c0_0, 0, 9;
T_1.7 ;
T_1.4 ;
    %load/vec4 v000002bc57440ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc57440ce0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000002bc573bd430;
t_2 %join;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002bc574404c0_0, 0, 9;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002bc573bd960;
T_2 ;
    %wait E_000002bc57366de0;
    %load/vec4 v000002bc57443290_0;
    %load/vec4 v000002bc574435b0_0;
    %xor;
    %store/vec4 v000002bc574436f0_0, 0, 1;
    %load/vec4 v000002bc574431f0_0;
    %pad/u 9;
    %load/vec4 v000002bc57443ab0_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002bc574429d0_0, 0, 9;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc57443d30_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc574430b0_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v000002bc57442f70_0, 0, 48;
    %load/vec4 v000002bc57442f70_0;
    %cmpi/ne 0, 0, 48;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002bc574429d0_0;
    %pad/u 32;
    %addi 4294967170, 0, 32;
    %pad/u 9;
    %store/vec4 v000002bc574429d0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc57443510_0, 0, 1;
    %fork t_5, S_000002bc573bdaf0;
    %jmp t_4;
    .scope S_000002bc573bdaf0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc57443bf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002bc57443bf0_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000002bc57443510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002bc57442f70_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc57443510_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002bc57442f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc57442f70_0, 0, 48;
    %load/vec4 v000002bc574429d0_0;
    %subi 1, 0, 9;
    %store/vec4 v000002bc574429d0_0, 0, 9;
T_2.7 ;
T_2.4 ;
    %load/vec4 v000002bc57443bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc57443bf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_000002bc573bd960;
t_4 %join;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002bc574429d0_0, 0, 9;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002bc573bde90;
T_3 ;
    %wait E_000002bc57367160;
    %load/vec4 v000002bc57448950_0;
    %load/vec4 v000002bc574489f0_0;
    %xor;
    %store/vec4 v000002bc574493f0_0, 0, 1;
    %load/vec4 v000002bc574486d0_0;
    %pad/u 9;
    %load/vec4 v000002bc57448770_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002bc57449e90_0, 0, 9;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc574483b0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002bc57449530_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v000002bc57448db0_0, 0, 48;
    %load/vec4 v000002bc57448db0_0;
    %cmpi/ne 0, 0, 48;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000002bc57449e90_0;
    %pad/u 32;
    %addi 4294967170, 0, 32;
    %pad/u 9;
    %store/vec4 v000002bc57449e90_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc57449d50_0, 0, 1;
    %fork t_7, S_000002bc573be020;
    %jmp t_6;
    .scope S_000002bc573be020;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc57443a10_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002bc57443a10_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000002bc57449d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002bc57448db0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc57449d50_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002bc57448db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc57448db0_0, 0, 48;
    %load/vec4 v000002bc57449e90_0;
    %subi 1, 0, 9;
    %store/vec4 v000002bc57449e90_0, 0, 9;
T_3.7 ;
T_3.4 ;
    %load/vec4 v000002bc57443a10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc57443a10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_000002bc573bde90;
t_6 %join;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002bc57449e90_0, 0, 9;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002bc573be3c0;
T_4 ;
    %wait E_000002bc57366f60;
    %load/vec4 v000002bc5744a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000002bc5744bb80_0;
    %load/vec4 v000002bc5744b400_0;
    %sub;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000002bc5744b400_0;
    %load/vec4 v000002bc5744bb80_0;
    %sub;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v000002bc5744b4a0_0, 0, 8;
    %load/vec4 v000002bc5744a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc5744afa0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc5744afa0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002bc5744b4a0_0;
    %shiftr 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v000002bc57448270_0, 0, 25;
    %load/vec4 v000002bc5744a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc5744bf40_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002bc5744b4a0_0;
    %shiftr 4;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc5744bf40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v000002bc574484f0_0, 0, 25;
    %load/vec4 v000002bc5744bfe0_0;
    %load/vec4 v000002bc5744a3c0_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000002bc57448270_0;
    %load/vec4 v000002bc574484f0_0;
    %add;
    %store/vec4 v000002bc5744bd60_0, 0, 25;
    %load/vec4 v000002bc5744bfe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %store/vec4 v000002bc5744be00_0, 0, 1;
    %load/vec4 v000002bc5744a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v000002bc5744bb80_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v000002bc5744b400_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v000002bc5744b360_0, 0, 8;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002bc574484f0_0;
    %load/vec4 v000002bc57448270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000002bc57448270_0;
    %load/vec4 v000002bc574484f0_0;
    %sub;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000002bc574484f0_0;
    %load/vec4 v000002bc57448270_0;
    %sub;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000002bc5744bd60_0, 0, 25;
    %load/vec4 v000002bc574484f0_0;
    %load/vec4 v000002bc57448270_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002bc5744bfe0_0;
    %and;
    %load/vec4 v000002bc57448270_0;
    %load/vec4 v000002bc574484f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002bc5744a3c0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %pad/s 1;
    %store/vec4 v000002bc5744be00_0, 0, 1;
    %load/vec4 v000002bc5744a8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000002bc5744bb80_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000002bc5744b400_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000002bc5744b360_0, 0, 8;
    %load/vec4 v000002bc5744bd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bc5744b360_0, 0, 8;
T_4.18 ;
T_4.7 ;
    %load/vec4 v000002bc5744bd60_0;
    %cmpi/ne 0, 0, 25;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc5744ad20_0, 0, 1;
    %load/vec4 v000002bc5744bd60_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v000002bc5744bd60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002bc5744bd60_0, 0, 25;
    %load/vec4 v000002bc5744b360_0;
    %addi 1, 0, 8;
    %store/vec4 v000002bc5744b360_0, 0, 8;
    %jmp T_4.23;
T_4.22 ;
    %fork t_9, S_000002bc573be550;
    %jmp t_8;
    .scope S_000002bc573be550;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc57448a90_0, 0, 32;
T_4.24 ;
    %load/vec4 v000002bc57448a90_0;
    %cmpi/s 23, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.25, 5;
    %load/vec4 v000002bc5744ad20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v000002bc5744bd60_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc5744ad20_0, 0, 1;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000002bc5744bd60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc5744bd60_0, 0, 25;
    %load/vec4 v000002bc5744b360_0;
    %subi 1, 0, 8;
    %store/vec4 v000002bc5744b360_0, 0, 8;
T_4.29 ;
T_4.26 ;
    %load/vec4 v000002bc57448a90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc57448a90_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %end;
    .scope S_000002bc573be3c0;
t_8 %join;
T_4.23 ;
T_4.20 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002bc5732b730;
T_5 ;
    %wait E_000002bc57366e60;
    %load/vec4 v000002bc573bc700_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000002bc573bbb20_0;
    %load/vec4 v000002bc573bc8e0_0;
    %sub;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000002bc573bc8e0_0;
    %load/vec4 v000002bc573bbb20_0;
    %sub;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000002bc573bb580_0, 0, 8;
    %load/vec4 v000002bc573bc700_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc573bcc00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc573bcc00_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002bc573bb580_0;
    %shiftr 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v000002bc573bbd00_0, 0, 25;
    %load/vec4 v000002bc573bc700_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc573bc980_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002bc573bb580_0;
    %shiftr 4;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bc573bc980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v000002bc573bbbc0_0, 0, 25;
    %load/vec4 v000002bc573bd060_0;
    %load/vec4 v000002bc573bcd40_0;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000002bc573bbd00_0;
    %load/vec4 v000002bc573bbbc0_0;
    %add;
    %store/vec4 v000002bc573bc660_0, 0, 25;
    %load/vec4 v000002bc573bd060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 1;
    %store/vec4 v000002bc573bbe40_0, 0, 1;
    %load/vec4 v000002bc573bc700_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %load/vec4 v000002bc573bbb20_0;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v000002bc573bc8e0_0;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v000002bc573bca20_0, 0, 8;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000002bc573bbbc0_0;
    %load/vec4 v000002bc573bbd00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %load/vec4 v000002bc573bbd00_0;
    %load/vec4 v000002bc573bbbc0_0;
    %sub;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %load/vec4 v000002bc573bbbc0_0;
    %load/vec4 v000002bc573bbd00_0;
    %sub;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v000002bc573bc660_0, 0, 25;
    %load/vec4 v000002bc573bbbc0_0;
    %load/vec4 v000002bc573bbd00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002bc573bd060_0;
    %and;
    %load/vec4 v000002bc573bbd00_0;
    %load/vec4 v000002bc573bbbc0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000002bc573bcd40_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 1;
    %store/vec4 v000002bc573bbe40_0, 0, 1;
    %load/vec4 v000002bc573bc700_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %load/vec4 v000002bc573bbb20_0;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v000002bc573bc8e0_0;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v000002bc573bca20_0, 0, 8;
    %load/vec4 v000002bc573bc660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bc573bca20_0, 0, 8;
T_5.18 ;
T_5.7 ;
    %load/vec4 v000002bc573bc660_0;
    %cmpi/ne 0, 0, 25;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bc573bb620_0, 0, 1;
    %load/vec4 v000002bc573bc660_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v000002bc573bc660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002bc573bc660_0, 0, 25;
    %load/vec4 v000002bc573bca20_0;
    %addi 1, 0, 8;
    %store/vec4 v000002bc573bca20_0, 0, 8;
    %jmp T_5.23;
T_5.22 ;
    %fork t_11, S_000002bc5731c130;
    %jmp t_10;
    .scope S_000002bc5731c130;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bc5735ef90_0, 0, 32;
T_5.24 ;
    %load/vec4 v000002bc5735ef90_0;
    %cmpi/s 23, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.25, 5;
    %load/vec4 v000002bc573bb620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %load/vec4 v000002bc573bc660_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bc573bb620_0, 0, 1;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v000002bc573bc660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002bc573bc660_0, 0, 25;
    %load/vec4 v000002bc573bca20_0;
    %subi 1, 0, 8;
    %store/vec4 v000002bc573bca20_0, 0, 8;
T_5.29 ;
T_5.26 ;
    %load/vec4 v000002bc5735ef90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bc5735ef90_0, 0, 32;
    %jmp T_5.24;
T_5.25 ;
    %end;
    .scope S_000002bc5732b730;
t_10 %join;
T_5.23 ;
T_5.20 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002bc57372cf0;
T_6 ;
    %vpi_call 2 21 "$dumpfile", "comp_multiply.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002bc57372cf0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 4147327796, 0, 34;
    %concati/vec4 1036831949, 0, 30;
    %store/vec4 v000002bc5744a1e0_0, 0, 64;
    %pushi/vec4 4147327796, 0, 34;
    %concati/vec4 1036831949, 0, 30;
    %store/vec4 v000002bc5744b720_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_comp_multiply.v";
    "comp_multiply.v";
    "fpu_add.v";
    "fpu_multiply.v";
