$date
	Sat Oct  5 21:50:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_UAR $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 8 " d_in [7:0] $end
$var wire 2 # select [1:0] $end
$var reg 8 $ q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b0 #
b0 "
0!
$end
#5
1!
#10
0!
b11 #
b1010 "
#15
b1010 $
1!
#20
0!
b10 #
#25
b10100 $
1!
#30
0!
b1 #
#35
b1010 $
1!
#40
0!
b0 #
#45
1!
#50
0!
b11 #
b1100 "
#55
b1100 $
1!
#60
0!
b10 #
#65
b11000 $
1!
#70
0!
b0 #
#75
1!
#80
0!
b1 #
#85
b1100 $
1!
#90
0!
