/* Very primitive emulator of Commodore 65 + sub-set (!!) of Mega65 fetures.
   DMAgic emulation.
   Copyright (C)2016,2017 LGB (Gábor Lénárt) <lgblgblgb@gmail.com>

This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA */

#include "xemu/emutools.h"
#include "xemu/f018_core.h"
#include "xemu/cpu65c02.h"


/* NOTES ABOUT C65/M65 DMAgic "F018", AND THIS EMULATION:

	* this emulation part uses "callbacks" and it depends on the target emulator how to implement read/write ops by DMA!
	* modulo currently not handled, and it seems there is not so much decent specification how it does work
	* INT / interrupt is not handled
	* MIX command is implemented, though without decent specification is more like a guessing only
	* SWAP command is also a guessing, but a better one, as it's kinda logical what it is used for
	* COPY/FILL should be OK
	* DMA length of ZERO probably means $10000 [but not so much info on this ...] FIXME?
	* Current emulation timing is incorrect
	* Speed of DMA in a real C65 would be affected by many factors, kind of op, or even VIC-3 fetchings etc ... "Of course" it's not emulated ...
	* DMA sees the upper memory regions (ie in BANK 4 and above), which may have "something", though REC (Ram Expansion Controller) is not implemented yet
	* It's currently unknown that DMA registers are modified as DMA list is read, ie what happens if only reg 0 is re-written
	* C65 specification tells about "not implemented sub-commands": I am curious what "sub commands" are or planned as, etc ...
	* Reading status would resume interrupted DMA operation (?) it's not emulated
	* MEGA65 macro is defined in case of M65 target, then we handle the "megabyte slice stuff" as well.
*/


Uint8 dma_registers[16];		// The four DMA registers (with last values written by the CPU)
int   dma_chip_revision;		// revision of DMA chip
static int   source_step;		// [-1, 0, 1] step value for source (0 = hold, constant address)
static int   target_step;		// [-1, 0, 1] step value for target (0 = hold, constant address)
static int   source_addr;		// DMA source address (the low byte is also used by COPY command as the "filler byte")
static int   target_addr;		// DMA target address
static int   source_is_io;		// DMA source is I/O space (only the lower 12 bits are used of the source_addr then?)
static int   target_is_io;		// DMA target is I/O space (only the lower 12 bits are used of the target_addr then?)
static int   modulo;			// Currently not used/emulated
static int   source_uses_modulo;	// Currently not used/emulated
static int   target_uses_modulo;	// Currently not used/emulated
static int   length;			// DMA operation length
static int   command;			// DMA command
static int   chained;			// 1 = chained (read next DMA operation "descriptor")
static int   dma_list_addr;		// Current address of the DMA list, controller will read to "execute"
static Uint8 minterms[4];		// Used with MIX DMA command only
       Uint8 dma_status;
//static int   mb_list, mb_source, mb_target;


// These are call-backs, emulator is initialized with, and the set, a DMA operation can choose from, see below
// See dma_init()
// Source/target is separated, as the emulator may implement phys addr mapping cache, so it can exploit the
// likely situation that the next byte to read/write is within the same 256 byte page, so there is no need
// for a full address decoding "circle" all the time ...
static dma_reader_cb_t cb_source_mreader;
static dma_writer_cb_t cb_source_mwriter;
static dma_reader_cb_t cb_target_mreader;
static dma_writer_cb_t cb_target_mwriter;
static dma_reader_cb_t cb_source_ioreader;
static dma_writer_cb_t cb_source_iowriter;
static dma_reader_cb_t cb_target_ioreader;
static dma_writer_cb_t cb_target_iowriter;
// These are call-backs, assigned by the DMA operation initiaiter
static dma_reader_cb_t source_reader;
static dma_reader_cb_t target_reader;
static dma_reader_cb_t list_reader;
static dma_writer_cb_t source_writer;
static dma_writer_cb_t target_writer;
// ...
static int source_mask, target_mask, source_megabyte, target_megabyte, list_megabyte;
static int dma_phys_io_offset, dma_phys_io_offset_default = 0;



// TODO: modulo?
static INLINE Uint8 read_source_next ( void )
{
	// We use "+" operator for "megabyte" (see the similar functions below too)
	// Since, if it is I/O source/target, then it's allowed the emulator specify
	// a physical address for I/O which also contains an offset within the "mbyte slice"
	// range as well (ie, mega65 uses I/O areas mapped in the $FF megabyte area, for
	// various I/O modes)
	Uint8 result = source_reader((source_addr & source_mask) + source_megabyte);
	source_addr += source_step;
	return result;
}


// TODO: modulo?
static INLINE void write_target_next ( Uint8 data )
{
	// See the comment at read_source_next()
	target_writer((target_addr & target_mask) + target_megabyte, data);
	target_addr += target_step;
}


// TODO: modulo?
static INLINE void swap_next ( void )
{
	// See the comment at read_source_next()
	Uint8 sa = source_reader((source_addr & source_mask) + source_megabyte);
	Uint8 da = target_reader((target_addr & target_mask) + target_megabyte);
	source_writer((source_addr & source_mask) + source_megabyte, da);
	target_writer((target_addr & target_mask) + target_megabyte, sa);
	source_addr += source_step;
	target_addr += target_step;
}


// TODO: modulo?
static INLINE void mix_next ( void )
{
	// See the comment at read_source_next()
	Uint8 sa = source_reader((source_addr & source_mask) + source_megabyte);
	Uint8 da = target_reader((target_addr & target_mask) + target_megabyte);
	// NOTE: it's not clear from the specification, what MIX
	// does. I assume, that it does some kind of minterm
	// with source and target and writes the result to
	// target. I'm not even sure how the minterms are
	// interpreted on the bits of two bytes too much. FIXME!!!
	da =
		(( sa) & ( da) & minterms[3]) |
		(( sa) & (~da) & minterms[2]) |
		((~sa) & ( da) & minterms[1]) |
		((~sa) & (~da) & minterms[0]) ;
	// See the comment at read_source_next()
	target_writer((target_addr & target_mask) + target_megabyte, da);
	source_addr += source_step;
	target_addr += target_step;	
}



static INLINE Uint8 read_dma_list_next ( void )
{
	// Unlike the functions above, DMA list read is always memory (not I/O)
	// Also the "step" is always one. So it's a bit special case ....
	return list_reader(((dma_list_addr++) & 0xFFFFF) + list_megabyte);
}



void dma_write_reg ( int addr, Uint8 data )
{
	// DUNNO about DMAgic too much. It's merely guessing from my own ROM assembly tries, C65gs/Mega65 VHDL, and my ideas :)
	// The following condition is commented out for now. FIXME: how it is handled for real?!
	//if (vic_iomode != VIC4_IOMODE)
	//	addr &= 3;
#ifdef MEGA65
	dma_registers[addr] = data;
	switch (addr) {
		case 0x2:	// for compatibility with C65, Mega65 here resets the MB part of the DMA list address
			dma_registers[4] = 0;	// this is the "MB" part of the DMA list address (hopefully ...)
			break;
		case 0xE:	// Set low order bits of DMA list address, without starting (Mega65 feature, but without VIC4 new mode, this reg will never addressed here anyway)
			dma_registers[0] = data;
			break;
	}
#else
	if (addr > 3) {	// in case of C65, the extended registers cannot be written
		DEBUG("DMA: trying to write M65-specific DMA register (%d) with a C65 ..." NL, addr);
		return;
	}
	dma_registers[addr] = data;
#endif
	if (addr)
		return;	// Only writing register 0 starts the DMA operation, otherwise just return from this function (reg write already happened)
	if (unlikely(dma_status))
		FATAL("dma_write_reg(): new DMA op with dma_status != 0");
	dma_list_addr = dma_registers[0] | (dma_registers[1] << 8) | ((dma_registers[2] & 15) << 16);
#ifdef MEGA65
	list_megabyte = (int)dma_registers[4] << 20;	// the "MB" part to select MegaByte range for the DMA list reading
#endif
	DEBUG("DMA: list address is [MB=$%02X]$%06X now, just written to register %d value $%02X" NL, list_megabyte >> 20, dma_list_addr, addr, data);
	dma_status = 0x80;	// DMA is busy now, also to signal the emulator core to call dma_update() in its main loop
	command = -1;		// signal dma_update() that it's needed to fetch the DMA command, no command is fetched yet
	cpu_multi_step_stop_trigger = 1;	// trigger stopping multi-op CPU emulation mode, otherwise "delayed DMAs" would overlap each other resulting "panic"
}



/* Main emulation loop should call this function regularly, if dma_status is not zero.
   This way we have 'real' DMA, ie works while the rest of the machine is emulated too.
   Please note, that the "exact" timing of DMA and eg the CPU is still incorrect, but it's far
   better than the previous version where DMA was "blocky", ie the whole machine was "halted" while DMA worked ...
   ---------------------------------------------------------------------------------------------------------------
   OK, now it seems, there are (at least?) two major (or planned?) DMA revisions in C65 with many incompatibilities.
   Let's call them "A" and "B" (F018A and F018B). Currently, Xemu decides according the variable "dma_chip_revision" being 0
   means "A" other non-zero values are "B", set by dma_init() function called by the emulator.

   Command byte:   bits 0,1 -> DMA command
                   bit  2   -> chained bit
		   bit  3   -> interrupt? [not emulated!]
		   F018A:
			bit 4,5,6,7 = MIX minterm selection
		   F018B:
			bit4: source direction
			bit5: target direction
			bit6: ?
			bit7: ?

   Source/target MS byte:
		   bits 0-3: -> address bits   19,18,17,16
                   F018A:
			bit 4:  HOLD
			bit 5:  MOD
			bit 6:  DIR
			bit 7:  IO
                   F018B:
			no idea ... maybe 1Mb bank selection?

   Extra byte in DMA list fetch before modulo (CALLED: "subcommand" also?):
		ONLY IN CASE OF F016B (12 bytes / DMA command, for F018A it's only 11 bytes ...)
*/
int dma_update ( void )
{
	Uint8 subcommand;
	int time;
	if (unlikely(!dma_status))
		FATAL("dma_update() called with no dma_status set!");
	if (unlikely(command == -1)) {
		// command == -1 signals the situation, that the (next) DMA command should be read!
		// This part is highly incorrect, ie fetching so many bytes in one step only of dma_update()
		command      = read_dma_list_next()      ;
		length       = read_dma_list_next()      ;
		length      |= read_dma_list_next() <<  8;
		source_addr  = read_dma_list_next()      ;
		source_addr |= read_dma_list_next() <<  8;
		source_addr |= read_dma_list_next() << 16;
		target_addr  = read_dma_list_next()      ;
		target_addr |= read_dma_list_next() <<  8;
		target_addr |= read_dma_list_next() << 16;
		if (dma_chip_revision)	// for F018B we have an extra byte fetch here! used later in this function
			subcommand = read_dma_list_next();
		modulo       = read_dma_list_next()      ;	// modulo is not so much handled yet, maybe it's not even a 16 bit value
		modulo      |= read_dma_list_next() <<  8;	// ... however since it's currently not used, it does not matter too much
		if (dma_chip_revision) {
			time = 12;	// FIXME: correct timing?
			// F018B ("new") behaviour
			source_step  = (command & 16) ? -1 : 1;
			target_step  = (command & 32) ? -1 : 1;
			//source_uses_modulo =
			//target_uses_modulo =
			// FIXME: what about minterms in F018B?!
		} else {
			time = 11;	// FIXME: correct timing?
			// F018A ("old") behaviour
			source_step  = (source_addr & 0x100000) ? 0 : ((source_addr & 0x400000) ? -1 : 1);
			target_step  = (target_addr & 0x100000) ? 0 : ((target_addr & 0x400000) ? -1 : 1);
			source_uses_modulo = (source_addr & 0x200000);
			target_uses_modulo = (target_addr & 0x200000);
			minterms[0] = (command &  16) ? 0xFF : 0x00;
			minterms[1] = (command &  32) ? 0xFF : 0x00;
			minterms[2] = (command &  64) ? 0xFF : 0x00;
			minterms[3] = (command & 128) ? 0xFF : 0x00;
		}
		// It *seems* I/O stuff is still in the place even with F018B. FIXME: is it true?
		source_is_io = (source_addr & 0x800000);
		target_is_io = (target_addr & 0x800000);
		// FIXME: for F018B, we should allow "1mbyte bank" selection!!!!!!!
		source_addr &= 0xFFFFF;	// C65 1-mbyte range, chop bits used for other purposes off
		target_addr &= 0xFFFFF; // C65 1-mbyte range, chop bits used for other purposes off
		/* source selection */
		if (source_is_io) {
			source_reader	= cb_source_ioreader;
			source_writer	= cb_source_iowriter;
			source_mask	= 0xFFF;	// 4K I/O size
			source_megabyte	= dma_phys_io_offset;
		} else {
			source_reader	= cb_source_mreader;
			source_writer	= cb_source_mwriter;
			source_mask	= 0xFFFFF;	// 1Mbyte of "Mbyte slice" size
#ifdef MEGA65
			source_megabyte	= (int)dma_registers[5] << 20;
#endif
		}
		/* target selection */
		if (target_is_io) {
			target_reader	= cb_target_ioreader;
			target_writer	= cb_target_iowriter;
			target_mask	= 0xFFF;	// 4K I/O size
			target_megabyte	= dma_phys_io_offset;
		} else {
			target_reader	= cb_target_mreader;
			target_writer	= cb_target_mwriter;
			target_mask	= 0xFFFFF;	// 1Mbyte of "Mbyte slice" size
#ifdef MEGA65
			target_megabyte	= (int)dma_registers[6] << 20;
#endif
		}
		/* other stuff */
		chained = (command & 4);
		DEBUG("DMA: READ COMMAND: $%05X[%s%s %d] -> $%05X[%s%s %d] (L=$%04X) CMD=%d (%s)" NL,
			source_addr, source_is_io ? "I/O" : "MEM", source_uses_modulo ? " MOD" : "", source_step,
			target_addr, target_is_io ? "I/O" : "MEM", target_uses_modulo ? " MOD" : "", target_step,
			length, command, chained ? "chain" : "last"
		);
		if (!length)
			length = 0x10000;			// I *think* length of zero means 64K. Probably it's not true!!
		return time;
	}
	// We have valid command to be executed, or continue to execute
	//DEBUG("DMA: EXECUTING: command=%d length=$%04X" NL, command & 3, length);
	switch (command & 3) {
		case 0:			// COPY command
			write_target_next(read_source_next());
			time = 2;	// FIXME: correct timing?
			break;
		case 1:			// MIX command
			mix_next();
			time = 3;	// FIXME: correct timing?
			break;
		case 2:			// SWAP command
			swap_next();
			time = 4;	// FIXME: correct timing?
			break;
		case 3:			// FILL command (SRC LO is the filler byte!)
			write_target_next(source_addr & 0xFF);
			time = 1;	// FIXME: correct timing?
			break;
	}
	// Check the situation of end of the operation
	length--;
	if (length <= 0) {
		if (chained) {			// chained?
			DEBUG("DMA: end of operation, but chained!" NL);
			dma_status = 0x81;	// still busy then, with also bit0 set (chained)
			command = -1;		// signal for next DMA command fetch
		} else {
			DEBUG("DMA: end of operation, no chained next one." NL);
			dma_status = 0;		// end of DMA command
			command = -1;
		}
	}
	return time;
}



int dma_update_multi_steps ( int do_for_cycles )
{
	int cycles = 0;
	do {
		cycles += dma_update();
	} while (cycles <= do_for_cycles && dma_status);
	return cycles;
}



void dma_set_phys_io_offset ( int offs )
{
	dma_phys_io_offset_default = dma_phys_io_offset = offs;
	if (source_is_io)
		source_megabyte = offs;
	if (target_is_io)
		target_megabyte = offs;
}


void dma_init (
	int dma_rev_set,
	dma_reader_cb_t set_source_mreader , dma_writer_cb_t set_source_mwriter , dma_reader_cb_t set_target_mreader , dma_writer_cb_t set_target_mwriter,
	dma_reader_cb_t set_source_ioreader, dma_writer_cb_t set_source_iowriter, dma_reader_cb_t set_target_ioreader, dma_writer_cb_t set_target_iowriter,
	dma_reader_cb_t set_list_reader
)
{
	dma_chip_revision = dma_rev_set;
	DEBUGPRINT("DMA: initializing DMA engine for chip revision %d" NL, dma_rev_set);
	cb_source_mreader  = set_source_mreader;
	cb_source_mwriter  = set_source_mwriter;
	cb_target_mreader  = set_target_mreader;
	cb_target_mwriter  = set_target_mwriter;
	cb_source_ioreader = set_source_ioreader;
	cb_source_iowriter = set_source_iowriter;
	cb_target_ioreader = set_target_ioreader;
	cb_target_iowriter = set_target_iowriter;
	list_reader = set_list_reader;
	dma_reset();
}


void dma_reset ( void )
{
	command = -1;	// no command is fetched yet
	dma_status = 0;
	memset(dma_registers, 0, sizeof dma_registers);
	source_megabyte = 0;
	target_megabyte = 0;
	list_megabyte = 0;
	dma_phys_io_offset = dma_phys_io_offset_default;
}


Uint8 dma_read_reg ( int addr )
{
	// FIXME: status on ALL registers when read?!
	DEBUG("DMA: register reading at addr of %d" NL, addr);
#if 0
	if ((addr & 3) != 3)
		return 0xFF;	// other registers are (??????) writeonly? FIXME?
#endif
	return dma_status;
}


/* --- SNAPSHOT RELATED --- */

#ifdef XEMU_SNAPSHOT_SUPPORT

// Note: currently state is not saved "within" a DMA operation. It's only a problem, if a DMA
// operation is not handled fully here, but implemented as an iterating update method from the
// emulator code. FIXME.

#include <string.h>

#define SNAPSHOT_DMA_BLOCK_VERSION	1
#define SNAPSHOT_DMA_BLOCK_SIZE		0x100


int dma_snapshot_load_state ( const struct xemu_snapshot_definition_st *def, struct xemu_snapshot_block_st *block )
{
	Uint8 buffer[SNAPSHOT_DMA_BLOCK_SIZE];
	int a;
	if (block->block_version != SNAPSHOT_DMA_BLOCK_VERSION || block->sub_counter || block->sub_size != sizeof buffer)
		RETURN_XSNAPERR_USER("Bad C65 block syntax");
	a = xemusnap_read_file(buffer, sizeof buffer);
	if (a) return a;
	/* loading state ... */
	memcpy(dma_registers, buffer, sizeof dma_registers);
	dma_chip_revision = buffer[0x80];
	return 0;
}


int dma_snapshot_save_state ( const struct xemu_snapshot_definition_st *def )
{
	Uint8 buffer[SNAPSHOT_DMA_BLOCK_SIZE];
	int a = xemusnap_write_block_header(def->idstr, SNAPSHOT_DMA_BLOCK_VERSION);
	if (a) return a;
	memset(buffer, 0xFF, sizeof buffer);
	/* saving state ... */
	memcpy(buffer, dma_registers, sizeof dma_registers);
	buffer[0x80] = dma_chip_revision;
	if (dma_status)
		WARNING_WINDOW("f018_core DMA snapshot save: snapshot with DMA pending! Snapshot WILL BE incorrect on loading! FIXME!");	// FIXME!
	return xemusnap_write_sub_block(buffer, sizeof buffer);
}

#endif
