/*
 * SPDX-License-Identifier: MIT
 * Copyright (c) 2023 tinyVision.ai
 *
 * Hardware registers and definitions used by the USB23 driver.
 * https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/ipcores05/usb-2_0-3_2-ip-core
 */

#include <zephyr/sys/util.h>

/*
 * Hardware format representing one DMA transaction request passed from the
 * CPU to the USB23 core.
 */
struct usb23_trb {
	uint32_t addr_lo;
	uint32_t addr_hi;
	uint32_t status;
#define USB23_TRB_STATUS_BUFSIZ_MASK		GENMASK(23, 0)
#define USB23_TRB_STATUS_BUFSIZ_SHIFT		0
#define USB23_TRB_STATUS_PCM1_MASK		GENMASK(25, 24)
#define USB23_TRB_STATUS_PCM1_1PKT		(0x0 << 24)
#define USB23_TRB_STATUS_PCM1_2PKT		(0x1 << 24)
#define USB23_TRB_STATUS_PCM1_3PKT		(0x2 << 24)
#define USB23_TRB_STATUS_PCM1_4PKT		(0x3 << 24)
#define USB23_TRB_STATUS_TRBSTS_MASK		GENMASK(31, 28)
#define USB23_TRB_STATUS_TRBSTS_SHIFT		28
#define USB23_TRB_STATUS_TRBSTS_OK		(0x0 << 28)
#define USB23_TRB_STATUS_TRBSTS_MISSEDISOC	(0x1 << 28)
#define USB23_TRB_STATUS_TRBSTS_SETUPPENDING	(0x2 << 28)
#define USB23_TRB_STATUS_TRBSTS_XFERINPROGRESS	(0x4 << 28)
#define USB23_TRB_STATUS_TRBSTS_ZLPPENDING	(0xf << 28)
	uint32_t ctrl;
#define USB23_TRB_CTRL_HWO			BIT(0)
#define USB23_TRB_CTRL_LST			BIT(1)
#define USB23_TRB_CTRL_CHN			BIT(2)
#define USB23_TRB_CTRL_CSP			BIT(3)
#define USB23_TRB_CTRL_TRBCTL_MASK		GENMASK(9, 4)
#define USB23_TRB_CTRL_TRBCTL_NORMAL		(0x1 << 4)
#define USB23_TRB_CTRL_TRBCTL_CONTROL_SETUP	(0x2 << 4)
#define USB23_TRB_CTRL_TRBCTL_CONTROL_STATUS_2	(0x3 << 4)
#define USB23_TRB_CTRL_TRBCTL_CONTROL_STATUS_3	(0x4 << 4)
#define USB23_TRB_CTRL_TRBCTL_CONTROL_DATA_1	(0x5 << 4)
#define USB23_TRB_CTRL_TRBCTL_ISOCHRONOUS_1	(0x6 << 4)
#define USB23_TRB_CTRL_TRBCTL_ISOCHRONOUS_N	(0x7 << 4)
#define USB23_TRB_CTRL_TRBCTL_LINK_TRB		(0x8 << 4)
#define USB23_TRB_CTRL_ISP_IMI			BIT(10)
#define USB23_TRB_CTRL_IOC			BIT(11)
#define USB23_TRB_CTRL_PCM1_MASK		GENMASK(25, 24)
#define USB23_TRB_CTRL_PCM1_SHIFT		24
#define USB23_TRB_CTRL_SPR			26
#define USB23_TRB_CTRL_SIDSOFN_MASK		GENMASK(29, 14)
#define USB23_TRB_CTRL_SIDSOFN_SHIFT		14
} __packed;

/*
 * Format for an endpoint-specific event.
 */
struct usb23_depevt {
	uint32_t category:1;
	uint32_t ep_num:5;
	uint32_t type:4;
#define USB23_DEPEVT_TYPE_XFERCOMPLETE		0x01
#define USB23_DEPEVT_TYPE_XFERINPROGRESS	0x02
#define USB23_DEPEVT_TYPE_XFERNOTREADY		0x03
#define USB23_DEPEVT_TYPE_RXTXFIFOEVT		0x04
#define USB23_DEPEVT_TYPE_STREAMEVT		0x06
#define USB23_DEPEVT_TYPE_EPCMDCMPLT		0x07
	uint32_t reserved_11_10:2;
	uint32_t status:4;
/* For XferNotReady */
#define USB23_DEPEVT_STATUS_B3_MASK		GENMASK(2, 0)
#define USB23_DEPEVT_STATUS_B3_CONTROL_SETUP	(0x0 << 0)
#define USB23_DEPEVT_STATUS_B3_CONTROL_DATA	(0x1 << 0)
#define USB23_DEPEVT_STATUS_B3_CONTROL_STATUS	(0x2 << 0)
/* For XferComplete or XferInProgress */
#define USB23_DEPEVT_STATUS_BUSERR		BIT(0)
#define USB23_DEPEVT_STATUS_SHORT		BIT(1)
#define USB23_DEPEVT_STATUS_IOC			BIT(2)
/* For XferComplete */
#define USB23_DEPEVT_STATUS_LST			BIT(3)
/* For XferInProgress */
#define USB23_DEPEVT_STATUS_MISSED_ISOC		BIT(3)
/* For StreamEvt */
#define USB23_DEPEVT_STATUS_STREAMFOUND		0x1
#define USB23_DEPEVT_STATUS_STREAMNOTFOUND	0x2
	uint32_t parameters:16;
} __packed;

/*
 * Format for a device event unrelated to any endpoint.
 */
struct usb23_devt {
	uint32_t category:1;
	uint32_t event:7;
	uint32_t type:4;
#define USB23_DEVT_TYPE_DISCONNEVT		0x0
#define USB23_DEVT_TYPE_USBRST			0x1
#define USB23_DEVT_TYPE_CONNECTDONE		0x2
#define USB23_DEVT_TYPE_ULSTCHNG		0x3
#define USB23_DEVT_TYPE_WKUPEVT			0x4
#define USB23_DEVT_TYPE_SUSPEND			0x6
#define USB23_DEVT_TYPE_SOF			0x7
#define USB23_DEVT_TYPE_ERRTICERR		0x9
#define USB23_DEVT_TYPE_CMDCMPLT		0xa
#define USB23_DEVT_TYPE_EVNTOVERFLOW		0xb
#define USB23_DEVT_TYPE_VNDRDEVTSTRCVED		0xc
	uint32_t reserved_15_12:4;
	uint32_t evtinfo:9;
	uint32_t reserved_31_25:7;
} __packed;

/*
 * Format of each entry of the event buffer.
 */
union usb23_evt {
	struct usb23_depevt depevt;
	struct usb23_devt devt;
	uint32_t raw;
};

/*
 * Number of events in the event buffer. Ad-hoc value adjusted for practical
 * use-cases. This value might be good for every use-cases.
 */
#define USB23_EVT_NUM				8
#define USB23_TRB_NUM				2

/* Device Endpoint Commands and Parameters */
#define USB23_DEPCMDPAR2(n)			(0xc800 + 16 * (n))
#define USB23_DEPCMDPAR1(n)			(0xc804 + 16 * (n))
#define USB23_DEPCMDPAR0(n)			(0xc808 + 16 * (n))
#define USB23_DEPCMD(n)				(0xc80c + 16 * (n))
/* Common fields to DEPCMD */
#define USB23_DEPCMD_HIPRI_FORCERM		(1 << 11)
#define USB23_DEPCMD_STATUS_MASK		GENMASK(15, 12)
#define USB23_DEPCMD_STATUS_OK			(0 << 12)
#define USB23_DEPCMD_STATUS_CMDERR		(1 << 12)
#define USB23_DEPCMD_XFERRSCIDX_MASK		GENMASK(22, 16)
#define USB23_DEPCMD_XFERRSCIDX_SHIFT		16
/* DEPCFG Command and Parameters */
#define USB23_DEPCMD_DEPCFG			(1 << 0)
#define USB23_DEPCMDPAR0_DEPCFG_EPTYPE_MASK	GENMASK(2, 1)
#define USB23_DEPCMDPAR0_DEPCFG_EPTYPE_CTRL	(0x0 << 1)
#define USB23_DEPCMDPAR0_DEPCFG_EPTYPE_ISOC	(0x1 << 1)
#define USB23_DEPCMDPAR0_DEPCFG_EPTYPE_BULK	(0x2 << 1)
#define USB23_DEPCMDPAR0_DEPCFG_EPTYPE_INT	(0x3 << 1)
#define USB23_DEPCMDPAR0_DEPCFG_MPS_MASK	GENMASK(13, 3)
#define USB23_DEPCMDPAR0_DEPCFG_MPS_SHIFT	3
#define USB23_DEPCMDPAR0_DEPCFG_FIFONUM_MASK	GENMASK(21, 17)
#define USB23_DEPCMDPAR0_DEPCFG_FIFONUM_SHIFT	17
#define USB23_DEPCMDPAR0_DEPCFG_BRSTSIZ_MASK	GENMASK(25, 22)
#define USB23_DEPCMDPAR0_DEPCFG_BRSTSIZ_SHIFT	22
#define USB23_DEPCMDPAR0_DEPCFG_ACTION_MASK	GENMASK(31, 30)
#define USB23_DEPCMDPAR0_DEPCFG_ACTION_INIT	(0x0 << 30)
#define USB23_DEPCMDPAR0_DEPCFG_ACTION_RESTORE	(0x1 << 30)
#define USB23_DEPCMDPAR0_DEPCFG_ACTION_MODIFY	(0x2 << 30)
#define USB23_DEPCMDPAR1_DEPCFG_INTRNUM_MASK	GENMASK(4, 0)
#define USB23_DEPCMDPAR1_DEPCFG_INTRNUM_SHIFT	0
#define USB23_DEPCMDPAR1_DEPCFG_XFERCMPLEN	BIT(8)
#define USB23_DEPCMDPAR1_DEPCFG_XFERINPROGEN	BIT(9)
#define USB23_DEPCMDPAR1_DEPCFG_XFERNRDYEN	BIT(10)
#define USB23_DEPCMDPAR1_DEPCFG_RXTXFIFOEVTEN	BIT(11)
#define USB23_DEPCMDPAR1_DEPCFG_STREAMEVTEN	BIT(13)
#define USB23_DEPCMDPAR1_DEPCFG_LIMITTXDMA	BIT(15)
#define USB23_DEPCMDPAR1_DEPCFG_BINTERVAL_MASK	GENMASK(23, 16)
#define USB23_DEPCMDPAR1_DEPCFG_BINTERVAL_SHIFT	16
#define USB23_DEPCMDPAR1_DEPCFG_STRMCAP		BIT(24)
#define USB23_DEPCMDPAR1_DEPCFG_EPNUMBER_MASK	GENMASK(29, 25)
#define USB23_DEPCMDPAR1_DEPCFG_EPNUMBER_SHIFT	25
#define USB23_DEPCMDPAR1_DEPCFG_BULKBASED	BIT(30)
#define USB23_DEPCMDPAR1_DEPCFG_FIFOBASED	BIT(31)
#define USB23_DEPCMDPAR2_DEPCFG_EPSTATE_MASK	GENMASK(31, 0)
#define USB23_DEPCMDPAR2_DEPCFG_EPSTATE_SHIFT	0
/* DEPXFERCFG Command and Parameters */
#define USB23_DEPCMD_DEPXFERCFG			(0x2 << 0)
#define USB23_DEPCMDPAR0_DEPXFERCFG_NUMXFERRES_MASK GENMASK(15, 0)
#define USB23_DEPCMDPAR0_DEPXFERCFG_NUMXFERRES_SHIFT 0
/* Other Commands */
#define USB23_DEPCMD_DEPGETSTATE		(0x3 << 0)
#define USB23_DEPCMD_DEPSETSTALL		(0x4 << 0)
#define USB23_DEPCMD_DEPCSTALL			(0x5 << 0)
#define USB23_DEPCMD_DEPSTRTXFER		(0x6 << 0)
#define USB23_DEPCMD_DEPUPDXFER			(0x7 << 0)
#define USB23_DEPCMD_DEPENDXFER			(0x8 << 0)
#define USB23_DEPCMD_DEPSTARTCFG		(0x9 << 0)
#define USB23_DEPCMD_CMDACT			BIT(10)

/* Global USB2 (UTMI/ULPI) PHY configuration */
#define USB23_GUSB2PHYCFG			0xC200
#define USB23_GUSB2PHYCFG_PHYSOFTRST		BIT(31)
#define USB23_GUSB2PHYCFG_ULPIEXTVBUSINDICATOR	BIT(18)
#define USB23_GUSB2PHYCFG_ULPIEXTVBUSDRV	BIT(17)
#define USB23_GUSB2PHYCFG_ULPICLKSUSM		BIT(16)
#define USB23_GUSB2PHYCFG_ULPIAUTORES		BIT(15)
#define USB23_GUSB2PHYCFG_USBTRDTIM_MIN9_MASK	GENMASK(13, 10)
#define USB23_GUSB2PHYCFG_USBTRDTIM_MIN9_SHIFT	10
#define USB23_GUSB2PHYCFG_ENBLSLPM		BIT(8)
#define USB23_GUSB2PHYCFG_PHYSEL		BIT(7)
#define USB23_GUSB2PHYCFG_SUSPHY		BIT(6)
#define USB23_GUSB2PHYCFG_FSINTF		BIT(5)
#define USB23_GUSB2PHYCFG_ULPI_UTMI_SEL		BIT(4)
#define USB23_GUSB2PHYCFG_PHYIF			BIT(3)
#define USB23_GUSB2PHYCFG_TOUTCAL_MASK		GENMASK(2, 0)

/* Global USB 3.0 PIPE Control Register */
#define USB23_GUSB3PIPECTL			0xc2c0
#define USB23_GUSB3PIPECTL_PHYSOFTRST		BIT(31)
#define USB23_GUSB3PIPECTL_UX_EXIT_IN_PX	BIT(27)
#define USB23_GUSB3PIPECTL_PING_ENHANCEMENT_EN	BIT(26)
#define USB23_GUSB3PIPECTL_U1U2EXITFAIL_TO_RECOV BIT(25)
#define USB23_GUSB3PIPECTL_REQUEST_P1P2P3	BIT(24)
#define USB23_GUSB3PIPECTL_STARTXDETU3RXDET	BIT(23)
#define USB23_GUSB3PIPECTL_DISRXDETU3RXDET	BIT(22)
#define USB23_GUSB3PIPECTL_P1P2P3DELAY_MASK	GENMASK(21, 19)
#define USB23_GUSB3PIPECTL_P1P2P3DELAY_SHIFT	19
#define USB23_GUSB3PIPECTL_DELAYP0TOP1P2P3	BIT(18)
#define USB23_GUSB3PIPECTL_SUSPENDENABLE	BIT(17)
#define USB23_GUSB3PIPECTL_DATWIDTH_MASK	GENMASK(16, 15)
#define USB23_GUSB3PIPECTL_DATWIDTH_SHIFT	15
#define USB23_GUSB3PIPECTL_ABORTRXDETINU2	BIT(14)
#define USB23_GUSB3PIPECTL_SKIPRXDET		BIT(13)
#define USB23_GUSB3PIPECTL_LFPSP0ALGN		BIT(12)
#define USB23_GUSB3PIPECTL_P3P2TRANOK		BIT(11)
#define USB23_GUSB3PIPECTL_P3EXSIGP2		BIT(10)
#define USB23_GUSB3PIPECTL_LFPSFILT		BIT(9)
#define USB23_GUSB3PIPECTL_TXSWING		BIT(6)
#define USB23_GUSB3PIPECTL_TXMARGIN_MASK	GENMASK(5, 3)
#define USB23_GUSB3PIPECTL_TXMARGIN_SHIFT	3
#define USB23_GUSB3PIPECTL_TXDEEMPHASIS_MASK	GENMASK(2, 1)
#define USB23_GUSB3PIPECTL_TXDEEMPHASIS_SHIFT	1
#define USB23_GUSB3PIPECTL_ELASTICBUFFERMODE	BIT(0)

/* USB Device Configuration Register */
#define USB23_DCFG				0xc700
#define USB23_DCFG_IGNORESTREAMPP		BIT(23)
#define USB23_DCFG_LPMCAP			BIT(22)
#define USB23_DCFG_NUMP_MASK			GENMASK(21, 17)
#define USB23_DCFG_INTRNUM_MASK			GENMASK(16, 12)
#define USB23_DCFG_PERFRINT_MASK		GENMASK(11, 10)
#define USB23_DCFG_PERFRINT_80			(0x0 << 10)
#define USB23_DCFG_PERFRINT_85			(0x1 << 10)
#define USB23_DCFG_PERFRINT_90			(0x2 << 10)
#define USB23_DCFG_PERFRINT_95			(0x3 << 10)
#define USB23_DCFG_DEVADDR_MASK			GENMASK(9, 3)
#define USB23_DCFG_DEVADDR_SHIFT		3
#define USB23_DCFG_DEVSPD_MASK			GENMASK(2, 0)
#define USB23_DCFG_DEVSPD_HIGH_SPEED		(0x0 << 0)
#define USB23_DCFG_DEVSPD_FULL_SPEED		(0x1 << 0)
#define USB23_DCFG_DEVSPD_SUPER_SPEED		(0x4 << 0)

/* Global control register */
#define USB23_GCTL				0xc110
#define USB23_GCTL_PWRDNSCALE_MASK		GENMASK(31, 19)
#define USB23_GCTL_MASTERFILTBYPASS		BIT(18)
#define USB23_GCTL_BYPSSETADDR			BIT(17)
#define USB23_GCTL_U2RSTECN			BIT(16)
#define USB23_GCTL_FRMSCLDWN_MASK		GENMASK(15, 14)
#define USB23_GCTL_PRTCAPDIR_MASK		GENMASK(13, 12)
#define USB23_GCTL_CORESOFTRESET		BIT(11)
#define USB23_GCTL_DEBUGATTACH			BIT(8)
#define USB23_GCTL_RAMCLKSEL_MASK		GENMASK(7, 6)
#define USB23_GCTL_SCALEDOWN_MASK		GENMASK(5, 4)
#define USB23_GCTL_DISSCRAMBLE			BIT(3)
#define USB23_GCTL_DSBLCLKGTNG			BIT(0)

/* USB Device Control register */
#define USB23_DCTL				0xc704
#define USB23_DCTL_RUNSTOP			BIT(31)
#define USB23_DCTL_CSFTRST			BIT(30)
#define USB23_DCTL_HIRDTHRES_4			BIT(28)
#define USB23_DCTL_HIRDTHRES_TIME_MASK		GENMASK(27, 24)
#define USB23_DCTL_APPL1RES			BIT(23)
#define USB23_DCTL_KEEPCONNECT			BIT(19)
#define USB23_DCTL_L1HIBERNATIONEN		BIT(18)
#define USB23_DCTL_CRS				BIT(17)
#define USB23_DCTL_CSS				BIT(16)
#define USB23_DCTL_INITU2ENA			BIT(12)
#define USB23_DCTL_ACCEPTU2ENA			BIT(11)
#define USB23_DCTL_INITU1ENA			BIT(10)
#define USB23_DCTL_ACCEPTU1ENA			BIT(9)
#define USB23_DCTL_ULSTCHNGREQ_MASK		GENMASK(8, 5)
#define USB23_DCTL_ULSTCHNGREQ_REMOTEWAKEUP	(0x8 << 5)
#define USB23_DCTL_TSTCTL_MASK			GENMASK(4, 1)

/* USB Device Event Enable Register */
#define USB23_DEVTEN				0xc708
#define USB23_DEVTEN_INACTTIMEOUTRCVEDEN	BIT(13)
#define USB23_DEVTEN_VNDRDEVTSTRCVEDEN		BIT(12)
#define USB23_DEVTEN_EVNTOVERFLOWEN		BIT(11)
#define USB23_DEVTEN_CMDCMPLTEN			BIT(10)
#define USB23_DEVTEN_ERRTICERREN		BIT(9)
#define USB23_DEVTEN_SOFEN			BIT(7)
#define USB23_DEVTEN_EOPFEN			BIT(6)
#define USB23_DEVTEN_HIBERNATIONREQEVTEN	BIT(5)
#define USB23_DEVTEN_WKUPEVTEN			BIT(4)
#define USB23_DEVTEN_ULSTCNGEN			BIT(3)
#define USB23_DEVTEN_CONNECTDONEEN		BIT(2)
#define USB23_DEVTEN_USBRSTEN			BIT(1)
#define USB23_DEVTEN_DISCONNEVTEN		BIT(0)

/* USB Device Event Register */

/* Endpoint Global Event Buffer Address (64-bit) */
#define USB23_GEVNTADR_LO(n)			(0xc400 + 16 * (n))
#define USB23_GEVNTADR_HI(n)			(0xc404 + 16 * (n))

/* Endpoint Global Event Buffer Size */
#define USB23_GEVNTSIZ(n)			(0xc408 + 16 * (n))
#define USB23_GEVNTSIZ_EVNTINTRPTMASK		BIT(31)

/* Endpoint Global Event Buffer Count (of valid event) */
#define USB23_GEVNTCOUNT(n)			(0xc40c + 16 * (n))

/* USB Device Active USB Endpoint Enable */
#define USB23_DALEPENA				0xC720
#define USB23_DALEPENA_USBACTEP(n)		(1 << (n))

/* USB Device Core Identification and Release Number Register */
#define USB23_GCOREID				0xC120
#define USB23_GCOREID_CORE_MASK			GENMASK(31, 16)
#define USB23_GCOREID_CORE_SHIFT		16
#define USB23_GCOREID_REL_MASK			GENMASK(15, 0)
#define USB23_GCOREID_REL_SHIFT			0

/* USB Globa Status register */
#define USB23_GSTS				0xc118
#define USB23_GSTS_CBELT_MASK			GENMASK(31, 20)
#define USB23_GSTS_SSIC_IP			BIT(11)
#define USB23_GSTS_OTG_IP			BIT(10)
#define USB23_GSTS_BC_IP			BIT(9)
#define USB23_GSTS_ADP_IP			BIT(8)
#define USB23_GSTS_HOST_IP			BIT(7)
#define USB23_GSTS_DEVICE_IP			BIT(6)
#define USB23_GSTS_CSRTIMEOUT			BIT(5)
#define USB23_GSTS_BUSERRADDRVLD		BIT(4)
#define USB23_GSTS_CURMOD_MASK			GENMASK(1, 0)

/* USB Global TX FIFO Size register */
#define USB23_GTXFIFOSIZ(n)			(0xc300 + 4 * (n))
#define USB23_GTXFIFOSIZ_TXFSTADDR_MASK		GENMASK(31, 16)
#define USB23_GTXFIFOSIZ_TXFSTADDR_SHIFT	16
#define USB23_GTXFIFOSIZ_TXFDEP_MASK		GENMASK(15, 0)
#define USB23_GTXFIFOSIZ_TXFDEP_SHIFT		0

/* USB Global RX FIFO Size register */
#define USB23_GRXFIFOSIZ(n)			(0xc380 + 4 * (n))
#define USB23_GRXFIFOSIZ_TXFSTADDR_MASK		GENMASK(31, 16)
#define USB23_GRXFIFOSIZ_TXFSTADDR_SHIFT	16
#define USB23_GRXFIFOSIZ_TXFDEP_MASK		GENMASK(15, 0)
#define USB23_GRXFIFOSIZ_TXFDEP_SHIFT		0

/* USB Bus Error Address registers */
#define USB23_GBUSERRADDR_LO			0xc130
#define USB23_GBUSERRADDR_HI			0xc134

/* USB Controller Debug register */
#define USB23_CTLDEBUG_LO			0xe000
#define USB23_CTLDEBUG_HI			0xe004

/* USB Analyzer Trace register */
#define USB23_ANALYZERTRACE			0xe008

/* USB Global Debug Queue/FIFO Space Available register */
#define USB23_GDBGFIFOSPACE			0xc160
#define USB23_GDBGFIFOSPACE_AVAILABLE_MASK	GENMASK(31, 16)
#define USB23_GDBGFIFOSPACE_AVAILABLE_SHIFT	16
#define USB23_GDBGFIFOSPACE_QUEUETYPE_MASK	GENMASK(8, 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_TX	(0x0 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_RX	(0x1 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_TXREQ	(0x2 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_RXREQ	(0x3 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_RXINFO	(0x4 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_PROTOCOL	(0x5 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_DESCFETCH	(0x6 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_WREVENT	(0x7 << 5)
#define USB23_GDBGFIFOSPACE_QUEUETYPE_AUXEVENT	(0x8 << 5)
#define USB23_GDBGFIFOSPACE_QUEUENUM_MASK	GENMASK(4, 0)
#define USB23_GDBGFIFOSPACE_QUEUENUM_SHIFT	0

/* USB Global Debug LTSSM register */
#define USB23_GDBGLTSSM				0xc164

/* Global Debug LNMCC Register */
#define USB23_GDBGLNMCC				0xc168

/* Global Debug BMU Register */
#define USB23_GDBGBMU				0xc16c

/* Global Debug LSP MUX Register - Device*/
#define USB23_GDBGLSPMUX_DEV			0xc170

/* Global Debug LSP MUX Register - Host */
#define USB23_GDBGLSPMUX_HST			0xc170

/* Global Debug LSP Register */
#define USB23_GDBGLSP				0xc174

/* Global Debug Endpoint Information Register 0 */
#define USB23_GDBGEPINFO0			0xc178

/* Global Debug Endpoint Information Register 1 */
#define USB23_GDBGEPINFO1			0xc17c

/* U3 Root Hub Debug Register */
#define USB23_BU3RHBDBG0			0xd800

/* USB Device Status register */
#define USB23_DSTS				0xC70C
#define USB23_DSTS_DCNRD			BIT(29)
#define USB23_DSTS_SRE				BIT(28)
#define USB23_DSTS_RSS				BIT(25)
#define USB23_DSTS_SSS				BIT(24)
#define USB23_DSTS_COREIDLE			BIT(23)
#define USB23_DSTS_DEVCTRLHLT			BIT(22)
#define USB23_DSTS_USBLNKST_MASK		GENMASK(21, 18)
#define USB23_DSTS_USBLNKST_USB3_U0		(0x0 << 18)
#define USB23_DSTS_USBLNKST_USB3_U1		(0x1 << 18)
#define USB23_DSTS_USBLNKST_USB3_U2		(0x2 << 18)
#define USB23_DSTS_USBLNKST_USB3_U3		(0x3 << 18)
#define USB23_DSTS_USBLNKST_USB3_SS_DIS		(0x4 << 18)
#define USB23_DSTS_USBLNKST_USB3_RX_DET		(0x5 << 18)
#define USB23_DSTS_USBLNKST_USB3_SS_INACT	(0x6 << 18)
#define USB23_DSTS_USBLNKST_USB3_POLL		(0x7 << 18)
#define USB23_DSTS_USBLNKST_USB3_RECOV		(0x8 << 18)
#define USB23_DSTS_USBLNKST_USB3_HRESET		(0x9 << 18)
#define USB23_DSTS_USBLNKST_USB3_CMPLY		(0xa << 18)
#define USB23_DSTS_USBLNKST_USB3_LPBK		(0xb << 18)
#define USB23_DSTS_USBLNKST_USB3_RESET_RESUME	(0xf << 18)
#define USB23_DSTS_USBLNKST_USB2_ON_STATE	(0x0 << 18)
#define USB23_DSTS_USBLNKST_USB2_SLEEP_STATE	(0x2 << 18)
#define USB23_DSTS_USBLNKST_USB2_SUSPEND_STATE	(0x3 << 18)
#define USB23_DSTS_USBLNKST_USB2_DISCONNECTED	(0x4 << 18)
#define USB23_DSTS_USBLNKST_USB2_EARLY_SUSPEND	(0x5 << 18)
#define USB23_DSTS_USBLNKST_USB2_RESET		(0xe << 18)
#define USB23_DSTS_USBLNKST_USB2_RESUME		(0xf << 18)
#define USB23_DSTS_RXFIFOEMPTY			BIT(17)
#define USB23_DSTS_SOFFN_MASK			GENMASK(16, 3)
#define USB23_DSTS_CONNECTSPD_MASK		GENMASK(2, 0)
#define USB23_DSTS_CONNECTSPD_HS		(0x0 << 0)
#define USB23_DSTS_CONNECTSPD_FS		(0x1 << 0)
#define USB23_DSTS_CONNECTSPD_SS		(0x4 << 0)

/* Device Generic Command and Parameter */
#define USB23_DGCMDPAR				0xc710
#define USB23_DGCMD				0xc714
#define USB23_DGCMD_STATUS_MASK			GENMASK(15, 12)
#define USB23_DGCMD_STATUS_ERR			(1 << 12)
#define USB23_DGCMD_STATUS_OK			(0 << 12)
#define USB23_DGCMD_ACT				BIT(10)
#define USB23_DGCMD_IOC				BIT(8)
#define USB23_DGCMD_MASK			GENMASK(7, 0)
/* EXITLATENCY command and parameters */
#define USB23_DGCMD_EXITLATENCY			(2 << 0)
#define USB23_DGCMDPAR_EXITLATENCY_U1SEL_SHIFT	0
#define USB23_DGCMDPAR_EXITLATENCY_U1PEL_SHIFT	8
#define USB23_DGCMDPAR_EXITLATENCY_U2SEL_SHIFT	16
#define USB23_DGCMDPAR_EXITLATENCY_U2PEL_SHIFT	24
/* Other Commands and Parameters */
#define USB23_DGCMD_LINKFUNCTION		(1 << 0)
#define USB23_DGCMD_WAKENOTIFNUM		(3 << 0)
#define USB23_DGCMD_FIFOFLUSHONE		(9 << 0)
#define USB23_DGCMD_FIFOFLUSHALL		(10 << 0)
#define USB23_DGCMD_ENDPOINTNRDY		(12 << 0)
#define USB23_DGCMD_LOOPBACKTEST		(16 << 0)
#define USB23_DGCMD_ROLEREQUEST			(6 << 0)

/* USB 2.0 PHY External CSR Configuration register 0 */
#define USB23_U2PHYCTRL0			0x00018000
#define USB23_U2PHYCTRL0_LDO_1P0_ADJ_MASK	GENMASK(1, 0)
#define USB23_U2PHYCTRL0_LDO_1P0_ADJ_SHIFT	0
#define USB23_U2PHYCTRL0_LS_CROSS_ADJ_MASK	GENMASK(4, 2)
#define USB23_U2PHYCTRL0_LS_CROSS_ADJ_SHIFT	2
#define USB23_U2PHYCTRL0_HS_RISE_TUNE_MASK	GENMASK(6, 5)
#define USB23_U2PHYCTRL0_HS_RISE_TUNE_SHIFT	5
#define USB23_U2PHYCTRL0_CDR_RST_SEL		BIT(7)
#define USB23_U2PHYCTRL0_GLOBAL_CONFIG_MASK	GENMASK(15, 8)
#define USB23_U2PHYCTRL0_GLOBAL_CONFIG_SHIFT	8
#define USB23_U2PHYCTRL0_FS_CROSS_ADJ_MASK	GENMASK(18, 16)
#define USB23_U2PHYCTRL0_FS_CROSS_ADJ_SHIFT	16
#define USB23_U2PHYCTRL0_REG14_ADJ_MASK		GENMASK(21, 19)
#define USB23_U2PHYCTRL0_REG14_ADJ_SHIFT	19
#define USB23_U2PHYCTRL0_HS_REG0P8_ADJ_MASK	GENMASK(23, 22)
#define USB23_U2PHYCTRL0_HS_REG0P8_ADJ_SHIFT	22
#define USB23_U2PHYCTRL0_SQL_SP_ADJ_MASK	GENMASK(27, 24)
#define USB23_U2PHYCTRL0_SQL_SP_ADJ_SHIFT	24
#define USB23_U2PHYCTRL0_VBUS_VLD_ADJ_MASK	GENMASK(31, 28)
#define USB23_U2PHYCTRL0_VBUS_VLD_ADJ_SHIFT	28

/* USB 2.0 PHY External CSR Configuration register 1 */
#define USB23_U2PHYCTRL1			0x00018004
#define USB23_U2PHYCTRL1_CALIB_ONCE_EN		BIT(0)
#define USB23_U2PHYCTRL1_HS_EMP_ADJ_MASK	GENMASK(2, 1)
#define USB23_U2PHYCTRL1_HS_EMP_ADJ_SHIFT	1
#define USB23_U2PHYCTRL1_SQL_CUR_ADJ_MASK	GENMASK(4, 3)
#define USB23_U2PHYCTRL1_SQL_CUR_ADJ_SHIFT	3
#define USB23_U2PHYCTRL1_PLLBW_SEL_MASK		GENMASK(7, 5)
#define USB23_U2PHYCTRL1_PLLBW_SEL_SHIFT	5
#define USB23_U2PHYCTRL1_BIST_EN_N		BIT(8)
#define USB23_U2PHYCTRL1_SCP_EN			BIT(9)
#define USB23_U2PHYCTRL1_SEL_12_24M		BIT(10)
#define USB23_U2PHYCTRL1_HS_LP_MODE_EN		BIT(11)
#define USB23_U2PHYCTRL1_SQL_VTH_ADJ_MASK	GENMASK(15, 12)
#define USB23_U2PHYCTRL1_SQL_VTH_ADJ_SHIFT	12
#define USB23_U2PHYCTRL1_HS_EMP_EN		BIT(16)
#define USB23_U2PHYCTRL1_RSTN_BYPASS		BIT(17)
#define USB23_U2PHYCTRL1_CDR_BW_SEL_MASK	GENMASK(19, 18)
#define USB23_U2PHYCTRL1_CDR_BW_SEL_SHIFT	18
#define USB23_U2PHYCTRL1_CDR_TIMING_SEL_MASK	GENMASK(23, 20)
#define USB23_U2PHYCTRL1_CDR_TIMING_SEL_SHIFT	20
#define USB23_U2PHYCTRL1_SEL_INTERNALCLK	BIT(24)
#define USB23_U2PHYCTRL1_XOSC_CUR_ADJ_MASK	GENMASK(27, 25)
#define USB23_U2PHYCTRL1_XOSC_CUR_ADJ_SHIFT	25
#define USB23_U2PHYCTRL1_DISC_ADJ_MASK		GENMASK(31, 28)
#define USB23_U2PHYCTRL1_DISC_ADJ_SHIFT		28

/* USB 2.0 PHY External CSR Configuration register 2 */
#define USB23_U2PHYCTRL2			0x00018008
#define USB23_U2PHYCTRL2_XCLK12MOUTEN		BIT(0)
#define USB23_U2PHYCTRL2_TEST_LOOP_MASK		GENMASK(3, 1)
#define USB23_U2PHYCTRL2_TEST_LOOP_SHIFT	1
#define USB23_U2PHYCTRL2_RX_LP_EN		BIT(4)
#define USB23_U2PHYCTRL2_REG20_ADJ_MASK		GENMASK(7, 5)
#define USB23_U2PHYCTRL2_REG20_ADJ_SHIFT	5
#define USB23_U2PHYCTRL2_CLK_SEL		BIT(8)
#define USB23_U2PHYCTRL2_INTERNAL_RST		BIT(9)
#define USB23_U2PHYCTRL2_REFCLK_SEL		BIT(10)
#define USB23_U2PHYCTRL2_BIST_DONE		BIT(11)
#define USB23_U2PHYCTRL2_BIST_ERR		BIT(12)

/* USB 3.0 PHY External Configuration registers (undocumented) */
#define USB23_U3PHYCTRL0			0x000100C8
#define USB23_U3PHYCTRL1			0x0001008C
#define USB23_U3PHYCTRL2			0x00010090
#define USB23_U3PHYCTRL3			0x00010094
#define USB23_U3PHYCTRL4			0x00010040
#define USB23_U3PHYCTRL4_INT_CLOCK		BIT(14)

/* USB 3.0 PHY Internal Configuration register (undocumented) */
#define USB23_U3PHYCTRL5			0x00014010

/* Hardware parameters */
#define USB23_GHWPARAMS0			0xc140
#define USB23_GHWPARAMS1			0xc144
#define USB23_GHWPARAMS2			0xc148
#define USB23_GHWPARAMS3			0xc14c
#define USB23_GHWPARAMS4			0xc150
#define USB23_GHWPARAMS5			0xc154
#define USB23_GHWPARAMS6			0xc158
#define USB23_GHWPARAMS6_USB3_HSPHY_INTERFACE	GENMASK(5, 4)
#define USB23_GHWPARAMS7			0xc15c
#define USB23_GHWPARAMS8			0xc600
