// Seed: 1075626867
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4
);
  logic id_6 = {1 != -1 - 1, -1};
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output tri id_7,
    output wand id_8,
    output logic id_9,
    input wire id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output wire id_15
);
  assign id_8 = ~(1);
  always @(posedge id_0) begin : LABEL_0
    if ((1)) id_9 = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_8,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
