<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\impl\gwsynthesis\E203_138k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\src\E203_138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\src\E203_138k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 15 16:13:08 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>73604</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>35087</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>67</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>20594</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>374</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK16m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50MHZ </td>
</tr>
<tr>
<td>mcu_TCK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mcu_TCK_iobuf/I </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/clk_core_lsu_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/clk_core_biu_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s1/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s1/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F </td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/s_clk_timer3_s/F </td>
</tr>
<tr>
<td>iobuf_jtag_TCK_o_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mcu_TCK_iobuf/O </td>
</tr>
<tr>
<td>clk_out_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clkdivider_dut/clk_out_s1/Q </td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>CLK50MHZ_ibuf/I</td>
<td>CLK16m</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">28.512(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>100.000(MHz)</td>
<td>342.319(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">17.952(MHz)</td>
<td>33</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">19.003(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.842(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">22.190(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.731(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.153(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.381(MHz)</td>
<td>30</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>100.000(MHz)</td>
<td>141.562(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.632(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">79.406(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">63.995(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">69.929(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>iobuf_jtag_TCK_o_Z</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">99.744(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>16</td>
<td>clk_out_2</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">42.930(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>17</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>16.000(MHz)</td>
<td>296.407(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK16m!</h4>
<h4>No timing paths to get frequency of mcu_TCK_iobuf/I!</h4>
<h4>No timing paths to get frequency of dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5!</h4>
<h4>No timing paths to get frequency of dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5!</h4>
<h4>No timing paths to get frequency of dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_5!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK16m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK16m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mcu_TCK_iobuf/I</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mcu_TCK_iobuf/I</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>Setup</td>
<td>-63826.703</td>
<td>12495</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Setup</td>
<td>-9371.030</td>
<td>234</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
<td>Setup</td>
<td>-93901.750</td>
<td>2812</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Setup</td>
<td>-3870.769</td>
<td>157</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Setup</td>
<td>-4726.684</td>
<td>215</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Setup</td>
<td>-3301.305</td>
<td>126</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Setup</td>
<td>-2937.264</td>
<td>110</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Setup</td>
<td>-29021.596</td>
<td>936</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Setup</td>
<td>-44.952</td>
<td>12</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Setup</td>
<td>-26.171</td>
<td>27</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Setup</td>
<td>-61.254</td>
<td>27</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Setup</td>
<td>-53.512</td>
<td>37</td>
</tr>
<tr>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>iobuf_jtag_TCK_o_Z</td>
<td>Setup</td>
<td>-0.077</td>
<td>6</td>
</tr>
<tr>
<td>iobuf_jtag_TCK_o_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_2</td>
<td>Setup</td>
<td>-2327.679</td>
<td>840</td>
</tr>
<tr>
<td>clk_out_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-53.386</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>62.377</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-53.318</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.429</td>
<td>62.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-53.204</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[3]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>62.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-53.100</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.419</td>
<td>62.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-53.059</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[5]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>62.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-52.958</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[8]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>62.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-52.813</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[9]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>61.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-52.791</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>61.791</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-52.692</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[10]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>61.745</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-52.627</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[5]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>61.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-52.275</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[13]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>61.327</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-52.208</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/ADB[12]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>61.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-51.887</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[12]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>60.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-51.869</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>60.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-51.843</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.429</td>
<td>61.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-51.724</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[2]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.419</td>
<td>61.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-51.660</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[7]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.438</td>
<td>61.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-51.643</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/ADB[5]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>60.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-51.601</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/ADB[8]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>60.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-51.581</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.438</td>
<td>61.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-51.577</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/ADB[8]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.438</td>
<td>61.069</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-51.574</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[5]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>60.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-51.556</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/CEA</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.878</td>
<td>60.556</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-51.554</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[3]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.438</td>
<td>61.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-51.549</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[3]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>0.887</td>
<td>60.592</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.977</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.655</td>
<td>0.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.828</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.648</td>
<td>0.582</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.737</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.651</td>
<td>0.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.737</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.651</td>
<td>0.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.655</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.649</td>
<td>1.091</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.650</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.644</td>
<td>1.091</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.618</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.648</td>
<td>0.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.581</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0/D</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.648</td>
<td>1.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.518</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.624</td>
<td>0.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.517</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.653</td>
<td>0.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.512</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.648</td>
<td>0.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.510</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.646</td>
<td>0.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.501</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.653</td>
<td>0.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.458</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/D</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.646</td>
<td>1.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.444</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.648</td>
<td>0.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.416</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.641</td>
<td>0.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.405</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.675</td>
<td>1.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.405</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.675</td>
<td>1.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.394</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.650</td>
<td>1.019</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.388</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0/CE</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.650</td>
<td>1.025</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-13.502</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.060</td>
<td>23.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.658</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_2_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.053</td>
<td>22.364</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.420</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s1/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>22.116</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.179</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_0_s0/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_2_s1/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-12.170</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_1_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.097</td>
<td>21.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-12.140</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.085</td>
<td>21.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-12.052</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.082</td>
<td>21.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-11.946</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_2_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-11.946</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-11.946</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_1_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-11.946</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_0_s0/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.078</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-11.937</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-11.937</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-11.937</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-11.937</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-11.937</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/PRESET</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-11.858</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.077</td>
<td>21.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-11.850</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>21.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-11.850</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>21.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-11.664</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>21.404</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.575</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.439</td>
</tr>
<tr>
<td>2</td>
<td>0.585</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/PRESET</td>
<td>clk_out_2:[R]</td>
<td>clk_out_2:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.401</td>
</tr>
<tr>
<td>3</td>
<td>0.585</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/PRESET</td>
<td>clk_out_2:[R]</td>
<td>clk_out_2:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.401</td>
</tr>
<tr>
<td>4</td>
<td>0.590</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.441</td>
</tr>
<tr>
<td>5</td>
<td>0.590</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.441</td>
</tr>
<tr>
<td>6</td>
<td>0.601</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_9_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.429</td>
</tr>
<tr>
<td>7</td>
<td>0.601</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_9_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.429</td>
</tr>
<tr>
<td>8</td>
<td>0.609</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_1_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.426</td>
</tr>
<tr>
<td>9</td>
<td>0.609</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_0_s0/CLEAR</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.426</td>
</tr>
<tr>
<td>10</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_2_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>11</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>12</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>13</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>14</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_32_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>15</td>
<td>0.622</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.428</td>
</tr>
<tr>
<td>16</td>
<td>0.623</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.429</td>
</tr>
<tr>
<td>17</td>
<td>0.627</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_1_s0/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.429</td>
</tr>
<tr>
<td>18</td>
<td>0.627</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_0_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.429</td>
</tr>
<tr>
<td>19</td>
<td>0.631</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.430</td>
</tr>
<tr>
<td>20</td>
<td>0.631</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_14_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.430</td>
</tr>
<tr>
<td>21</td>
<td>0.631</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLEAR</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.430</td>
</tr>
<tr>
<td>22</td>
<td>0.632</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.429</td>
</tr>
<tr>
<td>23</td>
<td>0.632</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.429</td>
</tr>
<tr>
<td>24</td>
<td>0.632</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.429</td>
</tr>
<tr>
<td>25</td>
<td>0.646</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0/CLEAR</td>
<td>clk_out_2:[R]</td>
<td>clk_out_2:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.446</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.201</td>
<td>1.201</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>2</td>
<td>0.803</td>
<td>1.803</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>3</td>
<td>0.864</td>
<td>1.864</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>4</td>
<td>0.866</td>
<td>1.866</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s9</td>
</tr>
<tr>
<td>5</td>
<td>0.904</td>
<td>1.904</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>6</td>
<td>0.905</td>
<td>1.905</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s10</td>
</tr>
<tr>
<td>7</td>
<td>0.942</td>
<td>1.192</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.942</td>
<td>1.192</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.942</td>
<td>1.192</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.942</td>
<td>1.192</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>60.212</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>60.634</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s0/I1</td>
</tr>
<tr>
<td>61.182</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C129[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s0/F</td>
</tr>
<tr>
<td>61.903</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C120[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s9/I0</td>
</tr>
<tr>
<td>62.194</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C120[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s9/F</td>
</tr>
<tr>
<td>68.138</td>
<td>5.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/CLKA</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td>14.752</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.018, 27.281%; route: 44.978, 72.105%; tC2Q: 0.382, 0.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>60.212</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>61.054</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/I1</td>
</tr>
<tr>
<td>61.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C135[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/F</td>
</tr>
<tr>
<td>61.808</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/I0</td>
</tr>
<tr>
<td>62.097</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C136[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/F</td>
</tr>
<tr>
<td>68.528</td>
<td>6.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.332</td>
<td>5.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>15.297</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td>15.210</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.046, 27.158%; route: 45.339, 72.233%; tC2Q: 0.382, 0.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.332, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.577</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C130[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/I0</td>
</tr>
<tr>
<td>58.084</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R72C130[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/F</td>
</tr>
<tr>
<td>60.022</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/I0</td>
</tr>
<tr>
<td>60.313</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C119[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/F</td>
</tr>
<tr>
<td>68.008</td>
<td>7.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td>14.804</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.085, 25.840%; route: 45.780, 73.545%; tC2Q: 0.382, 0.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>60.212</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>61.054</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/I1</td>
</tr>
<tr>
<td>61.633</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C135[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/F</td>
</tr>
<tr>
<td>61.808</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C136[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/I0</td>
</tr>
<tr>
<td>62.097</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R67C136[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/F</td>
</tr>
<tr>
<td>68.319</td>
<td>6.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.341</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>15.306</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
<tr>
<td>15.219</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.046, 27.248%; route: 45.130, 72.140%; tC2Q: 0.382, 0.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.341, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-53.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.668</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/I0</td>
</tr>
<tr>
<td>58.247</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R71C131[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/F</td>
</tr>
<tr>
<td>60.053</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_4_s0/I0</td>
</tr>
<tr>
<td>60.342</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C119[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_4_s0/F</td>
</tr>
<tr>
<td>67.863</td>
<td>7.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td>14.804</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.154, 26.011%; route: 45.566, 73.373%; tC2Q: 0.382, 0.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>58.091</td>
<td>2.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_7_s15/I0</td>
</tr>
<tr>
<td>58.598</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C133[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_7_s15/F</td>
</tr>
<tr>
<td>60.447</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C122[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/I0</td>
</tr>
<tr>
<td>61.021</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C122[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/F</td>
</tr>
<tr>
<td>67.772</td>
<td>6.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.368, 26.394%; route: 45.261, 72.989%; tC2Q: 0.382, 0.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.246</td>
<td>1.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C130[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_8_s15/I0</td>
</tr>
<tr>
<td>57.824</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R72C130[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_8_s15/F</td>
</tr>
<tr>
<td>59.758</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C118[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_8_s0/I0</td>
</tr>
<tr>
<td>60.337</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C118[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_8_s0/F</td>
</tr>
<tr>
<td>67.617</td>
<td>7.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td>14.804</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.444, 26.584%; route: 45.030, 72.798%; tC2Q: 0.382, 0.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>60.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>60.648</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s0/I1</td>
</tr>
<tr>
<td>61.216</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C128[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s0/F</td>
</tr>
<tr>
<td>62.001</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C119[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/I0</td>
</tr>
<tr>
<td>62.289</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R71C119[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/F</td>
</tr>
<tr>
<td>67.552</td>
<td>5.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s/CLKA</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s</td>
</tr>
<tr>
<td>14.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.046, 27.587%; route: 44.362, 71.794%; tC2Q: 0.382, 0.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.814</td>
<td>2.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/I0</td>
</tr>
<tr>
<td>58.322</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R71C132[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_9_s15/F</td>
</tr>
<tr>
<td>60.178</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C122[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_9_s0/I0</td>
</tr>
<tr>
<td>60.757</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C122[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_9_s0/F</td>
</tr>
<tr>
<td>67.506</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.373, 26.516%; route: 44.990, 72.864%; tC2Q: 0.382, 0.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.668</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/I0</td>
</tr>
<tr>
<td>58.247</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R71C131[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/F</td>
</tr>
<tr>
<td>59.689</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C123[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_4_s0/I0</td>
</tr>
<tr>
<td>60.263</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C123[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_4_s0/F</td>
</tr>
<tr>
<td>67.441</td>
<td>7.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.439, 26.652%; route: 44.859, 72.728%; tC2Q: 0.382, 0.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>58.239</td>
<td>2.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/I0</td>
</tr>
<tr>
<td>58.818</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C133[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s15/F</td>
</tr>
<tr>
<td>60.509</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C122[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_12_s0/I0</td>
</tr>
<tr>
<td>60.798</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C122[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_12_s0/F</td>
</tr>
<tr>
<td>67.088</td>
<td>6.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.154, 26.340%; route: 44.791, 73.036%; tC2Q: 0.382, 0.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-52.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>58.028</td>
<td>2.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>58.596</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>59.657</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C119[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_11_s0/I0</td>
</tr>
<tr>
<td>60.236</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R71C119[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_11_s0/F</td>
</tr>
<tr>
<td>67.022</td>
<td>6.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.433, 26.824%; route: 44.446, 72.552%; tC2Q: 0.382, 0.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>58.028</td>
<td>2.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/I0</td>
</tr>
<tr>
<td>58.596</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_11_s15/F</td>
</tr>
<tr>
<td>59.868</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C123[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/I0</td>
</tr>
<tr>
<td>60.376</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C123[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>66.701</td>
<td>6.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.361, 26.848%; route: 44.196, 72.524%; tC2Q: 0.382, 0.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>60.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>60.648</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s0/I1</td>
</tr>
<tr>
<td>61.216</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C128[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s0/F</td>
</tr>
<tr>
<td>62.001</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C119[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/I0</td>
</tr>
<tr>
<td>62.289</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R71C119[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/F</td>
</tr>
<tr>
<td>66.631</td>
<td>4.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[17]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[17]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td>14.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[17]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.046, 28.004%; route: 43.441, 71.367%; tC2Q: 0.382, 0.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>60.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>61.103</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>61.671</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>62.263</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>62.554</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R69C122[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>67.053</td>
<td>4.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.332</td>
<td>5.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>15.297</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td>15.210</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.049, 27.815%; route: 43.861, 71.561%; tC2Q: 0.382, 0.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.332, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.268</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/I1</td>
</tr>
<tr>
<td>47.847</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R97C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/F</td>
</tr>
<tr>
<td>49.827</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C106[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/I1</td>
</tr>
<tr>
<td>50.374</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R77C106[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/F</td>
</tr>
<tr>
<td>50.739</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/I3</td>
</tr>
<tr>
<td>51.307</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R77C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/F</td>
</tr>
<tr>
<td>52.483</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/I0</td>
</tr>
<tr>
<td>52.939</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/F</td>
</tr>
<tr>
<td>53.114</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C108[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/I3</td>
</tr>
<tr>
<td>53.532</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>96</td>
<td>R69C108[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/F</td>
</tr>
<tr>
<td>56.798</td>
<td>3.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_4_s/I0</td>
</tr>
<tr>
<td>57.254</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R68C131[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_4_s/F</td>
</tr>
<tr>
<td>57.924</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_2_s7/I0</td>
</tr>
<tr>
<td>58.213</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R67C140[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>61.736</td>
<td>3.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C121[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_2_s0/I0</td>
</tr>
<tr>
<td>62.024</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R68C121[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_2_s0/F</td>
</tr>
<tr>
<td>66.996</td>
<td>4.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.341</td>
<td>5.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.306</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td>15.272</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.489, 25.294%; route: 45.364, 74.081%; tC2Q: 0.382, 0.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.341, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.268</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/I1</td>
</tr>
<tr>
<td>47.847</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R97C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/F</td>
</tr>
<tr>
<td>49.827</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C106[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/I1</td>
</tr>
<tr>
<td>50.374</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R77C106[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/F</td>
</tr>
<tr>
<td>50.739</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/I3</td>
</tr>
<tr>
<td>51.307</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R77C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/F</td>
</tr>
<tr>
<td>52.483</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/I0</td>
</tr>
<tr>
<td>52.939</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/F</td>
</tr>
<tr>
<td>53.114</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C108[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/I3</td>
</tr>
<tr>
<td>53.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R69C108[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/F</td>
</tr>
<tr>
<td>56.336</td>
<td>2.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_9_s/I0</td>
</tr>
<tr>
<td>56.624</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_9_s/F</td>
</tr>
<tr>
<td>57.164</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C138[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_7_s7/I0</td>
</tr>
<tr>
<td>57.738</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R67C138[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_7_s7/F</td>
</tr>
<tr>
<td>60.643</td>
<td>2.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_7_s0/I0</td>
</tr>
<tr>
<td>61.151</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R68C122[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_7_s0/F</td>
</tr>
<tr>
<td>66.913</td>
<td>5.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.323</td>
<td>5.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.288</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td>15.253</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.438</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.975, 26.123%; route: 44.795, 73.251%; tC2Q: 0.382, 0.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.322, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.668</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/I0</td>
</tr>
<tr>
<td>58.247</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R71C131[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/F</td>
</tr>
<tr>
<td>59.512</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C119[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_4_s0/I0</td>
</tr>
<tr>
<td>60.086</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R72C119[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_4_s0/F</td>
</tr>
<tr>
<td>66.457</td>
<td>6.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[30][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.439, 27.084%; route: 43.875, 72.286%; tC2Q: 0.382, 0.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>58.091</td>
<td>2.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_7_s15/I0</td>
</tr>
<tr>
<td>58.598</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C133[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_7_s15/F</td>
</tr>
<tr>
<td>60.447</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C122[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/I0</td>
</tr>
<tr>
<td>61.021</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C122[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_b_b_b_7_s0/F</td>
</tr>
<tr>
<td>66.414</td>
<td>5.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[30]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[30]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/CLKB</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
<tr>
<td>14.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[30]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.368, 26.985%; route: 43.904, 72.384%; tC2Q: 0.382, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>60.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>61.103</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>61.671</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>62.263</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>62.554</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R69C122[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>66.782</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.323</td>
<td>5.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>15.288</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td>15.201</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.438</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.049, 27.939%; route: 43.590, 71.434%; tC2Q: 0.382, 0.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.322, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.757</td>
<td>1.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C115[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>51.324</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C115[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>52.956</td>
<td>1.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s/I2</td>
</tr>
<tr>
<td>53.244</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R87C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s/F</td>
</tr>
<tr>
<td>56.954</td>
<td>3.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C139[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_8_s8/I1</td>
</tr>
<tr>
<td>57.411</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R68C139[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_8_s8/F</td>
</tr>
<tr>
<td>61.201</td>
<td>3.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C116[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_8_s0/I0</td>
</tr>
<tr>
<td>61.489</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R70C116[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_8_s0/F</td>
</tr>
<tr>
<td>66.829</td>
<td>5.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.323</td>
<td>5.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/CLKB</td>
</tr>
<tr>
<td>15.288</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
<tr>
<td>15.253</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.438</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.033, 22.978%; route: 46.654, 76.395%; tC2Q: 0.382, 0.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.322, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.668</td>
<td>2.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/I0</td>
</tr>
<tr>
<td>58.247</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R71C131[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_4_s15/F</td>
</tr>
<tr>
<td>60.053</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_4_s0/I0</td>
</tr>
<tr>
<td>60.342</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C119[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_4_s0/F</td>
</tr>
<tr>
<td>66.378</td>
<td>6.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CLKB</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td>14.804</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.154, 26.649%; route: 44.081, 72.720%; tC2Q: 0.382, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.587</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.318</td>
<td>3.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R95C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/I2</td>
</tr>
<tr>
<td>48.892</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R95C107[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s5/F</td>
</tr>
<tr>
<td>50.899</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C109[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/I1</td>
</tr>
<tr>
<td>51.478</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C109[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n377_s0/F</td>
</tr>
<tr>
<td>52.132</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C108[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/I2</td>
</tr>
<tr>
<td>52.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R81C108[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_8_s/F</td>
</tr>
<tr>
<td>54.367</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/I0</td>
</tr>
<tr>
<td>54.962</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R85C103[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n899_s0/COUT</td>
</tr>
<tr>
<td>54.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R85C103[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/CIN</td>
</tr>
<tr>
<td>55.012</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R85C103[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n900_s0/COUT</td>
</tr>
<tr>
<td>55.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/CIN</td>
</tr>
<tr>
<td>55.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>55.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C103[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>55.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C103[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>55.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>55.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>55.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>55.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>55.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>55.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>55.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>55.362</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>55.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>55.412</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C104[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>55.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>55.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>55.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>55.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>55.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>55.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>55.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>55.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>55.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>55.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>55.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C105[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>55.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C105[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>55.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>55.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>55.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>55.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>55.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>55.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>55.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>55.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>55.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>55.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>55.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>56.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C106[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>56.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>56.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C107[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>56.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R85C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>56.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R85C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>57.967</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C107[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>58.256</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C107[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>59.644</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/I3</td>
</tr>
<tr>
<td>60.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C132[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/F</td>
</tr>
<tr>
<td>60.818</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C129[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s0/I1</td>
</tr>
<tr>
<td>61.397</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C129[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s0/F</td>
</tr>
<tr>
<td>62.259</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_s9/I0</td>
</tr>
<tr>
<td>62.838</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R74C129[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_s9/F</td>
</tr>
<tr>
<td>66.317</td>
<td>3.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.883</td>
<td>4.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s</td>
</tr>
<tr>
<td>14.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_1_mem_r_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.348, 28.647%; route: 42.826, 70.721%; tC2Q: 0.382, 0.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.883, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.268</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/I1</td>
</tr>
<tr>
<td>47.847</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R97C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_23_s/F</td>
</tr>
<tr>
<td>49.827</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C106[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/I1</td>
</tr>
<tr>
<td>50.374</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R77C106[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s4/F</td>
</tr>
<tr>
<td>50.739</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/I3</td>
</tr>
<tr>
<td>51.307</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R77C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s0/F</td>
</tr>
<tr>
<td>52.483</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/I0</td>
</tr>
<tr>
<td>52.939</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_s1/F</td>
</tr>
<tr>
<td>53.114</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C108[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/I3</td>
</tr>
<tr>
<td>53.532</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>96</td>
<td>R69C108[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_read_s0/F</td>
</tr>
<tr>
<td>57.008</td>
<td>3.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C130[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_5_s/I0</td>
</tr>
<tr>
<td>57.297</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R69C130[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_addr_5_s/F</td>
</tr>
<tr>
<td>58.006</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_3_s7/I0</td>
</tr>
<tr>
<td>58.294</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R68C140[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/dtcm_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>60.692</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C122[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_3_s0/I0</td>
</tr>
<tr>
<td>60.981</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R68C122[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_3_s0/F</td>
</tr>
<tr>
<td>66.807</td>
<td>5.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R67C134[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.323</td>
<td>5.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.288</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td>15.253</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.438</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.321, 25.098%; route: 45.342, 74.276%; tC2Q: 0.382, 0.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.322, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R74C131[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>5.761</td>
<td>5.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C110[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>6.143</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R83C110[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>8.148</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C132[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R79C132[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s9/F</td>
</tr>
<tr>
<td>11.033</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C148[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R97C148[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/mdv_i_rs2_0_s4/F</td>
</tr>
<tr>
<td>13.546</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C143[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R80C143[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_csrctrl/wr_csr_nxt_2_s15/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C143[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/I1</td>
</tr>
<tr>
<td>15.052</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R87C143[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/div_rs2_sign_s4/F</td>
</tr>
<tr>
<td>16.466</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C136[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/I1</td>
</tr>
<tr>
<td>17.044</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R98C136[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s8/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C127[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/I3</td>
</tr>
<tr>
<td>18.569</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R98C127[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_ena_s10/F</td>
</tr>
<tr>
<td>20.717</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/I2</td>
</tr>
<tr>
<td>21.224</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R89C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_32_s1/F</td>
</tr>
<tr>
<td>21.971</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/I2</td>
</tr>
<tr>
<td>22.549</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R85C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_0_s7/F</td>
</tr>
<tr>
<td>23.631</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/I2</td>
</tr>
<tr>
<td>24.138</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s1/F</td>
</tr>
<tr>
<td>25.099</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/I2</td>
</tr>
<tr>
<td>25.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R87C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_4_s0/F</td>
</tr>
<tr>
<td>25.988</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C148[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/I0</td>
</tr>
<tr>
<td>26.588</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C148[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>26.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C148[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>26.638</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C148[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>26.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>26.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>26.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C149[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>27.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>27.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>27.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>27.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>27.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C150[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>27.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C150[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>27.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>27.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>27.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>27.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>27.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>27.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>27.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>27.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>27.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>27.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C151[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>27.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C151[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>27.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>27.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>27.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>27.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>27.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>27.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>27.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C152[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C152[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C153[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C153[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C153[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>29.682</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C145[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/I2</td>
</tr>
<tr>
<td>30.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R98C145[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_4_s8/F</td>
</tr>
<tr>
<td>31.736</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/I0</td>
</tr>
<tr>
<td>32.243</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R86C138[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_23_s10/F</td>
</tr>
<tr>
<td>33.558</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/I2</td>
</tr>
<tr>
<td>33.847</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R94C149[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s27/F</td>
</tr>
<tr>
<td>34.228</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/I1</td>
</tr>
<tr>
<td>34.796</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R97C149[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s13/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C146[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I3</td>
</tr>
<tr>
<td>35.821</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R97C146[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>38.448</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C108[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/I1</td>
</tr>
<tr>
<td>39.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R101C108[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s8/F</td>
</tr>
<tr>
<td>39.232</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R101C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/I0</td>
</tr>
<tr>
<td>39.811</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R101C106[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_ena_s4/F</td>
</tr>
<tr>
<td>42.416</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C134[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/I0</td>
</tr>
<tr>
<td>42.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R86C134[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s4/F</td>
</tr>
<tr>
<td>44.328</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C128[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R78C128[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>47.141</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/I1</td>
</tr>
<tr>
<td>47.719</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R97C104[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_27_s/F</td>
</tr>
<tr>
<td>49.868</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C108[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/I0</td>
</tr>
<tr>
<td>50.416</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R77C108[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_biu_s3/F</td>
</tr>
<tr>
<td>51.378</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C108[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/I2</td>
</tr>
<tr>
<td>51.957</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>107</td>
<td>R72C108[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wdata_0_s1/F</td>
</tr>
<tr>
<td>53.219</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/I1</td>
</tr>
<tr>
<td>53.767</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C114[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s2/F</td>
</tr>
<tr>
<td>53.978</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C112[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/I0</td>
</tr>
<tr>
<td>54.557</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R75C112[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_en_s1/F</td>
</tr>
<tr>
<td>54.982</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C112[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/I0</td>
</tr>
<tr>
<td>55.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R78C112[1][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd_hsked_s1/F</td>
</tr>
<tr>
<td>57.577</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C130[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/I0</td>
</tr>
<tr>
<td>58.084</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R72C130[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_2_s15/F</td>
</tr>
<tr>
<td>60.022</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C119[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/I0</td>
</tr>
<tr>
<td>60.313</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R74C119[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_2_s0/F</td>
</tr>
<tr>
<td>66.353</td>
<td>6.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R71C131[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.874</td>
<td>4.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CLKB</td>
</tr>
<tr>
<td>14.839</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td>14.804</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[31][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.085, 26.546%; route: 44.125, 72.823%; tC2Q: 0.382, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.874, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.441</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.655</td>
<td>3.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CLK</td>
</tr>
<tr>
<td>3.690</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
<tr>
<td>3.418</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C30[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.655</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 73.654%; route: 0.105, 23.796%; tC2Q: 0.011, 2.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.655, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.582</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C31[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C31[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CLK</td>
</tr>
<tr>
<td>3.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
<tr>
<td>3.411</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C31[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 55.794%; route: 0.246, 42.275%; tC2Q: 0.011, 1.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.676</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C30[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.651</td>
<td>3.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C30[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CLK</td>
</tr>
<tr>
<td>3.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
<tr>
<td>3.413</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C30[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 48.059%; route: 0.340, 50.277%; tC2Q: 0.011, 1.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.651, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.676</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.651</td>
<td>3.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C30[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CLK</td>
</tr>
<tr>
<td>3.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
<tr>
<td>3.413</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C30[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 48.059%; route: 0.340, 50.277%; tC2Q: 0.011, 1.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.651, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.634</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C25[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.959</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R79C25[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.091</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C26</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C26</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td>3.746</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C26</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 29.782%; route: 0.132, 12.142%; tC2Q: 0.634, 58.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.649, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.634</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C25[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.959</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R79C25[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.091</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C27</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.644</td>
<td>3.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C27</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td>3.741</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C27</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 29.782%; route: 0.132, 12.142%; tC2Q: 0.634, 58.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.644, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
</tr>
<tr>
<td>0.688</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C21[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>0.793</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0/CLK</td>
</tr>
<tr>
<td>3.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0</td>
</tr>
<tr>
<td>3.411</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C21[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 32.177%; route: 0.105, 13.249%; tC2Q: 0.432, 54.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C26[3][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
</tr>
<tr>
<td>0.604</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R76C26[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.846</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C27[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_n_s2/I3</td>
</tr>
<tr>
<td>1.104</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R77C27[1][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>1.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R77C27[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C27[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>3.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>3.684</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C27[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/rx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.595, 53.907%; route: 0.242, 21.971%; tC2Q: 0.266, 24.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R72C41[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s1/F</td>
</tr>
<tr>
<td>0.442</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C33[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.767</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C33[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.869</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C33[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.624</td>
<td>3.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C33[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0/CLK</td>
</tr>
<tr>
<td>3.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0</td>
</tr>
<tr>
<td>3.387</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C33[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 37.410%; route: 0.101, 11.655%; tC2Q: 0.442, 50.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.624, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C22[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.653</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C22[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CLK</td>
</tr>
<tr>
<td>3.688</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
<tr>
<td>3.416</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C22[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 36.161%; route: 0.563, 62.587%; tC2Q: 0.011, 1.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.653, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CLK</td>
</tr>
<tr>
<td>3.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
<tr>
<td>3.411</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C21[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 36.161%; route: 0.563, 62.587%; tC2Q: 0.011, 1.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C21[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.646</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C21[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CLK</td>
</tr>
<tr>
<td>3.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
<tr>
<td>3.408</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C21[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 36.161%; route: 0.563, 62.587%; tC2Q: 0.011, 1.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
</tr>
<tr>
<td>0.688</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C21[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>0.915</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C22[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.653</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C22[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0/CLK</td>
</tr>
<tr>
<td>3.688</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0</td>
</tr>
<tr>
<td>3.416</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C22[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 27.869%; route: 0.228, 24.863%; tC2Q: 0.432, 47.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.653, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C26[3][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
</tr>
<tr>
<td>0.604</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R76C26[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C27[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_n_s2/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R78C27[0][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C27[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.646</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C27[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>3.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>3.682</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C27[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.595, 48.621%; route: 0.362, 29.622%; tC2Q: 0.266, 21.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C26[3][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I2</td>
</tr>
<tr>
<td>0.604</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R76C26[3][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C23[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.648</td>
<td>3.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C23[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CLK</td>
</tr>
<tr>
<td>3.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td>3.411</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C23[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 34.929%; route: 0.362, 37.516%; tC2Q: 0.266, 27.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.648, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_72_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/I1</td>
</tr>
<tr>
<td>0.879</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R78C20[3][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>0.988</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C20[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0/CLK</td>
</tr>
<tr>
<td>3.676</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0</td>
</tr>
<tr>
<td>3.403</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C20[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_79_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.641</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 18.734%; route: 0.109, 11.013%; tC2Q: 0.694, 70.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R72C41[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s1/F</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/I1</td>
</tr>
<tr>
<td>0.924</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R75C50[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.675</td>
<td>3.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0/CLK</td>
</tr>
<tr>
<td>3.710</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0</td>
</tr>
<tr>
<td>3.438</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C50[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.697%; route: 0.109, 10.533%; tC2Q: 0.669, 64.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.675, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R72C41[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s1/F</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/I1</td>
</tr>
<tr>
<td>0.924</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R75C50[2][B]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_n_71_s1/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.675</td>
<td>3.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C50[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0/CLK</td>
</tr>
<tr>
<td>3.710</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0</td>
</tr>
<tr>
<td>3.438</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R75C50[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.697%; route: 0.109, 10.533%; tC2Q: 0.669, 64.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.675, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.011</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C30[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>0.336</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R76C30[0][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.019</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C21[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.650</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C21[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CLK</td>
</tr>
<tr>
<td>3.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
<tr>
<td>3.413</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C21[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 31.902%; route: 0.683, 66.994%; tC2Q: 0.011, 1.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_5</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R76C30[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s1/F</td>
</tr>
<tr>
<td>0.432</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C21[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/I1</td>
</tr>
<tr>
<td>0.688</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R77C21[2][A]</td>
<td style=" background: #97FFFF;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>1.025</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C21[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.650</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C21[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0/CLK</td>
</tr>
<tr>
<td>3.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0</td>
</tr>
<tr>
<td>3.413</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C21[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.650</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.878%; route: 0.337, 32.927%; tC2Q: 0.432, 42.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>30.482</td>
<td>22.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C107[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.327</td>
<td>7.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C107[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>16.980</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C107[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_wdg_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.847, 98.417%; tC2Q: 0.368, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.328, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.631</td>
<td>21.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C107[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.320</td>
<td>7.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_2_s0/CLK</td>
</tr>
<tr>
<td>16.972</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C107[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.996, 98.357%; tC2Q: 0.368, 1.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.320, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.383</td>
<td>21.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C104[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.311</td>
<td>7.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>16.963</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.749, 98.338%; tC2Q: 0.368, 1.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.311, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C107[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C107[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C107[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_2_s1/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.186</td>
<td>21.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C106[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.364</td>
<td>7.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>17.016</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C106[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.551, 98.323%; tC2Q: 0.368, 1.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.364, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.145</td>
<td>21.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R93C105[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.352</td>
<td>7.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R93C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>17.004</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R93C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.510, 98.320%; tC2Q: 0.368, 1.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.352, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.053</td>
<td>21.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R94C97[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.349</td>
<td>7.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C97[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_0_s0/CLK</td>
</tr>
<tr>
<td>17.002</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R94C97[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_sync0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.419, 98.313%; tC2Q: 0.368, 1.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.349, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C104[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.345</td>
<td>7.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>16.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C104[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.345, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C104[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.345</td>
<td>7.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>16.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C104[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.345, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C104[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.345</td>
<td>7.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>16.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C104[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.345, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C104[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.345</td>
<td>7.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>16.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C104[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.345, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C105[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C105[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C105[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C105[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_bresp_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C105[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C105[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C105[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C105[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.943</td>
<td>21.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C105[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C105[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_0_dfflrs/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.309, 98.305%; tC2Q: 0.368, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.997</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.855</td>
<td>21.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R96C101[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.344</td>
<td>7.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R96C101[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>16.997</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R96C101[2][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.220, 98.298%; tC2Q: 0.368, 1.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.344, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.861</td>
<td>21.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R94C98[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.359</td>
<td>7.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C98[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_0_s0/CLK</td>
</tr>
<tr>
<td>17.011</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R94C98[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.226, 98.298%; tC2Q: 0.368, 1.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.359, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.861</td>
<td>21.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R94C98[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.359</td>
<td>7.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R94C98[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_0_s0/CLK</td>
</tr>
<tr>
<td>17.011</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R94C98[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.226, 98.298%; tC2Q: 0.368, 1.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.359, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>7.267</td>
<td>7.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>7.635</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.671</td>
<td>21.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R92C103[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>17.354</td>
<td>7.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R92C103[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R92C103[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.036, 98.283%; tC2Q: 0.368, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.354, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.821</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.080</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C155[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1455</td>
<td>R74C131[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F</td>
</tr>
<tr>
<td>3.659</td>
<td>3.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C155[1][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0/CLK</td>
</tr>
<tr>
<td>3.694</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td>3.505</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C155[1][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.659, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C166[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.513</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R81C166[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.734</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C165[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.338</td>
<td>3.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C165[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0/CLK</td>
</tr>
<tr>
<td>3.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C165[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.333, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.221, 55.140%; tC2Q: 0.180, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.338, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C166[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.513</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R81C166[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.734</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C165[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.338</td>
<td>3.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C165[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0/CLK</td>
</tr>
<tr>
<td>3.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C165[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.333, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.221, 55.140%; tC2Q: 0.180, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.338, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.821</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.082</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C155[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1455</td>
<td>R74C131[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F</td>
</tr>
<tr>
<td>3.646</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C155[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>3.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td>3.493</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C155[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/core_csr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.641</td>
<td>3.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C155[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.821</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6457</td>
<td>R80C155[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.082</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C155[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/core_csr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1455</td>
<td>R74C131[1][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F</td>
</tr>
<tr>
<td>3.646</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C155[0][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>3.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td>3.493</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C155[0][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.641, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.829</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>740</td>
<td>R80C96[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.078</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C98[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.665</td>
<td>3.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C98[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C98[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[1].rowbuf_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.665, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.829</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>740</td>
<td>R80C96[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.078</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C98[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.665</td>
<td>3.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C98[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C98[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/gen_rowbuf[0].rowbuf_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.665, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.829</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>740</td>
<td>R80C96[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.075</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C96[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.655</td>
<td>3.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.655, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dut/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C96[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.829</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>740</td>
<td>R80C96[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.075</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C96[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R68C30[3][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.655</td>
<td>3.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C96[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C96[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.655, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[0][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_2_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[0][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[2][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[2][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[3][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[3][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[1][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_32_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[1][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_32_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[1][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R98C174[1][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0/CLK</td>
</tr>
<tr>
<td>2.314</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R98C174[1][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C50[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.643</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C50[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C50[2][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C50[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.638</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C50[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C50[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.405, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C49[3][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.638</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C49[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_0_s2/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C49[3][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.405, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[1][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R99C174[1][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_14_s0/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R99C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iobuf_jtag_TCK_o_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.509</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R97C174[2][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>2.689</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R97C174[2][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iobuf_jtag_TCK_o_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_iobuf/O</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R99C174[0][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R99C174[0][B]</td>
<td>dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.509, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C49[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C49[1][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C50[0][A]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.828</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R69C50[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.077</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[0][B]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.633</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C49[0][B]</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 58.017%; tC2Q: 0.180, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.344</td>
<td>3.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C165[1][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.524</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>91</td>
<td>R80C165[1][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.790</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C164[0][A]</td>
<td style=" font-weight:bold;">dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R104C84[0][A]</td>
<td>clkdivider_dut/clk_out_s1/Q</td>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C164[0][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.144</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C164[0][A]</td>
<td>dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.344, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 59.664%; tC2Q: 0.180, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.333, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>12.928</td>
<td>7.928</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>14.129</td>
<td>4.129</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>11.359</td>
<td>6.359</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.864</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.864</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>11.868</td>
<td>6.868</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>13.733</td>
<td>3.733</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>11.777</td>
<td>6.777</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>13.642</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s9/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.904</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>8.327</td>
<td>8.327</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>10.231</td>
<td>5.231</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>11.741</td>
<td>6.741</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>13.646</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1_s10/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>12.969</td>
<td>7.969</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>14.161</td>
<td>4.161</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_comp_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>12.969</td>
<td>7.969</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>14.161</td>
<td>4.161</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch2/r_comp_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>12.969</td>
<td>7.969</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>14.161</td>
<td>4.161</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>12.969</td>
<td>7.969</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F</td>
</tr>
<tr>
<td>14.161</td>
<td>4.161</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch3/r_comp_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6813</td>
<td>gfcm_clk</td>
<td>-36.580</td>
<td>7.524</td>
</tr>
<tr>
<td>6457</td>
<td>reset_n_catch_reg_io_q_9[0]</td>
<td>-14.617</td>
<td>19.114</td>
</tr>
<tr>
<td>1455</td>
<td>core_csr_clk</td>
<td>-50.409</td>
<td>6.820</td>
</tr>
<tr>
<td>991</td>
<td>clk_out_2</td>
<td>-13.294</td>
<td>6.932</td>
</tr>
<tr>
<td>516</td>
<td>ifu_o_rs1idx[0]</td>
<td>-47.865</td>
<td>3.426</td>
</tr>
<tr>
<td>516</td>
<td>ifu_o_rs2idx[0]</td>
<td>-50.965</td>
<td>3.546</td>
</tr>
<tr>
<td>260</td>
<td>ifu_o_rs1idx[1]</td>
<td>-47.710</td>
<td>5.009</td>
</tr>
<tr>
<td>260</td>
<td>ifu_o_rs2idx[1]</td>
<td>-48.781</td>
<td>4.953</td>
</tr>
<tr>
<td>239</td>
<td>gpioA_apb_paddr[2]</td>
<td>-6.688</td>
<td>4.215</td>
</tr>
<tr>
<td>239</td>
<td>gpioB_apb_paddr[2]</td>
<td>-7.604</td>
<td>2.996</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R93C137</td>
<td>81.94%</td>
</tr>
<tr>
<td>R93C138</td>
<td>79.17%</td>
</tr>
<tr>
<td>R85C149</td>
<td>76.39%</td>
</tr>
<tr>
<td>R87C134</td>
<td>76.39%</td>
</tr>
<tr>
<td>R78C166</td>
<td>76.39%</td>
</tr>
<tr>
<td>R83C34</td>
<td>75.00%</td>
</tr>
<tr>
<td>R87C138</td>
<td>75.00%</td>
</tr>
<tr>
<td>R83C110</td>
<td>75.00%</td>
</tr>
<tr>
<td>R84C33</td>
<td>75.00%</td>
</tr>
<tr>
<td>R78C150</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK16m -period 20 -waveform {0 10} [get_ports {CLK50MHZ}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
