$date
  Mon Apr 15 14:01:50 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! a $end
$var reg 1 " e $end
$var reg 1 # y $end
$var reg 2 $ d[1:0] $end
$scope module mux $end
$var reg 2 % d[1:0] $end
$var reg 1 & a $end
$var reg 1 ' e $end
$var reg 1 ( y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
0#
bXX $
bXX %
X&
X'
0(
#1000000
0!
0"
b00 $
b00 %
0&
0'
#2000000
#3000000
1"
1'
#4000000
1!
0"
1&
0'
#5000000
1"
1'
#6000000
0!
0"
b01 $
b01 %
0&
0'
#7000000
1"
1#
1'
1(
#8000000
1!
0"
0#
1&
0'
0(
#9000000
1"
1'
#10000000
0!
0"
b10 $
b10 %
0&
0'
#11000000
1"
1'
#12000000
1!
0"
1&
0'
#13000000
1"
1#
1'
1(
#14000000
