class ORION_8G_12G_csr:
	def __init__(self,offset):
		self.DEVICE_ID = 0 + offset
		self.REVISION = 1 + offset
		self.PHASE_CODE_TX0 = 2 + offset
		self.GAIN_CODE_TX0 = 3 + offset
		self.PHASE_CODE_TX1 = 4 + offset
		self.GAIN_CODE_TX1 = 5 + offset
		self.PHASE_CODE_TX2 = 6 + offset
		self.GAIN_CODE_TX2 = 7 + offset
		self.PHASE_CODE_TX3 = 8 + offset
		self.GAIN_CODE_TX3 = 9 + offset
		self.PHASE_CODE_RX0 = 10 + offset
		self.GAIN_CODE_RX0 = 11 + offset
		self.PHASE_CODE_RX1 = 12 + offset
		self.GAIN_CODE_RX1 = 13 + offset
		self.PHASE_CODE_RX2 = 14 + offset
		self.GAIN_CODE_RX2 = 15 + offset
		self.PHASE_CODE_RX3 = 16 + offset
		self.GAIN_CODE_RX3 = 17 + offset
		self.UPDATE_CODE = 18 + offset
		self.RSVD0 = 19 + offset
		self.BEAM_CODE = 20 + offset
		self.RSVD1 = 21 + offset
		self.BEAM_CFG = 22 + offset
		self.STG2_CFG = 23 + offset
		self.FREQ_ID = 24 + offset
		self.RSVD2 = 25 + offset
		self.RSVD3 = 26 + offset
		self.CORR_CFG = 27 + offset
		self.COPY_MODE = 28 + offset
		self.SPI_MODE_CTRL = 29 + offset
		self.TX0_I_LSB = 30 + offset
		self.TX0_Q_LSB = 31 + offset
		self.TX0_AV_LSB = 32 + offset
		self.TX0_MSB = 33 + offset
		self.TX0_FINAL_AV = 34 + offset
		self.RX0_I_LSB_TEMP0 = 35 + offset
		self.RX0_Q_LSB_TEMP0 = 36 + offset
		self.RX0_AV_LSB_TEMP0 = 37 + offset
		self.RX0_MSB_TEMP0 = 38 + offset
		self.RX0_I_LSB_TEMP1 = 39 + offset
		self.RX0_Q_LSB_TEMP1 = 40 + offset
		self.RX0_AV_LSB_TEMP1 = 41 + offset
		self.RX0_MSB_TEMP1 = 42 + offset
		self.RX0_I_LSB_TEMP2 = 43 + offset
		self.RX0_Q_LSB_TEMP2 = 44 + offset
		self.RX0_AV_LSB_TEMP2 = 45 + offset
		self.RX0_MSB_TEMP2 = 46 + offset
		self.RX0_I_LSB_TEMP3 = 47 + offset
		self.RX0_Q_LSB_TEMP3 = 48 + offset
		self.RX0_AV_LSB_TEMP3 = 49 + offset
		self.RX0_MSB_TEMP3 = 50 + offset
		self.TX1_I_LSB = 51 + offset
		self.TX1_Q_LSB = 52 + offset
		self.TX1_AV_LSB = 53 + offset
		self.TX1_MSB = 54 + offset
		self.TX1_FINAL_AV = 55 + offset
		self.RX1_I_LSB_TEMP0 = 56 + offset
		self.RX1_Q_LSB_TEMP0 = 57 + offset
		self.RX1_AV_LSB_TEMP0 = 58 + offset
		self.RX1_MSB_TEMP0 = 59 + offset
		self.RX1_I_LSB_TEMP1 = 60 + offset
		self.RX1_Q_LSB_TEMP1 = 61 + offset
		self.RX1_AV_LSB_TEMP1 = 62 + offset
		self.RX1_MSB_TEMP1 = 63 + offset
		self.RX1_I_LSB_TEMP2 = 64 + offset
		self.RX1_Q_LSB_TEMP2 = 65 + offset
		self.RX1_AV_LSB_TEMP2 = 66 + offset
		self.RX1_MSB_TEMP2 = 67 + offset
		self.RX1_I_LSB_TEMP3 = 68 + offset
		self.RX1_Q_LSB_TEMP3 = 69 + offset
		self.RX1_AV_LSB_TEMP3 = 70 + offset
		self.RX1_MSB_TEMP3 = 71 + offset
		self.TX2_I_LSB = 72 + offset
		self.TX2_Q_LSB = 73 + offset
		self.TX2_AV_LSB = 74 + offset
		self.TX2_MSB = 75 + offset
		self.TX2_FINAL_AV = 76 + offset
		self.RX2_I_LSB_TEMP0 = 77 + offset
		self.RX2_Q_LSB_TEMP0 = 78 + offset
		self.RX2_AV_LSB_TEMP0 = 79 + offset
		self.RX2_MSB_TEMP0 = 80 + offset
		self.RX2_I_LSB_TEMP1 = 81 + offset
		self.RX2_Q_LSB_TEMP1 = 82 + offset
		self.RX2_AV_LSB_TEMP1 = 83 + offset
		self.RX2_MSB_TEMP1 = 84 + offset
		self.RX2_I_LSB_TEMP2 = 85 + offset
		self.RX2_Q_LSB_TEMP2 = 86 + offset
		self.RX2_AV_LSB_TEMP2 = 87 + offset
		self.RX2_MSB_TEMP2 = 88 + offset
		self.RX2_I_LSB_TEMP3 = 89 + offset
		self.RX2_Q_LSB_TEMP3 = 90 + offset
		self.RX2_AV_LSB_TEMP3 = 91 + offset
		self.RX2_MSB_TEMP3 = 92 + offset
		self.TX3_I_LSB = 93 + offset
		self.TX3_Q_LSB = 94 + offset
		self.TX3_AV_LSB = 95 + offset
		self.TX3_MSB = 96 + offset
		self.TX3_FINAL_AV = 97 + offset
		self.RX3_I_LSB_TEMP0 = 98 + offset
		self.RX3_Q_LSB_TEMP0 = 99 + offset
		self.RX3_AV_LSB_TEMP0 = 100 + offset
		self.RX3_MSB_TEMP0 = 101 + offset
		self.RX3_I_LSB_TEMP1 = 102 + offset
		self.RX3_Q_LSB_TEMP1 = 103 + offset
		self.RX3_AV_LSB_TEMP1 = 104 + offset
		self.RX3_MSB_TEMP1 = 105 + offset
		self.RX3_I_LSB_TEMP2 = 106 + offset
		self.RX3_Q_LSB_TEMP2 = 107 + offset
		self.RX3_AV_LSB_TEMP2 = 108 + offset
		self.RX3_MSB_TEMP2 = 109 + offset
		self.RX3_I_LSB_TEMP3 = 110 + offset
		self.RX3_Q_LSB_TEMP3 = 111 + offset
		self.RX3_AV_LSB_TEMP3 = 112 + offset
		self.RX3_MSB_TEMP3 = 113 + offset
		self.PAGE_ID = 114 + offset
		self.POWER_DET_CFG = 115 + offset
		self.DAC_CTRL_PA0 = 116 + offset
		self.DAC_CTRL_PA1 = 117 + offset
		self.DAC_CTRL_PA2 = 118 + offset
		self.DAC_CTRL_PA3 = 119 + offset
		self.DAC_CTRL_PA0_PDN = 120 + offset
		self.DAC_CTRL_PA1_PDN = 121 + offset
		self.DAC_CTRL_PA2_PDN = 122 + offset
		self.DAC_CTRL_PA3_PDN = 123 + offset
		self.DAC_CTRL_LNA0 = 124 + offset
		self.DAC_CTRL_LNA1 = 125 + offset
		self.DAC_CTRL_LNA2 = 126 + offset
		self.DAC_CTRL_LNA3 = 127 + offset
		self.DAC_CTRL_LNA0_PDN = 128 + offset
		self.DAC_CTRL_LNA1_PDN = 129 + offset
		self.DAC_CTRL_LNA2_PDN = 130 + offset
		self.DAC_CTRL_LNA3_PDN = 131 + offset
		self.REG0_TX0 = 132 + offset
		self.REG1_TX0 = 133 + offset
		self.REG0_TX1 = 134 + offset
		self.REG1_TX1 = 135 + offset
		self.REG0_TX2 = 136 + offset
		self.REG1_TX2 = 137 + offset
		self.REG0_TX3 = 138 + offset
		self.REG1_TX3 = 139 + offset
		self.REG0_RX0 = 140 + offset
		self.REG1_RX0 = 141 + offset
		self.REG0_RX1 = 142 + offset
		self.REG1_RX1 = 143 + offset
		self.REG0_RX2 = 144 + offset
		self.REG1_RX2 = 145 + offset
		self.REG0_RX3 = 146 + offset
		self.REG1_RX3 = 147 + offset
		self.REG0_EXT_BIAS = 148 + offset
		self.REG1_EXT_BIAS = 149 + offset
		self.REG2_EXT_BIAS = 150 + offset
		self.REG3_EXT_BIAS = 151 + offset
		self.REG4_EXT_BIAS = 152 + offset
		self.REG5_EXT_BIAS = 153 + offset
		self.REG6_EXT_BIAS = 154 + offset
		self.REG0_BGR = 155 + offset
		self.REG0_ADC = 156 + offset
		self.REG1_ADC = 157 + offset
		self.ADC_CTRL = 158 + offset
		self.ADC_STS = 159 + offset
		self.REG0_SPARE = 160 + offset
		self.REG1_SPARE = 161 + offset
		self.REG2_SPARE = 162 + offset
		self.REG3_SPARE = 163 + offset
		self.TR_CTRL = 164 + offset
		self.TR_CTRL_1 = 165 + offset
		self.TR_CTRL_2 = 166 + offset
		self.TR_CTRL_3 = 167 + offset
		self.TR_CTRL_4 = 168 + offset
		self.TR_CTRL_5 = 169 + offset
		self.TR_MASK = 170 + offset
		self.TR_SW_CTRL = 171 + offset
		self.TR_CFG = 172 + offset
		self.TX_BEAM_START_ADDR = 173 + offset
		self.TX_BEAM_STOP_ADDR = 174 + offset
		self.RX_BEAM_START_ADDR = 175 + offset
		self.RX_BEAM_STOP_ADDR = 176 + offset
		self.TX_GAIN_FORCE = 177 + offset
		self.TX0_FINAL_GAIN_FORCE_VAL = 178 + offset
		self.TX1_FINAL_GAIN_FORCE_VAL = 179 + offset
		self.TX2_FINAL_GAIN_FORCE_VAL = 180 + offset
		self.TX3_FINAL_GAIN_FORCE_VAL = 181 + offset
		self.TX0_GAIN_FORCE_LSB_VAL = 182 + offset
		self.TX0_GAIN_FORCE_MSB_VAL = 183 + offset
		self.TX1_GAIN_FORCE_LSB_VAL = 184 + offset
		self.TX1_GAIN_FORCE_MSB_VAL = 185 + offset
		self.TX2_GAIN_FORCE_LSB_VAL = 186 + offset
		self.TX2_GAIN_FORCE_MSB_VAL = 187 + offset
		self.TX3_GAIN_FORCE_LSB_VAL = 188 + offset
		self.TX3_GAIN_FORCE_MSB_VAL = 189 + offset
		self.TX_GAIN_CORR_COEF_0 = 190 + offset
		self.TX_GAIN_CORR_COEF_1 = 191 + offset
		self.TX_GAIN_CORR_COEF_2 = 192 + offset
		self.TX_GAIN_CORR_COEF_3 = 193 + offset
		self.DET_0_1_ADC_OUT_BIN = 194 + offset
		self.DET_2_3_ADC_OUT_BIN = 195 + offset
		self.SPARE_ADC_TEMP_ADC_OUT_BIN = 196 + offset
		self.TEMP_CORR_CFG = 197 + offset
		self.TX_LNA_CFG = 198 + offset
		self.TEMP_IN_BIN = 199 + offset
		self.SPI_CFG = 200 + offset
		self.ADC_IN_LSB = 201 + offset
		self.ADC_IN_MSB = 202 + offset
		self.SYNC_RST = 203 + offset
		self.TX0_STS_REG = 204 + offset
		self.TX0_STS_REG_1 = 205 + offset
		self.TX0_STS_REG_2 = 206 + offset
		self.TX0_STS_REG_3 = 207 + offset
		self.TX0_STS_REG_4 = 208 + offset
		self.EXT_CTRL_STS_REG = 209 + offset
		self.EXT_CTRL_STS_REG_1 = 210 + offset
		self.EXT_CTRL_STS_REG_2 = 211 + offset
