{"vcs1":{"timestamp_begin":1684266025.466136041, "rt":1.26, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684266026.815221827, "rt":1.22, "ut":0.47, "st":0.15}}
{"link":{"timestamp_begin":1684266028.102299798, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266024.815206404}
{"VCS_COMP_START_TIME": 1684266024.815206404}
{"VCS_COMP_END_TIME": 1684266030.152971115}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211884}}
