
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c00 <.init>:
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	bl	402210 <ferror@plt+0x60>
  401c0c:	ldp	x29, x30, [sp], #16
  401c10:	ret

Disassembly of section .plt:

0000000000401c20 <memcpy@plt-0x20>:
  401c20:	stp	x16, x30, [sp, #-16]!
  401c24:	adrp	x16, 419000 <ferror@plt+0x16e50>
  401c28:	ldr	x17, [x16, #4088]
  401c2c:	add	x16, x16, #0xff8
  401c30:	br	x17
  401c34:	nop
  401c38:	nop
  401c3c:	nop

0000000000401c40 <memcpy@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c44:	ldr	x17, [x16]
  401c48:	add	x16, x16, #0x0
  401c4c:	br	x17

0000000000401c50 <ngettext@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c54:	ldr	x17, [x16, #8]
  401c58:	add	x16, x16, #0x8
  401c5c:	br	x17

0000000000401c60 <_exit@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c64:	ldr	x17, [x16, #16]
  401c68:	add	x16, x16, #0x10
  401c6c:	br	x17

0000000000401c70 <strtoul@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c74:	ldr	x17, [x16, #24]
  401c78:	add	x16, x16, #0x18
  401c7c:	br	x17

0000000000401c80 <strlen@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c84:	ldr	x17, [x16, #32]
  401c88:	add	x16, x16, #0x20
  401c8c:	br	x17

0000000000401c90 <fputs@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401c94:	ldr	x17, [x16, #40]
  401c98:	add	x16, x16, #0x28
  401c9c:	br	x17

0000000000401ca0 <exit@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ca4:	ldr	x17, [x16, #48]
  401ca8:	add	x16, x16, #0x30
  401cac:	br	x17

0000000000401cb0 <dup@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401cb4:	ldr	x17, [x16, #56]
  401cb8:	add	x16, x16, #0x38
  401cbc:	br	x17

0000000000401cc0 <uuid_unparse@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401cc4:	ldr	x17, [x16, #64]
  401cc8:	add	x16, x16, #0x40
  401ccc:	br	x17

0000000000401cd0 <signalfd@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401cd4:	ldr	x17, [x16, #72]
  401cd8:	add	x16, x16, #0x48
  401cdc:	br	x17

0000000000401ce0 <strtoimax@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ce4:	ldr	x17, [x16, #80]
  401ce8:	add	x16, x16, #0x50
  401cec:	br	x17

0000000000401cf0 <listen@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401cf4:	ldr	x17, [x16, #88]
  401cf8:	add	x16, x16, #0x58
  401cfc:	br	x17

0000000000401d00 <sigprocmask@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d04:	ldr	x17, [x16, #96]
  401d08:	add	x16, x16, #0x60
  401d0c:	br	x17

0000000000401d10 <daemon@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d14:	ldr	x17, [x16, #104]
  401d18:	add	x16, x16, #0x68
  401d1c:	br	x17

0000000000401d20 <strtod@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d24:	ldr	x17, [x16, #112]
  401d28:	add	x16, x16, #0x70
  401d2c:	br	x17

0000000000401d30 <geteuid@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d34:	ldr	x17, [x16, #120]
  401d38:	add	x16, x16, #0x78
  401d3c:	br	x17

0000000000401d40 <sysinfo@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d44:	ldr	x17, [x16, #128]
  401d48:	add	x16, x16, #0x80
  401d4c:	br	x17

0000000000401d50 <bind@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d54:	ldr	x17, [x16, #136]
  401d58:	add	x16, x16, #0x88
  401d5c:	br	x17

0000000000401d60 <sprintf@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d64:	ldr	x17, [x16, #144]
  401d68:	add	x16, x16, #0x90
  401d6c:	br	x17

0000000000401d70 <__cxa_atexit@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d74:	ldr	x17, [x16, #152]
  401d78:	add	x16, x16, #0x98
  401d7c:	br	x17

0000000000401d80 <fputc@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d84:	ldr	x17, [x16, #160]
  401d88:	add	x16, x16, #0xa0
  401d8c:	br	x17

0000000000401d90 <__uuid_generate_time@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401d94:	ldr	x17, [x16, #168]
  401d98:	add	x16, x16, #0xa8
  401d9c:	br	x17

0000000000401da0 <clock_gettime@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401da4:	ldr	x17, [x16, #176]
  401da8:	add	x16, x16, #0xb0
  401dac:	br	x17

0000000000401db0 <kill@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401db4:	ldr	x17, [x16, #184]
  401db8:	add	x16, x16, #0xb8
  401dbc:	br	x17

0000000000401dc0 <snprintf@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401dc4:	ldr	x17, [x16, #192]
  401dc8:	add	x16, x16, #0xc0
  401dcc:	br	x17

0000000000401dd0 <localeconv@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401dd4:	ldr	x17, [x16, #200]
  401dd8:	add	x16, x16, #0xc8
  401ddc:	br	x17

0000000000401de0 <fileno@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401de4:	ldr	x17, [x16, #208]
  401de8:	add	x16, x16, #0xd0
  401dec:	br	x17

0000000000401df0 <fsync@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401df4:	ldr	x17, [x16, #216]
  401df8:	add	x16, x16, #0xd8
  401dfc:	br	x17

0000000000401e00 <atoi@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e04:	ldr	x17, [x16, #224]
  401e08:	add	x16, x16, #0xe0
  401e0c:	br	x17

0000000000401e10 <getpid@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e14:	ldr	x17, [x16, #232]
  401e18:	add	x16, x16, #0xe8
  401e1c:	br	x17

0000000000401e20 <timer_settime@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e24:	ldr	x17, [x16, #240]
  401e28:	add	x16, x16, #0xf0
  401e2c:	br	x17

0000000000401e30 <malloc@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e34:	ldr	x17, [x16, #248]
  401e38:	add	x16, x16, #0xf8
  401e3c:	br	x17

0000000000401e40 <open@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e44:	ldr	x17, [x16, #256]
  401e48:	add	x16, x16, #0x100
  401e4c:	br	x17

0000000000401e50 <poll@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e54:	ldr	x17, [x16, #264]
  401e58:	add	x16, x16, #0x108
  401e5c:	br	x17

0000000000401e60 <sd_listen_fds@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e64:	ldr	x17, [x16, #272]
  401e68:	add	x16, x16, #0x110
  401e6c:	br	x17

0000000000401e70 <sigemptyset@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e74:	ldr	x17, [x16, #280]
  401e78:	add	x16, x16, #0x118
  401e7c:	br	x17

0000000000401e80 <strncmp@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e84:	ldr	x17, [x16, #288]
  401e88:	add	x16, x16, #0x120
  401e8c:	br	x17

0000000000401e90 <bindtextdomain@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401e94:	ldr	x17, [x16, #296]
  401e98:	add	x16, x16, #0x128
  401e9c:	br	x17

0000000000401ea0 <__libc_start_main@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ea4:	ldr	x17, [x16, #304]
  401ea8:	add	x16, x16, #0x130
  401eac:	br	x17

0000000000401eb0 <fgetc@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401eb4:	ldr	x17, [x16, #312]
  401eb8:	add	x16, x16, #0x138
  401ebc:	br	x17

0000000000401ec0 <memset@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ec4:	ldr	x17, [x16, #320]
  401ec8:	add	x16, x16, #0x140
  401ecc:	br	x17

0000000000401ed0 <gettimeofday@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ed4:	ldr	x17, [x16, #328]
  401ed8:	add	x16, x16, #0x148
  401edc:	br	x17

0000000000401ee0 <accept@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ee4:	ldr	x17, [x16, #336]
  401ee8:	add	x16, x16, #0x150
  401eec:	br	x17

0000000000401ef0 <strdup@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ef4:	ldr	x17, [x16, #344]
  401ef8:	add	x16, x16, #0x158
  401efc:	br	x17

0000000000401f00 <close@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f04:	ldr	x17, [x16, #352]
  401f08:	add	x16, x16, #0x160
  401f0c:	br	x17

0000000000401f10 <sigaction@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f14:	ldr	x17, [x16, #360]
  401f18:	add	x16, x16, #0x168
  401f1c:	br	x17

0000000000401f20 <__gmon_start__@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f24:	ldr	x17, [x16, #368]
  401f28:	add	x16, x16, #0x170
  401f2c:	br	x17

0000000000401f30 <write@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f34:	ldr	x17, [x16, #376]
  401f38:	add	x16, x16, #0x178
  401f3c:	br	x17

0000000000401f40 <strtoumax@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f44:	ldr	x17, [x16, #384]
  401f48:	add	x16, x16, #0x180
  401f4c:	br	x17

0000000000401f50 <abort@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f54:	ldr	x17, [x16, #392]
  401f58:	add	x16, x16, #0x188
  401f5c:	br	x17

0000000000401f60 <timer_create@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f64:	ldr	x17, [x16, #400]
  401f68:	add	x16, x16, #0x190
  401f6c:	br	x17

0000000000401f70 <puts@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f74:	ldr	x17, [x16, #408]
  401f78:	add	x16, x16, #0x198
  401f7c:	br	x17

0000000000401f80 <textdomain@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f84:	ldr	x17, [x16, #416]
  401f88:	add	x16, x16, #0x1a0
  401f8c:	br	x17

0000000000401f90 <getopt_long@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401f94:	ldr	x17, [x16, #424]
  401f98:	add	x16, x16, #0x1a8
  401f9c:	br	x17

0000000000401fa0 <strcmp@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401fa4:	ldr	x17, [x16, #432]
  401fa8:	add	x16, x16, #0x1b0
  401fac:	br	x17

0000000000401fb0 <warn@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401fb4:	ldr	x17, [x16, #440]
  401fb8:	add	x16, x16, #0x1b8
  401fbc:	br	x17

0000000000401fc0 <__ctype_b_loc@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401fc4:	ldr	x17, [x16, #448]
  401fc8:	add	x16, x16, #0x1c0
  401fcc:	br	x17

0000000000401fd0 <strtol@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401fd4:	ldr	x17, [x16, #456]
  401fd8:	add	x16, x16, #0x1c8
  401fdc:	br	x17

0000000000401fe0 <setreuid@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401fe4:	ldr	x17, [x16, #464]
  401fe8:	add	x16, x16, #0x1d0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  401ff4:	ldr	x17, [x16, #472]
  401ff8:	add	x16, x16, #0x1d8
  401ffc:	br	x17

0000000000402000 <timer_delete@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402004:	ldr	x17, [x16, #480]
  402008:	add	x16, x16, #0x1e0
  40200c:	br	x17

0000000000402010 <nanosleep@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402014:	ldr	x17, [x16, #488]
  402018:	add	x16, x16, #0x1e8
  40201c:	br	x17

0000000000402020 <vasprintf@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402024:	ldr	x17, [x16, #496]
  402028:	add	x16, x16, #0x1f0
  40202c:	br	x17

0000000000402030 <connect@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402034:	ldr	x17, [x16, #504]
  402038:	add	x16, x16, #0x1f8
  40203c:	br	x17

0000000000402040 <strndup@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402044:	ldr	x17, [x16, #512]
  402048:	add	x16, x16, #0x200
  40204c:	br	x17

0000000000402050 <strspn@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402054:	ldr	x17, [x16, #520]
  402058:	add	x16, x16, #0x208
  40205c:	br	x17

0000000000402060 <strchr@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402064:	ldr	x17, [x16, #528]
  402068:	add	x16, x16, #0x210
  40206c:	br	x17

0000000000402070 <fcntl@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402074:	ldr	x17, [x16, #536]
  402078:	add	x16, x16, #0x218
  40207c:	br	x17

0000000000402080 <socket@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402084:	ldr	x17, [x16, #544]
  402088:	add	x16, x16, #0x220
  40208c:	br	x17

0000000000402090 <fflush@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402094:	ldr	x17, [x16, #552]
  402098:	add	x16, x16, #0x228
  40209c:	br	x17

00000000004020a0 <__uuid_generate_random@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020a4:	ldr	x17, [x16, #560]
  4020a8:	add	x16, x16, #0x230
  4020ac:	br	x17

00000000004020b0 <warnx@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020b4:	ldr	x17, [x16, #568]
  4020b8:	add	x16, x16, #0x238
  4020bc:	br	x17

00000000004020c0 <read@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020c4:	ldr	x17, [x16, #576]
  4020c8:	add	x16, x16, #0x240
  4020cc:	br	x17

00000000004020d0 <ftruncate@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020d4:	ldr	x17, [x16, #584]
  4020d8:	add	x16, x16, #0x248
  4020dc:	br	x17

00000000004020e0 <strncpy@plt>:
  4020e0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020e4:	ldr	x17, [x16, #592]
  4020e8:	add	x16, x16, #0x250
  4020ec:	br	x17

00000000004020f0 <errx@plt>:
  4020f0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4020f4:	ldr	x17, [x16, #600]
  4020f8:	add	x16, x16, #0x258
  4020fc:	br	x17

0000000000402100 <sigaddset@plt>:
  402100:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402104:	ldr	x17, [x16, #608]
  402108:	add	x16, x16, #0x260
  40210c:	br	x17

0000000000402110 <umask@plt>:
  402110:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402114:	ldr	x17, [x16, #616]
  402118:	add	x16, x16, #0x268
  40211c:	br	x17

0000000000402120 <strcspn@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402124:	ldr	x17, [x16, #624]
  402128:	add	x16, x16, #0x270
  40212c:	br	x17

0000000000402130 <printf@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402134:	ldr	x17, [x16, #632]
  402138:	add	x16, x16, #0x278
  40213c:	br	x17

0000000000402140 <__assert_fail@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402144:	ldr	x17, [x16, #640]
  402148:	add	x16, x16, #0x280
  40214c:	br	x17

0000000000402150 <__errno_location@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402154:	ldr	x17, [x16, #648]
  402158:	add	x16, x16, #0x288
  40215c:	br	x17

0000000000402160 <unlink@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402164:	ldr	x17, [x16, #656]
  402168:	add	x16, x16, #0x290
  40216c:	br	x17

0000000000402170 <gettext@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402174:	ldr	x17, [x16, #664]
  402178:	add	x16, x16, #0x298
  40217c:	br	x17

0000000000402180 <fprintf@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402184:	ldr	x17, [x16, #672]
  402188:	add	x16, x16, #0x2a0
  40218c:	br	x17

0000000000402190 <err@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  402194:	ldr	x17, [x16, #680]
  402198:	add	x16, x16, #0x2a8
  40219c:	br	x17

00000000004021a0 <setlocale@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4021a4:	ldr	x17, [x16, #688]
  4021a8:	add	x16, x16, #0x2b0
  4021ac:	br	x17

00000000004021b0 <ferror@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x17e50>
  4021b4:	ldr	x17, [x16, #696]
  4021b8:	add	x16, x16, #0x2b8
  4021bc:	br	x17

Disassembly of section .text:

00000000004021c0 <.text>:
  4021c0:	mov	x29, #0x0                   	// #0
  4021c4:	mov	x30, #0x0                   	// #0
  4021c8:	mov	x5, x0
  4021cc:	ldr	x1, [sp]
  4021d0:	add	x2, sp, #0x8
  4021d4:	mov	x6, sp
  4021d8:	movz	x0, #0x0, lsl #48
  4021dc:	movk	x0, #0x0, lsl #32
  4021e0:	movk	x0, #0x40, lsl #16
  4021e4:	movk	x0, #0x3fd4
  4021e8:	movz	x3, #0x0, lsl #48
  4021ec:	movk	x3, #0x0, lsl #32
  4021f0:	movk	x3, #0x40, lsl #16
  4021f4:	movk	x3, #0x7650
  4021f8:	movz	x4, #0x0, lsl #48
  4021fc:	movk	x4, #0x0, lsl #32
  402200:	movk	x4, #0x40, lsl #16
  402204:	movk	x4, #0x76d0
  402208:	bl	401ea0 <__libc_start_main@plt>
  40220c:	bl	401f50 <abort@plt>
  402210:	adrp	x0, 419000 <ferror@plt+0x16e50>
  402214:	ldr	x0, [x0, #4064]
  402218:	cbz	x0, 402220 <ferror@plt+0x70>
  40221c:	b	401f20 <__gmon_start__@plt>
  402220:	ret
  402224:	stp	x29, x30, [sp, #-32]!
  402228:	mov	x29, sp
  40222c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402230:	add	x0, x0, #0x328
  402234:	str	x0, [sp, #24]
  402238:	ldr	x0, [sp, #24]
  40223c:	str	x0, [sp, #24]
  402240:	ldr	x1, [sp, #24]
  402244:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402248:	add	x0, x0, #0x328
  40224c:	cmp	x1, x0
  402250:	b.eq	40228c <ferror@plt+0xdc>  // b.none
  402254:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402258:	add	x0, x0, #0x700
  40225c:	ldr	x0, [x0]
  402260:	str	x0, [sp, #16]
  402264:	ldr	x0, [sp, #16]
  402268:	str	x0, [sp, #16]
  40226c:	ldr	x0, [sp, #16]
  402270:	cmp	x0, #0x0
  402274:	b.eq	402290 <ferror@plt+0xe0>  // b.none
  402278:	ldr	x1, [sp, #16]
  40227c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402280:	add	x0, x0, #0x328
  402284:	blr	x1
  402288:	b	402290 <ferror@plt+0xe0>
  40228c:	nop
  402290:	ldp	x29, x30, [sp], #32
  402294:	ret
  402298:	stp	x29, x30, [sp, #-48]!
  40229c:	mov	x29, sp
  4022a0:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4022a4:	add	x0, x0, #0x328
  4022a8:	str	x0, [sp, #40]
  4022ac:	ldr	x0, [sp, #40]
  4022b0:	str	x0, [sp, #40]
  4022b4:	ldr	x1, [sp, #40]
  4022b8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4022bc:	add	x0, x0, #0x328
  4022c0:	sub	x0, x1, x0
  4022c4:	asr	x0, x0, #3
  4022c8:	lsr	x1, x0, #63
  4022cc:	add	x0, x1, x0
  4022d0:	asr	x0, x0, #1
  4022d4:	str	x0, [sp, #32]
  4022d8:	ldr	x0, [sp, #32]
  4022dc:	cmp	x0, #0x0
  4022e0:	b.eq	402320 <ferror@plt+0x170>  // b.none
  4022e4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4022e8:	add	x0, x0, #0x708
  4022ec:	ldr	x0, [x0]
  4022f0:	str	x0, [sp, #24]
  4022f4:	ldr	x0, [sp, #24]
  4022f8:	str	x0, [sp, #24]
  4022fc:	ldr	x0, [sp, #24]
  402300:	cmp	x0, #0x0
  402304:	b.eq	402324 <ferror@plt+0x174>  // b.none
  402308:	ldr	x2, [sp, #24]
  40230c:	ldr	x1, [sp, #32]
  402310:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402314:	add	x0, x0, #0x328
  402318:	blr	x2
  40231c:	b	402324 <ferror@plt+0x174>
  402320:	nop
  402324:	ldp	x29, x30, [sp], #48
  402328:	ret
  40232c:	stp	x29, x30, [sp, #-16]!
  402330:	mov	x29, sp
  402334:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402338:	add	x0, x0, #0x348
  40233c:	ldrb	w0, [x0]
  402340:	and	x0, x0, #0xff
  402344:	cmp	x0, #0x0
  402348:	b.ne	402364 <ferror@plt+0x1b4>  // b.any
  40234c:	bl	402224 <ferror@plt+0x74>
  402350:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402354:	add	x0, x0, #0x348
  402358:	mov	w1, #0x1                   	// #1
  40235c:	strb	w1, [x0]
  402360:	b	402368 <ferror@plt+0x1b8>
  402364:	nop
  402368:	ldp	x29, x30, [sp], #16
  40236c:	ret
  402370:	stp	x29, x30, [sp, #-16]!
  402374:	mov	x29, sp
  402378:	bl	402298 <ferror@plt+0xe8>
  40237c:	nop
  402380:	ldp	x29, x30, [sp], #16
  402384:	ret
  402388:	stp	x29, x30, [sp, #-48]!
  40238c:	mov	x29, sp
  402390:	str	w0, [sp, #28]
  402394:	ldr	w1, [sp, #28]
  402398:	mov	w0, #0xde83                	// #56963
  40239c:	movk	w0, #0x431b, lsl #16
  4023a0:	umull	x0, w1, w0
  4023a4:	lsr	x0, x0, #32
  4023a8:	lsr	w0, w0, #18
  4023ac:	mov	w0, w0
  4023b0:	str	x0, [sp, #32]
  4023b4:	ldr	w1, [sp, #28]
  4023b8:	mov	w0, #0xde83                	// #56963
  4023bc:	movk	w0, #0x431b, lsl #16
  4023c0:	umull	x0, w1, w0
  4023c4:	lsr	x0, x0, #32
  4023c8:	lsr	w0, w0, #18
  4023cc:	mov	w2, #0x4240                	// #16960
  4023d0:	movk	w2, #0xf, lsl #16
  4023d4:	mul	w0, w0, w2
  4023d8:	sub	w0, w1, w0
  4023dc:	mov	w1, w0
  4023e0:	mov	x0, x1
  4023e4:	lsl	x0, x0, #5
  4023e8:	sub	x0, x0, x1
  4023ec:	lsl	x0, x0, #2
  4023f0:	add	x0, x0, x1
  4023f4:	lsl	x0, x0, #3
  4023f8:	str	x0, [sp, #40]
  4023fc:	add	x0, sp, #0x20
  402400:	mov	x1, #0x0                   	// #0
  402404:	bl	402010 <nanosleep@plt>
  402408:	ldp	x29, x30, [sp], #48
  40240c:	ret
  402410:	stp	x29, x30, [sp, #-64]!
  402414:	mov	x29, sp
  402418:	str	w0, [sp, #44]
  40241c:	str	x1, [sp, #32]
  402420:	str	x2, [sp, #24]
  402424:	b	4024c4 <ferror@plt+0x314>
  402428:	bl	402150 <__errno_location@plt>
  40242c:	str	wzr, [x0]
  402430:	ldr	x2, [sp, #24]
  402434:	ldr	x1, [sp, #32]
  402438:	ldr	w0, [sp, #44]
  40243c:	bl	401f30 <write@plt>
  402440:	str	x0, [sp, #56]
  402444:	ldr	x0, [sp, #56]
  402448:	cmp	x0, #0x0
  40244c:	b.le	402480 <ferror@plt+0x2d0>
  402450:	ldr	x0, [sp, #56]
  402454:	ldr	x1, [sp, #24]
  402458:	sub	x0, x1, x0
  40245c:	str	x0, [sp, #24]
  402460:	ldr	x0, [sp, #24]
  402464:	cmp	x0, #0x0
  402468:	b.eq	4024a8 <ferror@plt+0x2f8>  // b.none
  40246c:	ldr	x0, [sp, #56]
  402470:	ldr	x1, [sp, #32]
  402474:	add	x0, x1, x0
  402478:	str	x0, [sp, #32]
  40247c:	b	4024a8 <ferror@plt+0x2f8>
  402480:	bl	402150 <__errno_location@plt>
  402484:	ldr	w0, [x0]
  402488:	cmp	w0, #0x4
  40248c:	b.eq	4024a8 <ferror@plt+0x2f8>  // b.none
  402490:	bl	402150 <__errno_location@plt>
  402494:	ldr	w0, [x0]
  402498:	cmp	w0, #0xb
  40249c:	b.eq	4024a8 <ferror@plt+0x2f8>  // b.none
  4024a0:	mov	w0, #0xffffffff            	// #-1
  4024a4:	b	4024d4 <ferror@plt+0x324>
  4024a8:	bl	402150 <__errno_location@plt>
  4024ac:	ldr	w0, [x0]
  4024b0:	cmp	w0, #0xb
  4024b4:	b.ne	4024c4 <ferror@plt+0x314>  // b.any
  4024b8:	mov	w0, #0xd090                	// #53392
  4024bc:	movk	w0, #0x3, lsl #16
  4024c0:	bl	402388 <ferror@plt+0x1d8>
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	cmp	x0, #0x0
  4024cc:	b.ne	402428 <ferror@plt+0x278>  // b.any
  4024d0:	mov	w0, #0x0                   	// #0
  4024d4:	ldp	x29, x30, [sp], #64
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-80]!
  4024e0:	mov	x29, sp
  4024e4:	str	w0, [sp, #44]
  4024e8:	str	x1, [sp, #32]
  4024ec:	str	x2, [sp, #24]
  4024f0:	str	xzr, [sp, #72]
  4024f4:	str	wzr, [sp, #68]
  4024f8:	ldr	x2, [sp, #24]
  4024fc:	mov	w1, #0x0                   	// #0
  402500:	ldr	x0, [sp, #32]
  402504:	bl	401ec0 <memset@plt>
  402508:	b	4025cc <ferror@plt+0x41c>
  40250c:	ldr	x2, [sp, #24]
  402510:	ldr	x1, [sp, #32]
  402514:	ldr	w0, [sp, #44]
  402518:	bl	4020c0 <read@plt>
  40251c:	str	x0, [sp, #56]
  402520:	ldr	x0, [sp, #56]
  402524:	cmp	x0, #0x0
  402528:	b.gt	402598 <ferror@plt+0x3e8>
  40252c:	ldr	x0, [sp, #56]
  402530:	cmp	x0, #0x0
  402534:	b.ge	40257c <ferror@plt+0x3cc>  // b.tcont
  402538:	bl	402150 <__errno_location@plt>
  40253c:	ldr	w0, [x0]
  402540:	cmp	w0, #0xb
  402544:	b.eq	402558 <ferror@plt+0x3a8>  // b.none
  402548:	bl	402150 <__errno_location@plt>
  40254c:	ldr	w0, [x0]
  402550:	cmp	w0, #0x4
  402554:	b.ne	40257c <ferror@plt+0x3cc>  // b.any
  402558:	ldr	w0, [sp, #68]
  40255c:	add	w1, w0, #0x1
  402560:	str	w1, [sp, #68]
  402564:	cmp	w0, #0x4
  402568:	b.gt	40257c <ferror@plt+0x3cc>
  40256c:	mov	w0, #0xd090                	// #53392
  402570:	movk	w0, #0x3, lsl #16
  402574:	bl	402388 <ferror@plt+0x1d8>
  402578:	b	4025cc <ferror@plt+0x41c>
  40257c:	ldr	x0, [sp, #72]
  402580:	cmp	x0, #0x0
  402584:	b.eq	402590 <ferror@plt+0x3e0>  // b.none
  402588:	ldr	x0, [sp, #72]
  40258c:	b	4025dc <ferror@plt+0x42c>
  402590:	mov	x0, #0xffffffffffffffff    	// #-1
  402594:	b	4025dc <ferror@plt+0x42c>
  402598:	str	wzr, [sp, #68]
  40259c:	ldr	x0, [sp, #56]
  4025a0:	ldr	x1, [sp, #24]
  4025a4:	sub	x0, x1, x0
  4025a8:	str	x0, [sp, #24]
  4025ac:	ldr	x0, [sp, #56]
  4025b0:	ldr	x1, [sp, #32]
  4025b4:	add	x0, x1, x0
  4025b8:	str	x0, [sp, #32]
  4025bc:	ldr	x1, [sp, #72]
  4025c0:	ldr	x0, [sp, #56]
  4025c4:	add	x0, x1, x0
  4025c8:	str	x0, [sp, #72]
  4025cc:	ldr	x0, [sp, #24]
  4025d0:	cmp	x0, #0x0
  4025d4:	b.ne	40250c <ferror@plt+0x35c>  // b.any
  4025d8:	ldr	x0, [sp, #72]
  4025dc:	ldp	x29, x30, [sp], #80
  4025e0:	ret
  4025e4:	stp	x29, x30, [sp, #-48]!
  4025e8:	mov	x29, sp
  4025ec:	str	x0, [sp, #24]
  4025f0:	bl	402150 <__errno_location@plt>
  4025f4:	str	wzr, [x0]
  4025f8:	ldr	x0, [sp, #24]
  4025fc:	bl	4021b0 <ferror@plt>
  402600:	cmp	w0, #0x0
  402604:	b.ne	402660 <ferror@plt+0x4b0>  // b.any
  402608:	ldr	x0, [sp, #24]
  40260c:	bl	402090 <fflush@plt>
  402610:	cmp	w0, #0x0
  402614:	b.ne	402660 <ferror@plt+0x4b0>  // b.any
  402618:	ldr	x0, [sp, #24]
  40261c:	bl	401de0 <fileno@plt>
  402620:	str	w0, [sp, #44]
  402624:	ldr	w0, [sp, #44]
  402628:	cmp	w0, #0x0
  40262c:	b.lt	402668 <ferror@plt+0x4b8>  // b.tstop
  402630:	ldr	w0, [sp, #44]
  402634:	bl	401cb0 <dup@plt>
  402638:	str	w0, [sp, #44]
  40263c:	ldr	w0, [sp, #44]
  402640:	cmp	w0, #0x0
  402644:	b.lt	402668 <ferror@plt+0x4b8>  // b.tstop
  402648:	ldr	w0, [sp, #44]
  40264c:	bl	401f00 <close@plt>
  402650:	cmp	w0, #0x0
  402654:	b.ne	402668 <ferror@plt+0x4b8>  // b.any
  402658:	mov	w0, #0x0                   	// #0
  40265c:	b	402688 <ferror@plt+0x4d8>
  402660:	nop
  402664:	b	40266c <ferror@plt+0x4bc>
  402668:	nop
  40266c:	bl	402150 <__errno_location@plt>
  402670:	ldr	w0, [x0]
  402674:	cmp	w0, #0x9
  402678:	b.ne	402684 <ferror@plt+0x4d4>  // b.any
  40267c:	mov	w0, #0x0                   	// #0
  402680:	b	402688 <ferror@plt+0x4d8>
  402684:	mov	w0, #0xffffffff            	// #-1
  402688:	ldp	x29, x30, [sp], #48
  40268c:	ret
  402690:	stp	x29, x30, [sp, #-16]!
  402694:	mov	x29, sp
  402698:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  40269c:	add	x0, x0, #0x338
  4026a0:	ldr	x0, [x0]
  4026a4:	bl	4025e4 <ferror@plt+0x434>
  4026a8:	cmp	w0, #0x0
  4026ac:	b.eq	4026fc <ferror@plt+0x54c>  // b.none
  4026b0:	bl	402150 <__errno_location@plt>
  4026b4:	ldr	w0, [x0]
  4026b8:	cmp	w0, #0x20
  4026bc:	b.eq	4026fc <ferror@plt+0x54c>  // b.none
  4026c0:	bl	402150 <__errno_location@plt>
  4026c4:	ldr	w0, [x0]
  4026c8:	cmp	w0, #0x0
  4026cc:	b.eq	4026e4 <ferror@plt+0x534>  // b.none
  4026d0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4026d4:	add	x0, x0, #0x710
  4026d8:	bl	402170 <gettext@plt>
  4026dc:	bl	401fb0 <warn@plt>
  4026e0:	b	4026f4 <ferror@plt+0x544>
  4026e4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4026e8:	add	x0, x0, #0x710
  4026ec:	bl	402170 <gettext@plt>
  4026f0:	bl	4020b0 <warnx@plt>
  4026f4:	mov	w0, #0x1                   	// #1
  4026f8:	bl	401c60 <_exit@plt>
  4026fc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402700:	add	x0, x0, #0x328
  402704:	ldr	x0, [x0]
  402708:	bl	4025e4 <ferror@plt+0x434>
  40270c:	cmp	w0, #0x0
  402710:	b.eq	40271c <ferror@plt+0x56c>  // b.none
  402714:	mov	w0, #0x1                   	// #1
  402718:	bl	401c60 <_exit@plt>
  40271c:	nop
  402720:	ldp	x29, x30, [sp], #16
  402724:	ret
  402728:	stp	x29, x30, [sp, #-16]!
  40272c:	mov	x29, sp
  402730:	adrp	x0, 402000 <timer_delete@plt>
  402734:	add	x0, x0, #0x690
  402738:	bl	4076d8 <ferror@plt+0x5528>
  40273c:	nop
  402740:	ldp	x29, x30, [sp], #16
  402744:	ret
  402748:	stp	x29, x30, [sp, #-48]!
  40274c:	mov	x29, sp
  402750:	str	w0, [sp, #28]
  402754:	ldr	w0, [sp, #28]
  402758:	bl	401df0 <fsync@plt>
  40275c:	cmp	w0, #0x0
  402760:	cset	w0, ne  // ne = any
  402764:	and	w0, w0, #0xff
  402768:	str	w0, [sp, #44]
  40276c:	ldr	w0, [sp, #28]
  402770:	bl	401f00 <close@plt>
  402774:	cmp	w0, #0x0
  402778:	cset	w0, ne  // ne = any
  40277c:	and	w0, w0, #0xff
  402780:	str	w0, [sp, #40]
  402784:	ldr	w0, [sp, #44]
  402788:	cmp	w0, #0x0
  40278c:	b.ne	40279c <ferror@plt+0x5ec>  // b.any
  402790:	ldr	w0, [sp, #40]
  402794:	cmp	w0, #0x0
  402798:	b.eq	4027a4 <ferror@plt+0x5f4>  // b.none
  40279c:	mov	w0, #0xffffffff            	// #-1
  4027a0:	b	4027a8 <ferror@plt+0x5f8>
  4027a4:	mov	w0, #0x0                   	// #0
  4027a8:	ldp	x29, x30, [sp], #48
  4027ac:	ret
  4027b0:	stp	x29, x30, [sp, #-48]!
  4027b4:	mov	x29, sp
  4027b8:	str	x0, [sp, #40]
  4027bc:	str	x1, [sp, #32]
  4027c0:	str	x2, [sp, #24]
  4027c4:	ldr	x0, [sp, #24]
  4027c8:	sub	x0, x0, #0x1
  4027cc:	mov	x2, x0
  4027d0:	ldr	x1, [sp, #32]
  4027d4:	ldr	x0, [sp, #40]
  4027d8:	bl	4020e0 <strncpy@plt>
  4027dc:	ldr	x0, [sp, #24]
  4027e0:	sub	x0, x0, #0x1
  4027e4:	ldr	x1, [sp, #40]
  4027e8:	add	x0, x1, x0
  4027ec:	strb	wzr, [x0]
  4027f0:	nop
  4027f4:	ldp	x29, x30, [sp], #48
  4027f8:	ret
  4027fc:	sub	sp, sp, #0x10
  402800:	str	w0, [sp, #12]
  402804:	ldr	w0, [sp, #12]
  402808:	sub	w0, w0, #0x21
  40280c:	cmp	w0, #0x5d
  402810:	b.hi	40281c <ferror@plt+0x66c>  // b.pmore
  402814:	mov	w0, #0x1                   	// #1
  402818:	b	402820 <ferror@plt+0x670>
  40281c:	mov	w0, #0x0                   	// #0
  402820:	add	sp, sp, #0x10
  402824:	ret
  402828:	stp	x29, x30, [sp, #-48]!
  40282c:	mov	x29, sp
  402830:	str	w0, [sp, #28]
  402834:	str	x1, [sp, #16]
  402838:	ldr	x0, [sp, #16]
  40283c:	cmp	x0, #0x0
  402840:	b.ne	402864 <ferror@plt+0x6b4>  // b.any
  402844:	adrp	x0, 408000 <ferror@plt+0x5e50>
  402848:	add	x3, x0, #0x520
  40284c:	mov	w2, #0xe                   	// #14
  402850:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402854:	add	x1, x0, #0x720
  402858:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40285c:	add	x0, x0, #0x738
  402860:	bl	402140 <__assert_fail@plt>
  402864:	ldr	x0, [sp, #16]
  402868:	str	x0, [sp, #40]
  40286c:	b	40289c <ferror@plt+0x6ec>
  402870:	ldr	x0, [sp, #40]
  402874:	ldr	w0, [x0, #24]
  402878:	ldr	w1, [sp, #28]
  40287c:	cmp	w1, w0
  402880:	b.ne	402890 <ferror@plt+0x6e0>  // b.any
  402884:	ldr	x0, [sp, #40]
  402888:	ldr	x0, [x0]
  40288c:	b	4028b0 <ferror@plt+0x700>
  402890:	ldr	x0, [sp, #40]
  402894:	add	x0, x0, #0x20
  402898:	str	x0, [sp, #40]
  40289c:	ldr	x0, [sp, #40]
  4028a0:	ldr	x0, [x0]
  4028a4:	cmp	x0, #0x0
  4028a8:	b.ne	402870 <ferror@plt+0x6c0>  // b.any
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	ldp	x29, x30, [sp], #48
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-96]!
  4028bc:	mov	x29, sp
  4028c0:	str	x19, [sp, #16]
  4028c4:	str	w0, [sp, #60]
  4028c8:	str	x1, [sp, #48]
  4028cc:	str	x2, [sp, #40]
  4028d0:	str	x3, [sp, #32]
  4028d4:	str	wzr, [sp, #92]
  4028d8:	b	402ad0 <ferror@plt+0x920>
  4028dc:	ldrsw	x0, [sp, #92]
  4028e0:	lsl	x0, x0, #6
  4028e4:	ldr	x1, [sp, #40]
  4028e8:	add	x0, x1, x0
  4028ec:	str	x0, [sp, #80]
  4028f0:	b	402a98 <ferror@plt+0x8e8>
  4028f4:	ldr	x0, [sp, #80]
  4028f8:	ldr	w0, [x0]
  4028fc:	ldr	w1, [sp, #60]
  402900:	cmp	w1, w0
  402904:	b.eq	402918 <ferror@plt+0x768>  // b.none
  402908:	ldr	x0, [sp, #80]
  40290c:	add	x0, x0, #0x4
  402910:	str	x0, [sp, #80]
  402914:	b	402a98 <ferror@plt+0x8e8>
  402918:	ldrsw	x0, [sp, #92]
  40291c:	lsl	x0, x0, #2
  402920:	ldr	x1, [sp, #32]
  402924:	add	x0, x1, x0
  402928:	ldr	w0, [x0]
  40292c:	cmp	w0, #0x0
  402930:	b.ne	402950 <ferror@plt+0x7a0>  // b.any
  402934:	ldrsw	x0, [sp, #92]
  402938:	lsl	x0, x0, #2
  40293c:	ldr	x1, [sp, #32]
  402940:	add	x0, x1, x0
  402944:	ldr	w1, [sp, #60]
  402948:	str	w1, [x0]
  40294c:	b	402ac0 <ferror@plt+0x910>
  402950:	ldrsw	x0, [sp, #92]
  402954:	lsl	x0, x0, #2
  402958:	ldr	x1, [sp, #32]
  40295c:	add	x0, x1, x0
  402960:	ldr	w0, [x0]
  402964:	ldr	w1, [sp, #60]
  402968:	cmp	w1, w0
  40296c:	b.eq	402ac0 <ferror@plt+0x910>  // b.none
  402970:	str	xzr, [sp, #72]
  402974:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402978:	add	x0, x0, #0x328
  40297c:	ldr	x19, [x0]
  402980:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402984:	add	x0, x0, #0x748
  402988:	bl	402170 <gettext@plt>
  40298c:	mov	x1, x0
  402990:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402994:	add	x0, x0, #0x340
  402998:	ldr	x0, [x0]
  40299c:	mov	x2, x0
  4029a0:	mov	x0, x19
  4029a4:	bl	402180 <fprintf@plt>
  4029a8:	ldrsw	x0, [sp, #92]
  4029ac:	lsl	x0, x0, #6
  4029b0:	ldr	x1, [sp, #40]
  4029b4:	add	x0, x1, x0
  4029b8:	str	x0, [sp, #80]
  4029bc:	b	402a58 <ferror@plt+0x8a8>
  4029c0:	ldr	x0, [sp, #80]
  4029c4:	ldr	w0, [x0]
  4029c8:	ldr	x1, [sp, #48]
  4029cc:	bl	402828 <ferror@plt+0x678>
  4029d0:	str	x0, [sp, #64]
  4029d4:	ldr	x0, [sp, #64]
  4029d8:	cmp	x0, #0x0
  4029dc:	b.eq	402a04 <ferror@plt+0x854>  // b.none
  4029e0:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4029e4:	add	x0, x0, #0x328
  4029e8:	ldr	x3, [x0]
  4029ec:	ldr	x2, [sp, #64]
  4029f0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4029f4:	add	x1, x0, #0x770
  4029f8:	mov	x0, x3
  4029fc:	bl	402180 <fprintf@plt>
  402a00:	b	402a40 <ferror@plt+0x890>
  402a04:	ldr	x0, [sp, #80]
  402a08:	ldr	w0, [x0]
  402a0c:	bl	4027fc <ferror@plt+0x64c>
  402a10:	cmp	w0, #0x0
  402a14:	b.eq	402a40 <ferror@plt+0x890>  // b.none
  402a18:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402a1c:	add	x0, x0, #0x328
  402a20:	ldr	x3, [x0]
  402a24:	ldr	x0, [sp, #80]
  402a28:	ldr	w0, [x0]
  402a2c:	mov	w2, w0
  402a30:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402a34:	add	x1, x0, #0x778
  402a38:	mov	x0, x3
  402a3c:	bl	402180 <fprintf@plt>
  402a40:	ldr	x0, [sp, #80]
  402a44:	add	x0, x0, #0x4
  402a48:	str	x0, [sp, #80]
  402a4c:	ldr	x0, [sp, #72]
  402a50:	add	x0, x0, #0x1
  402a54:	str	x0, [sp, #72]
  402a58:	ldr	x0, [sp, #72]
  402a5c:	add	x0, x0, #0x1
  402a60:	cmp	x0, #0xf
  402a64:	b.hi	402a78 <ferror@plt+0x8c8>  // b.pmore
  402a68:	ldr	x0, [sp, #80]
  402a6c:	ldr	w0, [x0]
  402a70:	cmp	w0, #0x0
  402a74:	b.ne	4029c0 <ferror@plt+0x810>  // b.any
  402a78:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402a7c:	add	x0, x0, #0x328
  402a80:	ldr	x0, [x0]
  402a84:	mov	x1, x0
  402a88:	mov	w0, #0xa                   	// #10
  402a8c:	bl	401d80 <fputc@plt>
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	bl	401ca0 <exit@plt>
  402a98:	ldr	x0, [sp, #80]
  402a9c:	ldr	w0, [x0]
  402aa0:	cmp	w0, #0x0
  402aa4:	b.eq	402ac4 <ferror@plt+0x914>  // b.none
  402aa8:	ldr	x0, [sp, #80]
  402aac:	ldr	w0, [x0]
  402ab0:	ldr	w1, [sp, #60]
  402ab4:	cmp	w1, w0
  402ab8:	b.ge	4028f4 <ferror@plt+0x744>  // b.tcont
  402abc:	b	402ac4 <ferror@plt+0x914>
  402ac0:	nop
  402ac4:	ldr	w0, [sp, #92]
  402ac8:	add	w0, w0, #0x1
  402acc:	str	w0, [sp, #92]
  402ad0:	ldrsw	x0, [sp, #92]
  402ad4:	lsl	x0, x0, #6
  402ad8:	ldr	x1, [sp, #40]
  402adc:	add	x0, x1, x0
  402ae0:	ldr	w0, [x0]
  402ae4:	cmp	w0, #0x0
  402ae8:	b.eq	402b0c <ferror@plt+0x95c>  // b.none
  402aec:	ldrsw	x0, [sp, #92]
  402af0:	lsl	x0, x0, #6
  402af4:	ldr	x1, [sp, #40]
  402af8:	add	x0, x1, x0
  402afc:	ldr	w0, [x0]
  402b00:	ldr	w1, [sp, #60]
  402b04:	cmp	w1, w0
  402b08:	b.ge	4028dc <ferror@plt+0x72c>  // b.tcont
  402b0c:	nop
  402b10:	ldr	x19, [sp, #16]
  402b14:	ldp	x29, x30, [sp], #96
  402b18:	ret
  402b1c:	stp	x29, x30, [sp, #-48]!
  402b20:	mov	x29, sp
  402b24:	str	x19, [sp, #16]
  402b28:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402b2c:	add	x0, x0, #0x338
  402b30:	ldr	x0, [x0]
  402b34:	str	x0, [sp, #40]
  402b38:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402b3c:	add	x0, x0, #0x780
  402b40:	bl	402170 <gettext@plt>
  402b44:	ldr	x1, [sp, #40]
  402b48:	bl	401c90 <fputs@plt>
  402b4c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402b50:	add	x0, x0, #0x790
  402b54:	bl	402170 <gettext@plt>
  402b58:	mov	x1, x0
  402b5c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  402b60:	add	x0, x0, #0x340
  402b64:	ldr	x0, [x0]
  402b68:	mov	x2, x0
  402b6c:	ldr	x0, [sp, #40]
  402b70:	bl	402180 <fprintf@plt>
  402b74:	ldr	x1, [sp, #40]
  402b78:	mov	w0, #0xa                   	// #10
  402b7c:	bl	401d80 <fputc@plt>
  402b80:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402b84:	add	x0, x0, #0x7a0
  402b88:	bl	402170 <gettext@plt>
  402b8c:	ldr	x1, [sp, #40]
  402b90:	bl	401c90 <fputs@plt>
  402b94:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402b98:	add	x0, x0, #0x7c0
  402b9c:	bl	402170 <gettext@plt>
  402ba0:	ldr	x1, [sp, #40]
  402ba4:	bl	401c90 <fputs@plt>
  402ba8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402bac:	add	x0, x0, #0x7d0
  402bb0:	bl	402170 <gettext@plt>
  402bb4:	ldr	x1, [sp, #40]
  402bb8:	bl	401c90 <fputs@plt>
  402bbc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402bc0:	add	x0, x0, #0x800
  402bc4:	bl	402170 <gettext@plt>
  402bc8:	ldr	x1, [sp, #40]
  402bcc:	bl	401c90 <fputs@plt>
  402bd0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402bd4:	add	x0, x0, #0x830
  402bd8:	bl	402170 <gettext@plt>
  402bdc:	ldr	x1, [sp, #40]
  402be0:	bl	401c90 <fputs@plt>
  402be4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402be8:	add	x0, x0, #0x868
  402bec:	bl	402170 <gettext@plt>
  402bf0:	ldr	x1, [sp, #40]
  402bf4:	bl	401c90 <fputs@plt>
  402bf8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402bfc:	add	x0, x0, #0x898
  402c00:	bl	402170 <gettext@plt>
  402c04:	ldr	x1, [sp, #40]
  402c08:	bl	401c90 <fputs@plt>
  402c0c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c10:	add	x0, x0, #0x8d0
  402c14:	bl	402170 <gettext@plt>
  402c18:	ldr	x1, [sp, #40]
  402c1c:	bl	401c90 <fputs@plt>
  402c20:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c24:	add	x0, x0, #0x908
  402c28:	bl	402170 <gettext@plt>
  402c2c:	ldr	x1, [sp, #40]
  402c30:	bl	401c90 <fputs@plt>
  402c34:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c38:	add	x0, x0, #0x940
  402c3c:	bl	402170 <gettext@plt>
  402c40:	ldr	x1, [sp, #40]
  402c44:	bl	401c90 <fputs@plt>
  402c48:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c4c:	add	x0, x0, #0x978
  402c50:	bl	402170 <gettext@plt>
  402c54:	ldr	x1, [sp, #40]
  402c58:	bl	401c90 <fputs@plt>
  402c5c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c60:	add	x0, x0, #0x9b8
  402c64:	bl	402170 <gettext@plt>
  402c68:	ldr	x1, [sp, #40]
  402c6c:	bl	401c90 <fputs@plt>
  402c70:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c74:	add	x0, x0, #0x9f8
  402c78:	bl	402170 <gettext@plt>
  402c7c:	ldr	x1, [sp, #40]
  402c80:	bl	401c90 <fputs@plt>
  402c84:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402c88:	add	x0, x0, #0xa28
  402c8c:	bl	402170 <gettext@plt>
  402c90:	ldr	x1, [sp, #40]
  402c94:	bl	401c90 <fputs@plt>
  402c98:	ldr	x1, [sp, #40]
  402c9c:	mov	w0, #0xa                   	// #10
  402ca0:	bl	401d80 <fputc@plt>
  402ca4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402ca8:	add	x0, x0, #0xa58
  402cac:	bl	402170 <gettext@plt>
  402cb0:	mov	x19, x0
  402cb4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402cb8:	add	x0, x0, #0xa70
  402cbc:	bl	402170 <gettext@plt>
  402cc0:	mov	x4, x0
  402cc4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402cc8:	add	x3, x0, #0xa80
  402ccc:	mov	x2, x19
  402cd0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402cd4:	add	x1, x0, #0xa90
  402cd8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402cdc:	add	x0, x0, #0xaa0
  402ce0:	bl	402130 <printf@plt>
  402ce4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402ce8:	add	x0, x0, #0xab8
  402cec:	bl	402170 <gettext@plt>
  402cf0:	mov	x2, x0
  402cf4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402cf8:	add	x1, x0, #0xad8
  402cfc:	mov	x0, x2
  402d00:	bl	402130 <printf@plt>
  402d04:	mov	w0, #0x0                   	// #0
  402d08:	bl	401ca0 <exit@plt>
  402d0c:	stp	x29, x30, [sp, #-32]!
  402d10:	mov	x29, sp
  402d14:	mov	w1, #0x0                   	// #0
  402d18:	mov	w0, #0x0                   	// #0
  402d1c:	bl	401d10 <daemon@plt>
  402d20:	cmp	w0, #0x0
  402d24:	b.eq	402d38 <ferror@plt+0xb88>  // b.none
  402d28:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402d2c:	add	x1, x0, #0xae8
  402d30:	mov	w0, #0x1                   	// #1
  402d34:	bl	402190 <err@plt>
  402d38:	bl	401d30 <geteuid@plt>
  402d3c:	str	w0, [sp, #28]
  402d40:	ldr	w1, [sp, #28]
  402d44:	ldr	w0, [sp, #28]
  402d48:	bl	401fe0 <setreuid@plt>
  402d4c:	cmp	w0, #0x0
  402d50:	b.ge	402d64 <ferror@plt+0xbb4>  // b.tcont
  402d54:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402d58:	add	x1, x0, #0xaf0
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	bl	402190 <err@plt>
  402d64:	nop
  402d68:	ldp	x29, x30, [sp], #32
  402d6c:	ret
  402d70:	stp	x29, x30, [sp, #-208]!
  402d74:	mov	x29, sp
  402d78:	str	x0, [sp, #56]
  402d7c:	str	w1, [sp, #52]
  402d80:	str	x2, [sp, #40]
  402d84:	str	x3, [sp, #32]
  402d88:	str	x4, [sp, #24]
  402d8c:	str	x5, [sp, #16]
  402d90:	str	wzr, [sp, #180]
  402d94:	ldr	w0, [sp, #52]
  402d98:	cmp	w0, #0x4
  402d9c:	b.eq	402dac <ferror@plt+0xbfc>  // b.none
  402da0:	ldr	w0, [sp, #52]
  402da4:	cmp	w0, #0x5
  402da8:	b.ne	402df4 <ferror@plt+0xc44>  // b.any
  402dac:	ldr	x0, [sp, #24]
  402db0:	cmp	x0, #0x0
  402db4:	b.ne	402df4 <ferror@plt+0xc44>  // b.any
  402db8:	ldr	x0, [sp, #16]
  402dbc:	cmp	x0, #0x0
  402dc0:	b.eq	402ddc <ferror@plt+0xc2c>  // b.none
  402dc4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402dc8:	add	x0, x0, #0xb00
  402dcc:	bl	402170 <gettext@plt>
  402dd0:	mov	x1, x0
  402dd4:	ldr	x0, [sp, #16]
  402dd8:	str	x1, [x0]
  402ddc:	bl	402150 <__errno_location@plt>
  402de0:	mov	x1, x0
  402de4:	mov	w0, #0x16                  	// #22
  402de8:	str	w0, [x1]
  402dec:	mov	w0, #0xffffffff            	// #-1
  402df0:	b	40312c <ferror@plt+0xf7c>
  402df4:	mov	w2, #0x0                   	// #0
  402df8:	mov	w1, #0x1                   	// #1
  402dfc:	mov	w0, #0x1                   	// #1
  402e00:	bl	402080 <socket@plt>
  402e04:	str	w0, [sp, #200]
  402e08:	ldr	w0, [sp, #200]
  402e0c:	cmp	w0, #0x0
  402e10:	b.ge	402e40 <ferror@plt+0xc90>  // b.tcont
  402e14:	ldr	x0, [sp, #16]
  402e18:	cmp	x0, #0x0
  402e1c:	b.eq	402e38 <ferror@plt+0xc88>  // b.none
  402e20:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402e24:	add	x0, x0, #0xb10
  402e28:	bl	402170 <gettext@plt>
  402e2c:	mov	x1, x0
  402e30:	ldr	x0, [sp, #16]
  402e34:	str	x1, [x0]
  402e38:	mov	w0, #0xffffffff            	// #-1
  402e3c:	b	40312c <ferror@plt+0xf7c>
  402e40:	mov	w0, #0x1                   	// #1
  402e44:	strh	w0, [sp, #64]
  402e48:	ldr	x0, [sp, #56]
  402e4c:	bl	401c80 <strlen@plt>
  402e50:	cmp	x0, #0x6b
  402e54:	b.ls	402e78 <ferror@plt+0xcc8>  // b.plast
  402e58:	adrp	x0, 408000 <ferror@plt+0x5e50>
  402e5c:	add	x3, x0, #0x1a8
  402e60:	mov	w2, #0x79                  	// #121
  402e64:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402e68:	add	x1, x0, #0xb18
  402e6c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402e70:	add	x0, x0, #0xb30
  402e74:	bl	402140 <__assert_fail@plt>
  402e78:	add	x0, sp, #0x40
  402e7c:	add	x0, x0, #0x2
  402e80:	mov	x2, #0x6c                  	// #108
  402e84:	ldr	x1, [sp, #56]
  402e88:	bl	4027b0 <ferror@plt+0x600>
  402e8c:	add	x0, sp, #0x40
  402e90:	mov	w2, #0x6e                  	// #110
  402e94:	mov	x1, x0
  402e98:	ldr	w0, [sp, #200]
  402e9c:	bl	402030 <connect@plt>
  402ea0:	cmp	w0, #0x0
  402ea4:	b.ge	402edc <ferror@plt+0xd2c>  // b.tcont
  402ea8:	ldr	x0, [sp, #16]
  402eac:	cmp	x0, #0x0
  402eb0:	b.eq	402ecc <ferror@plt+0xd1c>  // b.none
  402eb4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402eb8:	add	x0, x0, #0xb60
  402ebc:	bl	402170 <gettext@plt>
  402ec0:	mov	x1, x0
  402ec4:	ldr	x0, [sp, #16]
  402ec8:	str	x1, [x0]
  402ecc:	ldr	w0, [sp, #200]
  402ed0:	bl	401f00 <close@plt>
  402ed4:	mov	w0, #0xffffffff            	// #-1
  402ed8:	b	40312c <ferror@plt+0xf7c>
  402edc:	ldr	w0, [sp, #52]
  402ee0:	cmp	w0, #0x5
  402ee4:	b.ne	402f20 <ferror@plt+0xd70>  // b.any
  402ee8:	ldr	x0, [sp, #24]
  402eec:	ldr	w0, [x0]
  402ef0:	sxtw	x0, w0
  402ef4:	lsl	x1, x0, #4
  402ef8:	ldr	x0, [sp, #32]
  402efc:	sub	x0, x0, #0x4
  402f00:	cmp	x1, x0
  402f04:	b.ls	402f20 <ferror@plt+0xd70>  // b.plast
  402f08:	ldr	x0, [sp, #32]
  402f0c:	sub	x0, x0, #0x4
  402f10:	lsr	x0, x0, #4
  402f14:	mov	w1, w0
  402f18:	ldr	x0, [sp, #24]
  402f1c:	str	w1, [x0]
  402f20:	ldr	w0, [sp, #52]
  402f24:	sxtb	w0, w0
  402f28:	strb	w0, [sp, #184]
  402f2c:	mov	w0, #0x1                   	// #1
  402f30:	str	w0, [sp, #204]
  402f34:	ldr	w0, [sp, #52]
  402f38:	cmp	w0, #0x4
  402f3c:	b.eq	402f4c <ferror@plt+0xd9c>  // b.none
  402f40:	ldr	w0, [sp, #52]
  402f44:	cmp	w0, #0x5
  402f48:	b.ne	402f6c <ferror@plt+0xdbc>  // b.any
  402f4c:	add	x0, sp, #0xb8
  402f50:	add	x0, x0, #0x1
  402f54:	ldr	x1, [sp, #24]
  402f58:	ldr	w1, [x1]
  402f5c:	str	w1, [x0]
  402f60:	ldr	w0, [sp, #204]
  402f64:	add	w0, w0, #0x4
  402f68:	str	w0, [sp, #204]
  402f6c:	ldrsw	x1, [sp, #204]
  402f70:	add	x0, sp, #0xb8
  402f74:	mov	x2, x1
  402f78:	mov	x1, x0
  402f7c:	ldr	w0, [sp, #200]
  402f80:	bl	402410 <ferror@plt+0x260>
  402f84:	sxtw	x0, w0
  402f88:	str	x0, [sp, #192]
  402f8c:	ldr	x0, [sp, #192]
  402f90:	cmp	x0, #0x0
  402f94:	b.ge	402fcc <ferror@plt+0xe1c>  // b.tcont
  402f98:	ldr	x0, [sp, #16]
  402f9c:	cmp	x0, #0x0
  402fa0:	b.eq	402fbc <ferror@plt+0xe0c>  // b.none
  402fa4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  402fa8:	add	x0, x0, #0xb68
  402fac:	bl	402170 <gettext@plt>
  402fb0:	mov	x1, x0
  402fb4:	ldr	x0, [sp, #16]
  402fb8:	str	x1, [x0]
  402fbc:	ldr	w0, [sp, #200]
  402fc0:	bl	401f00 <close@plt>
  402fc4:	mov	w0, #0xffffffff            	// #-1
  402fc8:	b	40312c <ferror@plt+0xf7c>
  402fcc:	add	x0, sp, #0xb4
  402fd0:	mov	x2, #0x4                   	// #4
  402fd4:	mov	x1, x0
  402fd8:	ldr	w0, [sp, #200]
  402fdc:	bl	4024dc <ferror@plt+0x32c>
  402fe0:	str	x0, [sp, #192]
  402fe4:	ldr	x0, [sp, #192]
  402fe8:	cmp	x0, #0x0
  402fec:	b.ge	403024 <ferror@plt+0xe74>  // b.tcont
  402ff0:	ldr	x0, [sp, #16]
  402ff4:	cmp	x0, #0x0
  402ff8:	b.eq	403014 <ferror@plt+0xe64>  // b.none
  402ffc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403000:	add	x0, x0, #0xb70
  403004:	bl	402170 <gettext@plt>
  403008:	mov	x1, x0
  40300c:	ldr	x0, [sp, #16]
  403010:	str	x1, [x0]
  403014:	ldr	w0, [sp, #200]
  403018:	bl	401f00 <close@plt>
  40301c:	mov	w0, #0xffffffff            	// #-1
  403020:	b	40312c <ferror@plt+0xf7c>
  403024:	ldr	w0, [sp, #180]
  403028:	cmp	w0, #0x0
  40302c:	b.lt	403044 <ferror@plt+0xe94>  // b.tstop
  403030:	ldr	w0, [sp, #180]
  403034:	sxtw	x0, w0
  403038:	ldr	x1, [sp, #32]
  40303c:	cmp	x1, x0
  403040:	b.cs	403078 <ferror@plt+0xec8>  // b.hs, b.nlast
  403044:	ldr	x0, [sp, #16]
  403048:	cmp	x0, #0x0
  40304c:	b.eq	403068 <ferror@plt+0xeb8>  // b.none
  403050:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403054:	add	x0, x0, #0xb80
  403058:	bl	402170 <gettext@plt>
  40305c:	mov	x1, x0
  403060:	ldr	x0, [sp, #16]
  403064:	str	x1, [x0]
  403068:	ldr	w0, [sp, #200]
  40306c:	bl	401f00 <close@plt>
  403070:	mov	w0, #0xffffffff            	// #-1
  403074:	b	40312c <ferror@plt+0xf7c>
  403078:	ldr	w0, [sp, #180]
  40307c:	sxtw	x0, w0
  403080:	mov	x2, x0
  403084:	ldr	x1, [sp, #40]
  403088:	ldr	w0, [sp, #200]
  40308c:	bl	4024dc <ferror@plt+0x32c>
  403090:	str	x0, [sp, #192]
  403094:	ldr	x0, [sp, #192]
  403098:	cmp	x0, #0x0
  40309c:	b.le	4030dc <ferror@plt+0xf2c>
  4030a0:	ldr	w0, [sp, #52]
  4030a4:	cmp	w0, #0x4
  4030a8:	b.ne	4030dc <ferror@plt+0xf2c>  // b.any
  4030ac:	ldr	w0, [sp, #180]
  4030b0:	cmp	w0, #0x13
  4030b4:	b.le	4030d0 <ferror@plt+0xf20>
  4030b8:	ldr	x0, [sp, #40]
  4030bc:	add	x0, x0, #0x10
  4030c0:	ldr	x1, [sp, #24]
  4030c4:	ldr	w1, [x1]
  4030c8:	str	w1, [x0]
  4030cc:	b	4030dc <ferror@plt+0xf2c>
  4030d0:	ldr	x0, [sp, #24]
  4030d4:	mov	w1, #0xffffffff            	// #-1
  4030d8:	str	w1, [x0]
  4030dc:	ldr	x0, [sp, #192]
  4030e0:	cmp	x0, #0x0
  4030e4:	b.le	403120 <ferror@plt+0xf70>
  4030e8:	ldr	w0, [sp, #52]
  4030ec:	cmp	w0, #0x5
  4030f0:	b.ne	403120 <ferror@plt+0xf70>  // b.any
  4030f4:	ldr	w0, [sp, #180]
  4030f8:	cmp	w0, #0x3
  4030fc:	b.le	403114 <ferror@plt+0xf64>
  403100:	ldr	x0, [sp, #24]
  403104:	ldr	w1, [x0]
  403108:	ldr	x0, [sp, #40]
  40310c:	str	w1, [x0]
  403110:	b	403120 <ferror@plt+0xf70>
  403114:	ldr	x0, [sp, #24]
  403118:	mov	w1, #0xffffffff            	// #-1
  40311c:	str	w1, [x0]
  403120:	ldr	w0, [sp, #200]
  403124:	bl	401f00 <close@plt>
  403128:	ldr	x0, [sp, #192]
  40312c:	ldp	x29, x30, [sp], #208
  403130:	ret
  403134:	stp	x29, x30, [sp, #-80]!
  403138:	mov	x29, sp
  40313c:	str	x0, [sp, #24]
  403140:	str	x1, [sp, #16]
  403144:	mov	w2, #0x1b4                 	// #436
  403148:	mov	w1, #0x42                  	// #66
  40314c:	ldr	x0, [sp, #16]
  403150:	bl	401e40 <open@plt>
  403154:	str	w0, [sp, #76]
  403158:	ldr	w0, [sp, #76]
  40315c:	cmp	w0, #0x0
  403160:	b.ge	403198 <ferror@plt+0xfe8>  // b.tcont
  403164:	ldr	x0, [sp, #24]
  403168:	ldrb	w0, [x0, #20]
  40316c:	and	w0, w0, #0x2
  403170:	and	w0, w0, #0xff
  403174:	cmp	w0, #0x0
  403178:	b.ne	403190 <ferror@plt+0xfe0>  // b.any
  40317c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403180:	add	x0, x0, #0xb98
  403184:	bl	402170 <gettext@plt>
  403188:	ldr	x1, [sp, #16]
  40318c:	bl	401fb0 <warn@plt>
  403190:	mov	w0, #0x1                   	// #1
  403194:	bl	401ca0 <exit@plt>
  403198:	ldr	x0, [sp, #24]
  40319c:	ldr	x1, [sp, #16]
  4031a0:	str	x1, [x0]
  4031a4:	mov	w0, #0x1                   	// #1
  4031a8:	strh	w0, [sp, #40]
  4031ac:	strh	wzr, [sp, #42]
  4031b0:	str	xzr, [sp, #48]
  4031b4:	str	xzr, [sp, #56]
  4031b8:	str	wzr, [sp, #64]
  4031bc:	b	403218 <ferror@plt+0x1068>
  4031c0:	bl	402150 <__errno_location@plt>
  4031c4:	ldr	w0, [x0]
  4031c8:	cmp	w0, #0xb
  4031cc:	b.eq	403218 <ferror@plt+0x1068>  // b.none
  4031d0:	bl	402150 <__errno_location@plt>
  4031d4:	ldr	w0, [x0]
  4031d8:	cmp	w0, #0x4
  4031dc:	b.ne	4031e4 <ferror@plt+0x1034>  // b.any
  4031e0:	b	403218 <ferror@plt+0x1068>
  4031e4:	ldr	x0, [sp, #24]
  4031e8:	ldrb	w0, [x0, #20]
  4031ec:	and	w0, w0, #0x2
  4031f0:	and	w0, w0, #0xff
  4031f4:	cmp	w0, #0x0
  4031f8:	b.ne	403210 <ferror@plt+0x1060>  // b.any
  4031fc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403200:	add	x0, x0, #0xba8
  403204:	bl	402170 <gettext@plt>
  403208:	ldr	x1, [sp, #16]
  40320c:	bl	401fb0 <warn@plt>
  403210:	mov	w0, #0x1                   	// #1
  403214:	bl	401ca0 <exit@plt>
  403218:	add	x0, sp, #0x28
  40321c:	mov	x2, x0
  403220:	mov	w1, #0x7                   	// #7
  403224:	ldr	w0, [sp, #76]
  403228:	bl	402070 <fcntl@plt>
  40322c:	cmp	w0, #0x0
  403230:	b.lt	4031c0 <ferror@plt+0x1010>  // b.tstop
  403234:	ldr	w0, [sp, #76]
  403238:	ldp	x29, x30, [sp], #80
  40323c:	ret
  403240:	stp	x29, x30, [sp, #-176]!
  403244:	mov	x29, sp
  403248:	str	x0, [sp, #40]
  40324c:	str	x1, [sp, #32]
  403250:	str	w2, [sp, #28]
  403254:	mov	w2, #0x0                   	// #0
  403258:	mov	w1, #0x1                   	// #1
  40325c:	mov	w0, #0x1                   	// #1
  403260:	bl	402080 <socket@plt>
  403264:	str	w0, [sp, #172]
  403268:	ldr	w0, [sp, #172]
  40326c:	cmp	w0, #0x0
  403270:	b.ge	4032cc <ferror@plt+0x111c>  // b.tcont
  403274:	ldr	x0, [sp, #40]
  403278:	ldrb	w0, [x0, #20]
  40327c:	and	w0, w0, #0x2
  403280:	and	w0, w0, #0xff
  403284:	cmp	w0, #0x0
  403288:	b.ne	40329c <ferror@plt+0x10ec>  // b.any
  40328c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403290:	add	x0, x0, #0xbb8
  403294:	bl	402170 <gettext@plt>
  403298:	bl	401fb0 <warn@plt>
  40329c:	mov	w0, #0x1                   	// #1
  4032a0:	bl	401ca0 <exit@plt>
  4032a4:	ldr	w0, [sp, #172]
  4032a8:	bl	401cb0 <dup@plt>
  4032ac:	str	w0, [sp, #172]
  4032b0:	ldr	w0, [sp, #172]
  4032b4:	cmp	w0, #0x0
  4032b8:	b.ge	4032cc <ferror@plt+0x111c>  // b.tcont
  4032bc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4032c0:	add	x1, x0, #0xbe0
  4032c4:	mov	w0, #0x1                   	// #1
  4032c8:	bl	402190 <err@plt>
  4032cc:	ldr	w0, [sp, #28]
  4032d0:	cmp	w0, #0x0
  4032d4:	b.eq	4032e4 <ferror@plt+0x1134>  // b.none
  4032d8:	ldr	w0, [sp, #172]
  4032dc:	cmp	w0, #0x2
  4032e0:	b.le	4032a4 <ferror@plt+0x10f4>
  4032e4:	mov	w0, #0x1                   	// #1
  4032e8:	strh	w0, [sp, #56]
  4032ec:	ldr	x0, [sp, #32]
  4032f0:	bl	401c80 <strlen@plt>
  4032f4:	cmp	x0, #0x6b
  4032f8:	b.ls	40331c <ferror@plt+0x116c>  // b.plast
  4032fc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  403300:	add	x3, x0, #0x1b8
  403304:	mov	w2, #0xff                  	// #255
  403308:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40330c:	add	x1, x0, #0xb18
  403310:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403314:	add	x0, x0, #0xbe8
  403318:	bl	402140 <__assert_fail@plt>
  40331c:	add	x0, sp, #0x38
  403320:	add	x0, x0, #0x2
  403324:	mov	x2, #0x6c                  	// #108
  403328:	ldr	x1, [sp, #32]
  40332c:	bl	4027b0 <ferror@plt+0x600>
  403330:	ldr	x0, [sp, #32]
  403334:	bl	402160 <unlink@plt>
  403338:	mov	w0, #0x0                   	// #0
  40333c:	bl	402110 <umask@plt>
  403340:	str	w0, [sp, #168]
  403344:	add	x0, sp, #0x38
  403348:	mov	w2, #0x6e                  	// #110
  40334c:	mov	x1, x0
  403350:	ldr	w0, [sp, #172]
  403354:	bl	401d50 <bind@plt>
  403358:	cmp	w0, #0x0
  40335c:	b.ge	403394 <ferror@plt+0x11e4>  // b.tcont
  403360:	ldr	x0, [sp, #40]
  403364:	ldrb	w0, [x0, #20]
  403368:	and	w0, w0, #0x2
  40336c:	and	w0, w0, #0xff
  403370:	cmp	w0, #0x0
  403374:	b.ne	40338c <ferror@plt+0x11dc>  // b.any
  403378:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40337c:	add	x0, x0, #0xc18
  403380:	bl	402170 <gettext@plt>
  403384:	ldr	x1, [sp, #32]
  403388:	bl	401fb0 <warn@plt>
  40338c:	mov	w0, #0x1                   	// #1
  403390:	bl	401ca0 <exit@plt>
  403394:	ldr	w0, [sp, #168]
  403398:	bl	402110 <umask@plt>
  40339c:	ldr	x0, [sp, #40]
  4033a0:	ldr	x1, [sp, #32]
  4033a4:	str	x1, [x0, #8]
  4033a8:	ldr	w0, [sp, #172]
  4033ac:	ldp	x29, x30, [sp], #176
  4033b0:	ret
  4033b4:	stp	x29, x30, [sp, #-32]!
  4033b8:	mov	x29, sp
  4033bc:	str	x0, [sp, #24]
  4033c0:	str	w1, [sp, #20]
  4033c4:	ldr	x0, [sp, #24]
  4033c8:	ldr	x0, [x0]
  4033cc:	cmp	x0, #0x0
  4033d0:	b.eq	4033e0 <ferror@plt+0x1230>  // b.none
  4033d4:	ldr	x0, [sp, #24]
  4033d8:	ldr	x0, [x0]
  4033dc:	bl	402160 <unlink@plt>
  4033e0:	ldr	x0, [sp, #24]
  4033e4:	ldr	x0, [x0, #8]
  4033e8:	cmp	x0, #0x0
  4033ec:	b.eq	4033fc <ferror@plt+0x124c>  // b.none
  4033f0:	ldr	x0, [sp, #24]
  4033f4:	ldr	x0, [x0, #8]
  4033f8:	bl	402160 <unlink@plt>
  4033fc:	ldr	w0, [sp, #20]
  403400:	bl	401ca0 <exit@plt>
  403404:	stp	x29, x30, [sp, #-176]!
  403408:	mov	x29, sp
  40340c:	str	x0, [sp, #24]
  403410:	str	w1, [sp, #20]
  403414:	add	x0, sp, #0x28
  403418:	mov	x2, #0x80                  	// #128
  40341c:	mov	x1, x0
  403420:	ldr	w0, [sp, #20]
  403424:	bl	4020c0 <read@plt>
  403428:	str	x0, [sp, #168]
  40342c:	ldr	x0, [sp, #168]
  403430:	cmp	x0, #0x80
  403434:	b.eq	40345c <ferror@plt+0x12ac>  // b.none
  403438:	bl	402150 <__errno_location@plt>
  40343c:	ldr	w0, [x0]
  403440:	cmp	w0, #0xb
  403444:	b.eq	403474 <ferror@plt+0x12c4>  // b.none
  403448:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40344c:	add	x0, x0, #0xc38
  403450:	bl	402170 <gettext@plt>
  403454:	bl	401fb0 <warn@plt>
  403458:	str	wzr, [sp, #40]
  40345c:	ldr	w0, [sp, #40]
  403460:	cmp	w0, #0xd
  403464:	b.eq	40347c <ferror@plt+0x12cc>  // b.none
  403468:	mov	w1, #0x0                   	// #0
  40346c:	ldr	x0, [sp, #24]
  403470:	bl	4033b4 <ferror@plt+0x1204>
  403474:	nop
  403478:	b	403480 <ferror@plt+0x12d0>
  40347c:	nop
  403480:	ldp	x29, x30, [sp], #176
  403484:	ret
  403488:	stp	x29, x30, [sp, #-48]!
  40348c:	mov	x29, sp
  403490:	str	w0, [sp, #44]
  403494:	str	x1, [sp, #32]
  403498:	str	x2, [sp, #24]
  40349c:	ldr	x0, [sp, #32]
  4034a0:	ldr	w0, [x0, #8]
  4034a4:	cmn	w0, #0x2
  4034a8:	b.ne	4034c4 <ferror@plt+0x1314>  // b.any
  4034ac:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4034b0:	add	x0, x0, #0xc50
  4034b4:	bl	402170 <gettext@plt>
  4034b8:	mov	x1, x0
  4034bc:	mov	w0, #0x1                   	// #1
  4034c0:	bl	4020f0 <errx@plt>
  4034c4:	nop
  4034c8:	ldp	x29, x30, [sp], #48
  4034cc:	ret
  4034d0:	sub	sp, sp, #0x5e0
  4034d4:	stp	x29, x30, [sp]
  4034d8:	mov	x29, sp
  4034dc:	str	x19, [sp, #16]
  4034e0:	str	x0, [sp, #56]
  4034e4:	str	x1, [sp, #48]
  4034e8:	str	x2, [sp, #40]
  4034ec:	str	wzr, [sp, #1344]
  4034f0:	str	wzr, [sp, #1488]
  4034f4:	mov	w0, #0xffffffff            	// #-1
  4034f8:	str	w0, [sp, #1484]
  4034fc:	ldr	x0, [sp, #40]
  403500:	ldrb	w0, [x0, #20]
  403504:	and	w0, w0, #0x8
  403508:	and	w0, w0, #0xff
  40350c:	cmp	w0, #0x0
  403510:	b.ne	403774 <ferror@plt+0x15c4>  // b.any
  403514:	add	x0, sp, #0x48
  403518:	mov	x2, #0x20                  	// #32
  40351c:	mov	w1, #0x0                   	// #0
  403520:	bl	401ec0 <memset@plt>
  403524:	mov	x0, #0x1e                  	// #30
  403528:	str	x0, [sp, #88]
  40352c:	add	x1, sp, #0x48
  403530:	add	x3, sp, #0x68
  403534:	adrp	x0, 403000 <ferror@plt+0xe50>
  403538:	add	x2, x0, #0x488
  40353c:	mov	x0, x3
  403540:	bl	4048e0 <ferror@plt+0x2730>
  403544:	cmp	w0, #0x0
  403548:	b.eq	403564 <ferror@plt+0x13b4>  // b.none
  40354c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403550:	add	x0, x0, #0xc60
  403554:	bl	402170 <gettext@plt>
  403558:	mov	x1, x0
  40355c:	mov	w0, #0x1                   	// #1
  403560:	bl	402190 <err@plt>
  403564:	ldr	x0, [sp, #48]
  403568:	cmp	x0, #0x0
  40356c:	b.eq	403580 <ferror@plt+0x13d0>  // b.none
  403570:	ldr	x1, [sp, #48]
  403574:	ldr	x0, [sp, #40]
  403578:	bl	403134 <ferror@plt+0xf84>
  40357c:	str	w0, [sp, #1484]
  403580:	add	x0, sp, #0x130
  403584:	mov	x5, #0x0                   	// #0
  403588:	mov	x4, #0x0                   	// #0
  40358c:	mov	x3, #0x400                 	// #1024
  403590:	mov	x2, x0
  403594:	mov	w1, #0x0                   	// #0
  403598:	ldr	x0, [sp, #56]
  40359c:	bl	402d70 <ferror@plt+0xbc0>
  4035a0:	str	w0, [sp, #1480]
  4035a4:	add	x0, sp, #0x68
  4035a8:	bl	404a7c <ferror@plt+0x28cc>
  4035ac:	ldr	w0, [sp, #1480]
  4035b0:	cmp	w0, #0x0
  4035b4:	b.le	4035f8 <ferror@plt+0x1448>
  4035b8:	ldr	x0, [sp, #40]
  4035bc:	ldrb	w0, [x0, #20]
  4035c0:	and	w0, w0, #0x2
  4035c4:	and	w0, w0, #0xff
  4035c8:	cmp	w0, #0x0
  4035cc:	b.ne	4035f0 <ferror@plt+0x1440>  // b.any
  4035d0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4035d4:	add	x0, x0, #0xc78
  4035d8:	bl	402170 <gettext@plt>
  4035dc:	mov	x2, x0
  4035e0:	add	x0, sp, #0x130
  4035e4:	mov	x1, x0
  4035e8:	mov	x0, x2
  4035ec:	bl	4020b0 <warnx@plt>
  4035f0:	mov	w0, #0x1                   	// #1
  4035f4:	bl	401ca0 <exit@plt>
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	ldrb	w0, [x0, #20]
  403600:	and	w0, w0, #0x1
  403604:	and	w0, w0, #0xff
  403608:	cmp	w0, #0x0
  40360c:	b.eq	403628 <ferror@plt+0x1478>  // b.none
  403610:	ldr	x0, [sp, #40]
  403614:	ldrb	w0, [x0, #20]
  403618:	and	w0, w0, #0x4
  40361c:	and	w0, w0, #0xff
  403620:	cmp	w0, #0x0
  403624:	b.ne	403630 <ferror@plt+0x1480>  // b.any
  403628:	mov	w0, #0x1                   	// #1
  40362c:	b	403634 <ferror@plt+0x1484>
  403630:	mov	w0, #0x0                   	// #0
  403634:	mov	w2, w0
  403638:	ldr	x1, [sp, #56]
  40363c:	ldr	x0, [sp, #40]
  403640:	bl	403240 <ferror@plt+0x1090>
  403644:	str	w0, [sp, #1488]
  403648:	mov	w1, #0x1000                	// #4096
  40364c:	ldr	w0, [sp, #1488]
  403650:	bl	401cf0 <listen@plt>
  403654:	cmp	w0, #0x0
  403658:	b.ge	403690 <ferror@plt+0x14e0>  // b.tcont
  40365c:	ldr	x0, [sp, #40]
  403660:	ldrb	w0, [x0, #20]
  403664:	and	w0, w0, #0x2
  403668:	and	w0, w0, #0xff
  40366c:	cmp	w0, #0x0
  403670:	b.ne	403688 <ferror@plt+0x14d8>  // b.any
  403674:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403678:	add	x0, x0, #0xca8
  40367c:	bl	402170 <gettext@plt>
  403680:	ldr	x1, [sp, #56]
  403684:	bl	401fb0 <warn@plt>
  403688:	mov	w0, #0x1                   	// #1
  40368c:	bl	401ca0 <exit@plt>
  403690:	ldr	x0, [sp, #40]
  403694:	ldrb	w0, [x0, #20]
  403698:	and	w0, w0, #0x1
  40369c:	and	w0, w0, #0xff
  4036a0:	cmp	w0, #0x0
  4036a4:	b.ne	4036c4 <ferror@plt+0x1514>  // b.any
  4036a8:	ldr	x0, [sp, #40]
  4036ac:	ldrb	w0, [x0, #20]
  4036b0:	and	w0, w0, #0x4
  4036b4:	and	w0, w0, #0xff
  4036b8:	cmp	w0, #0x0
  4036bc:	b.ne	4036c4 <ferror@plt+0x1514>  // b.any
  4036c0:	bl	402d0c <ferror@plt+0xb5c>
  4036c4:	ldr	x0, [sp, #48]
  4036c8:	cmp	x0, #0x0
  4036cc:	b.eq	403774 <ferror@plt+0x15c4>  // b.none
  4036d0:	bl	401e10 <getpid@plt>
  4036d4:	add	x3, sp, #0x130
  4036d8:	mov	w2, w0
  4036dc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4036e0:	add	x1, x0, #0xcd0
  4036e4:	mov	x0, x3
  4036e8:	bl	401d60 <sprintf@plt>
  4036ec:	mov	x1, #0x0                   	// #0
  4036f0:	ldr	w0, [sp, #1484]
  4036f4:	bl	4020d0 <ftruncate@plt>
  4036f8:	cmp	w0, #0x0
  4036fc:	b.eq	40371c <ferror@plt+0x156c>  // b.none
  403700:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403704:	add	x0, x0, #0xcd8
  403708:	bl	402170 <gettext@plt>
  40370c:	ldr	x2, [sp, #48]
  403710:	mov	x1, x0
  403714:	mov	w0, #0x1                   	// #1
  403718:	bl	402190 <err@plt>
  40371c:	add	x0, sp, #0x130
  403720:	bl	401c80 <strlen@plt>
  403724:	mov	x1, x0
  403728:	add	x0, sp, #0x130
  40372c:	mov	x2, x1
  403730:	mov	x1, x0
  403734:	ldr	w0, [sp, #1484]
  403738:	bl	402410 <ferror@plt+0x260>
  40373c:	ldr	w0, [sp, #1484]
  403740:	cmp	w0, #0x1
  403744:	b.le	403774 <ferror@plt+0x15c4>
  403748:	ldr	w0, [sp, #1484]
  40374c:	bl	402748 <ferror@plt+0x598>
  403750:	cmp	w0, #0x0
  403754:	b.eq	403774 <ferror@plt+0x15c4>  // b.none
  403758:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40375c:	add	x0, x0, #0xcf8
  403760:	bl	402170 <gettext@plt>
  403764:	ldr	x2, [sp, #48]
  403768:	mov	x1, x0
  40376c:	mov	w0, #0x1                   	// #1
  403770:	bl	402190 <err@plt>
  403774:	ldr	x0, [sp, #40]
  403778:	ldrb	w0, [x0, #20]
  40377c:	and	w0, w0, #0x8
  403780:	and	w0, w0, #0xff
  403784:	cmp	w0, #0x0
  403788:	b.eq	403820 <ferror@plt+0x1670>  // b.none
  40378c:	mov	w0, #0x0                   	// #0
  403790:	bl	401e60 <sd_listen_fds@plt>
  403794:	str	w0, [sp, #1476]
  403798:	ldr	w0, [sp, #1476]
  40379c:	cmp	w0, #0x0
  4037a0:	b.ge	4037d0 <ferror@plt+0x1620>  // b.tcont
  4037a4:	bl	402150 <__errno_location@plt>
  4037a8:	mov	x1, x0
  4037ac:	ldr	w0, [sp, #1476]
  4037b0:	neg	w0, w0
  4037b4:	str	w0, [x1]
  4037b8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4037bc:	add	x0, x0, #0xd10
  4037c0:	bl	402170 <gettext@plt>
  4037c4:	mov	x1, x0
  4037c8:	mov	w0, #0x1                   	// #1
  4037cc:	bl	402190 <err@plt>
  4037d0:	ldr	w0, [sp, #1476]
  4037d4:	cmp	w0, #0x0
  4037d8:	b.ne	4037f4 <ferror@plt+0x1644>  // b.any
  4037dc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4037e0:	add	x0, x0, #0xd28
  4037e4:	bl	402170 <gettext@plt>
  4037e8:	mov	x1, x0
  4037ec:	mov	w0, #0x1                   	// #1
  4037f0:	bl	4020f0 <errx@plt>
  4037f4:	ldr	w0, [sp, #1476]
  4037f8:	cmp	w0, #0x1
  4037fc:	b.le	403818 <ferror@plt+0x1668>
  403800:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403804:	add	x0, x0, #0xd70
  403808:	bl	402170 <gettext@plt>
  40380c:	mov	x1, x0
  403810:	mov	w0, #0x1                   	// #1
  403814:	bl	4020f0 <errx@plt>
  403818:	mov	w0, #0x3                   	// #3
  40381c:	str	w0, [sp, #1488]
  403820:	add	x0, sp, #0x70
  403824:	bl	401e70 <sigemptyset@plt>
  403828:	add	x0, sp, #0x70
  40382c:	mov	w1, #0x1                   	// #1
  403830:	bl	402100 <sigaddset@plt>
  403834:	add	x0, sp, #0x70
  403838:	mov	w1, #0x2                   	// #2
  40383c:	bl	402100 <sigaddset@plt>
  403840:	add	x0, sp, #0x70
  403844:	mov	w1, #0xf                   	// #15
  403848:	bl	402100 <sigaddset@plt>
  40384c:	add	x0, sp, #0x70
  403850:	mov	w1, #0xe                   	// #14
  403854:	bl	402100 <sigaddset@plt>
  403858:	add	x0, sp, #0x70
  40385c:	mov	w1, #0xd                   	// #13
  403860:	bl	402100 <sigaddset@plt>
  403864:	add	x0, sp, #0x70
  403868:	mov	x2, #0x0                   	// #0
  40386c:	mov	x1, x0
  403870:	mov	w0, #0x0                   	// #0
  403874:	bl	401d00 <sigprocmask@plt>
  403878:	add	x0, sp, #0x70
  40387c:	mov	w2, #0x0                   	// #0
  403880:	mov	x1, x0
  403884:	mov	w0, #0xffffffff            	// #-1
  403888:	bl	401cd0 <signalfd@plt>
  40388c:	str	w0, [sp, #1472]
  403890:	ldr	w0, [sp, #1472]
  403894:	cmp	w0, #0x0
  403898:	b.ge	4038b4 <ferror@plt+0x1704>  // b.tcont
  40389c:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4038a0:	add	x0, x0, #0xda8
  4038a4:	bl	402170 <gettext@plt>
  4038a8:	mov	x1, x0
  4038ac:	mov	w0, #0x1                   	// #1
  4038b0:	bl	402190 <err@plt>
  4038b4:	ldr	w0, [sp, #1472]
  4038b8:	str	w0, [sp, #240]
  4038bc:	ldr	w0, [sp, #1488]
  4038c0:	str	w0, [sp, #248]
  4038c4:	mov	w0, #0x19                  	// #25
  4038c8:	strh	w0, [sp, #252]
  4038cc:	ldrsh	w0, [sp, #252]
  4038d0:	strh	w0, [sp, #244]
  4038d4:	ldr	x0, [sp, #40]
  4038d8:	ldr	w0, [x0, #16]
  4038dc:	cmp	w0, #0x0
  4038e0:	b.eq	4038fc <ferror@plt+0x174c>  // b.none
  4038e4:	ldr	x0, [sp, #40]
  4038e8:	ldr	w0, [x0, #16]
  4038ec:	mov	w1, w0
  4038f0:	mov	w0, #0x3e8                 	// #1000
  4038f4:	mul	w0, w1, w0
  4038f8:	b	403900 <ferror@plt+0x1750>
  4038fc:	mov	w0, #0xffffffff            	// #-1
  403900:	add	x3, sp, #0xf0
  403904:	mov	w2, w0
  403908:	mov	x1, #0x2                   	// #2
  40390c:	mov	x0, x3
  403910:	bl	401e50 <poll@plt>
  403914:	str	w0, [sp, #1480]
  403918:	ldr	w0, [sp, #1480]
  40391c:	cmp	w0, #0x0
  403920:	b.ge	403950 <ferror@plt+0x17a0>  // b.tcont
  403924:	bl	402150 <__errno_location@plt>
  403928:	ldr	w0, [x0]
  40392c:	cmp	w0, #0xb
  403930:	b.eq	403f94 <ferror@plt+0x1de4>  // b.none
  403934:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403938:	add	x0, x0, #0xdc8
  40393c:	bl	402170 <gettext@plt>
  403940:	bl	401fb0 <warn@plt>
  403944:	mov	w1, #0x1                   	// #1
  403948:	ldr	x0, [sp, #40]
  40394c:	bl	4033b4 <ferror@plt+0x1204>
  403950:	ldr	w0, [sp, #1480]
  403954:	cmp	w0, #0x0
  403958:	b.ne	4039b0 <ferror@plt+0x1800>  // b.any
  40395c:	ldr	x0, [sp, #40]
  403960:	ldrb	w0, [x0, #20]
  403964:	and	w0, w0, #0x1
  403968:	and	w0, w0, #0xff
  40396c:	cmp	w0, #0x0
  403970:	b.eq	4039b0 <ferror@plt+0x1800>  // b.none
  403974:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403978:	add	x0, x0, #0x328
  40397c:	ldr	x19, [x0]
  403980:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403984:	add	x0, x0, #0xdd8
  403988:	bl	402170 <gettext@plt>
  40398c:	mov	x1, x0
  403990:	ldr	x0, [sp, #40]
  403994:	ldr	w0, [x0, #16]
  403998:	mov	w2, w0
  40399c:	mov	x0, x19
  4039a0:	bl	402180 <fprintf@plt>
  4039a4:	mov	w1, #0x0                   	// #0
  4039a8:	ldr	x0, [sp, #40]
  4039ac:	bl	4033b4 <ferror@plt+0x1204>
  4039b0:	ldrsh	w0, [sp, #246]
  4039b4:	cmp	w0, #0x0
  4039b8:	b.eq	4039c8 <ferror@plt+0x1818>  // b.none
  4039bc:	ldr	w1, [sp, #1472]
  4039c0:	ldr	x0, [sp, #40]
  4039c4:	bl	403404 <ferror@plt+0x1254>
  4039c8:	ldrsh	w0, [sp, #254]
  4039cc:	cmp	w0, #0x0
  4039d0:	b.eq	403f9c <ferror@plt+0x1dec>  // b.none
  4039d4:	mov	w0, #0x6e                  	// #110
  4039d8:	str	w0, [sp, #1348]
  4039dc:	add	x0, sp, #0x548
  4039e0:	mov	x1, x0
  4039e4:	add	x0, sp, #0x544
  4039e8:	mov	x2, x0
  4039ec:	ldr	w0, [sp, #1488]
  4039f0:	bl	401ee0 <accept@plt>
  4039f4:	str	w0, [sp, #1468]
  4039f8:	ldr	w0, [sp, #1468]
  4039fc:	cmp	w0, #0x0
  403a00:	b.ge	403a34 <ferror@plt+0x1884>  // b.tcont
  403a04:	bl	402150 <__errno_location@plt>
  403a08:	ldr	w0, [x0]
  403a0c:	cmp	w0, #0xb
  403a10:	b.eq	403fa4 <ferror@plt+0x1df4>  // b.none
  403a14:	bl	402150 <__errno_location@plt>
  403a18:	ldr	w0, [x0]
  403a1c:	cmp	w0, #0x4
  403a20:	b.eq	403fa4 <ferror@plt+0x1df4>  // b.none
  403a24:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403a28:	add	x1, x0, #0xdf0
  403a2c:	mov	w0, #0x1                   	// #1
  403a30:	bl	402190 <err@plt>
  403a34:	add	x0, sp, #0x12f
  403a38:	mov	x2, #0x1                   	// #1
  403a3c:	mov	x1, x0
  403a40:	ldr	w0, [sp, #1468]
  403a44:	bl	4020c0 <read@plt>
  403a48:	str	w0, [sp, #1464]
  403a4c:	ldr	w0, [sp, #1464]
  403a50:	cmp	w0, #0x1
  403a54:	b.eq	403a90 <ferror@plt+0x18e0>  // b.none
  403a58:	ldr	w0, [sp, #1464]
  403a5c:	cmp	w0, #0x0
  403a60:	b.ge	403a78 <ferror@plt+0x18c8>  // b.tcont
  403a64:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403a68:	add	x0, x0, #0xdf8
  403a6c:	bl	402170 <gettext@plt>
  403a70:	bl	401fb0 <warn@plt>
  403a74:	b	403f88 <ferror@plt+0x1dd8>
  403a78:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403a7c:	add	x0, x0, #0xe08
  403a80:	bl	402170 <gettext@plt>
  403a84:	ldr	w1, [sp, #1464]
  403a88:	bl	4020b0 <warnx@plt>
  403a8c:	b	403f88 <ferror@plt+0x1dd8>
  403a90:	ldrsb	w0, [sp, #303]
  403a94:	cmp	w0, #0x4
  403a98:	b.eq	403aa8 <ferror@plt+0x18f8>  // b.none
  403a9c:	ldrsb	w0, [sp, #303]
  403aa0:	cmp	w0, #0x5
  403aa4:	b.ne	403b14 <ferror@plt+0x1964>  // b.any
  403aa8:	add	x0, sp, #0x104
  403aac:	mov	x2, #0x4                   	// #4
  403ab0:	mov	x1, x0
  403ab4:	ldr	w0, [sp, #1468]
  403ab8:	bl	4024dc <ferror@plt+0x32c>
  403abc:	cmp	x0, #0x4
  403ac0:	b.ne	403f7c <ferror@plt+0x1dcc>  // b.any
  403ac4:	ldr	x0, [sp, #40]
  403ac8:	ldrb	w0, [x0, #20]
  403acc:	and	w0, w0, #0x1
  403ad0:	and	w0, w0, #0xff
  403ad4:	cmp	w0, #0x0
  403ad8:	b.eq	403b58 <ferror@plt+0x19a8>  // b.none
  403adc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403ae0:	add	x0, x0, #0x328
  403ae4:	ldr	x19, [x0]
  403ae8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403aec:	add	x0, x0, #0xe30
  403af0:	bl	402170 <gettext@plt>
  403af4:	mov	x1, x0
  403af8:	ldrsb	w0, [sp, #303]
  403afc:	mov	w2, w0
  403b00:	ldr	w0, [sp, #260]
  403b04:	mov	w3, w0
  403b08:	mov	x0, x19
  403b0c:	bl	402180 <fprintf@plt>
  403b10:	b	403b58 <ferror@plt+0x19a8>
  403b14:	ldr	x0, [sp, #40]
  403b18:	ldrb	w0, [x0, #20]
  403b1c:	and	w0, w0, #0x1
  403b20:	and	w0, w0, #0xff
  403b24:	cmp	w0, #0x0
  403b28:	b.eq	403b58 <ferror@plt+0x19a8>  // b.none
  403b2c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403b30:	add	x0, x0, #0x328
  403b34:	ldr	x19, [x0]
  403b38:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403b3c:	add	x0, x0, #0xe58
  403b40:	bl	402170 <gettext@plt>
  403b44:	ldrsb	w1, [sp, #303]
  403b48:	mov	w2, w1
  403b4c:	mov	x1, x0
  403b50:	mov	x0, x19
  403b54:	bl	402180 <fprintf@plt>
  403b58:	ldrsb	w0, [sp, #303]
  403b5c:	cmp	w0, #0x5
  403b60:	b.eq	403dc4 <ferror@plt+0x1c14>  // b.none
  403b64:	cmp	w0, #0x5
  403b68:	b.gt	403f00 <ferror@plt+0x1d50>
  403b6c:	cmp	w0, #0x4
  403b70:	b.eq	403d04 <ferror@plt+0x1b54>  // b.none
  403b74:	cmp	w0, #0x4
  403b78:	b.gt	403f00 <ferror@plt+0x1d50>
  403b7c:	cmp	w0, #0x3
  403b80:	b.eq	403c88 <ferror@plt+0x1ad8>  // b.none
  403b84:	cmp	w0, #0x3
  403b88:	b.gt	403f00 <ferror@plt+0x1d50>
  403b8c:	cmp	w0, #0x2
  403b90:	b.eq	403c0c <ferror@plt+0x1a5c>  // b.none
  403b94:	cmp	w0, #0x2
  403b98:	b.gt	403f00 <ferror@plt+0x1d50>
  403b9c:	cmp	w0, #0x0
  403ba0:	b.eq	403bb0 <ferror@plt+0x1a00>  // b.none
  403ba4:	cmp	w0, #0x1
  403ba8:	b.eq	403be0 <ferror@plt+0x1a30>  // b.none
  403bac:	b	403f00 <ferror@plt+0x1d50>
  403bb0:	bl	401e10 <getpid@plt>
  403bb4:	add	x3, sp, #0x130
  403bb8:	mov	w2, w0
  403bbc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403bc0:	add	x1, x0, #0xe68
  403bc4:	mov	x0, x3
  403bc8:	bl	401d60 <sprintf@plt>
  403bcc:	add	x0, sp, #0x130
  403bd0:	bl	401c80 <strlen@plt>
  403bd4:	add	w0, w0, #0x1
  403bd8:	str	w0, [sp, #1344]
  403bdc:	b	403f48 <ferror@plt+0x1d98>
  403be0:	add	x3, sp, #0x130
  403be4:	mov	w2, #0x5                   	// #5
  403be8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403bec:	add	x1, x0, #0xe68
  403bf0:	mov	x0, x3
  403bf4:	bl	401d60 <sprintf@plt>
  403bf8:	add	x0, sp, #0x130
  403bfc:	bl	401c80 <strlen@plt>
  403c00:	add	w0, w0, #0x1
  403c04:	str	w0, [sp, #1344]
  403c08:	b	403f48 <ferror@plt+0x1d98>
  403c0c:	mov	w0, #0x1                   	// #1
  403c10:	str	w0, [sp, #260]
  403c14:	add	x1, sp, #0x104
  403c18:	add	x0, sp, #0x530
  403c1c:	bl	401d90 <__uuid_generate_time@plt>
  403c20:	ldr	x0, [sp, #40]
  403c24:	ldrb	w0, [x0, #20]
  403c28:	and	w0, w0, #0x1
  403c2c:	and	w0, w0, #0xff
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c70 <ferror@plt+0x1ac0>  // b.none
  403c38:	add	x1, sp, #0x108
  403c3c:	add	x0, sp, #0x530
  403c40:	bl	401cc0 <uuid_unparse@plt>
  403c44:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403c48:	add	x0, x0, #0x328
  403c4c:	ldr	x19, [x0]
  403c50:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403c54:	add	x0, x0, #0xe70
  403c58:	bl	402170 <gettext@plt>
  403c5c:	mov	x1, x0
  403c60:	add	x0, sp, #0x108
  403c64:	mov	x2, x0
  403c68:	mov	x0, x19
  403c6c:	bl	402180 <fprintf@plt>
  403c70:	add	x0, sp, #0x600
  403c74:	ldp	x0, x1, [x0, #-208]
  403c78:	stp	x0, x1, [sp, #304]
  403c7c:	mov	w0, #0x10                  	// #16
  403c80:	str	w0, [sp, #1344]
  403c84:	b	403f48 <ferror@plt+0x1d98>
  403c88:	mov	w0, #0x1                   	// #1
  403c8c:	str	w0, [sp, #260]
  403c90:	add	x1, sp, #0x104
  403c94:	add	x0, sp, #0x530
  403c98:	bl	4020a0 <__uuid_generate_random@plt>
  403c9c:	ldr	x0, [sp, #40]
  403ca0:	ldrb	w0, [x0, #20]
  403ca4:	and	w0, w0, #0x1
  403ca8:	and	w0, w0, #0xff
  403cac:	cmp	w0, #0x0
  403cb0:	b.eq	403cec <ferror@plt+0x1b3c>  // b.none
  403cb4:	add	x1, sp, #0x108
  403cb8:	add	x0, sp, #0x530
  403cbc:	bl	401cc0 <uuid_unparse@plt>
  403cc0:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403cc4:	add	x0, x0, #0x328
  403cc8:	ldr	x19, [x0]
  403ccc:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403cd0:	add	x0, x0, #0xe90
  403cd4:	bl	402170 <gettext@plt>
  403cd8:	mov	x1, x0
  403cdc:	add	x0, sp, #0x108
  403ce0:	mov	x2, x0
  403ce4:	mov	x0, x19
  403ce8:	bl	402180 <fprintf@plt>
  403cec:	add	x0, sp, #0x600
  403cf0:	ldp	x0, x1, [x0, #-208]
  403cf4:	stp	x0, x1, [sp, #304]
  403cf8:	mov	w0, #0x10                  	// #16
  403cfc:	str	w0, [sp, #1344]
  403d00:	b	403f48 <ferror@plt+0x1d98>
  403d04:	add	x1, sp, #0x104
  403d08:	add	x0, sp, #0x530
  403d0c:	bl	401d90 <__uuid_generate_time@plt>
  403d10:	ldr	x0, [sp, #40]
  403d14:	ldrb	w0, [x0, #20]
  403d18:	and	w0, w0, #0x1
  403d1c:	and	w0, w0, #0xff
  403d20:	cmp	w0, #0x0
  403d24:	b.eq	403d88 <ferror@plt+0x1bd8>  // b.none
  403d28:	add	x1, sp, #0x108
  403d2c:	add	x0, sp, #0x530
  403d30:	bl	401cc0 <uuid_unparse@plt>
  403d34:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403d38:	add	x0, x0, #0x328
  403d3c:	ldr	x19, [x0]
  403d40:	ldr	w0, [sp, #260]
  403d44:	sub	w0, w0, #0x1
  403d48:	sxtw	x0, w0
  403d4c:	mov	x2, x0
  403d50:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403d54:	add	x1, x0, #0xeb0
  403d58:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403d5c:	add	x0, x0, #0xeb0
  403d60:	bl	401c50 <ngettext@plt>
  403d64:	mov	x4, x0
  403d68:	ldr	w0, [sp, #260]
  403d6c:	sub	w1, w0, #0x1
  403d70:	add	x0, sp, #0x108
  403d74:	mov	w3, w1
  403d78:	mov	x2, x0
  403d7c:	mov	x1, x4
  403d80:	mov	x0, x19
  403d84:	bl	402180 <fprintf@plt>
  403d88:	add	x0, sp, #0x600
  403d8c:	ldp	x0, x1, [x0, #-208]
  403d90:	stp	x0, x1, [sp, #304]
  403d94:	mov	w0, #0x10                  	// #16
  403d98:	str	w0, [sp, #1344]
  403d9c:	ldr	w0, [sp, #1344]
  403da0:	sxtw	x0, w0
  403da4:	add	x1, sp, #0x130
  403da8:	add	x0, x1, x0
  403dac:	ldr	w1, [sp, #260]
  403db0:	str	w1, [x0]
  403db4:	ldr	w0, [sp, #1344]
  403db8:	add	w0, w0, #0x4
  403dbc:	str	w0, [sp, #1344]
  403dc0:	b	403f48 <ferror@plt+0x1d98>
  403dc4:	ldr	w0, [sp, #260]
  403dc8:	cmp	w0, #0x0
  403dcc:	b.ge	403dd8 <ferror@plt+0x1c28>  // b.tcont
  403dd0:	mov	w0, #0x1                   	// #1
  403dd4:	str	w0, [sp, #260]
  403dd8:	ldr	w0, [sp, #260]
  403ddc:	cmp	w0, #0x3e8
  403de0:	b.le	403dec <ferror@plt+0x1c3c>
  403de4:	mov	w0, #0x3e8                 	// #1000
  403de8:	str	w0, [sp, #260]
  403dec:	ldr	w0, [sp, #260]
  403df0:	sxtw	x0, w0
  403df4:	lsl	x0, x0, #4
  403df8:	cmp	x0, #0x3fc
  403dfc:	b.ls	403e08 <ferror@plt+0x1c58>  // b.plast
  403e00:	mov	w0, #0x3f                  	// #63
  403e04:	str	w0, [sp, #260]
  403e08:	add	x0, sp, #0x130
  403e0c:	add	x0, x0, #0x4
  403e10:	add	x1, sp, #0x104
  403e14:	bl	4020a0 <__uuid_generate_random@plt>
  403e18:	ldr	x0, [sp, #40]
  403e1c:	ldrb	w0, [x0, #20]
  403e20:	and	w0, w0, #0x1
  403e24:	and	w0, w0, #0xff
  403e28:	cmp	w0, #0x0
  403e2c:	b.eq	403ee0 <ferror@plt+0x1d30>  // b.none
  403e30:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403e34:	add	x0, x0, #0x328
  403e38:	ldr	x19, [x0]
  403e3c:	ldr	w0, [sp, #260]
  403e40:	sxtw	x0, w0
  403e44:	mov	x2, x0
  403e48:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403e4c:	add	x1, x0, #0xee0
  403e50:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403e54:	add	x0, x0, #0xef8
  403e58:	bl	401c50 <ngettext@plt>
  403e5c:	mov	x1, x0
  403e60:	ldr	w0, [sp, #260]
  403e64:	mov	w2, w0
  403e68:	mov	x0, x19
  403e6c:	bl	402180 <fprintf@plt>
  403e70:	str	wzr, [sp, #1492]
  403e74:	add	x0, sp, #0x130
  403e78:	add	x0, x0, #0x4
  403e7c:	str	x0, [sp, #1496]
  403e80:	b	403ed0 <ferror@plt+0x1d20>
  403e84:	add	x0, sp, #0x108
  403e88:	mov	x1, x0
  403e8c:	ldr	x0, [sp, #1496]
  403e90:	bl	401cc0 <uuid_unparse@plt>
  403e94:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403e98:	add	x0, x0, #0x328
  403e9c:	ldr	x3, [x0]
  403ea0:	add	x0, sp, #0x108
  403ea4:	mov	x2, x0
  403ea8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403eac:	add	x1, x0, #0xf10
  403eb0:	mov	x0, x3
  403eb4:	bl	402180 <fprintf@plt>
  403eb8:	ldr	w0, [sp, #1492]
  403ebc:	add	w0, w0, #0x1
  403ec0:	str	w0, [sp, #1492]
  403ec4:	ldr	x0, [sp, #1496]
  403ec8:	add	x0, x0, #0x10
  403ecc:	str	x0, [sp, #1496]
  403ed0:	ldr	w0, [sp, #260]
  403ed4:	ldr	w1, [sp, #1492]
  403ed8:	cmp	w1, w0
  403edc:	b.lt	403e84 <ferror@plt+0x1cd4>  // b.tstop
  403ee0:	ldr	w0, [sp, #260]
  403ee4:	sxtw	x0, w0
  403ee8:	lsl	w0, w0, #4
  403eec:	add	w0, w0, #0x4
  403ef0:	str	w0, [sp, #1344]
  403ef4:	ldr	w0, [sp, #260]
  403ef8:	str	w0, [sp, #304]
  403efc:	b	403f48 <ferror@plt+0x1d98>
  403f00:	ldr	x0, [sp, #40]
  403f04:	ldrb	w0, [x0, #20]
  403f08:	and	w0, w0, #0x1
  403f0c:	and	w0, w0, #0xff
  403f10:	cmp	w0, #0x0
  403f14:	b.eq	403f84 <ferror@plt+0x1dd4>  // b.none
  403f18:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  403f1c:	add	x0, x0, #0x328
  403f20:	ldr	x19, [x0]
  403f24:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403f28:	add	x0, x0, #0xf18
  403f2c:	bl	402170 <gettext@plt>
  403f30:	ldrsb	w1, [sp, #303]
  403f34:	mov	w2, w1
  403f38:	mov	x1, x0
  403f3c:	mov	x0, x19
  403f40:	bl	402180 <fprintf@plt>
  403f44:	b	403f84 <ferror@plt+0x1dd4>
  403f48:	add	x0, sp, #0x540
  403f4c:	mov	x2, #0x4                   	// #4
  403f50:	mov	x1, x0
  403f54:	ldr	w0, [sp, #1468]
  403f58:	bl	402410 <ferror@plt+0x260>
  403f5c:	ldr	w0, [sp, #1344]
  403f60:	sxtw	x1, w0
  403f64:	add	x0, sp, #0x130
  403f68:	mov	x2, x1
  403f6c:	mov	x1, x0
  403f70:	ldr	w0, [sp, #1468]
  403f74:	bl	402410 <ferror@plt+0x260>
  403f78:	b	403f88 <ferror@plt+0x1dd8>
  403f7c:	nop
  403f80:	b	403f88 <ferror@plt+0x1dd8>
  403f84:	nop
  403f88:	ldr	w0, [sp, #1468]
  403f8c:	bl	401f00 <close@plt>
  403f90:	b	4038d4 <ferror@plt+0x1724>
  403f94:	nop
  403f98:	b	4038d4 <ferror@plt+0x1724>
  403f9c:	nop
  403fa0:	b	4038d4 <ferror@plt+0x1724>
  403fa4:	nop
  403fa8:	b	4038d4 <ferror@plt+0x1724>
  403fac:	stp	x29, x30, [sp, #-32]!
  403fb0:	mov	x29, sp
  403fb4:	str	w0, [sp, #28]
  403fb8:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403fbc:	add	x0, x0, #0xf30
  403fc0:	bl	402170 <gettext@plt>
  403fc4:	ldr	w2, [sp, #28]
  403fc8:	mov	x1, x0
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	bl	4020f0 <errx@plt>
  403fd4:	sub	sp, sp, #0x4e0
  403fd8:	stp	x29, x30, [sp]
  403fdc:	mov	x29, sp
  403fe0:	str	x19, [sp, #16]
  403fe4:	str	w0, [sp, #44]
  403fe8:	str	x1, [sp, #32]
  403fec:	adrp	x0, 407000 <ferror@plt+0x4e50>
  403ff0:	add	x0, x0, #0xf58
  403ff4:	str	x0, [sp, #1240]
  403ff8:	str	xzr, [sp, #1232]
  403ffc:	str	xzr, [sp, #1184]
  404000:	str	wzr, [sp, #1216]
  404004:	str	wzr, [sp, #1212]
  404008:	str	wzr, [sp, #100]
  40400c:	str	wzr, [sp, #1208]
  404010:	str	wzr, [sp, #1204]
  404014:	stp	xzr, xzr, [sp, #72]
  404018:	str	xzr, [sp, #88]
  40401c:	stp	xzr, xzr, [sp, #56]
  404020:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404024:	add	x1, x0, #0xf78
  404028:	mov	w0, #0x6                   	// #6
  40402c:	bl	4021a0 <setlocale@plt>
  404030:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404034:	add	x1, x0, #0xf80
  404038:	adrp	x0, 407000 <ferror@plt+0x4e50>
  40403c:	add	x0, x0, #0xf98
  404040:	bl	401e90 <bindtextdomain@plt>
  404044:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404048:	add	x0, x0, #0xf98
  40404c:	bl	401f80 <textdomain@plt>
  404050:	bl	402728 <ferror@plt+0x578>
  404054:	b	404338 <ferror@plt+0x2188>
  404058:	add	x0, sp, #0x38
  40405c:	mov	x3, x0
  404060:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404064:	add	x2, x0, #0x420
  404068:	adrp	x0, 408000 <ferror@plt+0x5e50>
  40406c:	add	x1, x0, #0x240
  404070:	ldr	w0, [sp, #1200]
  404074:	bl	4028b8 <ferror@plt+0x708>
  404078:	ldr	w0, [sp, #1200]
  40407c:	cmp	w0, #0x74
  404080:	b.eq	40428c <ferror@plt+0x20dc>  // b.none
  404084:	ldr	w0, [sp, #1200]
  404088:	cmp	w0, #0x74
  40408c:	b.gt	4042fc <ferror@plt+0x214c>
  404090:	ldr	w0, [sp, #1200]
  404094:	cmp	w0, #0x73
  404098:	b.eq	404270 <ferror@plt+0x20c0>  // b.none
  40409c:	ldr	w0, [sp, #1200]
  4040a0:	cmp	w0, #0x73
  4040a4:	b.gt	4042fc <ferror@plt+0x214c>
  4040a8:	ldr	w0, [sp, #1200]
  4040ac:	cmp	w0, #0x72
  4040b0:	b.eq	404264 <ferror@plt+0x20b4>  // b.none
  4040b4:	ldr	w0, [sp, #1200]
  4040b8:	cmp	w0, #0x72
  4040bc:	b.gt	4042fc <ferror@plt+0x214c>
  4040c0:	ldr	w0, [sp, #1200]
  4040c4:	cmp	w0, #0x71
  4040c8:	b.eq	404254 <ferror@plt+0x20a4>  // b.none
  4040cc:	ldr	w0, [sp, #1200]
  4040d0:	cmp	w0, #0x71
  4040d4:	b.gt	4042fc <ferror@plt+0x214c>
  4040d8:	ldr	w0, [sp, #1200]
  4040dc:	cmp	w0, #0x70
  4040e0:	b.eq	404200 <ferror@plt+0x2050>  // b.none
  4040e4:	ldr	w0, [sp, #1200]
  4040e8:	cmp	w0, #0x70
  4040ec:	b.gt	4042fc <ferror@plt+0x214c>
  4040f0:	ldr	w0, [sp, #1200]
  4040f4:	cmp	w0, #0x6e
  4040f8:	b.eq	4041d4 <ferror@plt+0x2024>  // b.none
  4040fc:	ldr	w0, [sp, #1200]
  404100:	cmp	w0, #0x6e
  404104:	b.gt	4042fc <ferror@plt+0x214c>
  404108:	ldr	w0, [sp, #1200]
  40410c:	cmp	w0, #0x6b
  404110:	b.eq	4041c4 <ferror@plt+0x2014>  // b.none
  404114:	ldr	w0, [sp, #1200]
  404118:	cmp	w0, #0x6b
  40411c:	b.gt	4042fc <ferror@plt+0x214c>
  404120:	ldr	w0, [sp, #1200]
  404124:	cmp	w0, #0x68
  404128:	b.eq	4042f8 <ferror@plt+0x2148>  // b.none
  40412c:	ldr	w0, [sp, #1200]
  404130:	cmp	w0, #0x68
  404134:	b.gt	4042fc <ferror@plt+0x214c>
  404138:	ldr	w0, [sp, #1200]
  40413c:	cmp	w0, #0x64
  404140:	b.eq	4041b4 <ferror@plt+0x2004>  // b.none
  404144:	ldr	w0, [sp, #1200]
  404148:	cmp	w0, #0x64
  40414c:	b.gt	4042fc <ferror@plt+0x214c>
  404150:	ldr	w0, [sp, #1200]
  404154:	cmp	w0, #0x56
  404158:	b.eq	4042c4 <ferror@plt+0x2114>  // b.none
  40415c:	ldr	w0, [sp, #1200]
  404160:	cmp	w0, #0x56
  404164:	b.gt	4042fc <ferror@plt+0x214c>
  404168:	ldr	w0, [sp, #1200]
  40416c:	cmp	w0, #0x54
  404170:	b.eq	404298 <ferror@plt+0x20e8>  // b.none
  404174:	ldr	w0, [sp, #1200]
  404178:	cmp	w0, #0x54
  40417c:	b.gt	4042fc <ferror@plt+0x214c>
  404180:	ldr	w0, [sp, #1200]
  404184:	cmp	w0, #0x53
  404188:	b.eq	404230 <ferror@plt+0x2080>  // b.none
  40418c:	ldr	w0, [sp, #1200]
  404190:	cmp	w0, #0x53
  404194:	b.gt	4042fc <ferror@plt+0x214c>
  404198:	ldr	w0, [sp, #1200]
  40419c:	cmp	w0, #0x46
  4041a0:	b.eq	404220 <ferror@plt+0x2070>  // b.none
  4041a4:	ldr	w0, [sp, #1200]
  4041a8:	cmp	w0, #0x50
  4041ac:	b.eq	404214 <ferror@plt+0x2064>  // b.none
  4041b0:	b	4042fc <ferror@plt+0x214c>
  4041b4:	ldrb	w0, [sp, #92]
  4041b8:	orr	w0, w0, #0x1
  4041bc:	strb	w0, [sp, #92]
  4041c0:	b	404338 <ferror@plt+0x2188>
  4041c4:	ldr	w0, [sp, #1212]
  4041c8:	add	w0, w0, #0x1
  4041cc:	str	w0, [sp, #1212]
  4041d0:	b	404338 <ferror@plt+0x2188>
  4041d4:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4041d8:	add	x0, x0, #0x330
  4041dc:	ldr	x19, [x0]
  4041e0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4041e4:	add	x0, x0, #0xfa8
  4041e8:	bl	402170 <gettext@plt>
  4041ec:	mov	x1, x0
  4041f0:	mov	x0, x19
  4041f4:	bl	4057d8 <ferror@plt+0x3628>
  4041f8:	str	w0, [sp, #100]
  4041fc:	b	404338 <ferror@plt+0x2188>
  404200:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404204:	add	x0, x0, #0x330
  404208:	ldr	x0, [x0]
  40420c:	str	x0, [sp, #1232]
  404210:	b	404338 <ferror@plt+0x2188>
  404214:	mov	w0, #0x1                   	// #1
  404218:	str	w0, [sp, #1208]
  40421c:	b	404338 <ferror@plt+0x2188>
  404220:	ldrb	w0, [sp, #92]
  404224:	orr	w0, w0, #0x4
  404228:	strb	w0, [sp, #92]
  40422c:	b	404338 <ferror@plt+0x2188>
  404230:	ldrb	w0, [sp, #92]
  404234:	orr	w0, w0, #0x8
  404238:	strb	w0, [sp, #92]
  40423c:	ldrb	w0, [sp, #92]
  404240:	orr	w0, w0, #0x4
  404244:	strb	w0, [sp, #92]
  404248:	mov	w0, #0x1                   	// #1
  40424c:	str	w0, [sp, #1208]
  404250:	b	404338 <ferror@plt+0x2188>
  404254:	ldrb	w0, [sp, #92]
  404258:	orr	w0, w0, #0x2
  40425c:	strb	w0, [sp, #92]
  404260:	b	404338 <ferror@plt+0x2188>
  404264:	mov	w0, #0x3                   	// #3
  404268:	str	w0, [sp, #1216]
  40426c:	b	404338 <ferror@plt+0x2188>
  404270:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404274:	add	x0, x0, #0x330
  404278:	ldr	x0, [x0]
  40427c:	str	x0, [sp, #1240]
  404280:	mov	w0, #0x1                   	// #1
  404284:	str	w0, [sp, #1204]
  404288:	b	404338 <ferror@plt+0x2188>
  40428c:	mov	w0, #0x2                   	// #2
  404290:	str	w0, [sp, #1216]
  404294:	b	404338 <ferror@plt+0x2188>
  404298:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  40429c:	add	x0, x0, #0x330
  4042a0:	ldr	x19, [x0]
  4042a4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4042a8:	add	x0, x0, #0xfc0
  4042ac:	bl	402170 <gettext@plt>
  4042b0:	mov	x1, x0
  4042b4:	mov	x0, x19
  4042b8:	bl	4057d8 <ferror@plt+0x3628>
  4042bc:	str	w0, [sp, #88]
  4042c0:	b	404338 <ferror@plt+0x2188>
  4042c4:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4042c8:	add	x0, x0, #0xfe0
  4042cc:	bl	402170 <gettext@plt>
  4042d0:	mov	x3, x0
  4042d4:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4042d8:	add	x0, x0, #0x340
  4042dc:	ldr	x1, [x0]
  4042e0:	adrp	x0, 407000 <ferror@plt+0x4e50>
  4042e4:	add	x2, x0, #0xff0
  4042e8:	mov	x0, x3
  4042ec:	bl	402130 <printf@plt>
  4042f0:	mov	w0, #0x0                   	// #0
  4042f4:	bl	401ca0 <exit@plt>
  4042f8:	bl	402b1c <ferror@plt+0x96c>
  4042fc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404300:	add	x0, x0, #0x328
  404304:	ldr	x19, [x0]
  404308:	adrp	x0, 408000 <ferror@plt+0x5e50>
  40430c:	add	x0, x0, #0x8
  404310:	bl	402170 <gettext@plt>
  404314:	mov	x1, x0
  404318:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  40431c:	add	x0, x0, #0x340
  404320:	ldr	x0, [x0]
  404324:	mov	x2, x0
  404328:	mov	x0, x19
  40432c:	bl	402180 <fprintf@plt>
  404330:	mov	w0, #0x1                   	// #1
  404334:	bl	401ca0 <exit@plt>
  404338:	mov	x4, #0x0                   	// #0
  40433c:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404340:	add	x3, x0, #0x240
  404344:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404348:	add	x2, x0, #0x30
  40434c:	ldr	x1, [sp, #32]
  404350:	ldr	w0, [sp, #44]
  404354:	bl	401f90 <getopt_long@plt>
  404358:	str	w0, [sp, #1200]
  40435c:	ldr	w0, [sp, #1200]
  404360:	cmn	w0, #0x1
  404364:	b.ne	404058 <ferror@plt+0x1ea8>  // b.any
  404368:	ldr	x0, [sp, #1240]
  40436c:	bl	401c80 <strlen@plt>
  404370:	cmp	x0, #0x6b
  404374:	b.ls	404394 <ferror@plt+0x21e4>  // b.plast
  404378:	adrp	x0, 408000 <ferror@plt+0x5e50>
  40437c:	add	x0, x0, #0x48
  404380:	bl	402170 <gettext@plt>
  404384:	ldr	x2, [sp, #1240]
  404388:	mov	x1, x0
  40438c:	mov	w0, #0x1                   	// #1
  404390:	bl	4020f0 <errx@plt>
  404394:	ldr	w0, [sp, #1208]
  404398:	cmp	w0, #0x0
  40439c:	b.ne	4043b8 <ferror@plt+0x2208>  // b.any
  4043a0:	ldr	x0, [sp, #1232]
  4043a4:	cmp	x0, #0x0
  4043a8:	b.ne	4043b8 <ferror@plt+0x2208>  // b.any
  4043ac:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4043b0:	add	x0, x0, #0x68
  4043b4:	str	x0, [sp, #1232]
  4043b8:	ldr	w0, [sp, #1204]
  4043bc:	cmp	w0, #0x0
  4043c0:	b.eq	4043fc <ferror@plt+0x224c>  // b.none
  4043c4:	ldrb	w0, [sp, #92]
  4043c8:	and	w0, w0, #0x8
  4043cc:	and	w0, w0, #0xff
  4043d0:	cmp	w0, #0x0
  4043d4:	b.eq	4043fc <ferror@plt+0x224c>  // b.none
  4043d8:	ldrb	w0, [sp, #92]
  4043dc:	and	w0, w0, #0x2
  4043e0:	and	w0, w0, #0xff
  4043e4:	cmp	w0, #0x0
  4043e8:	b.ne	4043fc <ferror@plt+0x224c>  // b.any
  4043ec:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4043f0:	add	x0, x0, #0x88
  4043f4:	bl	402170 <gettext@plt>
  4043f8:	bl	4020b0 <warnx@plt>
  4043fc:	ldr	w0, [sp, #100]
  404400:	cmp	w0, #0x0
  404404:	b.eq	4045a0 <ferror@plt+0x23f0>  // b.none
  404408:	ldr	w0, [sp, #1216]
  40440c:	cmp	w0, #0x0
  404410:	b.eq	4045a0 <ferror@plt+0x23f0>  // b.none
  404414:	ldr	w0, [sp, #1216]
  404418:	add	w0, w0, #0x2
  40441c:	add	x3, sp, #0x4a0
  404420:	add	x2, sp, #0x64
  404424:	add	x1, sp, #0xa0
  404428:	mov	x5, x3
  40442c:	mov	x4, x2
  404430:	mov	x3, #0x400                 	// #1024
  404434:	mov	x2, x1
  404438:	mov	w1, w0
  40443c:	ldr	x0, [sp, #1240]
  404440:	bl	402d70 <ferror@plt+0xbc0>
  404444:	str	w0, [sp, #1196]
  404448:	ldr	w0, [sp, #1196]
  40444c:	cmp	w0, #0x0
  404450:	b.ge	40448c <ferror@plt+0x22dc>  // b.tcont
  404454:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404458:	add	x0, x0, #0xd0
  40445c:	bl	402170 <gettext@plt>
  404460:	mov	x19, x0
  404464:	ldr	x0, [sp, #1184]
  404468:	cmp	x0, #0x0
  40446c:	b.ne	40447c <ferror@plt+0x22cc>  // b.any
  404470:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404474:	add	x0, x0, #0xf0
  404478:	bl	402170 <gettext@plt>
  40447c:	mov	x2, x0
  404480:	mov	x1, x19
  404484:	mov	w0, #0x1                   	// #1
  404488:	bl	402190 <err@plt>
  40448c:	ldr	w0, [sp, #1216]
  404490:	cmp	w0, #0x2
  404494:	b.ne	404500 <ferror@plt+0x2350>  // b.any
  404498:	ldr	w0, [sp, #1196]
  40449c:	cmp	w0, #0x14
  4044a0:	b.eq	4044ac <ferror@plt+0x22fc>  // b.none
  4044a4:	ldr	w0, [sp, #1196]
  4044a8:	bl	403fac <ferror@plt+0x1dfc>
  4044ac:	add	x1, sp, #0x78
  4044b0:	add	x0, sp, #0xa0
  4044b4:	bl	401cc0 <uuid_unparse@plt>
  4044b8:	ldr	w0, [sp, #100]
  4044bc:	sub	w0, w0, #0x1
  4044c0:	sxtw	x0, w0
  4044c4:	mov	x2, x0
  4044c8:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4044cc:	add	x1, x0, #0x108
  4044d0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4044d4:	add	x0, x0, #0x128
  4044d8:	bl	401c50 <ngettext@plt>
  4044dc:	mov	x3, x0
  4044e0:	ldr	w0, [sp, #100]
  4044e4:	sub	w1, w0, #0x1
  4044e8:	add	x0, sp, #0x78
  4044ec:	mov	w2, w1
  4044f0:	mov	x1, x0
  4044f4:	mov	x0, x3
  4044f8:	bl	402130 <printf@plt>
  4044fc:	b	404598 <ferror@plt+0x23e8>
  404500:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404504:	add	x0, x0, #0x148
  404508:	bl	402170 <gettext@plt>
  40450c:	bl	402130 <printf@plt>
  404510:	add	x0, sp, #0xa0
  404514:	add	x0, x0, #0x4
  404518:	str	x0, [sp, #1224]
  40451c:	ldr	w0, [sp, #100]
  404520:	sxtw	x0, w0
  404524:	lsl	w0, w0, #4
  404528:	add	w0, w0, #0x4
  40452c:	mov	w1, w0
  404530:	ldr	w0, [sp, #1196]
  404534:	cmp	w0, w1
  404538:	b.eq	404544 <ferror@plt+0x2394>  // b.none
  40453c:	ldr	w0, [sp, #1196]
  404540:	bl	403fac <ferror@plt+0x1dfc>
  404544:	str	wzr, [sp, #1220]
  404548:	b	404588 <ferror@plt+0x23d8>
  40454c:	add	x0, sp, #0x78
  404550:	mov	x1, x0
  404554:	ldr	x0, [sp, #1224]
  404558:	bl	401cc0 <uuid_unparse@plt>
  40455c:	add	x0, sp, #0x78
  404560:	mov	x1, x0
  404564:	adrp	x0, 407000 <ferror@plt+0x4e50>
  404568:	add	x0, x0, #0xf10
  40456c:	bl	402130 <printf@plt>
  404570:	ldr	w0, [sp, #1220]
  404574:	add	w0, w0, #0x1
  404578:	str	w0, [sp, #1220]
  40457c:	ldr	x0, [sp, #1224]
  404580:	add	x0, x0, #0x10
  404584:	str	x0, [sp, #1224]
  404588:	ldr	w0, [sp, #100]
  40458c:	ldr	w1, [sp, #1220]
  404590:	cmp	w1, w0
  404594:	b.lt	40454c <ferror@plt+0x239c>  // b.tstop
  404598:	mov	w0, #0x0                   	// #0
  40459c:	b	404730 <ferror@plt+0x2580>
  4045a0:	ldr	w0, [sp, #1216]
  4045a4:	cmp	w0, #0x0
  4045a8:	b.eq	404648 <ferror@plt+0x2498>  // b.none
  4045ac:	add	x1, sp, #0x4a0
  4045b0:	add	x0, sp, #0x68
  4045b4:	mov	x5, x1
  4045b8:	mov	x4, #0x0                   	// #0
  4045bc:	mov	x3, #0x10                  	// #16
  4045c0:	mov	x2, x0
  4045c4:	ldr	w1, [sp, #1216]
  4045c8:	ldr	x0, [sp, #1240]
  4045cc:	bl	402d70 <ferror@plt+0xbc0>
  4045d0:	str	w0, [sp, #1196]
  4045d4:	ldr	w0, [sp, #1196]
  4045d8:	cmp	w0, #0x0
  4045dc:	b.ge	404618 <ferror@plt+0x2468>  // b.tcont
  4045e0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4045e4:	add	x0, x0, #0xd0
  4045e8:	bl	402170 <gettext@plt>
  4045ec:	mov	x19, x0
  4045f0:	ldr	x0, [sp, #1184]
  4045f4:	cmp	x0, #0x0
  4045f8:	b.ne	404608 <ferror@plt+0x2458>  // b.any
  4045fc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404600:	add	x0, x0, #0xf0
  404604:	bl	402170 <gettext@plt>
  404608:	mov	x2, x0
  40460c:	mov	x1, x19
  404610:	mov	w0, #0x1                   	// #1
  404614:	bl	402190 <err@plt>
  404618:	ldr	w0, [sp, #1196]
  40461c:	cmp	w0, #0x10
  404620:	b.eq	40462c <ferror@plt+0x247c>  // b.none
  404624:	ldr	w0, [sp, #1196]
  404628:	bl	403fac <ferror@plt+0x1dfc>
  40462c:	add	x1, sp, #0x78
  404630:	add	x0, sp, #0x68
  404634:	bl	401cc0 <uuid_unparse@plt>
  404638:	add	x0, sp, #0x78
  40463c:	bl	401f70 <puts@plt>
  404640:	mov	w0, #0x0                   	// #0
  404644:	b	404730 <ferror@plt+0x2580>
  404648:	ldr	w0, [sp, #1212]
  40464c:	cmp	w0, #0x0
  404650:	b.eq	404718 <ferror@plt+0x2568>  // b.none
  404654:	add	x0, sp, #0xa0
  404658:	mov	x5, #0x0                   	// #0
  40465c:	mov	x4, #0x0                   	// #0
  404660:	mov	x3, #0x400                 	// #1024
  404664:	mov	x2, x0
  404668:	mov	w1, #0x0                   	// #0
  40466c:	ldr	x0, [sp, #1240]
  404670:	bl	402d70 <ferror@plt+0xbc0>
  404674:	str	w0, [sp, #1196]
  404678:	ldr	w0, [sp, #1196]
  40467c:	cmp	w0, #0x0
  404680:	b.le	404710 <ferror@plt+0x2560>
  404684:	add	x0, sp, #0xa0
  404688:	bl	401e00 <atoi@plt>
  40468c:	str	w0, [sp, #1212]
  404690:	ldr	w0, [sp, #1212]
  404694:	cmp	w0, #0x0
  404698:	b.le	404710 <ferror@plt+0x2560>
  40469c:	mov	w1, #0xf                   	// #15
  4046a0:	ldr	w0, [sp, #1212]
  4046a4:	bl	401db0 <kill@plt>
  4046a8:	str	w0, [sp, #1196]
  4046ac:	ldr	w0, [sp, #1196]
  4046b0:	cmp	w0, #0x0
  4046b4:	b.ge	4046e8 <ferror@plt+0x2538>  // b.tcont
  4046b8:	ldrb	w0, [sp, #92]
  4046bc:	and	w0, w0, #0x2
  4046c0:	and	w0, w0, #0xff
  4046c4:	cmp	w0, #0x0
  4046c8:	b.ne	4046e0 <ferror@plt+0x2530>  // b.any
  4046cc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4046d0:	add	x0, x0, #0x158
  4046d4:	bl	402170 <gettext@plt>
  4046d8:	ldr	w1, [sp, #1212]
  4046dc:	bl	401fb0 <warn@plt>
  4046e0:	mov	w0, #0x1                   	// #1
  4046e4:	b	404730 <ferror@plt+0x2580>
  4046e8:	ldrb	w0, [sp, #92]
  4046ec:	and	w0, w0, #0x2
  4046f0:	and	w0, w0, #0xff
  4046f4:	cmp	w0, #0x0
  4046f8:	b.ne	404710 <ferror@plt+0x2560>  // b.any
  4046fc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  404700:	add	x0, x0, #0x180
  404704:	bl	402170 <gettext@plt>
  404708:	ldr	w1, [sp, #1212]
  40470c:	bl	402130 <printf@plt>
  404710:	mov	w0, #0x0                   	// #0
  404714:	b	404730 <ferror@plt+0x2580>
  404718:	add	x0, sp, #0x48
  40471c:	mov	x2, x0
  404720:	ldr	x1, [sp, #1232]
  404724:	ldr	x0, [sp, #1240]
  404728:	bl	4034d0 <ferror@plt+0x1320>
  40472c:	mov	w0, #0x0                   	// #0
  404730:	ldr	x19, [sp, #16]
  404734:	ldp	x29, x30, [sp]
  404738:	add	sp, sp, #0x4e0
  40473c:	ret
  404740:	stp	x29, x30, [sp, #-192]!
  404744:	mov	x29, sp
  404748:	str	x0, [sp, #24]
  40474c:	add	x0, sp, #0x90
  404750:	mov	x1, #0x0                   	// #0
  404754:	bl	401ed0 <gettimeofday@plt>
  404758:	cmp	w0, #0x0
  40475c:	b.eq	404770 <ferror@plt+0x25c0>  // b.none
  404760:	bl	402150 <__errno_location@plt>
  404764:	ldr	w0, [x0]
  404768:	neg	w0, w0
  40476c:	b	404868 <ferror@plt+0x26b8>
  404770:	add	x0, sp, #0xb0
  404774:	mov	x1, x0
  404778:	mov	w0, #0x7                   	// #7
  40477c:	bl	401da0 <clock_gettime@plt>
  404780:	cmp	w0, #0x0
  404784:	b.ne	404828 <ferror@plt+0x2678>  // b.any
  404788:	ldr	x0, [sp, #176]
  40478c:	str	x0, [sp, #160]
  404790:	ldr	x0, [sp, #184]
  404794:	mov	x1, #0xf7cf                	// #63439
  404798:	movk	x1, #0xe353, lsl #16
  40479c:	movk	x1, #0x9ba5, lsl #32
  4047a0:	movk	x1, #0x20c4, lsl #48
  4047a4:	smulh	x1, x0, x1
  4047a8:	asr	x1, x1, #7
  4047ac:	asr	x0, x0, #63
  4047b0:	sub	x0, x1, x0
  4047b4:	str	x0, [sp, #168]
  4047b8:	ldr	x1, [sp, #144]
  4047bc:	ldr	x0, [sp, #160]
  4047c0:	sub	x1, x1, x0
  4047c4:	ldr	x0, [sp, #24]
  4047c8:	str	x1, [x0]
  4047cc:	ldr	x1, [sp, #152]
  4047d0:	ldr	x0, [sp, #168]
  4047d4:	sub	x1, x1, x0
  4047d8:	ldr	x0, [sp, #24]
  4047dc:	str	x1, [x0, #8]
  4047e0:	ldr	x0, [sp, #24]
  4047e4:	ldr	x0, [x0, #8]
  4047e8:	cmp	x0, #0x0
  4047ec:	b.ge	404820 <ferror@plt+0x2670>  // b.tcont
  4047f0:	ldr	x0, [sp, #24]
  4047f4:	ldr	x0, [x0]
  4047f8:	sub	x1, x0, #0x1
  4047fc:	ldr	x0, [sp, #24]
  404800:	str	x1, [x0]
  404804:	ldr	x0, [sp, #24]
  404808:	ldr	x1, [x0, #8]
  40480c:	mov	x0, #0x4240                	// #16960
  404810:	movk	x0, #0xf, lsl #16
  404814:	add	x1, x1, x0
  404818:	ldr	x0, [sp, #24]
  40481c:	str	x1, [x0, #8]
  404820:	mov	w0, #0x0                   	// #0
  404824:	b	404868 <ferror@plt+0x26b8>
  404828:	add	x0, sp, #0x20
  40482c:	bl	401d40 <sysinfo@plt>
  404830:	cmp	w0, #0x0
  404834:	b.eq	404848 <ferror@plt+0x2698>  // b.none
  404838:	bl	402150 <__errno_location@plt>
  40483c:	ldr	w0, [x0]
  404840:	neg	w0, w0
  404844:	b	404868 <ferror@plt+0x26b8>
  404848:	ldr	x1, [sp, #144]
  40484c:	ldr	x0, [sp, #32]
  404850:	sub	x1, x1, x0
  404854:	ldr	x0, [sp, #24]
  404858:	str	x1, [x0]
  40485c:	ldr	x0, [sp, #24]
  404860:	str	xzr, [x0, #8]
  404864:	mov	w0, #0x0                   	// #0
  404868:	ldp	x29, x30, [sp], #192
  40486c:	ret
  404870:	stp	x29, x30, [sp, #-64]!
  404874:	mov	x29, sp
  404878:	str	x0, [sp, #24]
  40487c:	add	x0, sp, #0x28
  404880:	mov	x1, x0
  404884:	mov	w0, #0x4                   	// #4
  404888:	bl	401da0 <clock_gettime@plt>
  40488c:	str	w0, [sp, #60]
  404890:	ldr	w0, [sp, #60]
  404894:	cmp	w0, #0x0
  404898:	b.ne	4048d4 <ferror@plt+0x2724>  // b.any
  40489c:	ldr	x1, [sp, #40]
  4048a0:	ldr	x0, [sp, #24]
  4048a4:	str	x1, [x0]
  4048a8:	ldr	x0, [sp, #48]
  4048ac:	mov	x1, #0xf7cf                	// #63439
  4048b0:	movk	x1, #0xe353, lsl #16
  4048b4:	movk	x1, #0x9ba5, lsl #32
  4048b8:	movk	x1, #0x20c4, lsl #48
  4048bc:	smulh	x1, x0, x1
  4048c0:	asr	x1, x1, #7
  4048c4:	asr	x0, x0, #63
  4048c8:	sub	x1, x1, x0
  4048cc:	ldr	x0, [sp, #24]
  4048d0:	str	x1, [x0, #8]
  4048d4:	ldr	w0, [sp, #60]
  4048d8:	ldp	x29, x30, [sp], #64
  4048dc:	ret
  4048e0:	stp	x29, x30, [sp, #-256]!
  4048e4:	mov	x29, sp
  4048e8:	str	x0, [sp, #40]
  4048ec:	str	x1, [sp, #32]
  4048f0:	str	x2, [sp, #24]
  4048f4:	ldr	x0, [sp, #32]
  4048f8:	ldr	x0, [x0, #16]
  4048fc:	str	x0, [sp, #248]
  404900:	ldr	x0, [sp, #32]
  404904:	ldr	x0, [x0, #24]
  404908:	str	x0, [sp, #240]
  40490c:	ldr	x0, [sp, #248]
  404910:	mov	x1, #0xd70b                	// #55051
  404914:	movk	x1, #0x70a3, lsl #16
  404918:	movk	x1, #0xa3d, lsl #32
  40491c:	movk	x1, #0xa3d7, lsl #48
  404920:	smulh	x1, x0, x1
  404924:	add	x1, x1, x0
  404928:	asr	x1, x1, #6
  40492c:	asr	x0, x0, #63
  404930:	sub	x0, x1, x0
  404934:	str	x0, [sp, #56]
  404938:	ldr	x0, [sp, #248]
  40493c:	cmp	x0, #0x0
  404940:	b.eq	404998 <ferror@plt+0x27e8>  // b.none
  404944:	ldr	x2, [sp, #248]
  404948:	mov	x0, #0xd70b                	// #55051
  40494c:	movk	x0, #0x70a3, lsl #16
  404950:	movk	x0, #0xa3d, lsl #32
  404954:	movk	x0, #0xa3d7, lsl #48
  404958:	smulh	x0, x2, x0
  40495c:	add	x0, x0, x2
  404960:	asr	x1, x0, #6
  404964:	asr	x0, x2, #63
  404968:	sub	x1, x1, x0
  40496c:	mov	x0, x1
  404970:	lsl	x0, x0, #1
  404974:	add	x0, x0, x1
  404978:	lsl	x0, x0, #3
  40497c:	add	x0, x0, x1
  404980:	lsl	x0, x0, #2
  404984:	sub	x1, x2, x0
  404988:	mov	x0, #0x9680                	// #38528
  40498c:	movk	x0, #0x98, lsl #16
  404990:	mul	x0, x1, x0
  404994:	b	4049a0 <ferror@plt+0x27f0>
  404998:	mov	x0, #0x9680                	// #38528
  40499c:	movk	x0, #0x98, lsl #16
  4049a0:	str	x0, [sp, #64]
  4049a4:	ldr	x0, [sp, #248]
  4049a8:	str	x0, [sp, #72]
  4049ac:	ldr	x1, [sp, #240]
  4049b0:	mov	x0, x1
  4049b4:	lsl	x0, x0, #5
  4049b8:	sub	x0, x0, x1
  4049bc:	lsl	x0, x0, #2
  4049c0:	add	x0, x0, x1
  4049c4:	lsl	x0, x0, #3
  4049c8:	str	x0, [sp, #80]
  4049cc:	add	x0, sp, #0x58
  4049d0:	add	x0, x0, #0x8
  4049d4:	bl	401e70 <sigemptyset@plt>
  4049d8:	cmp	w0, #0x0
  4049dc:	b.eq	4049e8 <ferror@plt+0x2838>  // b.none
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	b	404a74 <ferror@plt+0x28c4>
  4049e8:	mov	w0, #0x4                   	// #4
  4049ec:	str	w0, [sp, #224]
  4049f0:	ldr	x0, [sp, #24]
  4049f4:	str	x0, [sp, #88]
  4049f8:	add	x0, sp, #0x58
  4049fc:	mov	x2, #0x0                   	// #0
  404a00:	mov	x1, x0
  404a04:	mov	w0, #0xe                   	// #14
  404a08:	bl	401f10 <sigaction@plt>
  404a0c:	cmp	w0, #0x0
  404a10:	b.eq	404a1c <ferror@plt+0x286c>  // b.none
  404a14:	mov	w0, #0x1                   	// #1
  404a18:	b	404a74 <ferror@plt+0x28c4>
  404a1c:	ldr	x0, [sp, #40]
  404a20:	mov	x2, x0
  404a24:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404a28:	add	x1, x0, #0x2d0
  404a2c:	mov	w0, #0x1                   	// #1
  404a30:	bl	401f60 <timer_create@plt>
  404a34:	cmp	w0, #0x0
  404a38:	b.eq	404a44 <ferror@plt+0x2894>  // b.none
  404a3c:	mov	w0, #0x1                   	// #1
  404a40:	b	404a74 <ferror@plt+0x28c4>
  404a44:	ldr	x0, [sp, #40]
  404a48:	ldr	x0, [x0]
  404a4c:	add	x1, sp, #0x38
  404a50:	mov	x3, #0x0                   	// #0
  404a54:	mov	x2, x1
  404a58:	mov	w1, #0x0                   	// #0
  404a5c:	bl	401e20 <timer_settime@plt>
  404a60:	cmp	w0, #0x0
  404a64:	b.eq	404a70 <ferror@plt+0x28c0>  // b.none
  404a68:	mov	w0, #0x1                   	// #1
  404a6c:	b	404a74 <ferror@plt+0x28c4>
  404a70:	mov	w0, #0x0                   	// #0
  404a74:	ldp	x29, x30, [sp], #256
  404a78:	ret
  404a7c:	stp	x29, x30, [sp, #-32]!
  404a80:	mov	x29, sp
  404a84:	str	x0, [sp, #24]
  404a88:	ldr	x0, [sp, #24]
  404a8c:	ldr	x0, [x0]
  404a90:	bl	402000 <timer_delete@plt>
  404a94:	nop
  404a98:	ldp	x29, x30, [sp], #32
  404a9c:	ret
  404aa0:	sub	sp, sp, #0x10
  404aa4:	str	w0, [sp, #12]
  404aa8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404aac:	add	x0, x0, #0x310
  404ab0:	ldr	w1, [sp, #12]
  404ab4:	str	w1, [x0]
  404ab8:	nop
  404abc:	add	sp, sp, #0x10
  404ac0:	ret
  404ac4:	sub	sp, sp, #0x10
  404ac8:	str	x0, [sp, #8]
  404acc:	str	w1, [sp, #4]
  404ad0:	str	w2, [sp]
  404ad4:	b	404b24 <ferror@plt+0x2974>
  404ad8:	ldr	x0, [sp, #8]
  404adc:	ldr	x1, [x0]
  404ae0:	ldrsw	x0, [sp, #4]
  404ae4:	mov	x2, #0x0                   	// #0
  404ae8:	umulh	x0, x1, x0
  404aec:	cmp	x0, #0x0
  404af0:	b.eq	404af8 <ferror@plt+0x2948>  // b.none
  404af4:	mov	x2, #0x1                   	// #1
  404af8:	mov	x0, x2
  404afc:	cmp	x0, #0x0
  404b00:	b.eq	404b0c <ferror@plt+0x295c>  // b.none
  404b04:	mov	w0, #0xffffffde            	// #-34
  404b08:	b	404b3c <ferror@plt+0x298c>
  404b0c:	ldr	x0, [sp, #8]
  404b10:	ldr	x1, [x0]
  404b14:	ldrsw	x0, [sp, #4]
  404b18:	mul	x1, x1, x0
  404b1c:	ldr	x0, [sp, #8]
  404b20:	str	x1, [x0]
  404b24:	ldr	w0, [sp]
  404b28:	sub	w1, w0, #0x1
  404b2c:	str	w1, [sp]
  404b30:	cmp	w0, #0x0
  404b34:	b.ne	404ad8 <ferror@plt+0x2928>  // b.any
  404b38:	mov	w0, #0x0                   	// #0
  404b3c:	add	sp, sp, #0x10
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-192]!
  404b48:	mov	x29, sp
  404b4c:	str	x0, [sp, #40]
  404b50:	str	x1, [sp, #32]
  404b54:	str	x2, [sp, #24]
  404b58:	str	xzr, [sp, #176]
  404b5c:	mov	w0, #0x400                 	// #1024
  404b60:	str	w0, [sp, #172]
  404b64:	str	wzr, [sp, #168]
  404b68:	str	wzr, [sp, #164]
  404b6c:	str	wzr, [sp, #160]
  404b70:	ldr	x0, [sp, #32]
  404b74:	str	xzr, [x0]
  404b78:	ldr	x0, [sp, #40]
  404b7c:	cmp	x0, #0x0
  404b80:	b.eq	404b94 <ferror@plt+0x29e4>  // b.none
  404b84:	ldr	x0, [sp, #40]
  404b88:	ldrsb	w0, [x0]
  404b8c:	cmp	w0, #0x0
  404b90:	b.ne	404ba0 <ferror@plt+0x29f0>  // b.any
  404b94:	mov	w0, #0xffffffea            	// #-22
  404b98:	str	w0, [sp, #168]
  404b9c:	b	405188 <ferror@plt+0x2fd8>
  404ba0:	ldr	x0, [sp, #40]
  404ba4:	str	x0, [sp, #184]
  404ba8:	b	404bb8 <ferror@plt+0x2a08>
  404bac:	ldr	x0, [sp, #184]
  404bb0:	add	x0, x0, #0x1
  404bb4:	str	x0, [sp, #184]
  404bb8:	bl	401fc0 <__ctype_b_loc@plt>
  404bbc:	ldr	x1, [x0]
  404bc0:	ldr	x0, [sp, #184]
  404bc4:	ldrsb	w0, [x0]
  404bc8:	and	w0, w0, #0xff
  404bcc:	and	x0, x0, #0xff
  404bd0:	lsl	x0, x0, #1
  404bd4:	add	x0, x1, x0
  404bd8:	ldrh	w0, [x0]
  404bdc:	and	w0, w0, #0x2000
  404be0:	cmp	w0, #0x0
  404be4:	b.ne	404bac <ferror@plt+0x29fc>  // b.any
  404be8:	ldr	x0, [sp, #184]
  404bec:	ldrsb	w0, [x0]
  404bf0:	cmp	w0, #0x2d
  404bf4:	b.ne	404c04 <ferror@plt+0x2a54>  // b.any
  404bf8:	mov	w0, #0xffffffea            	// #-22
  404bfc:	str	w0, [sp, #168]
  404c00:	b	405188 <ferror@plt+0x2fd8>
  404c04:	bl	402150 <__errno_location@plt>
  404c08:	str	wzr, [x0]
  404c0c:	str	xzr, [sp, #72]
  404c10:	add	x0, sp, #0x48
  404c14:	mov	w2, #0x0                   	// #0
  404c18:	mov	x1, x0
  404c1c:	ldr	x0, [sp, #40]
  404c20:	bl	401f40 <strtoumax@plt>
  404c24:	str	x0, [sp, #64]
  404c28:	ldr	x0, [sp, #72]
  404c2c:	ldr	x1, [sp, #40]
  404c30:	cmp	x1, x0
  404c34:	b.eq	404c60 <ferror@plt+0x2ab0>  // b.none
  404c38:	bl	402150 <__errno_location@plt>
  404c3c:	ldr	w0, [x0]
  404c40:	cmp	w0, #0x0
  404c44:	b.eq	404c8c <ferror@plt+0x2adc>  // b.none
  404c48:	ldr	x0, [sp, #64]
  404c4c:	cmn	x0, #0x1
  404c50:	b.eq	404c60 <ferror@plt+0x2ab0>  // b.none
  404c54:	ldr	x0, [sp, #64]
  404c58:	cmp	x0, #0x0
  404c5c:	b.ne	404c8c <ferror@plt+0x2adc>  // b.any
  404c60:	bl	402150 <__errno_location@plt>
  404c64:	ldr	w0, [x0]
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404c80 <ferror@plt+0x2ad0>  // b.none
  404c70:	bl	402150 <__errno_location@plt>
  404c74:	ldr	w0, [x0]
  404c78:	neg	w0, w0
  404c7c:	b	404c84 <ferror@plt+0x2ad4>
  404c80:	mov	w0, #0xffffffea            	// #-22
  404c84:	str	w0, [sp, #168]
  404c88:	b	405188 <ferror@plt+0x2fd8>
  404c8c:	ldr	x0, [sp, #72]
  404c90:	cmp	x0, #0x0
  404c94:	b.eq	405170 <ferror@plt+0x2fc0>  // b.none
  404c98:	ldr	x0, [sp, #72]
  404c9c:	ldrsb	w0, [x0]
  404ca0:	cmp	w0, #0x0
  404ca4:	b.eq	405170 <ferror@plt+0x2fc0>  // b.none
  404ca8:	ldr	x0, [sp, #72]
  404cac:	str	x0, [sp, #184]
  404cb0:	ldr	x0, [sp, #184]
  404cb4:	add	x0, x0, #0x1
  404cb8:	ldrsb	w0, [x0]
  404cbc:	cmp	w0, #0x69
  404cc0:	b.ne	404d0c <ferror@plt+0x2b5c>  // b.any
  404cc4:	ldr	x0, [sp, #184]
  404cc8:	add	x0, x0, #0x2
  404ccc:	ldrsb	w0, [x0]
  404cd0:	cmp	w0, #0x42
  404cd4:	b.eq	404cec <ferror@plt+0x2b3c>  // b.none
  404cd8:	ldr	x0, [sp, #184]
  404cdc:	add	x0, x0, #0x2
  404ce0:	ldrsb	w0, [x0]
  404ce4:	cmp	w0, #0x62
  404ce8:	b.ne	404d0c <ferror@plt+0x2b5c>  // b.any
  404cec:	ldr	x0, [sp, #184]
  404cf0:	add	x0, x0, #0x3
  404cf4:	ldrsb	w0, [x0]
  404cf8:	cmp	w0, #0x0
  404cfc:	b.ne	404d0c <ferror@plt+0x2b5c>  // b.any
  404d00:	mov	w0, #0x400                 	// #1024
  404d04:	str	w0, [sp, #172]
  404d08:	b	404f44 <ferror@plt+0x2d94>
  404d0c:	ldr	x0, [sp, #184]
  404d10:	add	x0, x0, #0x1
  404d14:	ldrsb	w0, [x0]
  404d18:	cmp	w0, #0x42
  404d1c:	b.eq	404d34 <ferror@plt+0x2b84>  // b.none
  404d20:	ldr	x0, [sp, #184]
  404d24:	add	x0, x0, #0x1
  404d28:	ldrsb	w0, [x0]
  404d2c:	cmp	w0, #0x62
  404d30:	b.ne	404d54 <ferror@plt+0x2ba4>  // b.any
  404d34:	ldr	x0, [sp, #184]
  404d38:	add	x0, x0, #0x2
  404d3c:	ldrsb	w0, [x0]
  404d40:	cmp	w0, #0x0
  404d44:	b.ne	404d54 <ferror@plt+0x2ba4>  // b.any
  404d48:	mov	w0, #0x3e8                 	// #1000
  404d4c:	str	w0, [sp, #172]
  404d50:	b	404f44 <ferror@plt+0x2d94>
  404d54:	ldr	x0, [sp, #184]
  404d58:	add	x0, x0, #0x1
  404d5c:	ldrsb	w0, [x0]
  404d60:	cmp	w0, #0x0
  404d64:	b.eq	404f44 <ferror@plt+0x2d94>  // b.none
  404d68:	bl	401dd0 <localeconv@plt>
  404d6c:	str	x0, [sp, #128]
  404d70:	ldr	x0, [sp, #128]
  404d74:	cmp	x0, #0x0
  404d78:	b.eq	404d88 <ferror@plt+0x2bd8>  // b.none
  404d7c:	ldr	x0, [sp, #128]
  404d80:	ldr	x0, [x0]
  404d84:	b	404d8c <ferror@plt+0x2bdc>
  404d88:	mov	x0, #0x0                   	// #0
  404d8c:	str	x0, [sp, #120]
  404d90:	ldr	x0, [sp, #120]
  404d94:	cmp	x0, #0x0
  404d98:	b.eq	404da8 <ferror@plt+0x2bf8>  // b.none
  404d9c:	ldr	x0, [sp, #120]
  404da0:	bl	401c80 <strlen@plt>
  404da4:	b	404dac <ferror@plt+0x2bfc>
  404da8:	mov	x0, #0x0                   	// #0
  404dac:	str	x0, [sp, #112]
  404db0:	ldr	x0, [sp, #176]
  404db4:	cmp	x0, #0x0
  404db8:	b.ne	404f38 <ferror@plt+0x2d88>  // b.any
  404dbc:	ldr	x0, [sp, #184]
  404dc0:	ldrsb	w0, [x0]
  404dc4:	cmp	w0, #0x0
  404dc8:	b.eq	404f38 <ferror@plt+0x2d88>  // b.none
  404dcc:	ldr	x0, [sp, #120]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404f38 <ferror@plt+0x2d88>  // b.none
  404dd8:	ldr	x2, [sp, #112]
  404ddc:	ldr	x1, [sp, #184]
  404de0:	ldr	x0, [sp, #120]
  404de4:	bl	401e80 <strncmp@plt>
  404de8:	cmp	w0, #0x0
  404dec:	b.ne	404f38 <ferror@plt+0x2d88>  // b.any
  404df0:	ldr	x1, [sp, #184]
  404df4:	ldr	x0, [sp, #112]
  404df8:	add	x0, x1, x0
  404dfc:	str	x0, [sp, #104]
  404e00:	ldr	x0, [sp, #104]
  404e04:	str	x0, [sp, #184]
  404e08:	b	404e24 <ferror@plt+0x2c74>
  404e0c:	ldr	w0, [sp, #160]
  404e10:	add	w0, w0, #0x1
  404e14:	str	w0, [sp, #160]
  404e18:	ldr	x0, [sp, #184]
  404e1c:	add	x0, x0, #0x1
  404e20:	str	x0, [sp, #184]
  404e24:	ldr	x0, [sp, #184]
  404e28:	ldrsb	w0, [x0]
  404e2c:	cmp	w0, #0x30
  404e30:	b.eq	404e0c <ferror@plt+0x2c5c>  // b.none
  404e34:	ldr	x0, [sp, #184]
  404e38:	str	x0, [sp, #104]
  404e3c:	bl	401fc0 <__ctype_b_loc@plt>
  404e40:	ldr	x1, [x0]
  404e44:	ldr	x0, [sp, #104]
  404e48:	ldrsb	w0, [x0]
  404e4c:	sxtb	x0, w0
  404e50:	lsl	x0, x0, #1
  404e54:	add	x0, x1, x0
  404e58:	ldrh	w0, [x0]
  404e5c:	and	w0, w0, #0x800
  404e60:	cmp	w0, #0x0
  404e64:	b.eq	404ef0 <ferror@plt+0x2d40>  // b.none
  404e68:	bl	402150 <__errno_location@plt>
  404e6c:	str	wzr, [x0]
  404e70:	str	xzr, [sp, #72]
  404e74:	add	x0, sp, #0x48
  404e78:	mov	w2, #0x0                   	// #0
  404e7c:	mov	x1, x0
  404e80:	ldr	x0, [sp, #104]
  404e84:	bl	401f40 <strtoumax@plt>
  404e88:	str	x0, [sp, #176]
  404e8c:	ldr	x0, [sp, #72]
  404e90:	ldr	x1, [sp, #104]
  404e94:	cmp	x1, x0
  404e98:	b.eq	404ec4 <ferror@plt+0x2d14>  // b.none
  404e9c:	bl	402150 <__errno_location@plt>
  404ea0:	ldr	w0, [x0]
  404ea4:	cmp	w0, #0x0
  404ea8:	b.eq	404ef8 <ferror@plt+0x2d48>  // b.none
  404eac:	ldr	x0, [sp, #176]
  404eb0:	cmn	x0, #0x1
  404eb4:	b.eq	404ec4 <ferror@plt+0x2d14>  // b.none
  404eb8:	ldr	x0, [sp, #176]
  404ebc:	cmp	x0, #0x0
  404ec0:	b.ne	404ef8 <ferror@plt+0x2d48>  // b.any
  404ec4:	bl	402150 <__errno_location@plt>
  404ec8:	ldr	w0, [x0]
  404ecc:	cmp	w0, #0x0
  404ed0:	b.eq	404ee4 <ferror@plt+0x2d34>  // b.none
  404ed4:	bl	402150 <__errno_location@plt>
  404ed8:	ldr	w0, [x0]
  404edc:	neg	w0, w0
  404ee0:	b	404ee8 <ferror@plt+0x2d38>
  404ee4:	mov	w0, #0xffffffea            	// #-22
  404ee8:	str	w0, [sp, #168]
  404eec:	b	405188 <ferror@plt+0x2fd8>
  404ef0:	ldr	x0, [sp, #184]
  404ef4:	str	x0, [sp, #72]
  404ef8:	ldr	x0, [sp, #176]
  404efc:	cmp	x0, #0x0
  404f00:	b.eq	404f2c <ferror@plt+0x2d7c>  // b.none
  404f04:	ldr	x0, [sp, #72]
  404f08:	cmp	x0, #0x0
  404f0c:	b.eq	404f20 <ferror@plt+0x2d70>  // b.none
  404f10:	ldr	x0, [sp, #72]
  404f14:	ldrsb	w0, [x0]
  404f18:	cmp	w0, #0x0
  404f1c:	b.ne	404f2c <ferror@plt+0x2d7c>  // b.any
  404f20:	mov	w0, #0xffffffea            	// #-22
  404f24:	str	w0, [sp, #168]
  404f28:	b	405188 <ferror@plt+0x2fd8>
  404f2c:	ldr	x0, [sp, #72]
  404f30:	str	x0, [sp, #184]
  404f34:	b	404cb0 <ferror@plt+0x2b00>
  404f38:	mov	w0, #0xffffffea            	// #-22
  404f3c:	str	w0, [sp, #168]
  404f40:	b	405188 <ferror@plt+0x2fd8>
  404f44:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404f48:	add	x0, x0, #0x318
  404f4c:	ldr	x2, [x0]
  404f50:	ldr	x0, [sp, #184]
  404f54:	ldrsb	w0, [x0]
  404f58:	mov	w1, w0
  404f5c:	mov	x0, x2
  404f60:	bl	402060 <strchr@plt>
  404f64:	str	x0, [sp, #96]
  404f68:	ldr	x0, [sp, #96]
  404f6c:	cmp	x0, #0x0
  404f70:	b.eq	404f94 <ferror@plt+0x2de4>  // b.none
  404f74:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404f78:	add	x0, x0, #0x318
  404f7c:	ldr	x0, [x0]
  404f80:	ldr	x1, [sp, #96]
  404f84:	sub	x0, x1, x0
  404f88:	add	w0, w0, #0x1
  404f8c:	str	w0, [sp, #164]
  404f90:	b	404ff0 <ferror@plt+0x2e40>
  404f94:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404f98:	add	x0, x0, #0x320
  404f9c:	ldr	x2, [x0]
  404fa0:	ldr	x0, [sp, #184]
  404fa4:	ldrsb	w0, [x0]
  404fa8:	mov	w1, w0
  404fac:	mov	x0, x2
  404fb0:	bl	402060 <strchr@plt>
  404fb4:	str	x0, [sp, #96]
  404fb8:	ldr	x0, [sp, #96]
  404fbc:	cmp	x0, #0x0
  404fc0:	b.eq	404fe4 <ferror@plt+0x2e34>  // b.none
  404fc4:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  404fc8:	add	x0, x0, #0x320
  404fcc:	ldr	x0, [x0]
  404fd0:	ldr	x1, [sp, #96]
  404fd4:	sub	x0, x1, x0
  404fd8:	add	w0, w0, #0x1
  404fdc:	str	w0, [sp, #164]
  404fe0:	b	404ff0 <ferror@plt+0x2e40>
  404fe4:	mov	w0, #0xffffffea            	// #-22
  404fe8:	str	w0, [sp, #168]
  404fec:	b	405188 <ferror@plt+0x2fd8>
  404ff0:	add	x0, sp, #0x40
  404ff4:	ldr	w2, [sp, #164]
  404ff8:	ldr	w1, [sp, #172]
  404ffc:	bl	404ac4 <ferror@plt+0x2914>
  405000:	str	w0, [sp, #168]
  405004:	ldr	x0, [sp, #24]
  405008:	cmp	x0, #0x0
  40500c:	b.eq	40501c <ferror@plt+0x2e6c>  // b.none
  405010:	ldr	x0, [sp, #24]
  405014:	ldr	w1, [sp, #164]
  405018:	str	w1, [x0]
  40501c:	ldr	x0, [sp, #176]
  405020:	cmp	x0, #0x0
  405024:	b.eq	405178 <ferror@plt+0x2fc8>  // b.none
  405028:	ldr	w0, [sp, #164]
  40502c:	cmp	w0, #0x0
  405030:	b.eq	405178 <ferror@plt+0x2fc8>  // b.none
  405034:	mov	x0, #0xa                   	// #10
  405038:	str	x0, [sp, #144]
  40503c:	mov	x0, #0x1                   	// #1
  405040:	str	x0, [sp, #136]
  405044:	mov	x0, #0x1                   	// #1
  405048:	str	x0, [sp, #56]
  40504c:	add	x0, sp, #0x38
  405050:	ldr	w2, [sp, #164]
  405054:	ldr	w1, [sp, #172]
  405058:	bl	404ac4 <ferror@plt+0x2914>
  40505c:	b	405078 <ferror@plt+0x2ec8>
  405060:	ldr	x1, [sp, #144]
  405064:	mov	x0, x1
  405068:	lsl	x0, x0, #2
  40506c:	add	x0, x0, x1
  405070:	lsl	x0, x0, #1
  405074:	str	x0, [sp, #144]
  405078:	ldr	x1, [sp, #144]
  40507c:	ldr	x0, [sp, #176]
  405080:	cmp	x1, x0
  405084:	b.cc	405060 <ferror@plt+0x2eb0>  // b.lo, b.ul, b.last
  405088:	str	wzr, [sp, #156]
  40508c:	b	4050b4 <ferror@plt+0x2f04>
  405090:	ldr	x1, [sp, #144]
  405094:	mov	x0, x1
  405098:	lsl	x0, x0, #2
  40509c:	add	x0, x0, x1
  4050a0:	lsl	x0, x0, #1
  4050a4:	str	x0, [sp, #144]
  4050a8:	ldr	w0, [sp, #156]
  4050ac:	add	w0, w0, #0x1
  4050b0:	str	w0, [sp, #156]
  4050b4:	ldr	w1, [sp, #156]
  4050b8:	ldr	w0, [sp, #160]
  4050bc:	cmp	w1, w0
  4050c0:	b.lt	405090 <ferror@plt+0x2ee0>  // b.tstop
  4050c4:	ldr	x2, [sp, #176]
  4050c8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4050cc:	movk	x0, #0xcccd
  4050d0:	umulh	x0, x2, x0
  4050d4:	lsr	x1, x0, #3
  4050d8:	mov	x0, x1
  4050dc:	lsl	x0, x0, #2
  4050e0:	add	x0, x0, x1
  4050e4:	lsl	x0, x0, #1
  4050e8:	sub	x1, x2, x0
  4050ec:	mov	w0, w1
  4050f0:	str	w0, [sp, #92]
  4050f4:	ldr	x1, [sp, #144]
  4050f8:	ldr	x0, [sp, #136]
  4050fc:	udiv	x0, x1, x0
  405100:	str	x0, [sp, #80]
  405104:	ldr	x1, [sp, #176]
  405108:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40510c:	movk	x0, #0xcccd
  405110:	umulh	x0, x1, x0
  405114:	lsr	x0, x0, #3
  405118:	str	x0, [sp, #176]
  40511c:	ldr	x1, [sp, #136]
  405120:	mov	x0, x1
  405124:	lsl	x0, x0, #2
  405128:	add	x0, x0, x1
  40512c:	lsl	x0, x0, #1
  405130:	str	x0, [sp, #136]
  405134:	ldr	w0, [sp, #92]
  405138:	cmp	w0, #0x0
  40513c:	b.eq	405160 <ferror@plt+0x2fb0>  // b.none
  405140:	ldr	x1, [sp, #56]
  405144:	ldr	w0, [sp, #92]
  405148:	ldr	x2, [sp, #80]
  40514c:	udiv	x0, x2, x0
  405150:	udiv	x1, x1, x0
  405154:	ldr	x0, [sp, #64]
  405158:	add	x0, x1, x0
  40515c:	str	x0, [sp, #64]
  405160:	ldr	x0, [sp, #176]
  405164:	cmp	x0, #0x0
  405168:	b.ne	4050c4 <ferror@plt+0x2f14>  // b.any
  40516c:	b	40517c <ferror@plt+0x2fcc>
  405170:	nop
  405174:	b	40517c <ferror@plt+0x2fcc>
  405178:	nop
  40517c:	ldr	x1, [sp, #64]
  405180:	ldr	x0, [sp, #32]
  405184:	str	x1, [x0]
  405188:	ldr	w0, [sp, #168]
  40518c:	cmp	w0, #0x0
  405190:	b.ge	4051a8 <ferror@plt+0x2ff8>  // b.tcont
  405194:	bl	402150 <__errno_location@plt>
  405198:	mov	x1, x0
  40519c:	ldr	w0, [sp, #168]
  4051a0:	neg	w0, w0
  4051a4:	str	w0, [x1]
  4051a8:	ldr	w0, [sp, #168]
  4051ac:	ldp	x29, x30, [sp], #192
  4051b0:	ret
  4051b4:	stp	x29, x30, [sp, #-32]!
  4051b8:	mov	x29, sp
  4051bc:	str	x0, [sp, #24]
  4051c0:	str	x1, [sp, #16]
  4051c4:	mov	x2, #0x0                   	// #0
  4051c8:	ldr	x1, [sp, #16]
  4051cc:	ldr	x0, [sp, #24]
  4051d0:	bl	404b44 <ferror@plt+0x2994>
  4051d4:	ldp	x29, x30, [sp], #32
  4051d8:	ret
  4051dc:	stp	x29, x30, [sp, #-48]!
  4051e0:	mov	x29, sp
  4051e4:	str	x0, [sp, #24]
  4051e8:	str	x1, [sp, #16]
  4051ec:	ldr	x0, [sp, #24]
  4051f0:	str	x0, [sp, #40]
  4051f4:	b	405204 <ferror@plt+0x3054>
  4051f8:	ldr	x0, [sp, #40]
  4051fc:	add	x0, x0, #0x1
  405200:	str	x0, [sp, #40]
  405204:	ldr	x0, [sp, #40]
  405208:	cmp	x0, #0x0
  40520c:	b.eq	405250 <ferror@plt+0x30a0>  // b.none
  405210:	ldr	x0, [sp, #40]
  405214:	ldrsb	w0, [x0]
  405218:	cmp	w0, #0x0
  40521c:	b.eq	405250 <ferror@plt+0x30a0>  // b.none
  405220:	bl	401fc0 <__ctype_b_loc@plt>
  405224:	ldr	x1, [x0]
  405228:	ldr	x0, [sp, #40]
  40522c:	ldrsb	w0, [x0]
  405230:	and	w0, w0, #0xff
  405234:	and	x0, x0, #0xff
  405238:	lsl	x0, x0, #1
  40523c:	add	x0, x1, x0
  405240:	ldrh	w0, [x0]
  405244:	and	w0, w0, #0x800
  405248:	cmp	w0, #0x0
  40524c:	b.ne	4051f8 <ferror@plt+0x3048>  // b.any
  405250:	ldr	x0, [sp, #16]
  405254:	cmp	x0, #0x0
  405258:	b.eq	405268 <ferror@plt+0x30b8>  // b.none
  40525c:	ldr	x0, [sp, #16]
  405260:	ldr	x1, [sp, #40]
  405264:	str	x1, [x0]
  405268:	ldr	x0, [sp, #40]
  40526c:	cmp	x0, #0x0
  405270:	b.eq	40529c <ferror@plt+0x30ec>  // b.none
  405274:	ldr	x1, [sp, #40]
  405278:	ldr	x0, [sp, #24]
  40527c:	cmp	x1, x0
  405280:	b.ls	40529c <ferror@plt+0x30ec>  // b.plast
  405284:	ldr	x0, [sp, #40]
  405288:	ldrsb	w0, [x0]
  40528c:	cmp	w0, #0x0
  405290:	b.ne	40529c <ferror@plt+0x30ec>  // b.any
  405294:	mov	w0, #0x1                   	// #1
  405298:	b	4052a0 <ferror@plt+0x30f0>
  40529c:	mov	w0, #0x0                   	// #0
  4052a0:	ldp	x29, x30, [sp], #48
  4052a4:	ret
  4052a8:	stp	x29, x30, [sp, #-48]!
  4052ac:	mov	x29, sp
  4052b0:	str	x0, [sp, #24]
  4052b4:	str	x1, [sp, #16]
  4052b8:	ldr	x0, [sp, #24]
  4052bc:	str	x0, [sp, #40]
  4052c0:	b	4052d0 <ferror@plt+0x3120>
  4052c4:	ldr	x0, [sp, #40]
  4052c8:	add	x0, x0, #0x1
  4052cc:	str	x0, [sp, #40]
  4052d0:	ldr	x0, [sp, #40]
  4052d4:	cmp	x0, #0x0
  4052d8:	b.eq	40531c <ferror@plt+0x316c>  // b.none
  4052dc:	ldr	x0, [sp, #40]
  4052e0:	ldrsb	w0, [x0]
  4052e4:	cmp	w0, #0x0
  4052e8:	b.eq	40531c <ferror@plt+0x316c>  // b.none
  4052ec:	bl	401fc0 <__ctype_b_loc@plt>
  4052f0:	ldr	x1, [x0]
  4052f4:	ldr	x0, [sp, #40]
  4052f8:	ldrsb	w0, [x0]
  4052fc:	and	w0, w0, #0xff
  405300:	and	x0, x0, #0xff
  405304:	lsl	x0, x0, #1
  405308:	add	x0, x1, x0
  40530c:	ldrh	w0, [x0]
  405310:	and	w0, w0, #0x1000
  405314:	cmp	w0, #0x0
  405318:	b.ne	4052c4 <ferror@plt+0x3114>  // b.any
  40531c:	ldr	x0, [sp, #16]
  405320:	cmp	x0, #0x0
  405324:	b.eq	405334 <ferror@plt+0x3184>  // b.none
  405328:	ldr	x0, [sp, #16]
  40532c:	ldr	x1, [sp, #40]
  405330:	str	x1, [x0]
  405334:	ldr	x0, [sp, #40]
  405338:	cmp	x0, #0x0
  40533c:	b.eq	405368 <ferror@plt+0x31b8>  // b.none
  405340:	ldr	x1, [sp, #40]
  405344:	ldr	x0, [sp, #24]
  405348:	cmp	x1, x0
  40534c:	b.ls	405368 <ferror@plt+0x31b8>  // b.plast
  405350:	ldr	x0, [sp, #40]
  405354:	ldrsb	w0, [x0]
  405358:	cmp	w0, #0x0
  40535c:	b.ne	405368 <ferror@plt+0x31b8>  // b.any
  405360:	mov	w0, #0x1                   	// #1
  405364:	b	40536c <ferror@plt+0x31bc>
  405368:	mov	w0, #0x0                   	// #0
  40536c:	ldp	x29, x30, [sp], #48
  405370:	ret
  405374:	stp	x29, x30, [sp, #-256]!
  405378:	mov	x29, sp
  40537c:	str	x0, [sp, #24]
  405380:	str	x1, [sp, #16]
  405384:	str	x2, [sp, #208]
  405388:	str	x3, [sp, #216]
  40538c:	str	x4, [sp, #224]
  405390:	str	x5, [sp, #232]
  405394:	str	x6, [sp, #240]
  405398:	str	x7, [sp, #248]
  40539c:	str	q0, [sp, #80]
  4053a0:	str	q1, [sp, #96]
  4053a4:	str	q2, [sp, #112]
  4053a8:	str	q3, [sp, #128]
  4053ac:	str	q4, [sp, #144]
  4053b0:	str	q5, [sp, #160]
  4053b4:	str	q6, [sp, #176]
  4053b8:	str	q7, [sp, #192]
  4053bc:	add	x0, sp, #0x100
  4053c0:	str	x0, [sp, #32]
  4053c4:	add	x0, sp, #0x100
  4053c8:	str	x0, [sp, #40]
  4053cc:	add	x0, sp, #0xd0
  4053d0:	str	x0, [sp, #48]
  4053d4:	mov	w0, #0xffffffd0            	// #-48
  4053d8:	str	w0, [sp, #56]
  4053dc:	mov	w0, #0xffffff80            	// #-128
  4053e0:	str	w0, [sp, #60]
  4053e4:	ldr	w1, [sp, #56]
  4053e8:	ldr	x0, [sp, #32]
  4053ec:	cmp	w1, #0x0
  4053f0:	b.lt	405404 <ferror@plt+0x3254>  // b.tstop
  4053f4:	add	x1, x0, #0xf
  4053f8:	and	x1, x1, #0xfffffffffffffff8
  4053fc:	str	x1, [sp, #32]
  405400:	b	405434 <ferror@plt+0x3284>
  405404:	add	w2, w1, #0x8
  405408:	str	w2, [sp, #56]
  40540c:	ldr	w2, [sp, #56]
  405410:	cmp	w2, #0x0
  405414:	b.le	405428 <ferror@plt+0x3278>
  405418:	add	x1, x0, #0xf
  40541c:	and	x1, x1, #0xfffffffffffffff8
  405420:	str	x1, [sp, #32]
  405424:	b	405434 <ferror@plt+0x3284>
  405428:	ldr	x2, [sp, #40]
  40542c:	sxtw	x0, w1
  405430:	add	x0, x2, x0
  405434:	ldr	x0, [x0]
  405438:	str	x0, [sp, #72]
  40543c:	ldr	x0, [sp, #72]
  405440:	cmp	x0, #0x0
  405444:	b.eq	4054e4 <ferror@plt+0x3334>  // b.none
  405448:	ldr	w1, [sp, #56]
  40544c:	ldr	x0, [sp, #32]
  405450:	cmp	w1, #0x0
  405454:	b.lt	405468 <ferror@plt+0x32b8>  // b.tstop
  405458:	add	x1, x0, #0xf
  40545c:	and	x1, x1, #0xfffffffffffffff8
  405460:	str	x1, [sp, #32]
  405464:	b	405498 <ferror@plt+0x32e8>
  405468:	add	w2, w1, #0x8
  40546c:	str	w2, [sp, #56]
  405470:	ldr	w2, [sp, #56]
  405474:	cmp	w2, #0x0
  405478:	b.le	40548c <ferror@plt+0x32dc>
  40547c:	add	x1, x0, #0xf
  405480:	and	x1, x1, #0xfffffffffffffff8
  405484:	str	x1, [sp, #32]
  405488:	b	405498 <ferror@plt+0x32e8>
  40548c:	ldr	x2, [sp, #40]
  405490:	sxtw	x0, w1
  405494:	add	x0, x2, x0
  405498:	ldr	x0, [x0]
  40549c:	str	x0, [sp, #64]
  4054a0:	ldr	x0, [sp, #64]
  4054a4:	cmp	x0, #0x0
  4054a8:	b.eq	4054ec <ferror@plt+0x333c>  // b.none
  4054ac:	ldr	x1, [sp, #72]
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	bl	401fa0 <strcmp@plt>
  4054b8:	cmp	w0, #0x0
  4054bc:	b.ne	4054c8 <ferror@plt+0x3318>  // b.any
  4054c0:	mov	w0, #0x1                   	// #1
  4054c4:	b	405514 <ferror@plt+0x3364>
  4054c8:	ldr	x1, [sp, #64]
  4054cc:	ldr	x0, [sp, #24]
  4054d0:	bl	401fa0 <strcmp@plt>
  4054d4:	cmp	w0, #0x0
  4054d8:	b.ne	4053e4 <ferror@plt+0x3234>  // b.any
  4054dc:	mov	w0, #0x0                   	// #0
  4054e0:	b	405514 <ferror@plt+0x3364>
  4054e4:	nop
  4054e8:	b	4054f0 <ferror@plt+0x3340>
  4054ec:	nop
  4054f0:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4054f4:	add	x0, x0, #0x310
  4054f8:	ldr	w4, [x0]
  4054fc:	ldr	x3, [sp, #24]
  405500:	ldr	x2, [sp, #16]
  405504:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405508:	add	x1, x0, #0x538
  40550c:	mov	w0, w4
  405510:	bl	4020f0 <errx@plt>
  405514:	ldp	x29, x30, [sp], #256
  405518:	ret
  40551c:	sub	sp, sp, #0x20
  405520:	str	x0, [sp, #24]
  405524:	str	x1, [sp, #16]
  405528:	str	w2, [sp, #12]
  40552c:	b	40555c <ferror@plt+0x33ac>
  405530:	ldr	x0, [sp, #24]
  405534:	ldrsb	w1, [x0]
  405538:	ldr	w0, [sp, #12]
  40553c:	sxtb	w0, w0
  405540:	cmp	w1, w0
  405544:	b.ne	405550 <ferror@plt+0x33a0>  // b.any
  405548:	ldr	x0, [sp, #24]
  40554c:	b	405584 <ferror@plt+0x33d4>
  405550:	ldr	x0, [sp, #24]
  405554:	add	x0, x0, #0x1
  405558:	str	x0, [sp, #24]
  40555c:	ldr	x0, [sp, #16]
  405560:	sub	x1, x0, #0x1
  405564:	str	x1, [sp, #16]
  405568:	cmp	x0, #0x0
  40556c:	b.eq	405580 <ferror@plt+0x33d0>  // b.none
  405570:	ldr	x0, [sp, #24]
  405574:	ldrsb	w0, [x0]
  405578:	cmp	w0, #0x0
  40557c:	b.ne	405530 <ferror@plt+0x3380>  // b.any
  405580:	mov	x0, #0x0                   	// #0
  405584:	add	sp, sp, #0x20
  405588:	ret
  40558c:	stp	x29, x30, [sp, #-48]!
  405590:	mov	x29, sp
  405594:	str	x0, [sp, #24]
  405598:	str	x1, [sp, #16]
  40559c:	ldr	x1, [sp, #16]
  4055a0:	ldr	x0, [sp, #24]
  4055a4:	bl	4056e0 <ferror@plt+0x3530>
  4055a8:	str	w0, [sp, #44]
  4055ac:	ldr	w0, [sp, #44]
  4055b0:	cmn	w0, #0x8, lsl #12
  4055b4:	b.lt	4055c8 <ferror@plt+0x3418>  // b.tstop
  4055b8:	ldr	w1, [sp, #44]
  4055bc:	mov	w0, #0x7fff                	// #32767
  4055c0:	cmp	w1, w0
  4055c4:	b.le	4055fc <ferror@plt+0x344c>
  4055c8:	bl	402150 <__errno_location@plt>
  4055cc:	mov	x1, x0
  4055d0:	mov	w0, #0x22                  	// #34
  4055d4:	str	w0, [x1]
  4055d8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4055dc:	add	x0, x0, #0x310
  4055e0:	ldr	w4, [x0]
  4055e4:	ldr	x3, [sp, #24]
  4055e8:	ldr	x2, [sp, #16]
  4055ec:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4055f0:	add	x1, x0, #0x538
  4055f4:	mov	w0, w4
  4055f8:	bl	402190 <err@plt>
  4055fc:	ldr	w0, [sp, #44]
  405600:	sxth	w0, w0
  405604:	ldp	x29, x30, [sp], #48
  405608:	ret
  40560c:	stp	x29, x30, [sp, #-64]!
  405610:	mov	x29, sp
  405614:	str	x0, [sp, #40]
  405618:	str	x1, [sp, #32]
  40561c:	str	w2, [sp, #28]
  405620:	ldr	w2, [sp, #28]
  405624:	ldr	x1, [sp, #32]
  405628:	ldr	x0, [sp, #40]
  40562c:	bl	405760 <ferror@plt+0x35b0>
  405630:	str	w0, [sp, #60]
  405634:	ldr	w1, [sp, #60]
  405638:	mov	w0, #0xffff                	// #65535
  40563c:	cmp	w1, w0
  405640:	b.ls	405678 <ferror@plt+0x34c8>  // b.plast
  405644:	bl	402150 <__errno_location@plt>
  405648:	mov	x1, x0
  40564c:	mov	w0, #0x22                  	// #34
  405650:	str	w0, [x1]
  405654:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405658:	add	x0, x0, #0x310
  40565c:	ldr	w4, [x0]
  405660:	ldr	x3, [sp, #40]
  405664:	ldr	x2, [sp, #32]
  405668:	adrp	x0, 408000 <ferror@plt+0x5e50>
  40566c:	add	x1, x0, #0x538
  405670:	mov	w0, w4
  405674:	bl	402190 <err@plt>
  405678:	ldr	w0, [sp, #60]
  40567c:	and	w0, w0, #0xffff
  405680:	ldp	x29, x30, [sp], #64
  405684:	ret
  405688:	stp	x29, x30, [sp, #-32]!
  40568c:	mov	x29, sp
  405690:	str	x0, [sp, #24]
  405694:	str	x1, [sp, #16]
  405698:	mov	w2, #0xa                   	// #10
  40569c:	ldr	x1, [sp, #16]
  4056a0:	ldr	x0, [sp, #24]
  4056a4:	bl	40560c <ferror@plt+0x345c>
  4056a8:	and	w0, w0, #0xffff
  4056ac:	ldp	x29, x30, [sp], #32
  4056b0:	ret
  4056b4:	stp	x29, x30, [sp, #-32]!
  4056b8:	mov	x29, sp
  4056bc:	str	x0, [sp, #24]
  4056c0:	str	x1, [sp, #16]
  4056c4:	mov	w2, #0x10                  	// #16
  4056c8:	ldr	x1, [sp, #16]
  4056cc:	ldr	x0, [sp, #24]
  4056d0:	bl	40560c <ferror@plt+0x345c>
  4056d4:	and	w0, w0, #0xffff
  4056d8:	ldp	x29, x30, [sp], #32
  4056dc:	ret
  4056e0:	stp	x29, x30, [sp, #-48]!
  4056e4:	mov	x29, sp
  4056e8:	str	x0, [sp, #24]
  4056ec:	str	x1, [sp, #16]
  4056f0:	ldr	x1, [sp, #16]
  4056f4:	ldr	x0, [sp, #24]
  4056f8:	bl	405828 <ferror@plt+0x3678>
  4056fc:	str	x0, [sp, #40]
  405700:	ldr	x1, [sp, #40]
  405704:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405708:	cmp	x1, x0
  40570c:	b.lt	405720 <ferror@plt+0x3570>  // b.tstop
  405710:	ldr	x1, [sp, #40]
  405714:	mov	x0, #0x7fffffff            	// #2147483647
  405718:	cmp	x1, x0
  40571c:	b.le	405754 <ferror@plt+0x35a4>
  405720:	bl	402150 <__errno_location@plt>
  405724:	mov	x1, x0
  405728:	mov	w0, #0x22                  	// #34
  40572c:	str	w0, [x1]
  405730:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405734:	add	x0, x0, #0x310
  405738:	ldr	w4, [x0]
  40573c:	ldr	x3, [sp, #24]
  405740:	ldr	x2, [sp, #16]
  405744:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405748:	add	x1, x0, #0x538
  40574c:	mov	w0, w4
  405750:	bl	402190 <err@plt>
  405754:	ldr	x0, [sp, #40]
  405758:	ldp	x29, x30, [sp], #48
  40575c:	ret
  405760:	stp	x29, x30, [sp, #-64]!
  405764:	mov	x29, sp
  405768:	str	x0, [sp, #40]
  40576c:	str	x1, [sp, #32]
  405770:	str	w2, [sp, #28]
  405774:	ldr	w2, [sp, #28]
  405778:	ldr	x1, [sp, #32]
  40577c:	ldr	x0, [sp, #40]
  405780:	bl	405928 <ferror@plt+0x3778>
  405784:	str	x0, [sp, #56]
  405788:	ldr	x1, [sp, #56]
  40578c:	mov	x0, #0xffffffff            	// #4294967295
  405790:	cmp	x1, x0
  405794:	b.ls	4057cc <ferror@plt+0x361c>  // b.plast
  405798:	bl	402150 <__errno_location@plt>
  40579c:	mov	x1, x0
  4057a0:	mov	w0, #0x22                  	// #34
  4057a4:	str	w0, [x1]
  4057a8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4057ac:	add	x0, x0, #0x310
  4057b0:	ldr	w4, [x0]
  4057b4:	ldr	x3, [sp, #40]
  4057b8:	ldr	x2, [sp, #32]
  4057bc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4057c0:	add	x1, x0, #0x538
  4057c4:	mov	w0, w4
  4057c8:	bl	402190 <err@plt>
  4057cc:	ldr	x0, [sp, #56]
  4057d0:	ldp	x29, x30, [sp], #64
  4057d4:	ret
  4057d8:	stp	x29, x30, [sp, #-32]!
  4057dc:	mov	x29, sp
  4057e0:	str	x0, [sp, #24]
  4057e4:	str	x1, [sp, #16]
  4057e8:	mov	w2, #0xa                   	// #10
  4057ec:	ldr	x1, [sp, #16]
  4057f0:	ldr	x0, [sp, #24]
  4057f4:	bl	405760 <ferror@plt+0x35b0>
  4057f8:	ldp	x29, x30, [sp], #32
  4057fc:	ret
  405800:	stp	x29, x30, [sp, #-32]!
  405804:	mov	x29, sp
  405808:	str	x0, [sp, #24]
  40580c:	str	x1, [sp, #16]
  405810:	mov	w2, #0x10                  	// #16
  405814:	ldr	x1, [sp, #16]
  405818:	ldr	x0, [sp, #24]
  40581c:	bl	405760 <ferror@plt+0x35b0>
  405820:	ldp	x29, x30, [sp], #32
  405824:	ret
  405828:	stp	x29, x30, [sp, #-48]!
  40582c:	mov	x29, sp
  405830:	str	x0, [sp, #24]
  405834:	str	x1, [sp, #16]
  405838:	str	xzr, [sp, #32]
  40583c:	bl	402150 <__errno_location@plt>
  405840:	str	wzr, [x0]
  405844:	ldr	x0, [sp, #24]
  405848:	cmp	x0, #0x0
  40584c:	b.eq	4058bc <ferror@plt+0x370c>  // b.none
  405850:	ldr	x0, [sp, #24]
  405854:	ldrsb	w0, [x0]
  405858:	cmp	w0, #0x0
  40585c:	b.eq	4058bc <ferror@plt+0x370c>  // b.none
  405860:	add	x0, sp, #0x20
  405864:	mov	w2, #0xa                   	// #10
  405868:	mov	x1, x0
  40586c:	ldr	x0, [sp, #24]
  405870:	bl	401ce0 <strtoimax@plt>
  405874:	str	x0, [sp, #40]
  405878:	bl	402150 <__errno_location@plt>
  40587c:	ldr	w0, [x0]
  405880:	cmp	w0, #0x0
  405884:	b.ne	4058c4 <ferror@plt+0x3714>  // b.any
  405888:	ldr	x0, [sp, #32]
  40588c:	ldr	x1, [sp, #24]
  405890:	cmp	x1, x0
  405894:	b.eq	4058c4 <ferror@plt+0x3714>  // b.none
  405898:	ldr	x0, [sp, #32]
  40589c:	cmp	x0, #0x0
  4058a0:	b.eq	4058b4 <ferror@plt+0x3704>  // b.none
  4058a4:	ldr	x0, [sp, #32]
  4058a8:	ldrsb	w0, [x0]
  4058ac:	cmp	w0, #0x0
  4058b0:	b.ne	4058c4 <ferror@plt+0x3714>  // b.any
  4058b4:	ldr	x0, [sp, #40]
  4058b8:	b	405920 <ferror@plt+0x3770>
  4058bc:	nop
  4058c0:	b	4058c8 <ferror@plt+0x3718>
  4058c4:	nop
  4058c8:	bl	402150 <__errno_location@plt>
  4058cc:	ldr	w0, [x0]
  4058d0:	cmp	w0, #0x22
  4058d4:	b.ne	4058fc <ferror@plt+0x374c>  // b.any
  4058d8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4058dc:	add	x0, x0, #0x310
  4058e0:	ldr	w4, [x0]
  4058e4:	ldr	x3, [sp, #24]
  4058e8:	ldr	x2, [sp, #16]
  4058ec:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4058f0:	add	x1, x0, #0x538
  4058f4:	mov	w0, w4
  4058f8:	bl	402190 <err@plt>
  4058fc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405900:	add	x0, x0, #0x310
  405904:	ldr	w4, [x0]
  405908:	ldr	x3, [sp, #24]
  40590c:	ldr	x2, [sp, #16]
  405910:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405914:	add	x1, x0, #0x538
  405918:	mov	w0, w4
  40591c:	bl	4020f0 <errx@plt>
  405920:	ldp	x29, x30, [sp], #48
  405924:	ret
  405928:	stp	x29, x30, [sp, #-64]!
  40592c:	mov	x29, sp
  405930:	str	x0, [sp, #40]
  405934:	str	x1, [sp, #32]
  405938:	str	w2, [sp, #28]
  40593c:	str	xzr, [sp, #48]
  405940:	bl	402150 <__errno_location@plt>
  405944:	str	wzr, [x0]
  405948:	ldr	x0, [sp, #40]
  40594c:	cmp	x0, #0x0
  405950:	b.eq	4059c0 <ferror@plt+0x3810>  // b.none
  405954:	ldr	x0, [sp, #40]
  405958:	ldrsb	w0, [x0]
  40595c:	cmp	w0, #0x0
  405960:	b.eq	4059c0 <ferror@plt+0x3810>  // b.none
  405964:	add	x0, sp, #0x30
  405968:	ldr	w2, [sp, #28]
  40596c:	mov	x1, x0
  405970:	ldr	x0, [sp, #40]
  405974:	bl	401f40 <strtoumax@plt>
  405978:	str	x0, [sp, #56]
  40597c:	bl	402150 <__errno_location@plt>
  405980:	ldr	w0, [x0]
  405984:	cmp	w0, #0x0
  405988:	b.ne	4059c8 <ferror@plt+0x3818>  // b.any
  40598c:	ldr	x0, [sp, #48]
  405990:	ldr	x1, [sp, #40]
  405994:	cmp	x1, x0
  405998:	b.eq	4059c8 <ferror@plt+0x3818>  // b.none
  40599c:	ldr	x0, [sp, #48]
  4059a0:	cmp	x0, #0x0
  4059a4:	b.eq	4059b8 <ferror@plt+0x3808>  // b.none
  4059a8:	ldr	x0, [sp, #48]
  4059ac:	ldrsb	w0, [x0]
  4059b0:	cmp	w0, #0x0
  4059b4:	b.ne	4059c8 <ferror@plt+0x3818>  // b.any
  4059b8:	ldr	x0, [sp, #56]
  4059bc:	b	405a24 <ferror@plt+0x3874>
  4059c0:	nop
  4059c4:	b	4059cc <ferror@plt+0x381c>
  4059c8:	nop
  4059cc:	bl	402150 <__errno_location@plt>
  4059d0:	ldr	w0, [x0]
  4059d4:	cmp	w0, #0x22
  4059d8:	b.ne	405a00 <ferror@plt+0x3850>  // b.any
  4059dc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  4059e0:	add	x0, x0, #0x310
  4059e4:	ldr	w4, [x0]
  4059e8:	ldr	x3, [sp, #40]
  4059ec:	ldr	x2, [sp, #32]
  4059f0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4059f4:	add	x1, x0, #0x538
  4059f8:	mov	w0, w4
  4059fc:	bl	402190 <err@plt>
  405a00:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405a04:	add	x0, x0, #0x310
  405a08:	ldr	w4, [x0]
  405a0c:	ldr	x3, [sp, #40]
  405a10:	ldr	x2, [sp, #32]
  405a14:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405a18:	add	x1, x0, #0x538
  405a1c:	mov	w0, w4
  405a20:	bl	4020f0 <errx@plt>
  405a24:	ldp	x29, x30, [sp], #64
  405a28:	ret
  405a2c:	stp	x29, x30, [sp, #-32]!
  405a30:	mov	x29, sp
  405a34:	str	x0, [sp, #24]
  405a38:	str	x1, [sp, #16]
  405a3c:	mov	w2, #0xa                   	// #10
  405a40:	ldr	x1, [sp, #16]
  405a44:	ldr	x0, [sp, #24]
  405a48:	bl	405928 <ferror@plt+0x3778>
  405a4c:	ldp	x29, x30, [sp], #32
  405a50:	ret
  405a54:	stp	x29, x30, [sp, #-32]!
  405a58:	mov	x29, sp
  405a5c:	str	x0, [sp, #24]
  405a60:	str	x1, [sp, #16]
  405a64:	mov	w2, #0x10                  	// #16
  405a68:	ldr	x1, [sp, #16]
  405a6c:	ldr	x0, [sp, #24]
  405a70:	bl	405928 <ferror@plt+0x3778>
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	ret
  405a7c:	stp	x29, x30, [sp, #-48]!
  405a80:	mov	x29, sp
  405a84:	str	x0, [sp, #24]
  405a88:	str	x1, [sp, #16]
  405a8c:	str	xzr, [sp, #32]
  405a90:	bl	402150 <__errno_location@plt>
  405a94:	str	wzr, [x0]
  405a98:	ldr	x0, [sp, #24]
  405a9c:	cmp	x0, #0x0
  405aa0:	b.eq	405b0c <ferror@plt+0x395c>  // b.none
  405aa4:	ldr	x0, [sp, #24]
  405aa8:	ldrsb	w0, [x0]
  405aac:	cmp	w0, #0x0
  405ab0:	b.eq	405b0c <ferror@plt+0x395c>  // b.none
  405ab4:	add	x0, sp, #0x20
  405ab8:	mov	x1, x0
  405abc:	ldr	x0, [sp, #24]
  405ac0:	bl	401d20 <strtod@plt>
  405ac4:	str	d0, [sp, #40]
  405ac8:	bl	402150 <__errno_location@plt>
  405acc:	ldr	w0, [x0]
  405ad0:	cmp	w0, #0x0
  405ad4:	b.ne	405b14 <ferror@plt+0x3964>  // b.any
  405ad8:	ldr	x0, [sp, #32]
  405adc:	ldr	x1, [sp, #24]
  405ae0:	cmp	x1, x0
  405ae4:	b.eq	405b14 <ferror@plt+0x3964>  // b.none
  405ae8:	ldr	x0, [sp, #32]
  405aec:	cmp	x0, #0x0
  405af0:	b.eq	405b04 <ferror@plt+0x3954>  // b.none
  405af4:	ldr	x0, [sp, #32]
  405af8:	ldrsb	w0, [x0]
  405afc:	cmp	w0, #0x0
  405b00:	b.ne	405b14 <ferror@plt+0x3964>  // b.any
  405b04:	ldr	d0, [sp, #40]
  405b08:	b	405b70 <ferror@plt+0x39c0>
  405b0c:	nop
  405b10:	b	405b18 <ferror@plt+0x3968>
  405b14:	nop
  405b18:	bl	402150 <__errno_location@plt>
  405b1c:	ldr	w0, [x0]
  405b20:	cmp	w0, #0x22
  405b24:	b.ne	405b4c <ferror@plt+0x399c>  // b.any
  405b28:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405b2c:	add	x0, x0, #0x310
  405b30:	ldr	w4, [x0]
  405b34:	ldr	x3, [sp, #24]
  405b38:	ldr	x2, [sp, #16]
  405b3c:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405b40:	add	x1, x0, #0x538
  405b44:	mov	w0, w4
  405b48:	bl	402190 <err@plt>
  405b4c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405b50:	add	x0, x0, #0x310
  405b54:	ldr	w4, [x0]
  405b58:	ldr	x3, [sp, #24]
  405b5c:	ldr	x2, [sp, #16]
  405b60:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405b64:	add	x1, x0, #0x538
  405b68:	mov	w0, w4
  405b6c:	bl	4020f0 <errx@plt>
  405b70:	ldp	x29, x30, [sp], #48
  405b74:	ret
  405b78:	stp	x29, x30, [sp, #-48]!
  405b7c:	mov	x29, sp
  405b80:	str	x0, [sp, #24]
  405b84:	str	x1, [sp, #16]
  405b88:	str	xzr, [sp, #32]
  405b8c:	bl	402150 <__errno_location@plt>
  405b90:	str	wzr, [x0]
  405b94:	ldr	x0, [sp, #24]
  405b98:	cmp	x0, #0x0
  405b9c:	b.eq	405c0c <ferror@plt+0x3a5c>  // b.none
  405ba0:	ldr	x0, [sp, #24]
  405ba4:	ldrsb	w0, [x0]
  405ba8:	cmp	w0, #0x0
  405bac:	b.eq	405c0c <ferror@plt+0x3a5c>  // b.none
  405bb0:	add	x0, sp, #0x20
  405bb4:	mov	w2, #0xa                   	// #10
  405bb8:	mov	x1, x0
  405bbc:	ldr	x0, [sp, #24]
  405bc0:	bl	401fd0 <strtol@plt>
  405bc4:	str	x0, [sp, #40]
  405bc8:	bl	402150 <__errno_location@plt>
  405bcc:	ldr	w0, [x0]
  405bd0:	cmp	w0, #0x0
  405bd4:	b.ne	405c14 <ferror@plt+0x3a64>  // b.any
  405bd8:	ldr	x0, [sp, #32]
  405bdc:	ldr	x1, [sp, #24]
  405be0:	cmp	x1, x0
  405be4:	b.eq	405c14 <ferror@plt+0x3a64>  // b.none
  405be8:	ldr	x0, [sp, #32]
  405bec:	cmp	x0, #0x0
  405bf0:	b.eq	405c04 <ferror@plt+0x3a54>  // b.none
  405bf4:	ldr	x0, [sp, #32]
  405bf8:	ldrsb	w0, [x0]
  405bfc:	cmp	w0, #0x0
  405c00:	b.ne	405c14 <ferror@plt+0x3a64>  // b.any
  405c04:	ldr	x0, [sp, #40]
  405c08:	b	405c70 <ferror@plt+0x3ac0>
  405c0c:	nop
  405c10:	b	405c18 <ferror@plt+0x3a68>
  405c14:	nop
  405c18:	bl	402150 <__errno_location@plt>
  405c1c:	ldr	w0, [x0]
  405c20:	cmp	w0, #0x22
  405c24:	b.ne	405c4c <ferror@plt+0x3a9c>  // b.any
  405c28:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405c2c:	add	x0, x0, #0x310
  405c30:	ldr	w4, [x0]
  405c34:	ldr	x3, [sp, #24]
  405c38:	ldr	x2, [sp, #16]
  405c3c:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405c40:	add	x1, x0, #0x538
  405c44:	mov	w0, w4
  405c48:	bl	402190 <err@plt>
  405c4c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405c50:	add	x0, x0, #0x310
  405c54:	ldr	w4, [x0]
  405c58:	ldr	x3, [sp, #24]
  405c5c:	ldr	x2, [sp, #16]
  405c60:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405c64:	add	x1, x0, #0x538
  405c68:	mov	w0, w4
  405c6c:	bl	4020f0 <errx@plt>
  405c70:	ldp	x29, x30, [sp], #48
  405c74:	ret
  405c78:	stp	x29, x30, [sp, #-48]!
  405c7c:	mov	x29, sp
  405c80:	str	x0, [sp, #24]
  405c84:	str	x1, [sp, #16]
  405c88:	str	xzr, [sp, #32]
  405c8c:	bl	402150 <__errno_location@plt>
  405c90:	str	wzr, [x0]
  405c94:	ldr	x0, [sp, #24]
  405c98:	cmp	x0, #0x0
  405c9c:	b.eq	405d0c <ferror@plt+0x3b5c>  // b.none
  405ca0:	ldr	x0, [sp, #24]
  405ca4:	ldrsb	w0, [x0]
  405ca8:	cmp	w0, #0x0
  405cac:	b.eq	405d0c <ferror@plt+0x3b5c>  // b.none
  405cb0:	add	x0, sp, #0x20
  405cb4:	mov	w2, #0xa                   	// #10
  405cb8:	mov	x1, x0
  405cbc:	ldr	x0, [sp, #24]
  405cc0:	bl	401c70 <strtoul@plt>
  405cc4:	str	x0, [sp, #40]
  405cc8:	bl	402150 <__errno_location@plt>
  405ccc:	ldr	w0, [x0]
  405cd0:	cmp	w0, #0x0
  405cd4:	b.ne	405d14 <ferror@plt+0x3b64>  // b.any
  405cd8:	ldr	x0, [sp, #32]
  405cdc:	ldr	x1, [sp, #24]
  405ce0:	cmp	x1, x0
  405ce4:	b.eq	405d14 <ferror@plt+0x3b64>  // b.none
  405ce8:	ldr	x0, [sp, #32]
  405cec:	cmp	x0, #0x0
  405cf0:	b.eq	405d04 <ferror@plt+0x3b54>  // b.none
  405cf4:	ldr	x0, [sp, #32]
  405cf8:	ldrsb	w0, [x0]
  405cfc:	cmp	w0, #0x0
  405d00:	b.ne	405d14 <ferror@plt+0x3b64>  // b.any
  405d04:	ldr	x0, [sp, #40]
  405d08:	b	405d70 <ferror@plt+0x3bc0>
  405d0c:	nop
  405d10:	b	405d18 <ferror@plt+0x3b68>
  405d14:	nop
  405d18:	bl	402150 <__errno_location@plt>
  405d1c:	ldr	w0, [x0]
  405d20:	cmp	w0, #0x22
  405d24:	b.ne	405d4c <ferror@plt+0x3b9c>  // b.any
  405d28:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405d2c:	add	x0, x0, #0x310
  405d30:	ldr	w4, [x0]
  405d34:	ldr	x3, [sp, #24]
  405d38:	ldr	x2, [sp, #16]
  405d3c:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405d40:	add	x1, x0, #0x538
  405d44:	mov	w0, w4
  405d48:	bl	402190 <err@plt>
  405d4c:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405d50:	add	x0, x0, #0x310
  405d54:	ldr	w4, [x0]
  405d58:	ldr	x3, [sp, #24]
  405d5c:	ldr	x2, [sp, #16]
  405d60:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405d64:	add	x1, x0, #0x538
  405d68:	mov	w0, w4
  405d6c:	bl	4020f0 <errx@plt>
  405d70:	ldp	x29, x30, [sp], #48
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-48]!
  405d7c:	mov	x29, sp
  405d80:	str	x0, [sp, #24]
  405d84:	str	x1, [sp, #16]
  405d88:	add	x0, sp, #0x28
  405d8c:	mov	x1, x0
  405d90:	ldr	x0, [sp, #24]
  405d94:	bl	4051b4 <ferror@plt+0x3004>
  405d98:	cmp	w0, #0x0
  405d9c:	b.ne	405da8 <ferror@plt+0x3bf8>  // b.any
  405da0:	ldr	x0, [sp, #40]
  405da4:	b	405e00 <ferror@plt+0x3c50>
  405da8:	bl	402150 <__errno_location@plt>
  405dac:	ldr	w0, [x0]
  405db0:	cmp	w0, #0x0
  405db4:	b.eq	405ddc <ferror@plt+0x3c2c>  // b.none
  405db8:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405dbc:	add	x0, x0, #0x310
  405dc0:	ldr	w4, [x0]
  405dc4:	ldr	x3, [sp, #24]
  405dc8:	ldr	x2, [sp, #16]
  405dcc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405dd0:	add	x1, x0, #0x538
  405dd4:	mov	w0, w4
  405dd8:	bl	402190 <err@plt>
  405ddc:	adrp	x0, 41a000 <ferror@plt+0x17e50>
  405de0:	add	x0, x0, #0x310
  405de4:	ldr	w4, [x0]
  405de8:	ldr	x3, [sp, #24]
  405dec:	ldr	x2, [sp, #16]
  405df0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  405df4:	add	x1, x0, #0x538
  405df8:	mov	w0, w4
  405dfc:	bl	4020f0 <errx@plt>
  405e00:	ldp	x29, x30, [sp], #48
  405e04:	ret
  405e08:	stp	x29, x30, [sp, #-64]!
  405e0c:	mov	x29, sp
  405e10:	str	x0, [sp, #40]
  405e14:	str	x1, [sp, #32]
  405e18:	str	x2, [sp, #24]
  405e1c:	ldr	x1, [sp, #24]
  405e20:	ldr	x0, [sp, #40]
  405e24:	bl	405a7c <ferror@plt+0x38cc>
  405e28:	str	d0, [sp, #56]
  405e2c:	ldr	d0, [sp, #56]
  405e30:	fcvtzs	d0, d0
  405e34:	ldr	x0, [sp, #32]
  405e38:	str	d0, [x0]
  405e3c:	ldr	x0, [sp, #32]
  405e40:	ldr	d0, [x0]
  405e44:	scvtf	d0, d0
  405e48:	ldr	d1, [sp, #56]
  405e4c:	fsub	d0, d1, d0
  405e50:	mov	x0, #0x848000000000        	// #145685290680320
  405e54:	movk	x0, #0x412e, lsl #48
  405e58:	fmov	d1, x0
  405e5c:	fmul	d0, d0, d1
  405e60:	fcvtzs	d0, d0
  405e64:	ldr	x0, [sp, #32]
  405e68:	str	d0, [x0, #8]
  405e6c:	nop
  405e70:	ldp	x29, x30, [sp], #64
  405e74:	ret
  405e78:	sub	sp, sp, #0x20
  405e7c:	str	w0, [sp, #12]
  405e80:	str	x1, [sp]
  405e84:	strh	wzr, [sp, #30]
  405e88:	ldr	w0, [sp, #12]
  405e8c:	and	w0, w0, #0xf000
  405e90:	cmp	w0, #0x4, lsl #12
  405e94:	b.ne	405ebc <ferror@plt+0x3d0c>  // b.any
  405e98:	ldrh	w0, [sp, #30]
  405e9c:	add	w1, w0, #0x1
  405ea0:	strh	w1, [sp, #30]
  405ea4:	and	x0, x0, #0xffff
  405ea8:	ldr	x1, [sp]
  405eac:	add	x0, x1, x0
  405eb0:	mov	w1, #0x64                  	// #100
  405eb4:	strb	w1, [x0]
  405eb8:	b	405ff0 <ferror@plt+0x3e40>
  405ebc:	ldr	w0, [sp, #12]
  405ec0:	and	w0, w0, #0xf000
  405ec4:	cmp	w0, #0xa, lsl #12
  405ec8:	b.ne	405ef0 <ferror@plt+0x3d40>  // b.any
  405ecc:	ldrh	w0, [sp, #30]
  405ed0:	add	w1, w0, #0x1
  405ed4:	strh	w1, [sp, #30]
  405ed8:	and	x0, x0, #0xffff
  405edc:	ldr	x1, [sp]
  405ee0:	add	x0, x1, x0
  405ee4:	mov	w1, #0x6c                  	// #108
  405ee8:	strb	w1, [x0]
  405eec:	b	405ff0 <ferror@plt+0x3e40>
  405ef0:	ldr	w0, [sp, #12]
  405ef4:	and	w0, w0, #0xf000
  405ef8:	cmp	w0, #0x2, lsl #12
  405efc:	b.ne	405f24 <ferror@plt+0x3d74>  // b.any
  405f00:	ldrh	w0, [sp, #30]
  405f04:	add	w1, w0, #0x1
  405f08:	strh	w1, [sp, #30]
  405f0c:	and	x0, x0, #0xffff
  405f10:	ldr	x1, [sp]
  405f14:	add	x0, x1, x0
  405f18:	mov	w1, #0x63                  	// #99
  405f1c:	strb	w1, [x0]
  405f20:	b	405ff0 <ferror@plt+0x3e40>
  405f24:	ldr	w0, [sp, #12]
  405f28:	and	w0, w0, #0xf000
  405f2c:	cmp	w0, #0x6, lsl #12
  405f30:	b.ne	405f58 <ferror@plt+0x3da8>  // b.any
  405f34:	ldrh	w0, [sp, #30]
  405f38:	add	w1, w0, #0x1
  405f3c:	strh	w1, [sp, #30]
  405f40:	and	x0, x0, #0xffff
  405f44:	ldr	x1, [sp]
  405f48:	add	x0, x1, x0
  405f4c:	mov	w1, #0x62                  	// #98
  405f50:	strb	w1, [x0]
  405f54:	b	405ff0 <ferror@plt+0x3e40>
  405f58:	ldr	w0, [sp, #12]
  405f5c:	and	w0, w0, #0xf000
  405f60:	cmp	w0, #0xc, lsl #12
  405f64:	b.ne	405f8c <ferror@plt+0x3ddc>  // b.any
  405f68:	ldrh	w0, [sp, #30]
  405f6c:	add	w1, w0, #0x1
  405f70:	strh	w1, [sp, #30]
  405f74:	and	x0, x0, #0xffff
  405f78:	ldr	x1, [sp]
  405f7c:	add	x0, x1, x0
  405f80:	mov	w1, #0x73                  	// #115
  405f84:	strb	w1, [x0]
  405f88:	b	405ff0 <ferror@plt+0x3e40>
  405f8c:	ldr	w0, [sp, #12]
  405f90:	and	w0, w0, #0xf000
  405f94:	cmp	w0, #0x1, lsl #12
  405f98:	b.ne	405fc0 <ferror@plt+0x3e10>  // b.any
  405f9c:	ldrh	w0, [sp, #30]
  405fa0:	add	w1, w0, #0x1
  405fa4:	strh	w1, [sp, #30]
  405fa8:	and	x0, x0, #0xffff
  405fac:	ldr	x1, [sp]
  405fb0:	add	x0, x1, x0
  405fb4:	mov	w1, #0x70                  	// #112
  405fb8:	strb	w1, [x0]
  405fbc:	b	405ff0 <ferror@plt+0x3e40>
  405fc0:	ldr	w0, [sp, #12]
  405fc4:	and	w0, w0, #0xf000
  405fc8:	cmp	w0, #0x8, lsl #12
  405fcc:	b.ne	405ff0 <ferror@plt+0x3e40>  // b.any
  405fd0:	ldrh	w0, [sp, #30]
  405fd4:	add	w1, w0, #0x1
  405fd8:	strh	w1, [sp, #30]
  405fdc:	and	x0, x0, #0xffff
  405fe0:	ldr	x1, [sp]
  405fe4:	add	x0, x1, x0
  405fe8:	mov	w1, #0x2d                  	// #45
  405fec:	strb	w1, [x0]
  405ff0:	ldr	w0, [sp, #12]
  405ff4:	and	w0, w0, #0x100
  405ff8:	cmp	w0, #0x0
  405ffc:	b.eq	406008 <ferror@plt+0x3e58>  // b.none
  406000:	mov	w0, #0x72                  	// #114
  406004:	b	40600c <ferror@plt+0x3e5c>
  406008:	mov	w0, #0x2d                  	// #45
  40600c:	ldrh	w1, [sp, #30]
  406010:	add	w2, w1, #0x1
  406014:	strh	w2, [sp, #30]
  406018:	and	x1, x1, #0xffff
  40601c:	ldr	x2, [sp]
  406020:	add	x1, x2, x1
  406024:	strb	w0, [x1]
  406028:	ldr	w0, [sp, #12]
  40602c:	and	w0, w0, #0x80
  406030:	cmp	w0, #0x0
  406034:	b.eq	406040 <ferror@plt+0x3e90>  // b.none
  406038:	mov	w0, #0x77                  	// #119
  40603c:	b	406044 <ferror@plt+0x3e94>
  406040:	mov	w0, #0x2d                  	// #45
  406044:	ldrh	w1, [sp, #30]
  406048:	add	w2, w1, #0x1
  40604c:	strh	w2, [sp, #30]
  406050:	and	x1, x1, #0xffff
  406054:	ldr	x2, [sp]
  406058:	add	x1, x2, x1
  40605c:	strb	w0, [x1]
  406060:	ldr	w0, [sp, #12]
  406064:	and	w0, w0, #0x800
  406068:	cmp	w0, #0x0
  40606c:	b.eq	406090 <ferror@plt+0x3ee0>  // b.none
  406070:	ldr	w0, [sp, #12]
  406074:	and	w0, w0, #0x40
  406078:	cmp	w0, #0x0
  40607c:	b.eq	406088 <ferror@plt+0x3ed8>  // b.none
  406080:	mov	w0, #0x73                  	// #115
  406084:	b	4060ac <ferror@plt+0x3efc>
  406088:	mov	w0, #0x53                  	// #83
  40608c:	b	4060ac <ferror@plt+0x3efc>
  406090:	ldr	w0, [sp, #12]
  406094:	and	w0, w0, #0x40
  406098:	cmp	w0, #0x0
  40609c:	b.eq	4060a8 <ferror@plt+0x3ef8>  // b.none
  4060a0:	mov	w0, #0x78                  	// #120
  4060a4:	b	4060ac <ferror@plt+0x3efc>
  4060a8:	mov	w0, #0x2d                  	// #45
  4060ac:	ldrh	w1, [sp, #30]
  4060b0:	add	w2, w1, #0x1
  4060b4:	strh	w2, [sp, #30]
  4060b8:	and	x1, x1, #0xffff
  4060bc:	ldr	x2, [sp]
  4060c0:	add	x1, x2, x1
  4060c4:	strb	w0, [x1]
  4060c8:	ldr	w0, [sp, #12]
  4060cc:	and	w0, w0, #0x20
  4060d0:	cmp	w0, #0x0
  4060d4:	b.eq	4060e0 <ferror@plt+0x3f30>  // b.none
  4060d8:	mov	w0, #0x72                  	// #114
  4060dc:	b	4060e4 <ferror@plt+0x3f34>
  4060e0:	mov	w0, #0x2d                  	// #45
  4060e4:	ldrh	w1, [sp, #30]
  4060e8:	add	w2, w1, #0x1
  4060ec:	strh	w2, [sp, #30]
  4060f0:	and	x1, x1, #0xffff
  4060f4:	ldr	x2, [sp]
  4060f8:	add	x1, x2, x1
  4060fc:	strb	w0, [x1]
  406100:	ldr	w0, [sp, #12]
  406104:	and	w0, w0, #0x10
  406108:	cmp	w0, #0x0
  40610c:	b.eq	406118 <ferror@plt+0x3f68>  // b.none
  406110:	mov	w0, #0x77                  	// #119
  406114:	b	40611c <ferror@plt+0x3f6c>
  406118:	mov	w0, #0x2d                  	// #45
  40611c:	ldrh	w1, [sp, #30]
  406120:	add	w2, w1, #0x1
  406124:	strh	w2, [sp, #30]
  406128:	and	x1, x1, #0xffff
  40612c:	ldr	x2, [sp]
  406130:	add	x1, x2, x1
  406134:	strb	w0, [x1]
  406138:	ldr	w0, [sp, #12]
  40613c:	and	w0, w0, #0x400
  406140:	cmp	w0, #0x0
  406144:	b.eq	406168 <ferror@plt+0x3fb8>  // b.none
  406148:	ldr	w0, [sp, #12]
  40614c:	and	w0, w0, #0x8
  406150:	cmp	w0, #0x0
  406154:	b.eq	406160 <ferror@plt+0x3fb0>  // b.none
  406158:	mov	w0, #0x73                  	// #115
  40615c:	b	406184 <ferror@plt+0x3fd4>
  406160:	mov	w0, #0x53                  	// #83
  406164:	b	406184 <ferror@plt+0x3fd4>
  406168:	ldr	w0, [sp, #12]
  40616c:	and	w0, w0, #0x8
  406170:	cmp	w0, #0x0
  406174:	b.eq	406180 <ferror@plt+0x3fd0>  // b.none
  406178:	mov	w0, #0x78                  	// #120
  40617c:	b	406184 <ferror@plt+0x3fd4>
  406180:	mov	w0, #0x2d                  	// #45
  406184:	ldrh	w1, [sp, #30]
  406188:	add	w2, w1, #0x1
  40618c:	strh	w2, [sp, #30]
  406190:	and	x1, x1, #0xffff
  406194:	ldr	x2, [sp]
  406198:	add	x1, x2, x1
  40619c:	strb	w0, [x1]
  4061a0:	ldr	w0, [sp, #12]
  4061a4:	and	w0, w0, #0x4
  4061a8:	cmp	w0, #0x0
  4061ac:	b.eq	4061b8 <ferror@plt+0x4008>  // b.none
  4061b0:	mov	w0, #0x72                  	// #114
  4061b4:	b	4061bc <ferror@plt+0x400c>
  4061b8:	mov	w0, #0x2d                  	// #45
  4061bc:	ldrh	w1, [sp, #30]
  4061c0:	add	w2, w1, #0x1
  4061c4:	strh	w2, [sp, #30]
  4061c8:	and	x1, x1, #0xffff
  4061cc:	ldr	x2, [sp]
  4061d0:	add	x1, x2, x1
  4061d4:	strb	w0, [x1]
  4061d8:	ldr	w0, [sp, #12]
  4061dc:	and	w0, w0, #0x2
  4061e0:	cmp	w0, #0x0
  4061e4:	b.eq	4061f0 <ferror@plt+0x4040>  // b.none
  4061e8:	mov	w0, #0x77                  	// #119
  4061ec:	b	4061f4 <ferror@plt+0x4044>
  4061f0:	mov	w0, #0x2d                  	// #45
  4061f4:	ldrh	w1, [sp, #30]
  4061f8:	add	w2, w1, #0x1
  4061fc:	strh	w2, [sp, #30]
  406200:	and	x1, x1, #0xffff
  406204:	ldr	x2, [sp]
  406208:	add	x1, x2, x1
  40620c:	strb	w0, [x1]
  406210:	ldr	w0, [sp, #12]
  406214:	and	w0, w0, #0x200
  406218:	cmp	w0, #0x0
  40621c:	b.eq	406240 <ferror@plt+0x4090>  // b.none
  406220:	ldr	w0, [sp, #12]
  406224:	and	w0, w0, #0x1
  406228:	cmp	w0, #0x0
  40622c:	b.eq	406238 <ferror@plt+0x4088>  // b.none
  406230:	mov	w0, #0x74                  	// #116
  406234:	b	40625c <ferror@plt+0x40ac>
  406238:	mov	w0, #0x54                  	// #84
  40623c:	b	40625c <ferror@plt+0x40ac>
  406240:	ldr	w0, [sp, #12]
  406244:	and	w0, w0, #0x1
  406248:	cmp	w0, #0x0
  40624c:	b.eq	406258 <ferror@plt+0x40a8>  // b.none
  406250:	mov	w0, #0x78                  	// #120
  406254:	b	40625c <ferror@plt+0x40ac>
  406258:	mov	w0, #0x2d                  	// #45
  40625c:	ldrh	w1, [sp, #30]
  406260:	add	w2, w1, #0x1
  406264:	strh	w2, [sp, #30]
  406268:	and	x1, x1, #0xffff
  40626c:	ldr	x2, [sp]
  406270:	add	x1, x2, x1
  406274:	strb	w0, [x1]
  406278:	ldrh	w0, [sp, #30]
  40627c:	ldr	x1, [sp]
  406280:	add	x0, x1, x0
  406284:	strb	wzr, [x0]
  406288:	ldr	x0, [sp]
  40628c:	add	sp, sp, #0x20
  406290:	ret
  406294:	sub	sp, sp, #0x20
  406298:	str	x0, [sp, #8]
  40629c:	mov	w0, #0xa                   	// #10
  4062a0:	str	w0, [sp, #28]
  4062a4:	b	4062cc <ferror@plt+0x411c>
  4062a8:	ldr	w0, [sp, #28]
  4062ac:	mov	x1, #0x1                   	// #1
  4062b0:	lsl	x0, x1, x0
  4062b4:	ldr	x1, [sp, #8]
  4062b8:	cmp	x1, x0
  4062bc:	b.cc	4062dc <ferror@plt+0x412c>  // b.lo, b.ul, b.last
  4062c0:	ldr	w0, [sp, #28]
  4062c4:	add	w0, w0, #0xa
  4062c8:	str	w0, [sp, #28]
  4062cc:	ldr	w0, [sp, #28]
  4062d0:	cmp	w0, #0x3c
  4062d4:	b.le	4062a8 <ferror@plt+0x40f8>
  4062d8:	b	4062e0 <ferror@plt+0x4130>
  4062dc:	nop
  4062e0:	ldr	w0, [sp, #28]
  4062e4:	sub	w0, w0, #0xa
  4062e8:	add	sp, sp, #0x20
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-128]!
  4062f4:	mov	x29, sp
  4062f8:	str	w0, [sp, #28]
  4062fc:	str	x1, [sp, #16]
  406300:	adrp	x0, 408000 <ferror@plt+0x5e50>
  406304:	add	x0, x0, #0x548
  406308:	str	x0, [sp, #88]
  40630c:	add	x0, sp, #0x20
  406310:	str	x0, [sp, #104]
  406314:	ldr	w0, [sp, #28]
  406318:	and	w0, w0, #0x2
  40631c:	cmp	w0, #0x0
  406320:	b.eq	406338 <ferror@plt+0x4188>  // b.none
  406324:	ldr	x0, [sp, #104]
  406328:	add	x1, x0, #0x1
  40632c:	str	x1, [sp, #104]
  406330:	mov	w1, #0x20                  	// #32
  406334:	strb	w1, [x0]
  406338:	ldr	x0, [sp, #16]
  40633c:	bl	406294 <ferror@plt+0x40e4>
  406340:	str	w0, [sp, #84]
  406344:	ldr	w0, [sp, #84]
  406348:	cmp	w0, #0x0
  40634c:	b.eq	406378 <ferror@plt+0x41c8>  // b.none
  406350:	ldr	w0, [sp, #84]
  406354:	mov	w1, #0x6667                	// #26215
  406358:	movk	w1, #0x6666, lsl #16
  40635c:	smull	x1, w0, w1
  406360:	lsr	x1, x1, #32
  406364:	asr	w1, w1, #2
  406368:	asr	w0, w0, #31
  40636c:	sub	w0, w1, w0
  406370:	sxtw	x0, w0
  406374:	b	40637c <ferror@plt+0x41cc>
  406378:	mov	x0, #0x0                   	// #0
  40637c:	ldr	x1, [sp, #88]
  406380:	add	x0, x1, x0
  406384:	ldrb	w0, [x0]
  406388:	strb	w0, [sp, #83]
  40638c:	ldr	w0, [sp, #84]
  406390:	cmp	w0, #0x0
  406394:	b.eq	4063a8 <ferror@plt+0x41f8>  // b.none
  406398:	ldr	w0, [sp, #84]
  40639c:	ldr	x1, [sp, #16]
  4063a0:	lsr	x0, x1, x0
  4063a4:	b	4063ac <ferror@plt+0x41fc>
  4063a8:	ldr	x0, [sp, #16]
  4063ac:	str	w0, [sp, #124]
  4063b0:	ldr	w0, [sp, #84]
  4063b4:	cmp	w0, #0x0
  4063b8:	b.eq	4063d8 <ferror@plt+0x4228>  // b.none
  4063bc:	ldr	w0, [sp, #84]
  4063c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4063c4:	lsl	x0, x1, x0
  4063c8:	mvn	x1, x0
  4063cc:	ldr	x0, [sp, #16]
  4063d0:	and	x0, x1, x0
  4063d4:	b	4063dc <ferror@plt+0x422c>
  4063d8:	mov	x0, #0x0                   	// #0
  4063dc:	str	x0, [sp, #112]
  4063e0:	ldr	x0, [sp, #104]
  4063e4:	add	x1, x0, #0x1
  4063e8:	str	x1, [sp, #104]
  4063ec:	ldrb	w1, [sp, #83]
  4063f0:	strb	w1, [x0]
  4063f4:	ldr	w0, [sp, #28]
  4063f8:	and	w0, w0, #0x1
  4063fc:	cmp	w0, #0x0
  406400:	b.eq	406438 <ferror@plt+0x4288>  // b.none
  406404:	ldrsb	w0, [sp, #83]
  406408:	cmp	w0, #0x42
  40640c:	b.eq	406438 <ferror@plt+0x4288>  // b.none
  406410:	ldr	x0, [sp, #104]
  406414:	add	x1, x0, #0x1
  406418:	str	x1, [sp, #104]
  40641c:	mov	w1, #0x69                  	// #105
  406420:	strb	w1, [x0]
  406424:	ldr	x0, [sp, #104]
  406428:	add	x1, x0, #0x1
  40642c:	str	x1, [sp, #104]
  406430:	mov	w1, #0x42                  	// #66
  406434:	strb	w1, [x0]
  406438:	ldr	x0, [sp, #104]
  40643c:	strb	wzr, [x0]
  406440:	ldr	x0, [sp, #112]
  406444:	cmp	x0, #0x0
  406448:	b.eq	406520 <ferror@plt+0x4370>  // b.none
  40644c:	ldr	w0, [sp, #28]
  406450:	and	w0, w0, #0x4
  406454:	cmp	w0, #0x0
  406458:	b.eq	4064d0 <ferror@plt+0x4320>  // b.none
  40645c:	ldr	w0, [sp, #84]
  406460:	sub	w0, w0, #0xa
  406464:	ldr	x1, [sp, #112]
  406468:	lsr	x0, x1, x0
  40646c:	add	x1, x0, #0x5
  406470:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406474:	movk	x0, #0xcccd
  406478:	umulh	x0, x1, x0
  40647c:	lsr	x0, x0, #3
  406480:	str	x0, [sp, #112]
  406484:	ldr	x2, [sp, #112]
  406488:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40648c:	movk	x0, #0xcccd
  406490:	umulh	x0, x2, x0
  406494:	lsr	x1, x0, #3
  406498:	mov	x0, x1
  40649c:	lsl	x0, x0, #2
  4064a0:	add	x0, x0, x1
  4064a4:	lsl	x0, x0, #1
  4064a8:	sub	x1, x2, x0
  4064ac:	cmp	x1, #0x0
  4064b0:	b.ne	406520 <ferror@plt+0x4370>  // b.any
  4064b4:	ldr	x1, [sp, #112]
  4064b8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4064bc:	movk	x0, #0xcccd
  4064c0:	umulh	x0, x1, x0
  4064c4:	lsr	x0, x0, #3
  4064c8:	str	x0, [sp, #112]
  4064cc:	b	406520 <ferror@plt+0x4370>
  4064d0:	ldr	w0, [sp, #84]
  4064d4:	sub	w0, w0, #0xa
  4064d8:	ldr	x1, [sp, #112]
  4064dc:	lsr	x0, x1, x0
  4064e0:	add	x0, x0, #0x32
  4064e4:	lsr	x1, x0, #2
  4064e8:	mov	x0, #0xf5c3                	// #62915
  4064ec:	movk	x0, #0x5c28, lsl #16
  4064f0:	movk	x0, #0xc28f, lsl #32
  4064f4:	movk	x0, #0x28f5, lsl #48
  4064f8:	umulh	x0, x1, x0
  4064fc:	lsr	x0, x0, #2
  406500:	str	x0, [sp, #112]
  406504:	ldr	x0, [sp, #112]
  406508:	cmp	x0, #0xa
  40650c:	b.ne	406520 <ferror@plt+0x4370>  // b.any
  406510:	ldr	w0, [sp, #124]
  406514:	add	w0, w0, #0x1
  406518:	str	w0, [sp, #124]
  40651c:	str	xzr, [sp, #112]
  406520:	ldr	x0, [sp, #112]
  406524:	cmp	x0, #0x0
  406528:	b.eq	4065ac <ferror@plt+0x43fc>  // b.none
  40652c:	bl	401dd0 <localeconv@plt>
  406530:	str	x0, [sp, #72]
  406534:	ldr	x0, [sp, #72]
  406538:	cmp	x0, #0x0
  40653c:	b.eq	40654c <ferror@plt+0x439c>  // b.none
  406540:	ldr	x0, [sp, #72]
  406544:	ldr	x0, [x0]
  406548:	b	406550 <ferror@plt+0x43a0>
  40654c:	mov	x0, #0x0                   	// #0
  406550:	str	x0, [sp, #96]
  406554:	ldr	x0, [sp, #96]
  406558:	cmp	x0, #0x0
  40655c:	b.eq	406570 <ferror@plt+0x43c0>  // b.none
  406560:	ldr	x0, [sp, #96]
  406564:	ldrsb	w0, [x0]
  406568:	cmp	w0, #0x0
  40656c:	b.ne	40657c <ferror@plt+0x43cc>  // b.any
  406570:	adrp	x0, 408000 <ferror@plt+0x5e50>
  406574:	add	x0, x0, #0x550
  406578:	str	x0, [sp, #96]
  40657c:	add	x0, sp, #0x20
  406580:	add	x7, sp, #0x28
  406584:	mov	x6, x0
  406588:	ldr	x5, [sp, #112]
  40658c:	ldr	x4, [sp, #96]
  406590:	ldr	w3, [sp, #124]
  406594:	adrp	x0, 408000 <ferror@plt+0x5e50>
  406598:	add	x2, x0, #0x558
  40659c:	mov	x1, #0x20                  	// #32
  4065a0:	mov	x0, x7
  4065a4:	bl	401dc0 <snprintf@plt>
  4065a8:	b	4065d0 <ferror@plt+0x4420>
  4065ac:	add	x0, sp, #0x20
  4065b0:	add	x5, sp, #0x28
  4065b4:	mov	x4, x0
  4065b8:	ldr	w3, [sp, #124]
  4065bc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4065c0:	add	x2, x0, #0x568
  4065c4:	mov	x1, #0x20                  	// #32
  4065c8:	mov	x0, x5
  4065cc:	bl	401dc0 <snprintf@plt>
  4065d0:	add	x0, sp, #0x28
  4065d4:	bl	401ef0 <strdup@plt>
  4065d8:	ldp	x29, x30, [sp], #128
  4065dc:	ret
  4065e0:	stp	x29, x30, [sp, #-96]!
  4065e4:	mov	x29, sp
  4065e8:	str	x0, [sp, #40]
  4065ec:	str	x1, [sp, #32]
  4065f0:	str	x2, [sp, #24]
  4065f4:	str	x3, [sp, #16]
  4065f8:	str	xzr, [sp, #88]
  4065fc:	str	xzr, [sp, #72]
  406600:	ldr	x0, [sp, #40]
  406604:	cmp	x0, #0x0
  406608:	b.eq	406640 <ferror@plt+0x4490>  // b.none
  40660c:	ldr	x0, [sp, #40]
  406610:	ldrsb	w0, [x0]
  406614:	cmp	w0, #0x0
  406618:	b.eq	406640 <ferror@plt+0x4490>  // b.none
  40661c:	ldr	x0, [sp, #32]
  406620:	cmp	x0, #0x0
  406624:	b.eq	406640 <ferror@plt+0x4490>  // b.none
  406628:	ldr	x0, [sp, #24]
  40662c:	cmp	x0, #0x0
  406630:	b.eq	406640 <ferror@plt+0x4490>  // b.none
  406634:	ldr	x0, [sp, #16]
  406638:	cmp	x0, #0x0
  40663c:	b.ne	406648 <ferror@plt+0x4498>  // b.any
  406640:	mov	w0, #0xffffffff            	// #-1
  406644:	b	40679c <ferror@plt+0x45ec>
  406648:	ldr	x0, [sp, #40]
  40664c:	str	x0, [sp, #80]
  406650:	b	406774 <ferror@plt+0x45c4>
  406654:	str	xzr, [sp, #64]
  406658:	ldr	x1, [sp, #72]
  40665c:	ldr	x0, [sp, #24]
  406660:	cmp	x1, x0
  406664:	b.cc	406670 <ferror@plt+0x44c0>  // b.lo, b.ul, b.last
  406668:	mov	w0, #0xfffffffe            	// #-2
  40666c:	b	40679c <ferror@plt+0x45ec>
  406670:	ldr	x0, [sp, #88]
  406674:	cmp	x0, #0x0
  406678:	b.ne	406684 <ferror@plt+0x44d4>  // b.any
  40667c:	ldr	x0, [sp, #80]
  406680:	str	x0, [sp, #88]
  406684:	ldr	x0, [sp, #80]
  406688:	ldrsb	w0, [x0]
  40668c:	cmp	w0, #0x2c
  406690:	b.ne	40669c <ferror@plt+0x44ec>  // b.any
  406694:	ldr	x0, [sp, #80]
  406698:	str	x0, [sp, #64]
  40669c:	ldr	x0, [sp, #80]
  4066a0:	add	x0, x0, #0x1
  4066a4:	ldrsb	w0, [x0]
  4066a8:	cmp	w0, #0x0
  4066ac:	b.ne	4066bc <ferror@plt+0x450c>  // b.any
  4066b0:	ldr	x0, [sp, #80]
  4066b4:	add	x0, x0, #0x1
  4066b8:	str	x0, [sp, #64]
  4066bc:	ldr	x0, [sp, #88]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.eq	406764 <ferror@plt+0x45b4>  // b.none
  4066c8:	ldr	x0, [sp, #64]
  4066cc:	cmp	x0, #0x0
  4066d0:	b.eq	406764 <ferror@plt+0x45b4>  // b.none
  4066d4:	ldr	x1, [sp, #64]
  4066d8:	ldr	x0, [sp, #88]
  4066dc:	cmp	x1, x0
  4066e0:	b.hi	4066ec <ferror@plt+0x453c>  // b.pmore
  4066e4:	mov	w0, #0xffffffff            	// #-1
  4066e8:	b	40679c <ferror@plt+0x45ec>
  4066ec:	ldr	x1, [sp, #64]
  4066f0:	ldr	x0, [sp, #88]
  4066f4:	sub	x0, x1, x0
  4066f8:	ldr	x2, [sp, #16]
  4066fc:	mov	x1, x0
  406700:	ldr	x0, [sp, #88]
  406704:	blr	x2
  406708:	str	w0, [sp, #60]
  40670c:	ldr	w0, [sp, #60]
  406710:	cmn	w0, #0x1
  406714:	b.ne	406720 <ferror@plt+0x4570>  // b.any
  406718:	mov	w0, #0xffffffff            	// #-1
  40671c:	b	40679c <ferror@plt+0x45ec>
  406720:	ldr	x0, [sp, #72]
  406724:	add	x1, x0, #0x1
  406728:	str	x1, [sp, #72]
  40672c:	lsl	x0, x0, #2
  406730:	ldr	x1, [sp, #32]
  406734:	add	x0, x1, x0
  406738:	ldr	w1, [sp, #60]
  40673c:	str	w1, [x0]
  406740:	str	xzr, [sp, #88]
  406744:	ldr	x0, [sp, #64]
  406748:	cmp	x0, #0x0
  40674c:	b.eq	406768 <ferror@plt+0x45b8>  // b.none
  406750:	ldr	x0, [sp, #64]
  406754:	ldrsb	w0, [x0]
  406758:	cmp	w0, #0x0
  40675c:	b.eq	406794 <ferror@plt+0x45e4>  // b.none
  406760:	b	406768 <ferror@plt+0x45b8>
  406764:	nop
  406768:	ldr	x0, [sp, #80]
  40676c:	add	x0, x0, #0x1
  406770:	str	x0, [sp, #80]
  406774:	ldr	x0, [sp, #80]
  406778:	cmp	x0, #0x0
  40677c:	b.eq	406798 <ferror@plt+0x45e8>  // b.none
  406780:	ldr	x0, [sp, #80]
  406784:	ldrsb	w0, [x0]
  406788:	cmp	w0, #0x0
  40678c:	b.ne	406654 <ferror@plt+0x44a4>  // b.any
  406790:	b	406798 <ferror@plt+0x45e8>
  406794:	nop
  406798:	ldr	x0, [sp, #72]
  40679c:	ldp	x29, x30, [sp], #96
  4067a0:	ret
  4067a4:	stp	x29, x30, [sp, #-80]!
  4067a8:	mov	x29, sp
  4067ac:	str	x0, [sp, #56]
  4067b0:	str	x1, [sp, #48]
  4067b4:	str	x2, [sp, #40]
  4067b8:	str	x3, [sp, #32]
  4067bc:	str	x4, [sp, #24]
  4067c0:	ldr	x0, [sp, #56]
  4067c4:	cmp	x0, #0x0
  4067c8:	b.eq	4067fc <ferror@plt+0x464c>  // b.none
  4067cc:	ldr	x0, [sp, #56]
  4067d0:	ldrsb	w0, [x0]
  4067d4:	cmp	w0, #0x0
  4067d8:	b.eq	4067fc <ferror@plt+0x464c>  // b.none
  4067dc:	ldr	x0, [sp, #32]
  4067e0:	cmp	x0, #0x0
  4067e4:	b.eq	4067fc <ferror@plt+0x464c>  // b.none
  4067e8:	ldr	x0, [sp, #32]
  4067ec:	ldr	x0, [x0]
  4067f0:	ldr	x1, [sp, #40]
  4067f4:	cmp	x1, x0
  4067f8:	b.cs	406804 <ferror@plt+0x4654>  // b.hs, b.nlast
  4067fc:	mov	w0, #0xffffffff            	// #-1
  406800:	b	406898 <ferror@plt+0x46e8>
  406804:	ldr	x0, [sp, #56]
  406808:	ldrsb	w0, [x0]
  40680c:	cmp	w0, #0x2b
  406810:	b.ne	406824 <ferror@plt+0x4674>  // b.any
  406814:	ldr	x0, [sp, #56]
  406818:	add	x0, x0, #0x1
  40681c:	str	x0, [sp, #72]
  406820:	b	406834 <ferror@plt+0x4684>
  406824:	ldr	x0, [sp, #56]
  406828:	str	x0, [sp, #72]
  40682c:	ldr	x0, [sp, #32]
  406830:	str	xzr, [x0]
  406834:	ldr	x0, [sp, #32]
  406838:	ldr	x0, [x0]
  40683c:	lsl	x0, x0, #2
  406840:	ldr	x1, [sp, #48]
  406844:	add	x4, x1, x0
  406848:	ldr	x0, [sp, #32]
  40684c:	ldr	x0, [x0]
  406850:	ldr	x1, [sp, #40]
  406854:	sub	x0, x1, x0
  406858:	ldr	x3, [sp, #24]
  40685c:	mov	x2, x0
  406860:	mov	x1, x4
  406864:	ldr	x0, [sp, #72]
  406868:	bl	4065e0 <ferror@plt+0x4430>
  40686c:	str	w0, [sp, #68]
  406870:	ldr	w0, [sp, #68]
  406874:	cmp	w0, #0x0
  406878:	b.le	406894 <ferror@plt+0x46e4>
  40687c:	ldr	x0, [sp, #32]
  406880:	ldr	x1, [x0]
  406884:	ldrsw	x0, [sp, #68]
  406888:	add	x1, x1, x0
  40688c:	ldr	x0, [sp, #32]
  406890:	str	x1, [x0]
  406894:	ldr	w0, [sp, #68]
  406898:	ldp	x29, x30, [sp], #80
  40689c:	ret
  4068a0:	stp	x29, x30, [sp, #-80]!
  4068a4:	mov	x29, sp
  4068a8:	str	x0, [sp, #40]
  4068ac:	str	x1, [sp, #32]
  4068b0:	str	x2, [sp, #24]
  4068b4:	str	xzr, [sp, #72]
  4068b8:	ldr	x0, [sp, #40]
  4068bc:	cmp	x0, #0x0
  4068c0:	b.eq	4068dc <ferror@plt+0x472c>  // b.none
  4068c4:	ldr	x0, [sp, #24]
  4068c8:	cmp	x0, #0x0
  4068cc:	b.eq	4068dc <ferror@plt+0x472c>  // b.none
  4068d0:	ldr	x0, [sp, #32]
  4068d4:	cmp	x0, #0x0
  4068d8:	b.ne	4068e4 <ferror@plt+0x4734>  // b.any
  4068dc:	mov	w0, #0xffffffea            	// #-22
  4068e0:	b	406a60 <ferror@plt+0x48b0>
  4068e4:	ldr	x0, [sp, #40]
  4068e8:	str	x0, [sp, #64]
  4068ec:	b	406a38 <ferror@plt+0x4888>
  4068f0:	str	xzr, [sp, #56]
  4068f4:	ldr	x0, [sp, #72]
  4068f8:	cmp	x0, #0x0
  4068fc:	b.ne	406908 <ferror@plt+0x4758>  // b.any
  406900:	ldr	x0, [sp, #64]
  406904:	str	x0, [sp, #72]
  406908:	ldr	x0, [sp, #64]
  40690c:	ldrsb	w0, [x0]
  406910:	cmp	w0, #0x2c
  406914:	b.ne	406920 <ferror@plt+0x4770>  // b.any
  406918:	ldr	x0, [sp, #64]
  40691c:	str	x0, [sp, #56]
  406920:	ldr	x0, [sp, #64]
  406924:	add	x0, x0, #0x1
  406928:	ldrsb	w0, [x0]
  40692c:	cmp	w0, #0x0
  406930:	b.ne	406940 <ferror@plt+0x4790>  // b.any
  406934:	ldr	x0, [sp, #64]
  406938:	add	x0, x0, #0x1
  40693c:	str	x0, [sp, #56]
  406940:	ldr	x0, [sp, #72]
  406944:	cmp	x0, #0x0
  406948:	b.eq	406a28 <ferror@plt+0x4878>  // b.none
  40694c:	ldr	x0, [sp, #56]
  406950:	cmp	x0, #0x0
  406954:	b.eq	406a28 <ferror@plt+0x4878>  // b.none
  406958:	ldr	x1, [sp, #56]
  40695c:	ldr	x0, [sp, #72]
  406960:	cmp	x1, x0
  406964:	b.hi	406970 <ferror@plt+0x47c0>  // b.pmore
  406968:	mov	w0, #0xffffffff            	// #-1
  40696c:	b	406a60 <ferror@plt+0x48b0>
  406970:	ldr	x1, [sp, #56]
  406974:	ldr	x0, [sp, #72]
  406978:	sub	x0, x1, x0
  40697c:	ldr	x2, [sp, #24]
  406980:	mov	x1, x0
  406984:	ldr	x0, [sp, #72]
  406988:	blr	x2
  40698c:	str	w0, [sp, #52]
  406990:	ldr	w0, [sp, #52]
  406994:	cmp	w0, #0x0
  406998:	b.ge	4069a4 <ferror@plt+0x47f4>  // b.tcont
  40699c:	ldr	w0, [sp, #52]
  4069a0:	b	406a60 <ferror@plt+0x48b0>
  4069a4:	ldr	w0, [sp, #52]
  4069a8:	add	w1, w0, #0x7
  4069ac:	cmp	w0, #0x0
  4069b0:	csel	w0, w1, w0, lt  // lt = tstop
  4069b4:	asr	w0, w0, #3
  4069b8:	mov	w3, w0
  4069bc:	sxtw	x0, w3
  4069c0:	ldr	x1, [sp, #32]
  4069c4:	add	x0, x1, x0
  4069c8:	ldrsb	w2, [x0]
  4069cc:	ldr	w0, [sp, #52]
  4069d0:	negs	w1, w0
  4069d4:	and	w0, w0, #0x7
  4069d8:	and	w1, w1, #0x7
  4069dc:	csneg	w0, w0, w1, mi  // mi = first
  4069e0:	mov	w1, #0x1                   	// #1
  4069e4:	lsl	w0, w1, w0
  4069e8:	sxtb	w1, w0
  4069ec:	sxtw	x0, w3
  4069f0:	ldr	x3, [sp, #32]
  4069f4:	add	x0, x3, x0
  4069f8:	orr	w1, w2, w1
  4069fc:	sxtb	w1, w1
  406a00:	strb	w1, [x0]
  406a04:	str	xzr, [sp, #72]
  406a08:	ldr	x0, [sp, #56]
  406a0c:	cmp	x0, #0x0
  406a10:	b.eq	406a2c <ferror@plt+0x487c>  // b.none
  406a14:	ldr	x0, [sp, #56]
  406a18:	ldrsb	w0, [x0]
  406a1c:	cmp	w0, #0x0
  406a20:	b.eq	406a58 <ferror@plt+0x48a8>  // b.none
  406a24:	b	406a2c <ferror@plt+0x487c>
  406a28:	nop
  406a2c:	ldr	x0, [sp, #64]
  406a30:	add	x0, x0, #0x1
  406a34:	str	x0, [sp, #64]
  406a38:	ldr	x0, [sp, #64]
  406a3c:	cmp	x0, #0x0
  406a40:	b.eq	406a5c <ferror@plt+0x48ac>  // b.none
  406a44:	ldr	x0, [sp, #64]
  406a48:	ldrsb	w0, [x0]
  406a4c:	cmp	w0, #0x0
  406a50:	b.ne	4068f0 <ferror@plt+0x4740>  // b.any
  406a54:	b	406a5c <ferror@plt+0x48ac>
  406a58:	nop
  406a5c:	mov	w0, #0x0                   	// #0
  406a60:	ldp	x29, x30, [sp], #80
  406a64:	ret
  406a68:	stp	x29, x30, [sp, #-80]!
  406a6c:	mov	x29, sp
  406a70:	str	x0, [sp, #40]
  406a74:	str	x1, [sp, #32]
  406a78:	str	x2, [sp, #24]
  406a7c:	str	xzr, [sp, #72]
  406a80:	ldr	x0, [sp, #40]
  406a84:	cmp	x0, #0x0
  406a88:	b.eq	406aa4 <ferror@plt+0x48f4>  // b.none
  406a8c:	ldr	x0, [sp, #24]
  406a90:	cmp	x0, #0x0
  406a94:	b.eq	406aa4 <ferror@plt+0x48f4>  // b.none
  406a98:	ldr	x0, [sp, #32]
  406a9c:	cmp	x0, #0x0
  406aa0:	b.ne	406aac <ferror@plt+0x48fc>  // b.any
  406aa4:	mov	w0, #0xffffffea            	// #-22
  406aa8:	b	406be0 <ferror@plt+0x4a30>
  406aac:	ldr	x0, [sp, #40]
  406ab0:	str	x0, [sp, #64]
  406ab4:	b	406bb8 <ferror@plt+0x4a08>
  406ab8:	str	xzr, [sp, #56]
  406abc:	ldr	x0, [sp, #72]
  406ac0:	cmp	x0, #0x0
  406ac4:	b.ne	406ad0 <ferror@plt+0x4920>  // b.any
  406ac8:	ldr	x0, [sp, #64]
  406acc:	str	x0, [sp, #72]
  406ad0:	ldr	x0, [sp, #64]
  406ad4:	ldrsb	w0, [x0]
  406ad8:	cmp	w0, #0x2c
  406adc:	b.ne	406ae8 <ferror@plt+0x4938>  // b.any
  406ae0:	ldr	x0, [sp, #64]
  406ae4:	str	x0, [sp, #56]
  406ae8:	ldr	x0, [sp, #64]
  406aec:	add	x0, x0, #0x1
  406af0:	ldrsb	w0, [x0]
  406af4:	cmp	w0, #0x0
  406af8:	b.ne	406b08 <ferror@plt+0x4958>  // b.any
  406afc:	ldr	x0, [sp, #64]
  406b00:	add	x0, x0, #0x1
  406b04:	str	x0, [sp, #56]
  406b08:	ldr	x0, [sp, #72]
  406b0c:	cmp	x0, #0x0
  406b10:	b.eq	406ba8 <ferror@plt+0x49f8>  // b.none
  406b14:	ldr	x0, [sp, #56]
  406b18:	cmp	x0, #0x0
  406b1c:	b.eq	406ba8 <ferror@plt+0x49f8>  // b.none
  406b20:	ldr	x1, [sp, #56]
  406b24:	ldr	x0, [sp, #72]
  406b28:	cmp	x1, x0
  406b2c:	b.hi	406b38 <ferror@plt+0x4988>  // b.pmore
  406b30:	mov	w0, #0xffffffff            	// #-1
  406b34:	b	406be0 <ferror@plt+0x4a30>
  406b38:	ldr	x1, [sp, #56]
  406b3c:	ldr	x0, [sp, #72]
  406b40:	sub	x0, x1, x0
  406b44:	ldr	x2, [sp, #24]
  406b48:	mov	x1, x0
  406b4c:	ldr	x0, [sp, #72]
  406b50:	blr	x2
  406b54:	str	x0, [sp, #48]
  406b58:	ldr	x0, [sp, #48]
  406b5c:	cmp	x0, #0x0
  406b60:	b.ge	406b6c <ferror@plt+0x49bc>  // b.tcont
  406b64:	ldr	x0, [sp, #48]
  406b68:	b	406be0 <ferror@plt+0x4a30>
  406b6c:	ldr	x0, [sp, #32]
  406b70:	ldr	x1, [x0]
  406b74:	ldr	x0, [sp, #48]
  406b78:	orr	x1, x1, x0
  406b7c:	ldr	x0, [sp, #32]
  406b80:	str	x1, [x0]
  406b84:	str	xzr, [sp, #72]
  406b88:	ldr	x0, [sp, #56]
  406b8c:	cmp	x0, #0x0
  406b90:	b.eq	406bac <ferror@plt+0x49fc>  // b.none
  406b94:	ldr	x0, [sp, #56]
  406b98:	ldrsb	w0, [x0]
  406b9c:	cmp	w0, #0x0
  406ba0:	b.eq	406bd8 <ferror@plt+0x4a28>  // b.none
  406ba4:	b	406bac <ferror@plt+0x49fc>
  406ba8:	nop
  406bac:	ldr	x0, [sp, #64]
  406bb0:	add	x0, x0, #0x1
  406bb4:	str	x0, [sp, #64]
  406bb8:	ldr	x0, [sp, #64]
  406bbc:	cmp	x0, #0x0
  406bc0:	b.eq	406bdc <ferror@plt+0x4a2c>  // b.none
  406bc4:	ldr	x0, [sp, #64]
  406bc8:	ldrsb	w0, [x0]
  406bcc:	cmp	w0, #0x0
  406bd0:	b.ne	406ab8 <ferror@plt+0x4908>  // b.any
  406bd4:	b	406bdc <ferror@plt+0x4a2c>
  406bd8:	nop
  406bdc:	mov	w0, #0x0                   	// #0
  406be0:	ldp	x29, x30, [sp], #80
  406be4:	ret
  406be8:	stp	x29, x30, [sp, #-64]!
  406bec:	mov	x29, sp
  406bf0:	str	x0, [sp, #40]
  406bf4:	str	x1, [sp, #32]
  406bf8:	str	x2, [sp, #24]
  406bfc:	str	w3, [sp, #20]
  406c00:	str	xzr, [sp, #56]
  406c04:	ldr	x0, [sp, #40]
  406c08:	cmp	x0, #0x0
  406c0c:	b.ne	406c18 <ferror@plt+0x4a68>  // b.any
  406c10:	mov	w0, #0x0                   	// #0
  406c14:	b	406df4 <ferror@plt+0x4c44>
  406c18:	ldr	x0, [sp, #32]
  406c1c:	ldr	w1, [sp, #20]
  406c20:	str	w1, [x0]
  406c24:	ldr	x0, [sp, #32]
  406c28:	ldr	w1, [x0]
  406c2c:	ldr	x0, [sp, #24]
  406c30:	str	w1, [x0]
  406c34:	bl	402150 <__errno_location@plt>
  406c38:	str	wzr, [x0]
  406c3c:	ldr	x0, [sp, #40]
  406c40:	ldrsb	w0, [x0]
  406c44:	cmp	w0, #0x3a
  406c48:	b.ne	406cbc <ferror@plt+0x4b0c>  // b.any
  406c4c:	ldr	x0, [sp, #40]
  406c50:	add	x0, x0, #0x1
  406c54:	str	x0, [sp, #40]
  406c58:	add	x0, sp, #0x38
  406c5c:	mov	w2, #0xa                   	// #10
  406c60:	mov	x1, x0
  406c64:	ldr	x0, [sp, #40]
  406c68:	bl	401fd0 <strtol@plt>
  406c6c:	mov	w1, w0
  406c70:	ldr	x0, [sp, #24]
  406c74:	str	w1, [x0]
  406c78:	bl	402150 <__errno_location@plt>
  406c7c:	ldr	w0, [x0]
  406c80:	cmp	w0, #0x0
  406c84:	b.ne	406cb4 <ferror@plt+0x4b04>  // b.any
  406c88:	ldr	x0, [sp, #56]
  406c8c:	cmp	x0, #0x0
  406c90:	b.eq	406cb4 <ferror@plt+0x4b04>  // b.none
  406c94:	ldr	x0, [sp, #56]
  406c98:	ldrsb	w0, [x0]
  406c9c:	cmp	w0, #0x0
  406ca0:	b.ne	406cb4 <ferror@plt+0x4b04>  // b.any
  406ca4:	ldr	x0, [sp, #56]
  406ca8:	ldr	x1, [sp, #40]
  406cac:	cmp	x1, x0
  406cb0:	b.ne	406df0 <ferror@plt+0x4c40>  // b.any
  406cb4:	mov	w0, #0xffffffff            	// #-1
  406cb8:	b	406df4 <ferror@plt+0x4c44>
  406cbc:	add	x0, sp, #0x38
  406cc0:	mov	w2, #0xa                   	// #10
  406cc4:	mov	x1, x0
  406cc8:	ldr	x0, [sp, #40]
  406ccc:	bl	401fd0 <strtol@plt>
  406cd0:	mov	w1, w0
  406cd4:	ldr	x0, [sp, #32]
  406cd8:	str	w1, [x0]
  406cdc:	ldr	x0, [sp, #32]
  406ce0:	ldr	w1, [x0]
  406ce4:	ldr	x0, [sp, #24]
  406ce8:	str	w1, [x0]
  406cec:	bl	402150 <__errno_location@plt>
  406cf0:	ldr	w0, [x0]
  406cf4:	cmp	w0, #0x0
  406cf8:	b.ne	406d18 <ferror@plt+0x4b68>  // b.any
  406cfc:	ldr	x0, [sp, #56]
  406d00:	cmp	x0, #0x0
  406d04:	b.eq	406d18 <ferror@plt+0x4b68>  // b.none
  406d08:	ldr	x0, [sp, #56]
  406d0c:	ldr	x1, [sp, #40]
  406d10:	cmp	x1, x0
  406d14:	b.ne	406d20 <ferror@plt+0x4b70>  // b.any
  406d18:	mov	w0, #0xffffffff            	// #-1
  406d1c:	b	406df4 <ferror@plt+0x4c44>
  406d20:	ldr	x0, [sp, #56]
  406d24:	ldrsb	w0, [x0]
  406d28:	cmp	w0, #0x3a
  406d2c:	b.ne	406d54 <ferror@plt+0x4ba4>  // b.any
  406d30:	ldr	x0, [sp, #56]
  406d34:	add	x0, x0, #0x1
  406d38:	ldrsb	w0, [x0]
  406d3c:	cmp	w0, #0x0
  406d40:	b.ne	406d54 <ferror@plt+0x4ba4>  // b.any
  406d44:	ldr	x0, [sp, #24]
  406d48:	ldr	w1, [sp, #20]
  406d4c:	str	w1, [x0]
  406d50:	b	406df0 <ferror@plt+0x4c40>
  406d54:	ldr	x0, [sp, #56]
  406d58:	ldrsb	w0, [x0]
  406d5c:	cmp	w0, #0x2d
  406d60:	b.eq	406d74 <ferror@plt+0x4bc4>  // b.none
  406d64:	ldr	x0, [sp, #56]
  406d68:	ldrsb	w0, [x0]
  406d6c:	cmp	w0, #0x3a
  406d70:	b.ne	406df0 <ferror@plt+0x4c40>  // b.any
  406d74:	ldr	x0, [sp, #56]
  406d78:	add	x0, x0, #0x1
  406d7c:	str	x0, [sp, #40]
  406d80:	str	xzr, [sp, #56]
  406d84:	bl	402150 <__errno_location@plt>
  406d88:	str	wzr, [x0]
  406d8c:	add	x0, sp, #0x38
  406d90:	mov	w2, #0xa                   	// #10
  406d94:	mov	x1, x0
  406d98:	ldr	x0, [sp, #40]
  406d9c:	bl	401fd0 <strtol@plt>
  406da0:	mov	w1, w0
  406da4:	ldr	x0, [sp, #24]
  406da8:	str	w1, [x0]
  406dac:	bl	402150 <__errno_location@plt>
  406db0:	ldr	w0, [x0]
  406db4:	cmp	w0, #0x0
  406db8:	b.ne	406de8 <ferror@plt+0x4c38>  // b.any
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	cmp	x0, #0x0
  406dc4:	b.eq	406de8 <ferror@plt+0x4c38>  // b.none
  406dc8:	ldr	x0, [sp, #56]
  406dcc:	ldrsb	w0, [x0]
  406dd0:	cmp	w0, #0x0
  406dd4:	b.ne	406de8 <ferror@plt+0x4c38>  // b.any
  406dd8:	ldr	x0, [sp, #56]
  406ddc:	ldr	x1, [sp, #40]
  406de0:	cmp	x1, x0
  406de4:	b.ne	406df0 <ferror@plt+0x4c40>  // b.any
  406de8:	mov	w0, #0xffffffff            	// #-1
  406dec:	b	406df4 <ferror@plt+0x4c44>
  406df0:	mov	w0, #0x0                   	// #0
  406df4:	ldp	x29, x30, [sp], #64
  406df8:	ret
  406dfc:	sub	sp, sp, #0x20
  406e00:	str	x0, [sp, #8]
  406e04:	str	x1, [sp]
  406e08:	ldr	x0, [sp, #8]
  406e0c:	str	x0, [sp, #24]
  406e10:	ldr	x0, [sp]
  406e14:	str	xzr, [x0]
  406e18:	b	406e28 <ferror@plt+0x4c78>
  406e1c:	ldr	x0, [sp, #24]
  406e20:	add	x0, x0, #0x1
  406e24:	str	x0, [sp, #24]
  406e28:	ldr	x0, [sp, #24]
  406e2c:	cmp	x0, #0x0
  406e30:	b.eq	406e58 <ferror@plt+0x4ca8>  // b.none
  406e34:	ldr	x0, [sp, #24]
  406e38:	ldrsb	w0, [x0]
  406e3c:	cmp	w0, #0x2f
  406e40:	b.ne	406e58 <ferror@plt+0x4ca8>  // b.any
  406e44:	ldr	x0, [sp, #24]
  406e48:	add	x0, x0, #0x1
  406e4c:	ldrsb	w0, [x0]
  406e50:	cmp	w0, #0x2f
  406e54:	b.eq	406e1c <ferror@plt+0x4c6c>  // b.none
  406e58:	ldr	x0, [sp, #24]
  406e5c:	cmp	x0, #0x0
  406e60:	b.eq	406e74 <ferror@plt+0x4cc4>  // b.none
  406e64:	ldr	x0, [sp, #24]
  406e68:	ldrsb	w0, [x0]
  406e6c:	cmp	w0, #0x0
  406e70:	b.ne	406e7c <ferror@plt+0x4ccc>  // b.any
  406e74:	mov	x0, #0x0                   	// #0
  406e78:	b	406edc <ferror@plt+0x4d2c>
  406e7c:	ldr	x0, [sp]
  406e80:	mov	x1, #0x1                   	// #1
  406e84:	str	x1, [x0]
  406e88:	ldr	x0, [sp, #24]
  406e8c:	add	x0, x0, #0x1
  406e90:	str	x0, [sp, #16]
  406e94:	b	406eb8 <ferror@plt+0x4d08>
  406e98:	ldr	x0, [sp]
  406e9c:	ldr	x0, [x0]
  406ea0:	add	x1, x0, #0x1
  406ea4:	ldr	x0, [sp]
  406ea8:	str	x1, [x0]
  406eac:	ldr	x0, [sp, #16]
  406eb0:	add	x0, x0, #0x1
  406eb4:	str	x0, [sp, #16]
  406eb8:	ldr	x0, [sp, #16]
  406ebc:	ldrsb	w0, [x0]
  406ec0:	cmp	w0, #0x0
  406ec4:	b.eq	406ed8 <ferror@plt+0x4d28>  // b.none
  406ec8:	ldr	x0, [sp, #16]
  406ecc:	ldrsb	w0, [x0]
  406ed0:	cmp	w0, #0x2f
  406ed4:	b.ne	406e98 <ferror@plt+0x4ce8>  // b.any
  406ed8:	ldr	x0, [sp, #24]
  406edc:	add	sp, sp, #0x20
  406ee0:	ret
  406ee4:	stp	x29, x30, [sp, #-64]!
  406ee8:	mov	x29, sp
  406eec:	str	x0, [sp, #24]
  406ef0:	str	x1, [sp, #16]
  406ef4:	b	406ff4 <ferror@plt+0x4e44>
  406ef8:	add	x0, sp, #0x28
  406efc:	mov	x1, x0
  406f00:	ldr	x0, [sp, #24]
  406f04:	bl	406dfc <ferror@plt+0x4c4c>
  406f08:	str	x0, [sp, #56]
  406f0c:	add	x0, sp, #0x20
  406f10:	mov	x1, x0
  406f14:	ldr	x0, [sp, #16]
  406f18:	bl	406dfc <ferror@plt+0x4c4c>
  406f1c:	str	x0, [sp, #48]
  406f20:	ldr	x1, [sp, #40]
  406f24:	ldr	x0, [sp, #32]
  406f28:	add	x0, x1, x0
  406f2c:	cmp	x0, #0x0
  406f30:	b.ne	406f3c <ferror@plt+0x4d8c>  // b.any
  406f34:	mov	w0, #0x1                   	// #1
  406f38:	b	407010 <ferror@plt+0x4e60>
  406f3c:	ldr	x1, [sp, #40]
  406f40:	ldr	x0, [sp, #32]
  406f44:	add	x0, x1, x0
  406f48:	cmp	x0, #0x1
  406f4c:	b.ne	406f90 <ferror@plt+0x4de0>  // b.any
  406f50:	ldr	x0, [sp, #56]
  406f54:	cmp	x0, #0x0
  406f58:	b.eq	406f6c <ferror@plt+0x4dbc>  // b.none
  406f5c:	ldr	x0, [sp, #56]
  406f60:	ldrsb	w0, [x0]
  406f64:	cmp	w0, #0x2f
  406f68:	b.eq	406f88 <ferror@plt+0x4dd8>  // b.none
  406f6c:	ldr	x0, [sp, #48]
  406f70:	cmp	x0, #0x0
  406f74:	b.eq	406f90 <ferror@plt+0x4de0>  // b.none
  406f78:	ldr	x0, [sp, #48]
  406f7c:	ldrsb	w0, [x0]
  406f80:	cmp	w0, #0x2f
  406f84:	b.ne	406f90 <ferror@plt+0x4de0>  // b.any
  406f88:	mov	w0, #0x1                   	// #1
  406f8c:	b	407010 <ferror@plt+0x4e60>
  406f90:	ldr	x0, [sp, #56]
  406f94:	cmp	x0, #0x0
  406f98:	b.eq	40700c <ferror@plt+0x4e5c>  // b.none
  406f9c:	ldr	x0, [sp, #48]
  406fa0:	cmp	x0, #0x0
  406fa4:	b.eq	40700c <ferror@plt+0x4e5c>  // b.none
  406fa8:	ldr	x1, [sp, #40]
  406fac:	ldr	x0, [sp, #32]
  406fb0:	cmp	x1, x0
  406fb4:	b.ne	40700c <ferror@plt+0x4e5c>  // b.any
  406fb8:	ldr	x0, [sp, #40]
  406fbc:	mov	x2, x0
  406fc0:	ldr	x1, [sp, #48]
  406fc4:	ldr	x0, [sp, #56]
  406fc8:	bl	401e80 <strncmp@plt>
  406fcc:	cmp	w0, #0x0
  406fd0:	b.ne	40700c <ferror@plt+0x4e5c>  // b.any
  406fd4:	ldr	x0, [sp, #40]
  406fd8:	ldr	x1, [sp, #56]
  406fdc:	add	x0, x1, x0
  406fe0:	str	x0, [sp, #24]
  406fe4:	ldr	x0, [sp, #32]
  406fe8:	ldr	x1, [sp, #48]
  406fec:	add	x0, x1, x0
  406ff0:	str	x0, [sp, #16]
  406ff4:	ldr	x0, [sp, #24]
  406ff8:	cmp	x0, #0x0
  406ffc:	b.eq	40700c <ferror@plt+0x4e5c>  // b.none
  407000:	ldr	x0, [sp, #16]
  407004:	cmp	x0, #0x0
  407008:	b.ne	406ef8 <ferror@plt+0x4d48>  // b.any
  40700c:	mov	w0, #0x0                   	// #0
  407010:	ldp	x29, x30, [sp], #64
  407014:	ret
  407018:	stp	x29, x30, [sp, #-64]!
  40701c:	mov	x29, sp
  407020:	str	x0, [sp, #40]
  407024:	str	x1, [sp, #32]
  407028:	str	x2, [sp, #24]
  40702c:	ldr	x0, [sp, #40]
  407030:	cmp	x0, #0x0
  407034:	b.ne	407054 <ferror@plt+0x4ea4>  // b.any
  407038:	ldr	x0, [sp, #32]
  40703c:	cmp	x0, #0x0
  407040:	b.ne	407054 <ferror@plt+0x4ea4>  // b.any
  407044:	adrp	x0, 408000 <ferror@plt+0x5e50>
  407048:	add	x0, x0, #0x570
  40704c:	bl	401ef0 <strdup@plt>
  407050:	b	407178 <ferror@plt+0x4fc8>
  407054:	ldr	x0, [sp, #40]
  407058:	cmp	x0, #0x0
  40705c:	b.ne	407070 <ferror@plt+0x4ec0>  // b.any
  407060:	ldr	x1, [sp, #24]
  407064:	ldr	x0, [sp, #32]
  407068:	bl	402040 <strndup@plt>
  40706c:	b	407178 <ferror@plt+0x4fc8>
  407070:	ldr	x0, [sp, #32]
  407074:	cmp	x0, #0x0
  407078:	b.ne	407088 <ferror@plt+0x4ed8>  // b.any
  40707c:	ldr	x0, [sp, #40]
  407080:	bl	401ef0 <strdup@plt>
  407084:	b	407178 <ferror@plt+0x4fc8>
  407088:	ldr	x0, [sp, #40]
  40708c:	cmp	x0, #0x0
  407090:	b.ne	4070b4 <ferror@plt+0x4f04>  // b.any
  407094:	adrp	x0, 408000 <ferror@plt+0x5e50>
  407098:	add	x3, x0, #0x5d0
  40709c:	mov	w2, #0x383                 	// #899
  4070a0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4070a4:	add	x1, x0, #0x578
  4070a8:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4070ac:	add	x0, x0, #0x588
  4070b0:	bl	402140 <__assert_fail@plt>
  4070b4:	ldr	x0, [sp, #32]
  4070b8:	cmp	x0, #0x0
  4070bc:	b.ne	4070e0 <ferror@plt+0x4f30>  // b.any
  4070c0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4070c4:	add	x3, x0, #0x5d0
  4070c8:	mov	w2, #0x384                 	// #900
  4070cc:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4070d0:	add	x1, x0, #0x578
  4070d4:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4070d8:	add	x0, x0, #0x590
  4070dc:	bl	402140 <__assert_fail@plt>
  4070e0:	ldr	x0, [sp, #40]
  4070e4:	bl	401c80 <strlen@plt>
  4070e8:	str	x0, [sp, #56]
  4070ec:	ldr	x0, [sp, #56]
  4070f0:	mvn	x0, x0
  4070f4:	ldr	x1, [sp, #24]
  4070f8:	cmp	x1, x0
  4070fc:	b.ls	407108 <ferror@plt+0x4f58>  // b.plast
  407100:	mov	x0, #0x0                   	// #0
  407104:	b	407178 <ferror@plt+0x4fc8>
  407108:	ldr	x1, [sp, #56]
  40710c:	ldr	x0, [sp, #24]
  407110:	add	x0, x1, x0
  407114:	add	x0, x0, #0x1
  407118:	bl	401e30 <malloc@plt>
  40711c:	str	x0, [sp, #48]
  407120:	ldr	x0, [sp, #48]
  407124:	cmp	x0, #0x0
  407128:	b.ne	407134 <ferror@plt+0x4f84>  // b.any
  40712c:	mov	x0, #0x0                   	// #0
  407130:	b	407178 <ferror@plt+0x4fc8>
  407134:	ldr	x2, [sp, #56]
  407138:	ldr	x1, [sp, #40]
  40713c:	ldr	x0, [sp, #48]
  407140:	bl	401c40 <memcpy@plt>
  407144:	ldr	x1, [sp, #48]
  407148:	ldr	x0, [sp, #56]
  40714c:	add	x0, x1, x0
  407150:	ldr	x2, [sp, #24]
  407154:	ldr	x1, [sp, #32]
  407158:	bl	401c40 <memcpy@plt>
  40715c:	ldr	x1, [sp, #56]
  407160:	ldr	x0, [sp, #24]
  407164:	add	x0, x1, x0
  407168:	ldr	x1, [sp, #48]
  40716c:	add	x0, x1, x0
  407170:	strb	wzr, [x0]
  407174:	ldr	x0, [sp, #48]
  407178:	ldp	x29, x30, [sp], #64
  40717c:	ret
  407180:	stp	x29, x30, [sp, #-32]!
  407184:	mov	x29, sp
  407188:	str	x0, [sp, #24]
  40718c:	str	x1, [sp, #16]
  407190:	ldr	x0, [sp, #16]
  407194:	cmp	x0, #0x0
  407198:	b.eq	4071a8 <ferror@plt+0x4ff8>  // b.none
  40719c:	ldr	x0, [sp, #16]
  4071a0:	bl	401c80 <strlen@plt>
  4071a4:	b	4071ac <ferror@plt+0x4ffc>
  4071a8:	mov	x0, #0x0                   	// #0
  4071ac:	mov	x2, x0
  4071b0:	ldr	x1, [sp, #16]
  4071b4:	ldr	x0, [sp, #24]
  4071b8:	bl	407018 <ferror@plt+0x4e68>
  4071bc:	ldp	x29, x30, [sp], #32
  4071c0:	ret
  4071c4:	stp	x29, x30, [sp, #-304]!
  4071c8:	mov	x29, sp
  4071cc:	str	x0, [sp, #56]
  4071d0:	str	x1, [sp, #48]
  4071d4:	str	x2, [sp, #256]
  4071d8:	str	x3, [sp, #264]
  4071dc:	str	x4, [sp, #272]
  4071e0:	str	x5, [sp, #280]
  4071e4:	str	x6, [sp, #288]
  4071e8:	str	x7, [sp, #296]
  4071ec:	str	q0, [sp, #128]
  4071f0:	str	q1, [sp, #144]
  4071f4:	str	q2, [sp, #160]
  4071f8:	str	q3, [sp, #176]
  4071fc:	str	q4, [sp, #192]
  407200:	str	q5, [sp, #208]
  407204:	str	q6, [sp, #224]
  407208:	str	q7, [sp, #240]
  40720c:	add	x0, sp, #0x130
  407210:	str	x0, [sp, #80]
  407214:	add	x0, sp, #0x130
  407218:	str	x0, [sp, #88]
  40721c:	add	x0, sp, #0x100
  407220:	str	x0, [sp, #96]
  407224:	mov	w0, #0xffffffd0            	// #-48
  407228:	str	w0, [sp, #104]
  40722c:	mov	w0, #0xffffff80            	// #-128
  407230:	str	w0, [sp, #108]
  407234:	add	x2, sp, #0x10
  407238:	add	x3, sp, #0x50
  40723c:	ldp	x0, x1, [x3]
  407240:	stp	x0, x1, [x2]
  407244:	ldp	x0, x1, [x3, #16]
  407248:	stp	x0, x1, [x2, #16]
  40724c:	add	x1, sp, #0x10
  407250:	add	x0, sp, #0x48
  407254:	mov	x2, x1
  407258:	ldr	x1, [sp, #48]
  40725c:	bl	402020 <vasprintf@plt>
  407260:	str	w0, [sp, #124]
  407264:	ldr	w0, [sp, #124]
  407268:	cmp	w0, #0x0
  40726c:	b.ge	407278 <ferror@plt+0x50c8>  // b.tcont
  407270:	mov	x0, #0x0                   	// #0
  407274:	b	4072a0 <ferror@plt+0x50f0>
  407278:	ldr	x0, [sp, #72]
  40727c:	ldrsw	x1, [sp, #124]
  407280:	mov	x2, x1
  407284:	mov	x1, x0
  407288:	ldr	x0, [sp, #56]
  40728c:	bl	407018 <ferror@plt+0x4e68>
  407290:	str	x0, [sp, #112]
  407294:	ldr	x0, [sp, #72]
  407298:	bl	401ff0 <free@plt>
  40729c:	ldr	x0, [sp, #112]
  4072a0:	ldp	x29, x30, [sp], #304
  4072a4:	ret
  4072a8:	stp	x29, x30, [sp, #-48]!
  4072ac:	mov	x29, sp
  4072b0:	str	x0, [sp, #24]
  4072b4:	str	x1, [sp, #16]
  4072b8:	str	wzr, [sp, #44]
  4072bc:	str	wzr, [sp, #40]
  4072c0:	b	40732c <ferror@plt+0x517c>
  4072c4:	ldr	w0, [sp, #44]
  4072c8:	cmp	w0, #0x0
  4072cc:	b.eq	4072d8 <ferror@plt+0x5128>  // b.none
  4072d0:	str	wzr, [sp, #44]
  4072d4:	b	407320 <ferror@plt+0x5170>
  4072d8:	ldrsw	x0, [sp, #40]
  4072dc:	ldr	x1, [sp, #24]
  4072e0:	add	x0, x1, x0
  4072e4:	ldrsb	w0, [x0]
  4072e8:	cmp	w0, #0x5c
  4072ec:	b.ne	4072fc <ferror@plt+0x514c>  // b.any
  4072f0:	mov	w0, #0x1                   	// #1
  4072f4:	str	w0, [sp, #44]
  4072f8:	b	407320 <ferror@plt+0x5170>
  4072fc:	ldrsw	x0, [sp, #40]
  407300:	ldr	x1, [sp, #24]
  407304:	add	x0, x1, x0
  407308:	ldrsb	w0, [x0]
  40730c:	mov	w1, w0
  407310:	ldr	x0, [sp, #16]
  407314:	bl	402060 <strchr@plt>
  407318:	cmp	x0, #0x0
  40731c:	b.ne	407348 <ferror@plt+0x5198>  // b.any
  407320:	ldr	w0, [sp, #40]
  407324:	add	w0, w0, #0x1
  407328:	str	w0, [sp, #40]
  40732c:	ldrsw	x0, [sp, #40]
  407330:	ldr	x1, [sp, #24]
  407334:	add	x0, x1, x0
  407338:	ldrsb	w0, [x0]
  40733c:	cmp	w0, #0x0
  407340:	b.ne	4072c4 <ferror@plt+0x5114>  // b.any
  407344:	b	40734c <ferror@plt+0x519c>
  407348:	nop
  40734c:	ldr	w1, [sp, #40]
  407350:	ldr	w0, [sp, #44]
  407354:	sub	w0, w1, w0
  407358:	sxtw	x0, w0
  40735c:	ldp	x29, x30, [sp], #48
  407360:	ret
  407364:	stp	x29, x30, [sp, #-64]!
  407368:	mov	x29, sp
  40736c:	str	x0, [sp, #40]
  407370:	str	x1, [sp, #32]
  407374:	str	x2, [sp, #24]
  407378:	str	w3, [sp, #20]
  40737c:	ldr	x0, [sp, #40]
  407380:	ldr	x0, [x0]
  407384:	str	x0, [sp, #56]
  407388:	ldr	x0, [sp, #56]
  40738c:	ldrsb	w0, [x0]
  407390:	cmp	w0, #0x0
  407394:	b.ne	4073d4 <ferror@plt+0x5224>  // b.any
  407398:	ldr	x0, [sp, #40]
  40739c:	ldr	x0, [x0]
  4073a0:	ldrsb	w0, [x0]
  4073a4:	cmp	w0, #0x0
  4073a8:	b.eq	4073cc <ferror@plt+0x521c>  // b.none
  4073ac:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4073b0:	add	x3, x0, #0x5e0
  4073b4:	mov	w2, #0x3c6                 	// #966
  4073b8:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4073bc:	add	x1, x0, #0x578
  4073c0:	adrp	x0, 408000 <ferror@plt+0x5e50>
  4073c4:	add	x0, x0, #0x598
  4073c8:	bl	402140 <__assert_fail@plt>
  4073cc:	mov	x0, #0x0                   	// #0
  4073d0:	b	407604 <ferror@plt+0x5454>
  4073d4:	ldr	x1, [sp, #24]
  4073d8:	ldr	x0, [sp, #56]
  4073dc:	bl	402050 <strspn@plt>
  4073e0:	mov	x1, x0
  4073e4:	ldr	x0, [sp, #56]
  4073e8:	add	x0, x0, x1
  4073ec:	str	x0, [sp, #56]
  4073f0:	ldr	x0, [sp, #56]
  4073f4:	ldrsb	w0, [x0]
  4073f8:	cmp	w0, #0x0
  4073fc:	b.ne	407414 <ferror@plt+0x5264>  // b.any
  407400:	ldr	x0, [sp, #40]
  407404:	ldr	x1, [sp, #56]
  407408:	str	x1, [x0]
  40740c:	mov	x0, #0x0                   	// #0
  407410:	b	407604 <ferror@plt+0x5454>
  407414:	ldr	w0, [sp, #20]
  407418:	cmp	w0, #0x0
  40741c:	b.eq	407538 <ferror@plt+0x5388>  // b.none
  407420:	ldr	x0, [sp, #56]
  407424:	ldrsb	w0, [x0]
  407428:	mov	w1, w0
  40742c:	adrp	x0, 408000 <ferror@plt+0x5e50>
  407430:	add	x0, x0, #0x5a8
  407434:	bl	402060 <strchr@plt>
  407438:	cmp	x0, #0x0
  40743c:	b.eq	407538 <ferror@plt+0x5388>  // b.none
  407440:	ldr	x0, [sp, #56]
  407444:	ldrsb	w0, [x0]
  407448:	strb	w0, [sp, #48]
  40744c:	strb	wzr, [sp, #49]
  407450:	ldr	x0, [sp, #56]
  407454:	add	x0, x0, #0x1
  407458:	add	x1, sp, #0x30
  40745c:	bl	4072a8 <ferror@plt+0x50f8>
  407460:	mov	x1, x0
  407464:	ldr	x0, [sp, #32]
  407468:	str	x1, [x0]
  40746c:	ldr	x0, [sp, #32]
  407470:	ldr	x0, [x0]
  407474:	add	x0, x0, #0x1
  407478:	ldr	x1, [sp, #56]
  40747c:	add	x0, x1, x0
  407480:	ldrsb	w0, [x0]
  407484:	cmp	w0, #0x0
  407488:	b.eq	4074fc <ferror@plt+0x534c>  // b.none
  40748c:	ldr	x0, [sp, #32]
  407490:	ldr	x0, [x0]
  407494:	add	x0, x0, #0x1
  407498:	ldr	x1, [sp, #56]
  40749c:	add	x0, x1, x0
  4074a0:	ldrsb	w1, [x0]
  4074a4:	ldrsb	w0, [sp, #48]
  4074a8:	cmp	w1, w0
  4074ac:	b.ne	4074fc <ferror@plt+0x534c>  // b.any
  4074b0:	ldr	x0, [sp, #32]
  4074b4:	ldr	x0, [x0]
  4074b8:	add	x0, x0, #0x2
  4074bc:	ldr	x1, [sp, #56]
  4074c0:	add	x0, x1, x0
  4074c4:	ldrsb	w0, [x0]
  4074c8:	cmp	w0, #0x0
  4074cc:	b.eq	407510 <ferror@plt+0x5360>  // b.none
  4074d0:	ldr	x0, [sp, #32]
  4074d4:	ldr	x0, [x0]
  4074d8:	add	x0, x0, #0x2
  4074dc:	ldr	x1, [sp, #56]
  4074e0:	add	x0, x1, x0
  4074e4:	ldrsb	w0, [x0]
  4074e8:	mov	w1, w0
  4074ec:	ldr	x0, [sp, #24]
  4074f0:	bl	402060 <strchr@plt>
  4074f4:	cmp	x0, #0x0
  4074f8:	b.ne	407510 <ferror@plt+0x5360>  // b.any
  4074fc:	ldr	x0, [sp, #40]
  407500:	ldr	x1, [sp, #56]
  407504:	str	x1, [x0]
  407508:	mov	x0, #0x0                   	// #0
  40750c:	b	407604 <ferror@plt+0x5454>
  407510:	ldr	x0, [sp, #56]
  407514:	add	x1, x0, #0x1
  407518:	str	x1, [sp, #56]
  40751c:	ldr	x1, [sp, #32]
  407520:	ldr	x1, [x1]
  407524:	add	x1, x1, #0x2
  407528:	add	x1, x0, x1
  40752c:	ldr	x0, [sp, #40]
  407530:	str	x1, [x0]
  407534:	b	407600 <ferror@plt+0x5450>
  407538:	ldr	w0, [sp, #20]
  40753c:	cmp	w0, #0x0
  407540:	b.eq	4075d0 <ferror@plt+0x5420>  // b.none
  407544:	ldr	x1, [sp, #24]
  407548:	ldr	x0, [sp, #56]
  40754c:	bl	4072a8 <ferror@plt+0x50f8>
  407550:	mov	x1, x0
  407554:	ldr	x0, [sp, #32]
  407558:	str	x1, [x0]
  40755c:	ldr	x0, [sp, #32]
  407560:	ldr	x0, [x0]
  407564:	ldr	x1, [sp, #56]
  407568:	add	x0, x1, x0
  40756c:	ldrsb	w0, [x0]
  407570:	cmp	w0, #0x0
  407574:	b.eq	4075b4 <ferror@plt+0x5404>  // b.none
  407578:	ldr	x0, [sp, #32]
  40757c:	ldr	x0, [x0]
  407580:	ldr	x1, [sp, #56]
  407584:	add	x0, x1, x0
  407588:	ldrsb	w0, [x0]
  40758c:	mov	w1, w0
  407590:	ldr	x0, [sp, #24]
  407594:	bl	402060 <strchr@plt>
  407598:	cmp	x0, #0x0
  40759c:	b.ne	4075b4 <ferror@plt+0x5404>  // b.any
  4075a0:	ldr	x0, [sp, #40]
  4075a4:	ldr	x1, [sp, #56]
  4075a8:	str	x1, [x0]
  4075ac:	mov	x0, #0x0                   	// #0
  4075b0:	b	407604 <ferror@plt+0x5454>
  4075b4:	ldr	x0, [sp, #32]
  4075b8:	ldr	x0, [x0]
  4075bc:	ldr	x1, [sp, #56]
  4075c0:	add	x1, x1, x0
  4075c4:	ldr	x0, [sp, #40]
  4075c8:	str	x1, [x0]
  4075cc:	b	407600 <ferror@plt+0x5450>
  4075d0:	ldr	x1, [sp, #24]
  4075d4:	ldr	x0, [sp, #56]
  4075d8:	bl	402120 <strcspn@plt>
  4075dc:	mov	x1, x0
  4075e0:	ldr	x0, [sp, #32]
  4075e4:	str	x1, [x0]
  4075e8:	ldr	x0, [sp, #32]
  4075ec:	ldr	x0, [x0]
  4075f0:	ldr	x1, [sp, #56]
  4075f4:	add	x1, x1, x0
  4075f8:	ldr	x0, [sp, #40]
  4075fc:	str	x1, [x0]
  407600:	ldr	x0, [sp, #56]
  407604:	ldp	x29, x30, [sp], #64
  407608:	ret
  40760c:	stp	x29, x30, [sp, #-48]!
  407610:	mov	x29, sp
  407614:	str	x0, [sp, #24]
  407618:	ldr	x0, [sp, #24]
  40761c:	bl	401eb0 <fgetc@plt>
  407620:	str	w0, [sp, #44]
  407624:	ldr	w0, [sp, #44]
  407628:	cmn	w0, #0x1
  40762c:	b.ne	407638 <ferror@plt+0x5488>  // b.any
  407630:	mov	w0, #0x1                   	// #1
  407634:	b	407648 <ferror@plt+0x5498>
  407638:	ldr	w0, [sp, #44]
  40763c:	cmp	w0, #0xa
  407640:	b.ne	407618 <ferror@plt+0x5468>  // b.any
  407644:	mov	w0, #0x0                   	// #0
  407648:	ldp	x29, x30, [sp], #48
  40764c:	ret
  407650:	stp	x29, x30, [sp, #-64]!
  407654:	mov	x29, sp
  407658:	stp	x19, x20, [sp, #16]
  40765c:	adrp	x20, 419000 <ferror@plt+0x16e50>
  407660:	add	x20, x20, #0xdc0
  407664:	stp	x21, x22, [sp, #32]
  407668:	adrp	x21, 419000 <ferror@plt+0x16e50>
  40766c:	add	x21, x21, #0xdb8
  407670:	sub	x20, x20, x21
  407674:	mov	w22, w0
  407678:	stp	x23, x24, [sp, #48]
  40767c:	mov	x23, x1
  407680:	mov	x24, x2
  407684:	bl	401c00 <memcpy@plt-0x40>
  407688:	cmp	xzr, x20, asr #3
  40768c:	b.eq	4076b8 <ferror@plt+0x5508>  // b.none
  407690:	asr	x20, x20, #3
  407694:	mov	x19, #0x0                   	// #0
  407698:	ldr	x3, [x21, x19, lsl #3]
  40769c:	mov	x2, x24
  4076a0:	add	x19, x19, #0x1
  4076a4:	mov	x1, x23
  4076a8:	mov	w0, w22
  4076ac:	blr	x3
  4076b0:	cmp	x20, x19
  4076b4:	b.ne	407698 <ferror@plt+0x54e8>  // b.any
  4076b8:	ldp	x19, x20, [sp, #16]
  4076bc:	ldp	x21, x22, [sp, #32]
  4076c0:	ldp	x23, x24, [sp, #48]
  4076c4:	ldp	x29, x30, [sp], #64
  4076c8:	ret
  4076cc:	nop
  4076d0:	ret
  4076d4:	nop
  4076d8:	adrp	x2, 41a000 <ferror@plt+0x17e50>
  4076dc:	mov	x1, #0x0                   	// #0
  4076e0:	ldr	x2, [x2, #712]
  4076e4:	b	401d70 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004076e8 <.fini>:
  4076e8:	stp	x29, x30, [sp, #-16]!
  4076ec:	mov	x29, sp
  4076f0:	ldp	x29, x30, [sp], #16
  4076f4:	ret
