
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1096.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
Finished Parsing XDC File [C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/scpu/constrs/nexys_a7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1096.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1096.727 ; gain = 0.000
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1096.727 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4160 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ae92fd53

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-389] Phase Retarget created 49 cells and removed 91 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 172a55d60

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1457c2992

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG chip_inst/clk_div_reg[0]_BUFG_inst to drive 4162 load(s) on clock net chip_inst/clk_div_reg_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15896d511

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15896d511

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d438ed2a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1802.250 ; gain = 563.934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              49  |              91  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1802.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cd511486

Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1802.250 ; gain = 563.934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1802.250 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cd511486

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1802.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1802.250 ; gain = 705.523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1802.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/20201/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -incremental C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-9147] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 37898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1913.707 ; gain = 111.457
WARNING: [Project 1-471] No reusable place or route information found in incremental checkpoint 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.srcs/utils_1/imports/synth_1/Top.dcp'. Incremental flow will be skipped.
WARNING: [Project 1-1170] Cell Matching (19.69 %) & Net Matching (17.38 %) is less than the threshold values (80.00 %, 75.00 % respectively) needed to run Incremental flow.
INFO: [Project 1-1172] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.355 ; gain = 141.105
read_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.355 ; gain = 141.105
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1943.355 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 115e98c08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1943.355 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1943.355 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'chip_inst/lemon_vga_top/u_vga_sync/counter_mod_p_tick/pixel_x_count[9]_i_1' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	chip_inst/lemon_vga_top/u_rgb_out/vga_r_reg[2] {FDCE}
	chip_inst/lemon_vga_top/u_rgb_out/vga_r_reg[2]_lopt_replica_5 {FDCE}
	chip_inst/lemon_vga_top/u_rgb_out/vga_r_reg[2]_lopt_replica {FDCE}
	chip_inst/lemon_vga_top/u_rgb_out/vga_r_reg[2]_lopt_replica_4 {FDCE}
	chip_inst/lemon_vga_top/u_rgb_out/vga_r_reg[2]_lopt_replica_6 {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec45ec9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.047 ; gain = 10.691

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a6aa8b85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a6aa8b85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2004.801 ; gain = 61.445
Phase 1 Placer Initialization | Checksum: 1a6aa8b85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cb914cc5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1ab629e23

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2004.801 ; gain = 61.445
Phase 2 Global Placement | Checksum: 1ab629e23

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 102644e36

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a768a6a9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a849f1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a849f1b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e0f4456e

Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bb60e264

Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bb60e264

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2004.801 ; gain = 61.445
Phase 3 Detail Placement | Checksum: 1bb60e264

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2004.801 ; gain = 61.445

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6a2113c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.543 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e42d7c6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2071.492 ; gain = 19.262
INFO: [Place 46-33] Processed net chip_inst/lemon_vga_top/u_vga_sync/aresetn_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20caa637d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2071.492 ; gain = 19.262
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6a2113c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:43 . Memory (MB): peak = 2071.492 ; gain = 128.137
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.543. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22e139a84

Time (s): cpu = 00:01:12 ; elapsed = 00:01:43 . Memory (MB): peak = 2071.492 ; gain = 128.137
Phase 4.1 Post Commit Optimization | Checksum: 22e139a84

Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 2071.492 ; gain = 128.137

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22e139a84

Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 2071.492 ; gain = 128.137

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22e139a84

Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2071.492 ; gain = 128.137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2071.492 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a0f6f908

Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 2071.492 ; gain = 128.137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0f6f908

Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2071.492 ; gain = 128.137
Ending Placer Task | Checksum: c8263983

Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2071.492 ; gain = 128.137
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:48 . Memory (MB): peak = 2071.492 ; gain = 128.137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2071.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2071.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2071.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2071.492 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b9dc1d4f ConstDB: 0 ShapeSum: e4a1c34 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1864952

Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 2166.793 ; gain = 95.301
Post Restoration Checksum: NetGraph: 272ccb79 NumContArr: aa597dd9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d1864952

Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2191.059 ; gain = 119.566

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d1864952

Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2198.129 ; gain = 126.637

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d1864952

Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2198.129 ; gain = 126.637
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c00ce591

Time (s): cpu = 00:01:05 ; elapsed = 00:01:48 . Memory (MB): peak = 2263.543 ; gain = 192.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.729  | TNS=0.000  | WHS=-0.151 | THS=-6.543 |

Phase 2 Router Initialization | Checksum: 246d48a7e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:56 . Memory (MB): peak = 2285.938 ; gain = 214.445

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00248074 %
  Global Horizontal Routing Utilization  = 0.00539926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37605
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37601
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a47115f8

Time (s): cpu = 00:01:24 ; elapsed = 00:02:10 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15279
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.185  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1666032cf

Time (s): cpu = 00:02:00 ; elapsed = 00:03:12 . Memory (MB): peak = 2339.617 ; gain = 268.125
Phase 4 Rip-up And Reroute | Checksum: 1666032cf

Time (s): cpu = 00:02:00 ; elapsed = 00:03:12 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1666032cf

Time (s): cpu = 00:02:01 ; elapsed = 00:03:12 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1666032cf

Time (s): cpu = 00:02:01 ; elapsed = 00:03:13 . Memory (MB): peak = 2339.617 ; gain = 268.125
Phase 5 Delay and Skew Optimization | Checksum: 1666032cf

Time (s): cpu = 00:02:01 ; elapsed = 00:03:13 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 125928a02

Time (s): cpu = 00:02:02 ; elapsed = 00:03:15 . Memory (MB): peak = 2339.617 ; gain = 268.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.185  | TNS=0.000  | WHS=0.167  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125928a02

Time (s): cpu = 00:02:02 ; elapsed = 00:03:15 . Memory (MB): peak = 2339.617 ; gain = 268.125
Phase 6 Post Hold Fix | Checksum: 125928a02

Time (s): cpu = 00:02:03 ; elapsed = 00:03:15 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.2372 %
  Global Horizontal Routing Utilization  = 22.8457 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 125928a02

Time (s): cpu = 00:02:03 ; elapsed = 00:03:16 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 125928a02

Time (s): cpu = 00:02:03 ; elapsed = 00:03:16 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 83011cf2

Time (s): cpu = 00:02:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2339.617 ; gain = 268.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.185  | TNS=0.000  | WHS=0.167  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 83011cf2

Time (s): cpu = 00:02:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2339.617 ; gain = 268.125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2339.617 ; gain = 268.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:31 . Memory (MB): peak = 2339.617 ; gain = 268.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2339.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2339.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ethereal/Desktop/university/3-00ZJUcourse/computer_systemIII/xpart/xpart/xpart.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2339.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
