#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000178b92bde30 .scope module, "tb_alu" "tb_alu" 2 2;
 .timescale 0 0;
v00000178b93101e0_0 .var "ALU_OPCODE", 4 0;
v00000178b9310fa0_0 .net "Output", 31 0, v00000178b92aa9d0_0;  1 drivers
v00000178b9310280_0 .var "data1", 31 0;
v00000178b93108c0_0 .var "data2", 31 0;
S_00000178b92bdfc0 .scope module, "uut" "alu" 2 9, 3 3 0, S_00000178b92bde30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "ALU_OPCODE";
    .port_info 3 /OUTPUT 32 "Output";
v00000178b92a70e0_0 .net "ALU_OPCODE", 4 0, v00000178b93101e0_0;  1 drivers
v00000178b9396ad0_0 .net "MULHSU_result", 31 0, L_00000178b9369fd0;  1 drivers
v00000178b92be150_0 .net "MULHU_result", 31 0, L_00000178b936a9d0;  1 drivers
v00000178b92be1f0_0 .net "MULH_result", 31 0, L_00000178b9310a00;  1 drivers
v00000178b92aa9d0_0 .var "Output", 31 0;
v00000178b92aaa70_0 .net/s *"_ivl_0", 63 0, L_00000178b9310320;  1 drivers
L_00000178b9311068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178b9310d20_0 .net *"_ivl_11", 31 0, L_00000178b9311068;  1 drivers
v00000178b93106e0_0 .net *"_ivl_12", 63 0, L_00000178b9310500;  1 drivers
L_00000178b93110b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178b9310be0_0 .net *"_ivl_15", 31 0, L_00000178b93110b0;  1 drivers
v00000178b9310780_0 .net/s *"_ivl_2", 63 0, L_00000178b9310460;  1 drivers
v00000178b9310140_0 .net *"_ivl_20", 63 0, L_00000178b936a570;  1 drivers
L_00000178b93110f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178b9310dc0_0 .net *"_ivl_23", 31 0, L_00000178b93110f8;  1 drivers
v00000178b93105a0_0 .net *"_ivl_24", 63 0, L_00000178b936ae30;  1 drivers
L_00000178b9311140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178b9310e60_0 .net *"_ivl_27", 31 0, L_00000178b9311140;  1 drivers
v00000178b9310820_0 .net *"_ivl_8", 63 0, L_00000178b9310aa0;  1 drivers
v00000178b9310c80_0 .net "data1", 31 0, v00000178b9310280_0;  1 drivers
v00000178b9310f00_0 .net "data2", 31 0, v00000178b93108c0_0;  1 drivers
v00000178b93103c0_0 .net "mulh_result", 63 0, L_00000178b9310960;  1 drivers
v00000178b9310640_0 .net "mulhsu_result", 63 0, L_00000178b9369490;  1 drivers
v00000178b93100a0_0 .net "mulhu_result", 63 0, L_00000178b9310b40;  1 drivers
E_00000178b92ad950/0 .event anyedge, v00000178b92a70e0_0, v00000178b9310c80_0, v00000178b9310f00_0, v00000178b92be1f0_0;
E_00000178b92ad950/1 .event anyedge, v00000178b92be150_0, v00000178b9396ad0_0;
E_00000178b92ad950 .event/or E_00000178b92ad950/0, E_00000178b92ad950/1;
L_00000178b9310320 .extend/s 64, v00000178b9310280_0;
L_00000178b9310460 .extend/s 64, v00000178b93108c0_0;
L_00000178b9310960 .arith/mult 64, L_00000178b9310320, L_00000178b9310460;
L_00000178b9310a00 .part L_00000178b9310960, 32, 32;
L_00000178b9310aa0 .concat [ 32 32 0 0], v00000178b9310280_0, L_00000178b9311068;
L_00000178b9310500 .concat [ 32 32 0 0], v00000178b93108c0_0, L_00000178b93110b0;
L_00000178b9310b40 .arith/mult 64, L_00000178b9310aa0, L_00000178b9310500;
L_00000178b936a9d0 .part L_00000178b9310b40, 32, 32;
L_00000178b936a570 .concat [ 32 32 0 0], v00000178b9310280_0, L_00000178b93110f8;
L_00000178b936ae30 .concat [ 32 32 0 0], v00000178b93108c0_0, L_00000178b9311140;
L_00000178b9369490 .arith/mult 64, L_00000178b936a570, L_00000178b936ae30;
L_00000178b9369fd0 .part L_00000178b9369490, 32, 32;
    .scope S_00000178b92bdfc0;
T_0 ;
    %wait E_00000178b92ad950;
    %load/vec4 v00000178b92a70e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %add;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %sub;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %delay 1, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %or;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %delay 1, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %xor;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %delay 1, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %and;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %ix/getv 4, v00000178b9310f00_0;
    %shiftr 4;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %ix/getv 4, v00000178b9310f00_0;
    %shiftl 4;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %ix/getv 4, v00000178b9310f00_0;
    %shiftr 4;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %delay 3, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %mul;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %delay 3, 0;
    %load/vec4 v00000178b92be1f0_0;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %delay 3, 0;
    %load/vec4 v00000178b92be150_0;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %delay 3, 0;
    %load/vec4 v00000178b9396ad0_0;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %delay 3, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %div/s;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %delay 3, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %div;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %delay 4, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %mod/s;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %delay 4, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %mod;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %delay 2, 0;
    %load/vec4 v00000178b9310c80_0;
    %load/vec4 v00000178b9310f00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %delay 1, 0;
    %load/vec4 v00000178b9310f00_0;
    %store/vec4 v00000178b92aa9d0_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000178b92bde30;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time: %0t | ALU_OPCODE: %b | data1: %d | data2: %d | Output: %d", $time, v00000178b93101e0_0, v00000178b9310280_0, v00000178b93108c0_0, v00000178b9310fa0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000178b9310280_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000178b93108c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v00000178b93101e0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ALUTest.v";
    ".\ALU.v";
