Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 20:45:54 2021
| Host         : HORIZON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neorv32_test_setup_timing_summary_routed.rpt -pb neorv32_test_setup_timing_summary_routed.pb -rpx neorv32_test_setup_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_test_setup
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.888        0.000                      0                 3887        0.117        0.000                      0                 3887        4.500        0.000                       0                  1866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.888        0.000                      0                 3715        0.117        0.000                      0                 3715        4.500        0.000                       0                  1866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.779        0.000                      0                  172        0.621        0.000                      0                  172  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 5.069ns (57.544%)  route 3.740ns (42.456%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.611     5.137    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.591 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[1]
                         net (fo=9, routed)           0.978     8.569    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[1]
    SLICE_X10Y11         LUT3 (Prop_lut3_I2_O)        0.150     8.719 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/shifter[cnt][1]_i_2/O
                         net (fo=2, routed)           0.577     9.296    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[4]_0[0]
    SLICE_X9Y11          LUT5 (Prop_lut5_I3_O)        0.348     9.644 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8/O
                         net (fo=1, routed)           0.000     9.644    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_8_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.194 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.650    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.764 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.764    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.878    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.992    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.214 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_157/O[0]
                         net (fo=1, routed)           0.707    11.921    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_157_n_7
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.299    12.220 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_156/O
                         net (fo=1, routed)           0.171    12.391    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_156_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.515 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_89/O
                         net (fo=1, routed)           0.727    13.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/alu_res[0]
    SLICE_X7Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.366 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_37/O
                         net (fo=1, routed)           0.580    13.946    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[0]
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.491    14.838    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.074    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.833    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][20]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][20]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][20]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][22]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][22]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][22]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][27]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 4.207ns (48.761%)  route 4.421ns (51.239%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.218    13.763    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.442    14.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y19         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/C
                         clock pessimism              0.258    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 4.207ns (48.915%)  route 4.394ns (51.085%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.190    13.735    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y18         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.443    14.790    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y18         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][16]/C
                         clock pessimism              0.258    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y18         FDPE (Setup_fdpe_C_CE)      -0.205    14.808    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][16]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][18]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 4.207ns (48.915%)  route 4.394ns (51.085%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.190    13.735    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X13Y18         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.443    14.790    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y18         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][18]/C
                         clock pessimism              0.258    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y18         FDPE (Setup_fdpe_C_CE)      -0.205    14.808    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][18]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][17]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 4.207ns (49.036%)  route 4.372ns (50.964%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.609     5.135    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOADO[2]
                         net (fo=11, routed)          1.309     8.898    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/DOADO[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53/O
                         net (fo=1, routed)           0.000     9.022    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event[12]_i_53_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.555 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.555    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_38_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.672    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_29_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.789    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_16_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.906    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_8_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.160 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/cnt_event_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.016    11.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cmp_o[1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.367    11.543 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4/O
                         net (fo=5, routed)           0.878    12.421    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine[state][5]_i_4_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.545 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][31]_i_1/O
                         net (fo=31, routed)          1.169    13.714    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]
    SLICE_X14Y15         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.447    14.794    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y15         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][17]/C
                         clock pessimism              0.258    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y15         FDPE (Setup_fdpe_C_CE)      -0.169    14.848    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][17]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx_reg[sreg][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.555     1.441    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx_reg[sreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx_reg[sreg][0]/Q
                         net (fo=2, routed)           0.065     1.647    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_tx_reg[sreg_n_0_][0]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.692 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_i_1/O
                         net (fo=1, routed)           0.000     1.692    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o0
    SLICE_X8Y24          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.822     1.953    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121     1.575    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.563     1.449    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]/Q
                         net (fo=2, routed)           0.066     1.657    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][19]
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.702 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[19]_i_1/O
                         net (fo=1, routed)           0.000     1.702    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[19]_i_1_n_0
    SLICE_X14Y16         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.831     1.962    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.121     1.583    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.558     1.444    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][16]/Q
                         net (fo=2, routed)           0.065     1.650    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][16]
    SLICE_X29Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.695 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][16]_i_1/O
                         net (fo=1, routed)           0.000     1.695    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][16]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.826     1.957    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.091     1.548    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.561     1.447    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/Q
                         net (fo=2, routed)           0.098     1.686    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in45[20]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][20]_i_1/O
                         net (fo=1, routed)           0.000     1.731    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][20]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.829     1.960    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][20]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.120     1.580    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.559     1.445    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][25]/Q
                         net (fo=2, routed)           0.099     1.685    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][25]
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.730 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[25]_i_1/O
                         net (fo=1, routed)           0.000     1.730    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[25]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.827     1.958    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[25]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.120     1.578    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.566     1.452    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][11]/Q
                         net (fo=2, routed)           0.099     1.693    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data2[11]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][11]_i_1/O
                         net (fo=1, routed)           0.000     1.738    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][11]_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.836     1.967    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/C
                         clock pessimism             -0.502     1.465    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.120     1.585    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][0][33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.597     1.483    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.624 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][0][33]/Q
                         net (fo=2, routed)           0.071     1.695    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ipb_reg[data][0]_1[33]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine[buf][17]_i_2/O
                         net (fo=1, routed)           0.000     1.740    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in40[34]
    SLICE_X0Y5           FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.868     1.999    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][17]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.587    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/issue_engine_reg[buf][17]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.565     1.451    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][12]/Q
                         net (fo=2, routed)           0.101     1.693    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in45[12]
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][12]_i_1/O
                         net (fo=1, routed)           0.000     1.738    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][12]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.834     1.965    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][12]/C
                         clock pessimism             -0.501     1.464    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120     1.584    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.595     1.481    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.622 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev][2]/Q
                         net (fo=3, routed)           0.073     1.695    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[state_prev_n_0_][2]
    SLICE_X5Y6           LUT5 (Prop_lut5_I3_O)        0.045     1.740 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event[5]_i_1/O
                         net (fo=1, routed)           0.000     1.740    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_nxt_reg0101_out
    SLICE_X5Y6           FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.866     1.997    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[5]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092     1.586    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_event_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.564     1.450    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][13]/Q
                         net (fo=2, routed)           0.103     1.694    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][13]
    SLICE_X14Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.739 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][13]_i_1/O
                         net (fo=1, routed)           0.000     1.739    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][13]_i_1_n_0
    SLICE_X14Y14         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.833     1.964    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y14         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y14         FDCE (Hold_fdce_C_D)         0.121     1.584    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_lh_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_hh_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_ll_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_file_ram_hl_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hh_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_hl_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/dmem_file_lh_reg/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28   neorv32_top_inst/clk_div_ff_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   neorv32_top_inst/clk_div_ff_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   neorv32_top_inst/clk_div_ff_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[privilege][0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y5   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[privilege][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y16  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y16  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y17  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y28   neorv32_top_inst/clk_div_ff_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   neorv32_top_inst/clk_div_ff_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y28   neorv32_top_inst/clk_div_ff_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][3][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y8   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mhpmcounter][3][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y17  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y19  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y20  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.580ns (10.255%)  route 5.076ns (89.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         4.268    10.804    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y12         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y12         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]/C
                         clock pessimism              0.186    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X42Y12         FDPE (Recov_fdpe_C_PRE)     -0.361    14.583    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][28]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.580ns (10.255%)  route 5.076ns (89.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         4.268    10.804    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y12         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][20]/C
                         clock pessimism              0.186    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    14.625    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][20]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.580ns (10.255%)  route 5.076ns (89.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         4.268    10.804    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y12         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]/C
                         clock pessimism              0.186    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    14.625    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][29]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.580ns (10.255%)  route 5.076ns (89.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         4.268    10.804    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y12         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]/C
                         clock pessimism              0.186    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    14.625    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][30]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.580ns (10.848%)  route 4.767ns (89.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.959    10.495    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X44Y12         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.447    14.794    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X44Y12         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]/C
                         clock pessimism              0.186    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X44Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.540    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][26]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][23]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.580ns (11.419%)  route 4.499ns (88.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.692    10.228    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y10         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.448    14.795    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y10         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][23]/C
                         clock pessimism              0.186    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X42Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    14.585    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][23]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.694    10.230    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X35Y7          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y7          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/C
                         clock pessimism              0.258    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X35Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 0.580ns (11.413%)  route 4.502ns (88.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.694    10.230    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X35Y7          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.446    14.793    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X35Y7          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][7]/C
                         clock pessimism              0.258    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X35Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][7]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.230    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.580ns (11.419%)  route 4.499ns (88.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.692    10.228    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X42Y10         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.448    14.795    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/C
                         clock pessimism              0.186    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.627    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_gen_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.580ns (11.788%)  route 4.340ns (88.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.622     5.148    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  neorv32_top_inst/rstn_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  neorv32_top_inst/rstn_gen_reg[3]/Q
                         net (fo=2, routed)           0.807     6.412    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/Q[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.536 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         3.533    10.069    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]_1
    SLICE_X47Y10         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        1.449    14.796    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/clk_i_IBUF_BUFG
    SLICE_X47Y10         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/C
                         clock pessimism              0.186    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X47Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.542    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.209ns (35.507%)  route 0.380ns (64.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.243     2.059    neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]_0
    SLICE_X6Y22          FDCE                                         f  neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.853     1.984    neorv32_top_inst/neorv32_bus_keeper_inst/clk_i_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X6Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.547%)  route 0.348ns (62.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.211     2.027    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg_1
    SLICE_X0Y22          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.855     1.986    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.547%)  route 0.348ns (62.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.211     2.027    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg_1
    SLICE_X0Y22          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.855     1.986    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.547%)  route 0.348ns (62.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.211     2.027    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg_1
    SLICE_X0Y22          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.855     1.986    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.924%)  route 0.407ns (66.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.270     2.086    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg_1
    SLICE_X1Y21          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.856     1.987    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.924%)  route 0.407ns (66.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.270     2.086    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg_1
    SLICE_X1Y21          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.856     1.987    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/clk_div_ff_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.209ns (30.764%)  route 0.470ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.333     2.150    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst_n_4
    SLICE_X5Y23          FDCE                                         f  neorv32_top_inst/clk_div_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.851     1.982    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  neorv32_top_inst/clk_div_ff_reg[2]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    neorv32_top_inst/clk_div_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[bus_err]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.209ns (30.764%)  route 0.470ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.333     2.150    neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[pending]_0
    SLICE_X5Y23          FDCE                                         f  neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[bus_err]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.851     1.982    neorv32_top_inst/neorv32_bus_keeper_inst/clk_i_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[bus_err]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    neorv32_top_inst/neorv32_bus_keeper_inst/control_reg[bus_err]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.215%)  route 0.559ns (72.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.422     2.238    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X6Y8           FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.865     1.996    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][10]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X6Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.450    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][10]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.215%)  route 0.559ns (72.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.584     1.470    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/clk_i_IBUF_BUFG
    SLICE_X2Y24          FDPE                                         r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rst_gen_reg[3]/Q
                         net (fo=2, routed)           0.137     1.771    neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/rstn_o
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     1.816 f  neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3/O
                         net (fo=154, routed)         0.422     2.238    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[exc_ack]_1
    SLICE_X6Y8           FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1865, routed)        0.865     1.996    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][12]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X6Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.450    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_execute_engine_reg[state][12]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.788    





