Warning (10268): Verilog HDL information at temp_input.v(17): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 17
