// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop27 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_640_out,
        num_V_640_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce,
        grp_fu_1984_p_din0,
        grp_fu_1984_p_din1,
        grp_fu_1984_p_dout0,
        grp_fu_1984_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_640_out;
output   num_V_640_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;
output  [19:0] grp_fu_1984_p_din0;
output  [34:0] grp_fu_1984_p_din1;
input  [54:0] grp_fu_1984_p_dout0;
output   grp_fu_1984_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_640_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2124;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_3_0_address0;
reg    firstDense_f_V_3_0_ce0;
wire   [18:0] firstDense_f_V_3_0_q0;
wire   [3:0] firstDense_f_V_3_1_address0;
reg    firstDense_f_V_3_1_ce0;
wire   [18:0] firstDense_f_V_3_1_q0;
wire   [3:0] firstDense_f_V_3_2_address0;
reg    firstDense_f_V_3_2_ce0;
wire   [18:0] firstDense_f_V_3_2_q0;
wire   [3:0] firstDense_f_V_3_3_address0;
reg    firstDense_f_V_3_3_ce0;
wire   [18:0] firstDense_f_V_3_3_q0;
wire   [3:0] firstDense_f_V_3_4_address0;
reg    firstDense_f_V_3_4_ce0;
wire   [18:0] firstDense_f_V_3_4_q0;
wire   [3:0] firstDense_f_V_3_5_address0;
reg    firstDense_f_V_3_5_ce0;
wire   [19:0] firstDense_f_V_3_5_q0;
wire   [3:0] firstDense_f_V_3_6_address0;
reg    firstDense_f_V_3_6_ce0;
wire   [19:0] firstDense_f_V_3_6_q0;
wire   [3:0] firstDense_f_V_3_7_address0;
reg    firstDense_f_V_3_7_ce0;
wire   [18:0] firstDense_f_V_3_7_q0;
wire   [3:0] firstDense_f_V_3_8_address0;
reg    firstDense_f_V_3_8_ce0;
wire   [18:0] firstDense_f_V_3_8_q0;
wire   [3:0] firstDense_f_V_3_9_address0;
reg    firstDense_f_V_3_9_ce0;
wire   [17:0] firstDense_f_V_3_9_q0;
wire   [3:0] firstDense_f_V_3_10_address0;
reg    firstDense_f_V_3_10_ce0;
wire   [17:0] firstDense_f_V_3_10_q0;
wire   [3:0] firstDense_f_V_3_11_address0;
reg    firstDense_f_V_3_11_ce0;
wire   [16:0] firstDense_f_V_3_11_q0;
wire   [3:0] firstDense_f_V_3_12_address0;
reg    firstDense_f_V_3_12_ce0;
wire   [19:0] firstDense_f_V_3_12_q0;
wire   [3:0] firstDense_f_V_3_13_address0;
reg    firstDense_f_V_3_13_ce0;
wire   [19:0] firstDense_f_V_3_13_q0;
wire   [3:0] firstDense_f_V_3_14_address0;
reg    firstDense_f_V_3_14_ce0;
wire   [19:0] firstDense_f_V_3_14_q0;
wire   [3:0] firstDense_f_V_3_15_address0;
reg    firstDense_f_V_3_15_ce0;
wire   [17:0] firstDense_f_V_3_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_s_fu_537_p3;
reg   [7:0] tmp_s_reg_2128;
reg   [18:0] aux2_V_reg_2246;
reg   [18:0] aux2_V_31_reg_2251;
reg   [18:0] aux2_V_32_reg_2256;
reg   [18:0] aux2_V_33_reg_2261;
reg   [18:0] aux2_V_34_reg_2266;
reg   [19:0] aux2_V_35_reg_2271;
reg   [19:0] aux2_V_36_reg_2276;
reg   [18:0] aux2_V_37_reg_2281;
reg   [18:0] aux2_V_38_reg_2286;
reg   [17:0] aux2_V_39_reg_2291;
reg   [17:0] aux2_V_40_reg_2296;
reg   [16:0] aux2_V_41_reg_2301;
reg   [19:0] aux2_V_42_reg_2306;
reg   [19:0] aux2_V_43_reg_2311;
reg   [19:0] aux2_V_44_reg_2316;
reg   [17:0] aux2_V_45_reg_2321;
wire   [53:0] zext_ln1168_fu_626_p1;
wire  signed [53:0] sext_ln1171_fu_630_p1;
wire   [53:0] zext_ln1168_31_fu_639_p1;
wire  signed [53:0] sext_ln1171_46_fu_643_p1;
reg  signed [53:0] r_V_reg_2366;
wire   [17:0] trunc_ln727_fu_680_p1;
reg   [17:0] trunc_ln727_reg_2372;
reg  signed [53:0] r_V_124_reg_2377;
wire   [17:0] trunc_ln727_46_fu_684_p1;
reg   [17:0] trunc_ln727_46_reg_2383;
wire   [53:0] zext_ln1168_32_fu_688_p1;
wire  signed [53:0] sext_ln1171_47_fu_692_p1;
wire   [53:0] zext_ln1168_33_fu_701_p1;
wire  signed [53:0] sext_ln1171_48_fu_705_p1;
wire   [35:0] num_V_64_fu_808_p2;
reg   [35:0] num_V_64_reg_2418;
wire   [0:0] r_31_fu_814_p2;
reg   [0:0] r_31_reg_2423;
reg  signed [53:0] r_V_125_reg_2428;
wire   [17:0] trunc_ln727_47_fu_819_p1;
reg   [17:0] trunc_ln727_47_reg_2434;
reg  signed [53:0] r_V_126_reg_2439;
wire   [17:0] trunc_ln727_48_fu_823_p1;
reg   [17:0] trunc_ln727_48_reg_2445;
wire   [53:0] zext_ln1168_34_fu_827_p1;
wire  signed [53:0] sext_ln1171_49_fu_831_p1;
wire   [54:0] zext_ln1168_35_fu_840_p1;
wire  signed [54:0] sext_ln1171_50_fu_844_p1;
wire   [35:0] num_V_66_fu_937_p2;
reg   [35:0] num_V_66_reg_2480;
wire   [0:0] r_32_fu_943_p2;
reg   [0:0] r_32_reg_2485;
wire   [0:0] r_33_fu_948_p2;
reg   [0:0] r_33_reg_2490;
reg  signed [53:0] r_V_127_reg_2495;
wire   [17:0] trunc_ln727_49_fu_953_p1;
reg   [17:0] trunc_ln727_49_reg_2501;
reg   [54:0] r_V_128_reg_2506;
wire   [17:0] trunc_ln727_50_fu_957_p1;
reg   [17:0] trunc_ln727_50_reg_2511;
wire   [54:0] zext_ln1168_36_fu_961_p1;
wire  signed [54:0] sext_ln1171_51_fu_965_p1;
wire   [53:0] zext_ln1168_37_fu_974_p1;
wire  signed [53:0] sext_ln1171_52_fu_978_p1;
wire   [35:0] num_V_68_fu_1071_p2;
reg   [35:0] num_V_68_reg_2546;
wire   [0:0] r_34_fu_1077_p2;
reg   [0:0] r_34_reg_2551;
wire   [0:0] r_35_fu_1082_p2;
reg   [0:0] r_35_reg_2556;
reg   [54:0] r_V_129_reg_2561;
wire   [17:0] trunc_ln727_51_fu_1087_p1;
reg   [17:0] trunc_ln727_51_reg_2566;
reg  signed [53:0] r_V_130_reg_2571;
wire   [17:0] trunc_ln727_52_fu_1091_p1;
reg   [17:0] trunc_ln727_52_reg_2577;
wire   [53:0] zext_ln1168_38_fu_1095_p1;
wire  signed [53:0] sext_ln1171_53_fu_1099_p1;
wire   [52:0] zext_ln1168_39_fu_1108_p1;
wire  signed [52:0] sext_ln1171_54_fu_1112_p1;
wire   [35:0] num_V_70_fu_1205_p2;
reg   [35:0] num_V_70_reg_2612;
wire   [0:0] r_36_fu_1211_p2;
reg   [0:0] r_36_reg_2617;
wire   [0:0] r_37_fu_1216_p2;
reg   [0:0] r_37_reg_2622;
reg  signed [53:0] r_V_131_reg_2627;
wire   [17:0] trunc_ln727_53_fu_1221_p1;
reg   [17:0] trunc_ln727_53_reg_2633;
reg  signed [52:0] r_V_132_reg_2638;
wire   [17:0] trunc_ln727_54_fu_1225_p1;
reg   [17:0] trunc_ln727_54_reg_2644;
wire   [52:0] zext_ln1168_40_fu_1229_p1;
wire  signed [52:0] sext_ln1171_55_fu_1233_p1;
wire   [51:0] zext_ln1168_41_fu_1242_p1;
wire  signed [51:0] sext_ln1171_56_fu_1246_p1;
wire   [35:0] num_V_72_fu_1311_p2;
reg   [35:0] num_V_72_reg_2669;
wire   [0:0] r_38_fu_1317_p2;
reg   [0:0] r_38_reg_2674;
wire   [0:0] r_39_fu_1322_p2;
reg   [0:0] r_39_reg_2679;
reg  signed [52:0] r_V_133_reg_2684;
wire   [17:0] trunc_ln727_55_fu_1327_p1;
reg   [17:0] trunc_ln727_55_reg_2690;
reg  signed [51:0] r_V_134_reg_2695;
wire   [17:0] trunc_ln727_56_fu_1331_p1;
reg   [17:0] trunc_ln727_56_reg_2701;
wire   [54:0] zext_ln1168_42_fu_1335_p1;
wire  signed [54:0] sext_ln1171_57_fu_1339_p1;
wire   [54:0] zext_ln1168_43_fu_1348_p1;
wire  signed [54:0] sext_ln1171_58_fu_1352_p1;
wire   [35:0] num_V_74_fu_1414_p2;
reg   [35:0] num_V_74_reg_2726;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_40_fu_1420_p2;
reg   [0:0] r_40_reg_2731;
wire   [0:0] r_41_fu_1425_p2;
reg   [0:0] r_41_reg_2736;
reg   [54:0] r_V_135_reg_2741;
wire   [17:0] trunc_ln727_57_fu_1430_p1;
reg   [17:0] trunc_ln727_57_reg_2746;
reg   [54:0] r_V_136_reg_2751;
wire   [17:0] trunc_ln727_58_fu_1434_p1;
reg   [17:0] trunc_ln727_58_reg_2756;
wire   [54:0] zext_ln1168_44_fu_1438_p1;
wire  signed [54:0] sext_ln1171_59_fu_1442_p1;
wire   [52:0] zext_ln1168_45_fu_1451_p1;
wire  signed [52:0] sext_ln1171_60_fu_1455_p1;
wire   [35:0] num_V_76_fu_1517_p2;
reg   [35:0] num_V_76_reg_2781;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_42_fu_1523_p2;
reg   [0:0] r_42_reg_2786;
wire   [0:0] r_43_fu_1528_p2;
reg   [0:0] r_43_reg_2791;
reg   [54:0] r_V_137_reg_2796;
wire   [17:0] trunc_ln727_59_fu_1533_p1;
reg   [17:0] trunc_ln727_59_reg_2801;
reg  signed [52:0] r_V_138_reg_2806;
wire   [17:0] trunc_ln727_60_fu_1537_p1;
reg   [17:0] trunc_ln727_60_reg_2812;
wire   [35:0] num_V_78_fu_1597_p2;
reg   [35:0] num_V_78_reg_2817;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_44_fu_1603_p2;
reg   [0:0] r_44_reg_2822;
wire   [0:0] r_45_fu_1608_p2;
reg   [0:0] r_45_reg_2827;
wire   [35:0] num_V_80_fu_1669_p2;
reg   [35:0] num_V_80_reg_2832;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_82_fu_1731_p2;
reg   [35:0] num_V_82_reg_2837;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_84_fu_1793_p2;
reg   [35:0] num_V_84_reg_2842;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_86_fu_1855_p2;
reg   [35:0] num_V_86_reg_2847;
wire   [35:0] num_V_88_fu_1914_p2;
reg   [35:0] num_V_88_reg_2852;
wire   [35:0] num_V_90_fu_1973_p2;
reg   [35:0] num_V_90_reg_2857;
wire   [35:0] num_V_92_fu_2032_p2;
reg   [35:0] num_V_92_reg_2862;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_46_fu_556_p3;
wire   [63:0] i_7_cast_fu_517_p1;
wire   [63:0] tmp_47_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_48_fu_589_p3;
wire   [63:0] tmp_49_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_50_fu_617_p3;
wire   [63:0] tmp_51_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_52_fu_671_p3;
wire   [63:0] tmp_53_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_54_fu_736_p3;
wire   [63:0] tmp_55_fu_858_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_56_fu_872_p3;
wire   [63:0] tmp_57_fu_992_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_58_fu_1006_p3;
wire   [63:0] tmp_59_fu_1126_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_60_fu_1140_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2094_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_3;
wire    ap_loop_init;
reg   [3:0] i_fu_128;
reg   [3:0] ap_sig_allocacmp_i_6;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_550_p2;
wire   [7:0] or_ln289_29_fu_570_p2;
wire   [7:0] or_ln289_30_fu_584_p2;
wire   [7:0] or_ln289_31_fu_598_p2;
wire   [7:0] or_ln289_32_fu_612_p2;
wire   [7:0] or_ln289_33_fu_652_p2;
wire   [7:0] or_ln289_34_fu_666_p2;
wire   [7:0] or_ln289_35_fu_717_p2;
wire   [7:0] or_ln289_36_fu_731_p2;
wire   [54:0] lhs_63_fu_745_p3;
wire  signed [54:0] sext_ln1245_fu_753_p1;
wire   [54:0] ret_V_fu_756_p2;
wire   [0:0] p_Result_s_fu_772_p3;
wire   [0:0] r_fu_787_p2;
wire   [0:0] or_ln412_fu_792_p2;
wire   [0:0] p_Result_131_fu_780_p3;
wire   [0:0] and_ln412_fu_798_p2;
wire   [35:0] num_V_63_fu_762_p4;
wire   [35:0] zext_ln415_fu_804_p1;
wire   [7:0] or_ln289_37_fu_853_p2;
wire   [7:0] or_ln289_38_fu_867_p2;
wire   [54:0] lhs_65_fu_881_p3;
wire  signed [54:0] sext_ln1245_19_fu_888_p1;
wire   [54:0] ret_V_31_fu_891_p2;
wire   [0:0] p_Result_102_fu_907_p3;
wire   [0:0] or_ln412_46_fu_922_p2;
wire   [0:0] p_Result_132_fu_915_p3;
wire   [0:0] and_ln412_46_fu_927_p2;
wire   [35:0] num_V_65_fu_897_p4;
wire   [35:0] zext_ln415_46_fu_933_p1;
wire   [7:0] or_ln289_39_fu_987_p2;
wire   [7:0] or_ln289_40_fu_1001_p2;
wire   [54:0] lhs_67_fu_1015_p3;
wire  signed [54:0] sext_ln1245_20_fu_1022_p1;
wire   [54:0] ret_V_32_fu_1025_p2;
wire   [0:0] p_Result_104_fu_1041_p3;
wire   [0:0] or_ln412_47_fu_1056_p2;
wire   [0:0] p_Result_133_fu_1049_p3;
wire   [0:0] and_ln412_47_fu_1061_p2;
wire   [35:0] num_V_67_fu_1031_p4;
wire   [35:0] zext_ln415_47_fu_1067_p1;
wire   [7:0] or_ln289_41_fu_1121_p2;
wire   [7:0] or_ln289_42_fu_1135_p2;
wire   [54:0] lhs_69_fu_1149_p3;
wire  signed [54:0] sext_ln1245_21_fu_1156_p1;
wire   [54:0] ret_V_33_fu_1159_p2;
wire   [0:0] p_Result_106_fu_1175_p3;
wire   [0:0] or_ln412_48_fu_1190_p2;
wire   [0:0] p_Result_134_fu_1183_p3;
wire   [0:0] and_ln412_48_fu_1195_p2;
wire   [35:0] num_V_69_fu_1165_p4;
wire   [35:0] zext_ln415_48_fu_1201_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_71_fu_1255_p3;
wire  signed [54:0] sext_ln1245_22_fu_1262_p1;
wire   [54:0] ret_V_34_fu_1265_p2;
wire   [0:0] p_Result_108_fu_1281_p3;
wire   [0:0] or_ln412_49_fu_1296_p2;
wire   [0:0] p_Result_135_fu_1289_p3;
wire   [0:0] and_ln412_49_fu_1301_p2;
wire   [35:0] num_V_71_fu_1271_p4;
wire   [35:0] zext_ln415_49_fu_1307_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_73_fu_1361_p3;
wire   [54:0] ret_V_35_fu_1368_p2;
wire   [0:0] p_Result_110_fu_1383_p3;
wire   [0:0] or_ln412_50_fu_1399_p2;
wire   [0:0] p_Result_136_fu_1391_p3;
wire   [0:0] and_ln412_50_fu_1404_p2;
wire   [35:0] num_V_73_fu_1373_p4;
wire   [35:0] zext_ln415_50_fu_1410_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_75_fu_1464_p3;
wire   [54:0] ret_V_36_fu_1471_p2;
wire   [0:0] p_Result_112_fu_1486_p3;
wire   [0:0] or_ln412_51_fu_1502_p2;
wire   [0:0] p_Result_137_fu_1494_p3;
wire   [0:0] and_ln412_51_fu_1507_p2;
wire   [35:0] num_V_75_fu_1476_p4;
wire   [35:0] zext_ln415_51_fu_1513_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_77_fu_1541_p3;
wire  signed [54:0] sext_ln1245_23_fu_1548_p1;
wire   [54:0] ret_V_37_fu_1551_p2;
wire   [0:0] p_Result_114_fu_1567_p3;
wire   [0:0] or_ln412_52_fu_1582_p2;
wire   [0:0] p_Result_138_fu_1575_p3;
wire   [0:0] and_ln412_52_fu_1587_p2;
wire   [35:0] num_V_77_fu_1557_p4;
wire   [35:0] zext_ln415_52_fu_1593_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_79_fu_1613_p3;
wire  signed [54:0] sext_ln1245_24_fu_1620_p1;
wire   [54:0] ret_V_38_fu_1623_p2;
wire   [0:0] p_Result_116_fu_1639_p3;
wire   [0:0] or_ln412_53_fu_1654_p2;
wire   [0:0] p_Result_139_fu_1647_p3;
wire   [0:0] and_ln412_53_fu_1659_p2;
wire   [35:0] num_V_79_fu_1629_p4;
wire   [35:0] zext_ln415_53_fu_1665_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_81_fu_1675_p3;
wire  signed [54:0] sext_ln1245_25_fu_1682_p1;
wire   [54:0] ret_V_39_fu_1685_p2;
wire   [0:0] p_Result_118_fu_1701_p3;
wire   [0:0] or_ln412_54_fu_1716_p2;
wire   [0:0] p_Result_140_fu_1709_p3;
wire   [0:0] and_ln412_54_fu_1721_p2;
wire   [35:0] num_V_81_fu_1691_p4;
wire   [35:0] zext_ln415_54_fu_1727_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_83_fu_1737_p3;
wire  signed [54:0] sext_ln1245_26_fu_1744_p1;
wire   [54:0] ret_V_40_fu_1747_p2;
wire   [0:0] p_Result_120_fu_1763_p3;
wire   [0:0] or_ln412_55_fu_1778_p2;
wire   [0:0] p_Result_141_fu_1771_p3;
wire   [0:0] and_ln412_55_fu_1783_p2;
wire   [35:0] num_V_83_fu_1753_p4;
wire   [35:0] zext_ln415_55_fu_1789_p1;
wire   [54:0] lhs_85_fu_1799_p3;
wire  signed [54:0] sext_ln1245_27_fu_1806_p1;
wire   [54:0] ret_V_41_fu_1809_p2;
wire   [0:0] p_Result_122_fu_1825_p3;
wire   [0:0] or_ln412_56_fu_1840_p2;
wire   [0:0] p_Result_142_fu_1833_p3;
wire   [0:0] and_ln412_56_fu_1845_p2;
wire   [35:0] num_V_85_fu_1815_p4;
wire   [35:0] zext_ln415_56_fu_1851_p1;
wire   [54:0] lhs_87_fu_1861_p3;
wire   [54:0] ret_V_42_fu_1868_p2;
wire   [0:0] p_Result_124_fu_1883_p3;
wire   [0:0] or_ln412_57_fu_1899_p2;
wire   [0:0] p_Result_143_fu_1891_p3;
wire   [0:0] and_ln412_57_fu_1904_p2;
wire   [35:0] num_V_87_fu_1873_p4;
wire   [35:0] zext_ln415_57_fu_1910_p1;
wire   [54:0] lhs_89_fu_1920_p3;
wire   [54:0] ret_V_43_fu_1927_p2;
wire   [0:0] p_Result_126_fu_1942_p3;
wire   [0:0] or_ln412_58_fu_1958_p2;
wire   [0:0] p_Result_144_fu_1950_p3;
wire   [0:0] and_ln412_58_fu_1963_p2;
wire   [35:0] num_V_89_fu_1932_p4;
wire   [35:0] zext_ln415_58_fu_1969_p1;
wire   [54:0] lhs_91_fu_1979_p3;
wire   [54:0] ret_V_44_fu_1986_p2;
wire   [0:0] p_Result_128_fu_2001_p3;
wire   [0:0] or_ln412_59_fu_2017_p2;
wire   [0:0] p_Result_145_fu_2009_p3;
wire   [0:0] and_ln412_59_fu_2022_p2;
wire   [35:0] num_V_91_fu_1991_p4;
wire   [35:0] zext_ln415_59_fu_2028_p1;
wire   [54:0] lhs_93_fu_2038_p3;
wire  signed [54:0] sext_ln1245_28_fu_2045_p1;
wire   [54:0] ret_V_45_fu_2048_p2;
wire   [0:0] p_Result_130_fu_2064_p3;
wire   [0:0] or_ln412_60_fu_2079_p2;
wire   [0:0] p_Result_146_fu_2072_p3;
wire   [0:0] and_ln412_60_fu_2084_p2;
wire   [35:0] num_V_93_fu_2054_p4;
wire   [35:0] zext_ln415_60_fu_2090_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_0_address0),
    .ce0(firstDense_f_V_3_0_ce0),
    .q0(firstDense_f_V_3_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_1_address0),
    .ce0(firstDense_f_V_3_1_ce0),
    .q0(firstDense_f_V_3_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_2_address0),
    .ce0(firstDense_f_V_3_2_ce0),
    .q0(firstDense_f_V_3_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_3 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_3_address0),
    .ce0(firstDense_f_V_3_3_ce0),
    .q0(firstDense_f_V_3_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_4_address0),
    .ce0(firstDense_f_V_3_4_ce0),
    .q0(firstDense_f_V_3_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_5 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_5_address0),
    .ce0(firstDense_f_V_3_5_ce0),
    .q0(firstDense_f_V_3_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_6 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_6_address0),
    .ce0(firstDense_f_V_3_6_ce0),
    .q0(firstDense_f_V_3_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_7_address0),
    .ce0(firstDense_f_V_3_7_ce0),
    .q0(firstDense_f_V_3_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_8 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_8_address0),
    .ce0(firstDense_f_V_3_8_ce0),
    .q0(firstDense_f_V_3_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_9 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_9_address0),
    .ce0(firstDense_f_V_3_9_ce0),
    .q0(firstDense_f_V_3_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_10 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_10_address0),
    .ce0(firstDense_f_V_3_10_ce0),
    .q0(firstDense_f_V_3_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_11 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_11_address0),
    .ce0(firstDense_f_V_3_11_ce0),
    .q0(firstDense_f_V_3_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_12 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_12_address0),
    .ce0(firstDense_f_V_3_12_ce0),
    .q0(firstDense_f_V_3_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_13 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_13_address0),
    .ce0(firstDense_f_V_3_13_ce0),
    .q0(firstDense_f_V_3_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_14 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_14_address0),
    .ce0(firstDense_f_V_3_14_ce0),
    .q0(firstDense_f_V_3_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop27_firstDense_f_V_3_15 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_3_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_3_15_address0),
    .ce0(firstDense_f_V_3_15_ce0),
    .q0(firstDense_f_V_3_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd68719108241;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_31_reg_2251 <= firstDense_f_V_3_1_q0;
        aux2_V_32_reg_2256 <= firstDense_f_V_3_2_q0;
        aux2_V_33_reg_2261 <= firstDense_f_V_3_3_q0;
        aux2_V_34_reg_2266 <= firstDense_f_V_3_4_q0;
        aux2_V_35_reg_2271 <= firstDense_f_V_3_5_q0;
        aux2_V_36_reg_2276 <= firstDense_f_V_3_6_q0;
        aux2_V_37_reg_2281 <= firstDense_f_V_3_7_q0;
        aux2_V_38_reg_2286 <= firstDense_f_V_3_8_q0;
        aux2_V_39_reg_2291 <= firstDense_f_V_3_9_q0;
        aux2_V_40_reg_2296 <= firstDense_f_V_3_10_q0;
        aux2_V_41_reg_2301 <= firstDense_f_V_3_11_q0;
        aux2_V_42_reg_2306 <= firstDense_f_V_3_12_q0;
        aux2_V_43_reg_2311 <= firstDense_f_V_3_13_q0;
        aux2_V_44_reg_2316 <= firstDense_f_V_3_14_q0;
        aux2_V_45_reg_2321 <= firstDense_f_V_3_15_q0;
        aux2_V_reg_2246 <= firstDense_f_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2124 <= icmp_ln285_fu_505_p2;
        num_V_86_reg_2847 <= num_V_86_fu_1855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_64_reg_2418 <= num_V_64_fu_808_p2;
        r_31_reg_2423 <= r_31_fu_814_p2;
        r_V_125_reg_2428 <= grp_fu_1880_p_dout0;
        r_V_126_reg_2439 <= grp_fu_1884_p_dout0;
        trunc_ln727_47_reg_2434 <= trunc_ln727_47_fu_819_p1;
        trunc_ln727_48_reg_2445 <= trunc_ln727_48_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_66_reg_2480 <= num_V_66_fu_937_p2;
        r_32_reg_2485 <= r_32_fu_943_p2;
        r_33_reg_2490 <= r_33_fu_948_p2;
        r_V_127_reg_2495 <= grp_fu_1888_p_dout0;
        r_V_128_reg_2506 <= grp_fu_1896_p_dout0;
        trunc_ln727_49_reg_2501 <= trunc_ln727_49_fu_953_p1;
        trunc_ln727_50_reg_2511 <= trunc_ln727_50_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_68_reg_2546 <= num_V_68_fu_1071_p2;
        r_34_reg_2551 <= r_34_fu_1077_p2;
        r_35_reg_2556 <= r_35_fu_1082_p2;
        r_V_129_reg_2561 <= grp_fu_1904_p_dout0;
        r_V_130_reg_2571 <= grp_fu_1916_p_dout0;
        trunc_ln727_51_reg_2566 <= trunc_ln727_51_fu_1087_p1;
        trunc_ln727_52_reg_2577 <= trunc_ln727_52_fu_1091_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_70_reg_2612 <= num_V_70_fu_1205_p2;
        r_36_reg_2617 <= r_36_fu_1211_p2;
        r_37_reg_2622 <= r_37_fu_1216_p2;
        r_V_131_reg_2627 <= grp_fu_1972_p_dout0;
        r_V_132_reg_2638 <= grp_fu_1872_p_dout0;
        trunc_ln727_53_reg_2633 <= trunc_ln727_53_fu_1221_p1;
        trunc_ln727_54_reg_2644 <= trunc_ln727_54_fu_1225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_72_reg_2669 <= num_V_72_fu_1311_p2;
        r_38_reg_2674 <= r_38_fu_1317_p2;
        r_39_reg_2679 <= r_39_fu_1322_p2;
        r_V_133_reg_2684 <= grp_fu_1892_p_dout0;
        r_V_134_reg_2695 <= grp_fu_1968_p_dout0;
        trunc_ln727_55_reg_2690 <= trunc_ln727_55_fu_1327_p1;
        trunc_ln727_56_reg_2701 <= trunc_ln727_56_fu_1331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_74_reg_2726 <= num_V_74_fu_1414_p2;
        r_40_reg_2731 <= r_40_fu_1420_p2;
        r_41_reg_2736 <= r_41_fu_1425_p2;
        r_V_135_reg_2741 <= grp_fu_1912_p_dout0;
        r_V_136_reg_2751 <= grp_fu_1980_p_dout0;
        trunc_ln727_57_reg_2746 <= trunc_ln727_57_fu_1430_p1;
        trunc_ln727_58_reg_2756 <= trunc_ln727_58_fu_1434_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_76_reg_2781 <= num_V_76_fu_1517_p2;
        r_42_reg_2786 <= r_42_fu_1523_p2;
        r_43_reg_2791 <= r_43_fu_1528_p2;
        r_V_137_reg_2796 <= grp_fu_1984_p_dout0;
        r_V_138_reg_2806 <= grp_fu_1900_p_dout0;
        trunc_ln727_59_reg_2801 <= trunc_ln727_59_fu_1533_p1;
        trunc_ln727_60_reg_2812 <= trunc_ln727_60_fu_1537_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_78_reg_2817 <= num_V_78_fu_1597_p2;
        r_44_reg_2822 <= r_44_fu_1603_p2;
        r_45_reg_2827 <= r_45_fu_1608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_80_reg_2832 <= num_V_80_fu_1669_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_82_reg_2837 <= num_V_82_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_84_reg_2842 <= num_V_84_fu_1793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_88_reg_2852 <= num_V_88_fu_1914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_90_reg_2857 <= num_V_90_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_92_reg_2862 <= num_V_92_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_124_reg_2377 <= grp_fu_1876_p_dout0;
        r_V_reg_2366 <= grp_fu_1868_p_dout0;
        trunc_ln727_46_reg_2383 <= trunc_ln727_46_fu_684_p1;
        trunc_ln727_reg_2372 <= trunc_ln727_fu_680_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2124 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2128[7 : 4] <= tmp_s_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2124 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_6 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_6 = i_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_3 = num_V_fu_2094_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_3 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_3_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_60_fu_1140_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_58_fu_1006_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_56_fu_872_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_54_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_52_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_50_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_48_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_46_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_59_fu_1126_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_57_fu_992_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_55_fu_858_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_53_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_51_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_49_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_47_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2124 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_640_out_ap_vld = 1'b1;
    end else begin
        num_V_640_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i_6 + 4'd1);

assign and_ln412_46_fu_927_p2 = (p_Result_132_fu_915_p3 & or_ln412_46_fu_922_p2);

assign and_ln412_47_fu_1061_p2 = (p_Result_133_fu_1049_p3 & or_ln412_47_fu_1056_p2);

assign and_ln412_48_fu_1195_p2 = (p_Result_134_fu_1183_p3 & or_ln412_48_fu_1190_p2);

assign and_ln412_49_fu_1301_p2 = (p_Result_135_fu_1289_p3 & or_ln412_49_fu_1296_p2);

assign and_ln412_50_fu_1404_p2 = (p_Result_136_fu_1391_p3 & or_ln412_50_fu_1399_p2);

assign and_ln412_51_fu_1507_p2 = (p_Result_137_fu_1494_p3 & or_ln412_51_fu_1502_p2);

assign and_ln412_52_fu_1587_p2 = (p_Result_138_fu_1575_p3 & or_ln412_52_fu_1582_p2);

assign and_ln412_53_fu_1659_p2 = (p_Result_139_fu_1647_p3 & or_ln412_53_fu_1654_p2);

assign and_ln412_54_fu_1721_p2 = (p_Result_140_fu_1709_p3 & or_ln412_54_fu_1716_p2);

assign and_ln412_55_fu_1783_p2 = (p_Result_141_fu_1771_p3 & or_ln412_55_fu_1778_p2);

assign and_ln412_56_fu_1845_p2 = (p_Result_142_fu_1833_p3 & or_ln412_56_fu_1840_p2);

assign and_ln412_57_fu_1904_p2 = (p_Result_143_fu_1891_p3 & or_ln412_57_fu_1899_p2);

assign and_ln412_58_fu_1963_p2 = (p_Result_144_fu_1950_p3 & or_ln412_58_fu_1958_p2);

assign and_ln412_59_fu_2022_p2 = (p_Result_145_fu_2009_p3 & or_ln412_59_fu_2017_p2);

assign and_ln412_60_fu_2084_p2 = (p_Result_146_fu_2072_p3 & or_ln412_60_fu_2079_p2);

assign and_ln412_fu_798_p2 = (p_Result_131_fu_780_p3 & or_ln412_fu_792_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_3_0_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_10_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_11_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_12_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_13_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_14_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_15_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_1_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_2_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_3_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_4_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_5_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_6_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_7_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_8_address0 = i_7_cast_fu_517_p1;

assign firstDense_f_V_3_9_address0 = i_7_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_fu_630_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_fu_626_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_54_fu_1112_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_39_fu_1108_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_46_fu_643_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_31_fu_639_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_47_fu_692_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_32_fu_688_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_48_fu_705_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_33_fu_701_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_49_fu_831_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_34_fu_827_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_55_fu_1233_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_40_fu_1229_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_50_fu_844_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_35_fu_840_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_60_fu_1455_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_45_fu_1451_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_51_fu_965_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_36_fu_961_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_57_fu_1339_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_42_fu_1335_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_52_fu_978_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_37_fu_974_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_56_fu_1246_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_41_fu_1242_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_53_fu_1099_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_38_fu_1095_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_58_fu_1352_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_43_fu_1348_p1;

assign grp_fu_1984_p_ce = 1'b1;

assign grp_fu_1984_p_din0 = sext_ln1171_59_fu_1442_p1;

assign grp_fu_1984_p_din1 = zext_ln1168_44_fu_1438_p1;

assign i_7_cast_fu_517_p1 = ap_sig_allocacmp_i_6;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i_6 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_63_fu_745_p3 = {{ap_sig_allocacmp_lhs_load_3}, {19'd0}};

assign lhs_65_fu_881_p3 = {{num_V_64_reg_2418}, {19'd0}};

assign lhs_67_fu_1015_p3 = {{num_V_66_reg_2480}, {19'd0}};

assign lhs_69_fu_1149_p3 = {{num_V_68_reg_2546}, {19'd0}};

assign lhs_71_fu_1255_p3 = {{num_V_70_reg_2612}, {19'd0}};

assign lhs_73_fu_1361_p3 = {{num_V_72_reg_2669}, {19'd0}};

assign lhs_75_fu_1464_p3 = {{num_V_74_reg_2726}, {19'd0}};

assign lhs_77_fu_1541_p3 = {{num_V_76_reg_2781}, {19'd0}};

assign lhs_79_fu_1613_p3 = {{num_V_78_reg_2817}, {19'd0}};

assign lhs_81_fu_1675_p3 = {{num_V_80_reg_2832}, {19'd0}};

assign lhs_83_fu_1737_p3 = {{num_V_82_reg_2837}, {19'd0}};

assign lhs_85_fu_1799_p3 = {{num_V_84_reg_2842}, {19'd0}};

assign lhs_87_fu_1861_p3 = {{num_V_86_reg_2847}, {19'd0}};

assign lhs_89_fu_1920_p3 = {{num_V_88_reg_2852}, {19'd0}};

assign lhs_91_fu_1979_p3 = {{num_V_90_reg_2857}, {19'd0}};

assign lhs_93_fu_2038_p3 = {{num_V_92_reg_2862}, {19'd0}};

assign num_V_63_fu_762_p4 = {{ret_V_fu_756_p2[54:19]}};

assign num_V_640_out = lhs_fu_124;

assign num_V_64_fu_808_p2 = (num_V_63_fu_762_p4 + zext_ln415_fu_804_p1);

assign num_V_65_fu_897_p4 = {{ret_V_31_fu_891_p2[54:19]}};

assign num_V_66_fu_937_p2 = (num_V_65_fu_897_p4 + zext_ln415_46_fu_933_p1);

assign num_V_67_fu_1031_p4 = {{ret_V_32_fu_1025_p2[54:19]}};

assign num_V_68_fu_1071_p2 = (num_V_67_fu_1031_p4 + zext_ln415_47_fu_1067_p1);

assign num_V_69_fu_1165_p4 = {{ret_V_33_fu_1159_p2[54:19]}};

assign num_V_70_fu_1205_p2 = (num_V_69_fu_1165_p4 + zext_ln415_48_fu_1201_p1);

assign num_V_71_fu_1271_p4 = {{ret_V_34_fu_1265_p2[54:19]}};

assign num_V_72_fu_1311_p2 = (num_V_71_fu_1271_p4 + zext_ln415_49_fu_1307_p1);

assign num_V_73_fu_1373_p4 = {{ret_V_35_fu_1368_p2[54:19]}};

assign num_V_74_fu_1414_p2 = (num_V_73_fu_1373_p4 + zext_ln415_50_fu_1410_p1);

assign num_V_75_fu_1476_p4 = {{ret_V_36_fu_1471_p2[54:19]}};

assign num_V_76_fu_1517_p2 = (num_V_75_fu_1476_p4 + zext_ln415_51_fu_1513_p1);

assign num_V_77_fu_1557_p4 = {{ret_V_37_fu_1551_p2[54:19]}};

assign num_V_78_fu_1597_p2 = (num_V_77_fu_1557_p4 + zext_ln415_52_fu_1593_p1);

assign num_V_79_fu_1629_p4 = {{ret_V_38_fu_1623_p2[54:19]}};

assign num_V_80_fu_1669_p2 = (num_V_79_fu_1629_p4 + zext_ln415_53_fu_1665_p1);

assign num_V_81_fu_1691_p4 = {{ret_V_39_fu_1685_p2[54:19]}};

assign num_V_82_fu_1731_p2 = (num_V_81_fu_1691_p4 + zext_ln415_54_fu_1727_p1);

assign num_V_83_fu_1753_p4 = {{ret_V_40_fu_1747_p2[54:19]}};

assign num_V_84_fu_1793_p2 = (num_V_83_fu_1753_p4 + zext_ln415_55_fu_1789_p1);

assign num_V_85_fu_1815_p4 = {{ret_V_41_fu_1809_p2[54:19]}};

assign num_V_86_fu_1855_p2 = (num_V_85_fu_1815_p4 + zext_ln415_56_fu_1851_p1);

assign num_V_87_fu_1873_p4 = {{ret_V_42_fu_1868_p2[54:19]}};

assign num_V_88_fu_1914_p2 = (num_V_87_fu_1873_p4 + zext_ln415_57_fu_1910_p1);

assign num_V_89_fu_1932_p4 = {{ret_V_43_fu_1927_p2[54:19]}};

assign num_V_90_fu_1973_p2 = (num_V_89_fu_1932_p4 + zext_ln415_58_fu_1969_p1);

assign num_V_91_fu_1991_p4 = {{ret_V_44_fu_1986_p2[54:19]}};

assign num_V_92_fu_2032_p2 = (num_V_91_fu_1991_p4 + zext_ln415_59_fu_2028_p1);

assign num_V_93_fu_2054_p4 = {{ret_V_45_fu_2048_p2[54:19]}};

assign num_V_fu_2094_p2 = (num_V_93_fu_2054_p4 + zext_ln415_60_fu_2090_p1);

assign or_ln289_29_fu_570_p2 = (tmp_s_reg_2128 | 8'd2);

assign or_ln289_30_fu_584_p2 = (tmp_s_reg_2128 | 8'd3);

assign or_ln289_31_fu_598_p2 = (tmp_s_reg_2128 | 8'd4);

assign or_ln289_32_fu_612_p2 = (tmp_s_reg_2128 | 8'd5);

assign or_ln289_33_fu_652_p2 = (tmp_s_reg_2128 | 8'd6);

assign or_ln289_34_fu_666_p2 = (tmp_s_reg_2128 | 8'd7);

assign or_ln289_35_fu_717_p2 = (tmp_s_reg_2128 | 8'd8);

assign or_ln289_36_fu_731_p2 = (tmp_s_reg_2128 | 8'd9);

assign or_ln289_37_fu_853_p2 = (tmp_s_reg_2128 | 8'd10);

assign or_ln289_38_fu_867_p2 = (tmp_s_reg_2128 | 8'd11);

assign or_ln289_39_fu_987_p2 = (tmp_s_reg_2128 | 8'd12);

assign or_ln289_40_fu_1001_p2 = (tmp_s_reg_2128 | 8'd13);

assign or_ln289_41_fu_1121_p2 = (tmp_s_reg_2128 | 8'd14);

assign or_ln289_42_fu_1135_p2 = (tmp_s_reg_2128 | 8'd15);

assign or_ln289_fu_550_p2 = (tmp_s_fu_537_p3 | 8'd1);

assign or_ln412_46_fu_922_p2 = (r_31_reg_2423 | p_Result_102_fu_907_p3);

assign or_ln412_47_fu_1056_p2 = (r_32_reg_2485 | p_Result_104_fu_1041_p3);

assign or_ln412_48_fu_1190_p2 = (r_33_reg_2490 | p_Result_106_fu_1175_p3);

assign or_ln412_49_fu_1296_p2 = (r_34_reg_2551 | p_Result_108_fu_1281_p3);

assign or_ln412_50_fu_1399_p2 = (r_35_reg_2556 | p_Result_110_fu_1383_p3);

assign or_ln412_51_fu_1502_p2 = (r_36_reg_2617 | p_Result_112_fu_1486_p3);

assign or_ln412_52_fu_1582_p2 = (r_37_reg_2622 | p_Result_114_fu_1567_p3);

assign or_ln412_53_fu_1654_p2 = (r_38_reg_2674 | p_Result_116_fu_1639_p3);

assign or_ln412_54_fu_1716_p2 = (r_39_reg_2679 | p_Result_118_fu_1701_p3);

assign or_ln412_55_fu_1778_p2 = (r_40_reg_2731 | p_Result_120_fu_1763_p3);

assign or_ln412_56_fu_1840_p2 = (r_41_reg_2736 | p_Result_122_fu_1825_p3);

assign or_ln412_57_fu_1899_p2 = (r_42_reg_2786 | p_Result_124_fu_1883_p3);

assign or_ln412_58_fu_1958_p2 = (r_43_reg_2791 | p_Result_126_fu_1942_p3);

assign or_ln412_59_fu_2017_p2 = (r_44_reg_2822 | p_Result_128_fu_2001_p3);

assign or_ln412_60_fu_2079_p2 = (r_45_reg_2827 | p_Result_130_fu_2064_p3);

assign or_ln412_fu_792_p2 = (r_fu_787_p2 | p_Result_s_fu_772_p3);

assign p_Result_102_fu_907_p3 = ret_V_31_fu_891_p2[32'd19];

assign p_Result_104_fu_1041_p3 = ret_V_32_fu_1025_p2[32'd19];

assign p_Result_106_fu_1175_p3 = ret_V_33_fu_1159_p2[32'd19];

assign p_Result_108_fu_1281_p3 = ret_V_34_fu_1265_p2[32'd19];

assign p_Result_110_fu_1383_p3 = ret_V_35_fu_1368_p2[32'd19];

assign p_Result_112_fu_1486_p3 = ret_V_36_fu_1471_p2[32'd19];

assign p_Result_114_fu_1567_p3 = ret_V_37_fu_1551_p2[32'd19];

assign p_Result_116_fu_1639_p3 = ret_V_38_fu_1623_p2[32'd19];

assign p_Result_118_fu_1701_p3 = ret_V_39_fu_1685_p2[32'd19];

assign p_Result_120_fu_1763_p3 = ret_V_40_fu_1747_p2[32'd19];

assign p_Result_122_fu_1825_p3 = ret_V_41_fu_1809_p2[32'd19];

assign p_Result_124_fu_1883_p3 = ret_V_42_fu_1868_p2[32'd19];

assign p_Result_126_fu_1942_p3 = ret_V_43_fu_1927_p2[32'd19];

assign p_Result_128_fu_2001_p3 = ret_V_44_fu_1986_p2[32'd19];

assign p_Result_130_fu_2064_p3 = ret_V_45_fu_2048_p2[32'd19];

assign p_Result_131_fu_780_p3 = r_V_reg_2366[32'd18];

assign p_Result_132_fu_915_p3 = r_V_124_reg_2377[32'd18];

assign p_Result_133_fu_1049_p3 = r_V_125_reg_2428[32'd18];

assign p_Result_134_fu_1183_p3 = r_V_126_reg_2439[32'd18];

assign p_Result_135_fu_1289_p3 = r_V_127_reg_2495[32'd18];

assign p_Result_136_fu_1391_p3 = ret_V_35_fu_1368_p2[32'd18];

assign p_Result_137_fu_1494_p3 = ret_V_36_fu_1471_p2[32'd18];

assign p_Result_138_fu_1575_p3 = r_V_130_reg_2571[32'd18];

assign p_Result_139_fu_1647_p3 = r_V_131_reg_2627[32'd18];

assign p_Result_140_fu_1709_p3 = r_V_132_reg_2638[32'd18];

assign p_Result_141_fu_1771_p3 = r_V_133_reg_2684[32'd18];

assign p_Result_142_fu_1833_p3 = r_V_134_reg_2695[32'd18];

assign p_Result_143_fu_1891_p3 = ret_V_42_fu_1868_p2[32'd18];

assign p_Result_144_fu_1950_p3 = ret_V_43_fu_1927_p2[32'd18];

assign p_Result_145_fu_2009_p3 = ret_V_44_fu_1986_p2[32'd18];

assign p_Result_146_fu_2072_p3 = r_V_138_reg_2806[32'd18];

assign p_Result_s_fu_772_p3 = ret_V_fu_756_p2[32'd19];

assign r_31_fu_814_p2 = ((trunc_ln727_46_reg_2383 != 18'd0) ? 1'b1 : 1'b0);

assign r_32_fu_943_p2 = ((trunc_ln727_47_reg_2434 != 18'd0) ? 1'b1 : 1'b0);

assign r_33_fu_948_p2 = ((trunc_ln727_48_reg_2445 != 18'd0) ? 1'b1 : 1'b0);

assign r_34_fu_1077_p2 = ((trunc_ln727_49_reg_2501 != 18'd0) ? 1'b1 : 1'b0);

assign r_35_fu_1082_p2 = ((trunc_ln727_50_reg_2511 != 18'd0) ? 1'b1 : 1'b0);

assign r_36_fu_1211_p2 = ((trunc_ln727_51_reg_2566 != 18'd0) ? 1'b1 : 1'b0);

assign r_37_fu_1216_p2 = ((trunc_ln727_52_reg_2577 != 18'd0) ? 1'b1 : 1'b0);

assign r_38_fu_1317_p2 = ((trunc_ln727_53_reg_2633 != 18'd0) ? 1'b1 : 1'b0);

assign r_39_fu_1322_p2 = ((trunc_ln727_54_reg_2644 != 18'd0) ? 1'b1 : 1'b0);

assign r_40_fu_1420_p2 = ((trunc_ln727_55_reg_2690 != 18'd0) ? 1'b1 : 1'b0);

assign r_41_fu_1425_p2 = ((trunc_ln727_56_reg_2701 != 18'd0) ? 1'b1 : 1'b0);

assign r_42_fu_1523_p2 = ((trunc_ln727_57_reg_2746 != 18'd0) ? 1'b1 : 1'b0);

assign r_43_fu_1528_p2 = ((trunc_ln727_58_reg_2756 != 18'd0) ? 1'b1 : 1'b0);

assign r_44_fu_1603_p2 = ((trunc_ln727_59_reg_2801 != 18'd0) ? 1'b1 : 1'b0);

assign r_45_fu_1608_p2 = ((trunc_ln727_60_reg_2812 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_787_p2 = ((trunc_ln727_reg_2372 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_31_fu_891_p2 = ($signed(lhs_65_fu_881_p3) + $signed(sext_ln1245_19_fu_888_p1));

assign ret_V_32_fu_1025_p2 = ($signed(lhs_67_fu_1015_p3) + $signed(sext_ln1245_20_fu_1022_p1));

assign ret_V_33_fu_1159_p2 = ($signed(lhs_69_fu_1149_p3) + $signed(sext_ln1245_21_fu_1156_p1));

assign ret_V_34_fu_1265_p2 = ($signed(lhs_71_fu_1255_p3) + $signed(sext_ln1245_22_fu_1262_p1));

assign ret_V_35_fu_1368_p2 = (lhs_73_fu_1361_p3 + r_V_128_reg_2506);

assign ret_V_36_fu_1471_p2 = (lhs_75_fu_1464_p3 + r_V_129_reg_2561);

assign ret_V_37_fu_1551_p2 = ($signed(lhs_77_fu_1541_p3) + $signed(sext_ln1245_23_fu_1548_p1));

assign ret_V_38_fu_1623_p2 = ($signed(lhs_79_fu_1613_p3) + $signed(sext_ln1245_24_fu_1620_p1));

assign ret_V_39_fu_1685_p2 = ($signed(lhs_81_fu_1675_p3) + $signed(sext_ln1245_25_fu_1682_p1));

assign ret_V_40_fu_1747_p2 = ($signed(lhs_83_fu_1737_p3) + $signed(sext_ln1245_26_fu_1744_p1));

assign ret_V_41_fu_1809_p2 = ($signed(lhs_85_fu_1799_p3) + $signed(sext_ln1245_27_fu_1806_p1));

assign ret_V_42_fu_1868_p2 = (lhs_87_fu_1861_p3 + r_V_135_reg_2741);

assign ret_V_43_fu_1927_p2 = (lhs_89_fu_1920_p3 + r_V_136_reg_2751);

assign ret_V_44_fu_1986_p2 = (lhs_91_fu_1979_p3 + r_V_137_reg_2796);

assign ret_V_45_fu_2048_p2 = ($signed(lhs_93_fu_2038_p3) + $signed(sext_ln1245_28_fu_2045_p1));

assign ret_V_fu_756_p2 = ($signed(lhs_63_fu_745_p3) + $signed(sext_ln1245_fu_753_p1));

assign sext_ln1171_46_fu_643_p1 = $signed(aux2_V_31_reg_2251);

assign sext_ln1171_47_fu_692_p1 = $signed(aux2_V_32_reg_2256);

assign sext_ln1171_48_fu_705_p1 = $signed(aux2_V_33_reg_2261);

assign sext_ln1171_49_fu_831_p1 = $signed(aux2_V_34_reg_2266);

assign sext_ln1171_50_fu_844_p1 = $signed(aux2_V_35_reg_2271);

assign sext_ln1171_51_fu_965_p1 = $signed(aux2_V_36_reg_2276);

assign sext_ln1171_52_fu_978_p1 = $signed(aux2_V_37_reg_2281);

assign sext_ln1171_53_fu_1099_p1 = $signed(aux2_V_38_reg_2286);

assign sext_ln1171_54_fu_1112_p1 = $signed(aux2_V_39_reg_2291);

assign sext_ln1171_55_fu_1233_p1 = $signed(aux2_V_40_reg_2296);

assign sext_ln1171_56_fu_1246_p1 = $signed(aux2_V_41_reg_2301);

assign sext_ln1171_57_fu_1339_p1 = $signed(aux2_V_42_reg_2306);

assign sext_ln1171_58_fu_1352_p1 = $signed(aux2_V_43_reg_2311);

assign sext_ln1171_59_fu_1442_p1 = $signed(aux2_V_44_reg_2316);

assign sext_ln1171_60_fu_1455_p1 = $signed(aux2_V_45_reg_2321);

assign sext_ln1171_fu_630_p1 = $signed(aux2_V_reg_2246);

assign sext_ln1245_19_fu_888_p1 = r_V_124_reg_2377;

assign sext_ln1245_20_fu_1022_p1 = r_V_125_reg_2428;

assign sext_ln1245_21_fu_1156_p1 = r_V_126_reg_2439;

assign sext_ln1245_22_fu_1262_p1 = r_V_127_reg_2495;

assign sext_ln1245_23_fu_1548_p1 = r_V_130_reg_2571;

assign sext_ln1245_24_fu_1620_p1 = r_V_131_reg_2627;

assign sext_ln1245_25_fu_1682_p1 = r_V_132_reg_2638;

assign sext_ln1245_26_fu_1744_p1 = r_V_133_reg_2684;

assign sext_ln1245_27_fu_1806_p1 = r_V_134_reg_2695;

assign sext_ln1245_28_fu_2045_p1 = r_V_138_reg_2806;

assign sext_ln1245_fu_753_p1 = r_V_reg_2366;

assign tmp_46_fu_556_p3 = {{56'd0}, {or_ln289_fu_550_p2}};

assign tmp_47_fu_575_p3 = {{56'd0}, {or_ln289_29_fu_570_p2}};

assign tmp_48_fu_589_p3 = {{56'd0}, {or_ln289_30_fu_584_p2}};

assign tmp_49_fu_603_p3 = {{56'd0}, {or_ln289_31_fu_598_p2}};

assign tmp_50_fu_617_p3 = {{56'd0}, {or_ln289_32_fu_612_p2}};

assign tmp_51_fu_657_p3 = {{56'd0}, {or_ln289_33_fu_652_p2}};

assign tmp_52_fu_671_p3 = {{56'd0}, {or_ln289_34_fu_666_p2}};

assign tmp_53_fu_722_p3 = {{56'd0}, {or_ln289_35_fu_717_p2}};

assign tmp_54_fu_736_p3 = {{56'd0}, {or_ln289_36_fu_731_p2}};

assign tmp_55_fu_858_p3 = {{56'd0}, {or_ln289_37_fu_853_p2}};

assign tmp_56_fu_872_p3 = {{56'd0}, {or_ln289_38_fu_867_p2}};

assign tmp_57_fu_992_p3 = {{56'd0}, {or_ln289_39_fu_987_p2}};

assign tmp_58_fu_1006_p3 = {{56'd0}, {or_ln289_40_fu_1001_p2}};

assign tmp_59_fu_1126_p3 = {{56'd0}, {or_ln289_41_fu_1121_p2}};

assign tmp_60_fu_1140_p3 = {{56'd0}, {or_ln289_42_fu_1135_p2}};

assign tmp_s_fu_537_p3 = {{ap_sig_allocacmp_i_6}, {4'd0}};

assign trunc_ln727_46_fu_684_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_47_fu_819_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_48_fu_823_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_49_fu_953_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_50_fu_957_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_51_fu_1087_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_52_fu_1091_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_53_fu_1221_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_54_fu_1225_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_55_fu_1327_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_56_fu_1331_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_57_fu_1430_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_58_fu_1434_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_59_fu_1533_p1 = grp_fu_1984_p_dout0[17:0];

assign trunc_ln727_60_fu_1537_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_fu_680_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_31_fu_639_p1 = reg_488;

assign zext_ln1168_32_fu_688_p1 = reg_484;

assign zext_ln1168_33_fu_701_p1 = reg_488;

assign zext_ln1168_34_fu_827_p1 = reg_484;

assign zext_ln1168_35_fu_840_p1 = reg_488;

assign zext_ln1168_36_fu_961_p1 = reg_484;

assign zext_ln1168_37_fu_974_p1 = reg_488;

assign zext_ln1168_38_fu_1095_p1 = reg_484;

assign zext_ln1168_39_fu_1108_p1 = reg_488;

assign zext_ln1168_40_fu_1229_p1 = reg_484;

assign zext_ln1168_41_fu_1242_p1 = reg_488;

assign zext_ln1168_42_fu_1335_p1 = reg_484;

assign zext_ln1168_43_fu_1348_p1 = reg_488;

assign zext_ln1168_44_fu_1438_p1 = reg_484;

assign zext_ln1168_45_fu_1451_p1 = reg_488;

assign zext_ln1168_fu_626_p1 = reg_484;

assign zext_ln289_fu_545_p1 = tmp_s_fu_537_p3;

assign zext_ln415_46_fu_933_p1 = and_ln412_46_fu_927_p2;

assign zext_ln415_47_fu_1067_p1 = and_ln412_47_fu_1061_p2;

assign zext_ln415_48_fu_1201_p1 = and_ln412_48_fu_1195_p2;

assign zext_ln415_49_fu_1307_p1 = and_ln412_49_fu_1301_p2;

assign zext_ln415_50_fu_1410_p1 = and_ln412_50_fu_1404_p2;

assign zext_ln415_51_fu_1513_p1 = and_ln412_51_fu_1507_p2;

assign zext_ln415_52_fu_1593_p1 = and_ln412_52_fu_1587_p2;

assign zext_ln415_53_fu_1665_p1 = and_ln412_53_fu_1659_p2;

assign zext_ln415_54_fu_1727_p1 = and_ln412_54_fu_1721_p2;

assign zext_ln415_55_fu_1789_p1 = and_ln412_55_fu_1783_p2;

assign zext_ln415_56_fu_1851_p1 = and_ln412_56_fu_1845_p2;

assign zext_ln415_57_fu_1910_p1 = and_ln412_57_fu_1904_p2;

assign zext_ln415_58_fu_1969_p1 = and_ln412_58_fu_1963_p2;

assign zext_ln415_59_fu_2028_p1 = and_ln412_59_fu_2022_p2;

assign zext_ln415_60_fu_2090_p1 = and_ln412_60_fu_2084_p2;

assign zext_ln415_fu_804_p1 = and_ln412_fu_798_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2128[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop27
