$date
	Sun Sep 26 16:11:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testebench $end
$var wire 1 ! done $end
$var wire 17 " resultado [16:0] $end
$var reg 17 # a [16:0] $end
$var reg 17 $ b [16:0] $end
$var reg 17 % c [16:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 1 ( start $end
$var reg 9 ) x [8:0] $end
$scope module rslv $end
$var wire 17 * a [16:0] $end
$var wire 17 + b [16:0] $end
$var wire 17 , c [16:0] $end
$var wire 1 & clk $end
$var wire 1 ! done $end
$var wire 1 ' reset $end
$var wire 17 - result [16:0] $end
$var wire 1 ( start $end
$var wire 9 . x [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 .
bz -
b11 ,
b1 +
b10 *
b100 )
0(
1'
0&
b11 %
b1 $
b10 #
bz "
z!
$end
#1
1(
0'
1&
#2
0&
#3
1&
#4
0&
#5
1&
#6
0&
#7
1&
#8
0&
#9
1&
#10
0&
#11
1&
#12
0&
#13
1&
#14
0&
#15
1&
#16
0&
#17
1&
#18
0&
#19
1&
#20
0&
#21
1&
#22
0&
#23
1&
#24
0&
#25
1&
#26
0&
#27
1&
#28
0&
#29
1&
#30
0&
#31
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
1&
#44
0&
#45
1&
#46
0&
#47
1&
#48
0&
#49
1&
#50
0&
#51
1&
#52
0&
#53
1&
#54
0&
#55
1&
#56
0&
#57
1&
#58
0&
#59
1&
#60
0&
#61
1&
