===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3156 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2944 ( 17.7%)    0.2944 ( 22.4%)  FIR Parser
    1.1054 ( 66.3%)    0.7545 ( 57.3%)  'firrtl.circuit' Pipeline
    0.1432 (  8.6%)    0.0852 (  6.5%)    'firrtl.module' Pipeline
    0.1242 (  7.5%)    0.0748 (  5.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0190 (  1.1%)    0.0104 (  0.8%)      LowerCHIRRTL
    0.0152 (  0.9%)    0.0152 (  1.2%)    InferWidths
    0.0560 (  3.4%)    0.0560 (  4.3%)    InferResets
    0.0021 (  0.1%)    0.0021 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0045 (  0.3%)    0.0045 (  0.3%)    PrefixModules
    0.0021 (  0.1%)    0.0021 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1043 (  6.3%)    0.1043 (  7.9%)    LowerFIRRTLTypes
    0.6174 ( 37.0%)    0.3245 ( 24.7%)    'firrtl.module' Pipeline
    0.0883 (  5.3%)    0.0493 (  3.7%)      ExpandWhens
    0.5291 ( 31.7%)    0.2752 ( 20.9%)      Canonicalizer
    0.0219 (  1.3%)    0.0219 (  1.7%)    Inliner
    0.0288 (  1.7%)    0.0288 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1137 (  6.8%)    0.1137 (  8.6%)    'firrtl.module' Pipeline
    0.1137 (  6.8%)    0.1137 (  8.6%)      Canonicalizer
    0.0874 (  5.2%)    0.0874 (  6.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0984 (  5.9%)    0.0984 (  7.5%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0289 (  1.7%)    0.0289 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0671 (  4.0%)    0.0671 (  5.1%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0076 (  0.5%)    0.0076 (  0.6%)  HWLegalizeNames
    0.0170 (  1.0%)    0.0170 (  1.3%)  'hw.module' Pipeline
    0.0170 (  1.0%)    0.0170 (  1.3%)    PrettifyVerilog
    0.0553 (  3.3%)    0.0553 (  4.2%)  ExportVerilog emission
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6665 (100.0%)    1.3156 (100.0%)  Total

{
  totalTime: 1.33,
  maxMemory: 71086080
}
