Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 28 15:44:28 2025
| Host         : MM-2024 running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1546 |     0 |    242400 |  0.64 |
|   LUT as Logic             | 1354 |     0 |    242400 |  0.56 |
|   LUT as Memory            |  192 |     0 |    112800 |  0.17 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  160 |     0 |           |       |
| CLB Registers              | 2605 |     0 |    484800 |  0.54 |
|   Register as Flip Flop    | 2605 |     0 |    484800 |  0.54 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |   35 |     0 |     30300 |  0.12 |
| F7 Muxes                   |    2 |     0 |    121200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 171   |          Yes |           - |        Reset |
| 23    |          Yes |         Set |            - |
| 2371  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  361 |     0 |     30300 |  1.19 |
|   CLBL                                     |  156 |     0 |           |       |
|   CLBM                                     |  205 |     0 |           |       |
| LUT as Logic                               | 1354 |     0 |    242400 |  0.56 |
|   using O5 output only                     |   61 |       |           |       |
|   using O6 output only                     | 1078 |       |           |       |
|   using O5 and O6                          |  215 |       |           |       |
| LUT as Memory                              |  192 |     0 |    112800 |  0.17 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  160 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   32 |       |           |       |
|     using O5 and O6                        |  128 |       |           |       |
| CLB Registers                              | 2605 |     0 |    484800 |  0.54 |
|   Register driven from within the CLB      | 1163 |       |           |       |
|   Register driven from outside the CLB     | 1442 |       |           |       |
|     LUT in front of the register is unused |  946 |       |           |       |
|     LUT in front of the register is used   |  496 |       |           |       |
| Unique Control Sets                        |  134 |       |     60600 |  0.22 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       600 |  0.67 |
|   RAMB36/FIFO*    |    3 |     0 |       600 |  0.50 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    2 |     0 |      1200 |  0.17 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       520 |  0.77 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    2 |     2 |       104 |  1.92 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       480 |  0.63 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2371 |            Register |
| LUT6       |  514 |                 CLB |
| LUT4       |  287 |                 CLB |
| LUT5       |  245 |                 CLB |
| LUT2       |  241 |                 CLB |
| LUT3       |  239 |                 CLB |
| SRL16E     |  184 |                 CLB |
| FDCE       |  171 |            Register |
| SRLC32E    |  102 |                 CLB |
| RAMD32     |   56 |                 CLB |
| LUT1       |   43 |                 CLB |
| FDPE       |   40 |            Register |
| CARRY8     |   35 |                 CLB |
| FDSE       |   23 |            Register |
| RAMS32     |    8 |                 CLB |
| RAMB36E2   |    3 |           Block Ram |
| BUFGCE     |    3 |               Clock |
| SRLC16E    |    2 |                 CLB |
| RAMB18E2   |    2 |           Block Ram |
| MUXF7      |    2 |                 CLB |
| IBUFCTRL   |    2 |              Others |
| OBUF       |    1 |                 I/O |
| MMCME3_ADV |    1 |               Clock |
| INBUF      |    1 |                 I/O |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------+------+
|     Ref Name     | Used |
+------------------+------+
| ila_0            |    1 |
| fifo_uart_tx_buf |    1 |
| fifo_uart_rx_buf |    1 |
| dbg_hub          |    1 |
| clk_global       |    1 |
+------------------+------+


