<!DOCTYPE html>
<html lang="en"><head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script>
<meta charset="utf-8" />

  <title>About - </title>


  <meta name="author" content="Vishnuvardhan Ramesh"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />


<link rel="stylesheet" href="//localhost:1313/css/latex.css" />
<link rel="stylesheet" href="//localhost:1313/css/main.css" />
<script id="MathJax-script" async src="//localhost:1313/js/tex-mml-chtml.js"></script>
</head>
<body>






<header>
  <nav class="navbar">
  <div class="nav">
    

    <ul class="nav-links">
      
    </ul>
  </div>
</nav>
  <div class="intro-header">
    <div class="container">
      <div class="page-heading">
        
          <h1>About</h1>
          
        
      </div>
    </div>
  </div>
</header>
<div id="content">
  <div class="container" role="main">
    <article class="article" class="blog-post">
      <div class="postmeta">
        <span class="meta-post">
  <i class="fa fa-calendar-alt"></i>
  Jan 29, 2025
  
</span>
      </div>
      <br>
      
    <p>My name is Vishnuvardhan Ramesh. I am a Computer Engineering student at Texas A&amp;M (class of 2025) with a major interest in VLSI and the semiconductor industry.</p>
<p>I am currently an undergraduate researcher working under Dr. Jiang Hu, researching how to use machine learning to enhance EDA tools. I focus on creating a large amount of training data to expand upon and improve the results of a paper detailing <a href="https://dl.acm.org/doi/abs/10.1145/3670474.3685949">Flip-Flop Incremental Placement</a>.</p>
<p>I am familiar with digital design and verification projects. Some of these projects include the efficient implementation of a Convolutional Neural Network that is designed for optimal performance on an FPGA. Furthermore, I created a Canny Edge Detector circuit in both Verilog and SystemC, used for image processing. Finally, I utilized UVM and SystemVerilog for verification of an HTAX (Hyper-Transport Advanced Crossbar) communication module.</p>
<p>I am ultimately looking to pursue a career in working on technical writing or interesting projects involving hardware design.</p>



      
    </article>
    
  </div>

        </div><footer>
  <div class="container">
    <p class="credits copyright">
      <p class="credits theme-by">
        
        
        
        &copy;
        2025
        <a href="//localhost:1313/about/">Vishnuvardhan Ramesh</a>
      </p>
  </div>
</footer></body>
</html>
