// Seed: 1946731565
`define pp_7 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output wor id_6
);
  assign id_6[1] = id_4;
  always @(posedge id_5) begin
    SystemTFIdentifier((id_4));
  end
endmodule
