Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Jul 17 15:02:22 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.129        0.000                      0                   65        0.059        0.000                      0                   65        2.225        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_pl_0   {0.000 5.000}        10.000          100.000         
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                        3.500        0.000                       0                     1  
sys_clk_p           3.129        0.000                      0                   65        0.059        0.000                      0                   65        2.225        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.518ns (31.055%)  route 1.150ns (68.945%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 7.222 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.607ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.395     4.217    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X12Y64         FDRE                                         r  led_inst/timer_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.421     7.222    led_inst/sys_clk_BUFG
    SLICE_X12Y64         FDRE                                         r  led_inst/timer_cnt_reg[0]/C
                         clock pessimism              0.231     7.453    
                         clock uncertainty           -0.035     7.418    
    SLICE_X12Y64         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     7.346    led_inst/timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.607ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.412     7.213    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[25]/C
                         clock pessimism              0.296     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X11Y67         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     7.402    led_inst/timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.607ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.412     7.213    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[26]/C
                         clock pessimism              0.296     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X11Y67         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     7.402    led_inst/timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.607ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.412     7.213    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[27]/C
                         clock pessimism              0.296     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X11Y67         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     7.402    led_inst/timer_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.607ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.412     7.213    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[28]/C
                         clock pessimism              0.296     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X11Y67         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     7.402    led_inst/timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.607ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.416     7.217    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[29]/C
                         clock pessimism              0.295     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X11Y67         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     7.406    led_inst/timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.607ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.416     7.217    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[30]/C
                         clock pessimism              0.295     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X11Y67         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     7.406    led_inst/timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.518ns (31.936%)  route 1.104ns (68.064%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.607ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.349     4.171    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.416     7.217    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[31]/C
                         clock pessimism              0.295     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X11Y67         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     7.406    led_inst/timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.171    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.518ns (32.074%)  route 1.097ns (67.926%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 7.214 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.607ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.342     4.164    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.413     7.214    led_inst/sys_clk_BUFG
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[1]/C
                         clock pessimism              0.295     7.510    
                         clock uncertainty           -0.035     7.475    
    SLICE_X11Y64         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     7.403    led_inst/timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -4.164    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.518ns (32.074%)  route 1.097ns (67.926%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 7.214 - 5.000 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.667ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.607ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.614     2.549    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.645 r  led_inst/timer_cnt_reg[17]/Q
                         net (fo=2, routed)           0.533     3.178    led_inst/timer_cnt[17]
    SLICE_X11Y63         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     3.326 f  led_inst/timer_cnt[31]_i_9/O
                         net (fo=2, routed)           0.173     3.499    led_inst/timer_cnt[31]_i_9_n_0
    SLICE_X11Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.174     3.673 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=1, routed)           0.049     3.722    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X11Y63         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.822 r  led_inst/timer_cnt[31]_i_1/O
                         net (fo=32, routed)          0.342     4.164    led_inst/timer_cnt[31]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.413     7.214    led_inst/sys_clk_BUFG
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[2]/C
                         clock pessimism              0.295     7.510    
                         clock uncertainty           -0.035     7.475    
    SLICE_X11Y64         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     7.403    led_inst/timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -4.164    
  -------------------------------------------------------------------
                         slack                                  3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[12]/Q
                         net (fo=2, routed)           0.048     1.377    led_inst/timer_cnt[12]
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.394 r  led_inst/timer_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.401    led_inst/p_1_in[12]
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[12]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[20]/Q
                         net (fo=2, routed)           0.048     1.377    led_inst/timer_cnt[20]
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.394 r  led_inst/timer_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.401    led_inst/p_1_in[20]
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[20]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y66         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[28]/Q
                         net (fo=2, routed)           0.048     1.377    led_inst/timer_cnt[28]
    SLICE_X11Y67         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.394 r  led_inst/timer_cnt_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.007     1.401    led_inst/p_1_in[28]
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[28]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y67         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     1.378    led_inst/timer_cnt[10]
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.395 r  led_inst/timer_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.402    led_inst/p_1_in[10]
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[10]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y65         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.049     1.378    led_inst/timer_cnt[18]
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.395 r  led_inst/timer_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.402    led_inst/p_1_in[18]
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[18]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y66         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[26]/Q
                         net (fo=2, routed)           0.049     1.378    led_inst/timer_cnt[26]
    SLICE_X11Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.395 r  led_inst/timer_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.402    led_inst/p_1_in[26]
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y67         FDRE                                         r  led_inst/timer_cnt_reg[26]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y67         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.374ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[2]/Q
                         net (fo=3, routed)           0.049     1.378    led_inst/timer_cnt[2]
    SLICE_X11Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.395 r  led_inst/timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.402    led_inst/p_1_in[2]
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.922     1.544    led_inst/sys_clk_BUFG
    SLICE_X11Y64         FDRE                                         r  led_inst/timer_cnt_reg[2]/C
                         clock pessimism             -0.247     1.296    
    SLICE_X11Y64         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.374ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.816     1.290    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.329 r  led_inst/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     1.379    led_inst/timer_cnt[11]
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.396 r  led_inst/timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.403    led_inst/p_1_in[11]
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.921     1.543    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[11]/C
                         clock pessimism             -0.246     1.296    
    SLICE_X11Y65         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.342    led_inst/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.819ns (routing 0.340ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.374ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.819     1.293    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.332 r  led_inst/timer_cnt_reg[16]/Q
                         net (fo=2, routed)           0.050     1.382    led_inst/timer_cnt[16]
    SLICE_X11Y65         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.399 r  led_inst/timer_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.406    led_inst/p_1_in[16]
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.925     1.547    led_inst/sys_clk_BUFG
    SLICE_X11Y65         FDRE                                         r  led_inst/timer_cnt_reg[16]/C
                         clock pessimism             -0.247     1.299    
    SLICE_X11Y65         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.345    led_inst/timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_inst/timer_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.819ns (routing 0.340ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.374ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.819     1.293    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.332 r  led_inst/timer_cnt_reg[24]/Q
                         net (fo=2, routed)           0.050     1.382    led_inst/timer_cnt[24]
    SLICE_X11Y66         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.399 r  led_inst/timer_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.406    led_inst/p_1_in[24]
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    led_inst/IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  led_inst/IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    led_inst/IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  led_inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    led_inst/sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  led_inst/sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.925     1.547    led_inst/sys_clk_BUFG
    SLICE_X11Y66         FDRE                                         r  led_inst/timer_cnt_reg[24]/C
                         clock pessimism             -0.247     1.299    
    SLICE_X11Y66         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.345    led_inst/timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         5.000       3.501      BUFGCE_X0Y26  led_inst/sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X10Y63  led_inst/led_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X12Y64  led_inst/timer_cnt_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[9]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X11Y65  led_inst/timer_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X12Y64  led_inst/timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y66  led_inst/timer_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X10Y63  led_inst/led_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X12Y64  led_inst/timer_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X11Y65  led_inst/timer_cnt_reg[16]/C



