0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/menuw/Documents/Processor-Design/hdl/cu.v,1656085001,verilog,,C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/sim1.v,,cu,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/sim1.v,1656084942,verilog,,,,sim1,,,,,,,,
