(module 1X03-STAGGERED (layer F.Cu) (tedit 0)
  (descr "<center><b>Single In Line Package (SIP) Header</b><br>Row Spacing: 0.6 inch (15.24 mm/600 mil)<br>Number of Pins: (Grid): 3 (1 x 3)<br>Pitch: 0.100 inch (2.54mm)<br>Mounting Type: Through Hole<br>Copyright Â©07 Jan 2013, by:<br>\nRobert \"The R.A.T.\" Allen Turner<br>\n<a href=\"http://www.TheLittleEngineers.org/\">http://www.TheLittleEngineers.org/</a><br><a href=\"mailto:TheLittleEngineers@outlook.com\">TheLittleEngineers@outlook.com</a><br><a href=\"mailto:OurLittleEngineers@gMail.com\">OurLittleEngineers@gMail.com</a><br></center>\n<p align=\"justify\">You may use these footprints in your own projects, however, please take note that we CANNOT guarantee the accuracy of these components (nor any part of this library). We make NO guarantees that the components, footprints or schematic symbols in this library are flawless, and we make no promises of fitness for production, prototyping or any other purpose. These libraries are provided for informational purposes only, and are used at your own discretion. By downloading these libraries, you agree that we cannot be held responsible for faulty PCBs. You should always check the footprints with a 1:1 printout. Neither Robert Allen Turner, <a href=\"http://www.TheLittleEngineers.org/\">The Little Engineers</a>, <a href=\"http://www.TheLittleEngineers.org/\">TheLittleEngineers.org,</a> <a href=\"http://www.GIMEchip.com/\">GIMEchip.com</a>, nor anyone affiliated with same shall be held responsible for any outcome resulting from the usage of these files. Should any errors be found, please contact us at one of the above email addresses and we will attempt to repair them. Unless otherwise noted, content of this library is licensed under a Creative Commons Attribution-ShareAlike 4.0 International (CC BY-SA 4.0) license <a href=\"https://creativecommons.org/licenses/by-sa/4.0/\">(https://creativecommons.org/licenses/by-sa/4.0/)</a> on 20 April 2019 in memory of my Father, Robert Embry Turner - I LOVE YOU DAD! Rest In Peace. Please note that the <a href=\"http://www.GIMEchip.com/\">GIMEchip.com</a> domain was acquired by Robert \"The R.A.T.\" Allen Turner on December 24, 2018 from the prior owners, which happen to be his brother and nephew. As such, \"The R.A.T.\" is unable to answer any inquiries regarding any products or services of <a href=\"http://www.GIMEchip.com/\">GIMEchip.com</a> prior to that date. \"The R.A.T.\" also acquired the rights to all products previously produced by <a href=\"http://www.GIMEchip.com/\">GIMEchip.com</a> and its previous owners. Those products will all be released as open source, under a Creative Commons Attribution-ShareAlike 4.0 International (CC BY-SA 4.0) license <a href=\"https://creativecommons.org/licenses/by-sa/4.0/\">(https://creativecommons.org/licenses/by-sa/4.0/)</a>, as time and resources permit.</p><center>This footprint is based on the locking header footprints developed by SparkFun, however, this footprint was created from scratch for inclusion in this library.</center>")
  (fp_text reference A4 (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.15)) (justify right top))
  )
  (fp_text value "" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.15)) (justify right top))
  )
  (fp_line (start 1.27 -0.635) (end 1.905 -1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 1.905 -1.27) (end 3.175 -1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 3.175 -1.27) (end 3.81 -0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start 3.81 0.635) (end 3.175 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 3.175 1.27) (end 1.905 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 1.905 1.27) (end 1.27 0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -3.175 -1.27) (end -1.905 -1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start -1.905 -1.27) (end -1.27 -0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -1.27 0.635) (end -1.905 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start -0.635 -1.27) (end 0.635 -1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 0.635 -1.27) (end 1.27 -0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start 1.27 0.635) (end 0.635 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 0.635 1.27) (end -0.635 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start -0.635 1.27) (end -1.27 0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -3.81 -0.635) (end -3.81 0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -3.175 -1.27) (end -3.81 -0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -3.81 0.635) (end -3.175 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start -1.905 1.27) (end -3.175 1.27) (layer F.SilkS) (width 0.2032))
  (fp_line (start 3.81 -0.635) (end 3.81 0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start -1.27 -0.635) (end -1.27 0.635) (layer F.SilkS) (width 0.2032))
  (fp_line (start 1.27 -0.635) (end 1.27 0.635) (layer F.SilkS) (width 0.2032))
  (fp_circle (center 0 0) (end 0.635 0) (layer Cmts.User) (width 0.127))
  (fp_poly (pts (xy 2.286 0.254) (xy 2.794 0.254) (xy 2.794 -0.254) (xy 2.286 -0.254)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -2.794 0.254) (xy -2.286 0.254) (xy -2.286 -0.254) (xy -2.794 -0.254)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -0.254 0.254) (xy 0.254 0.254) (xy 0.254 -0.254) (xy -0.254 -0.254)) (layer F.Fab) (width 0))
  (pad 1 thru_hole rect (at -2.54 -0.127 90) (size 1.524 1.524) (drill 1.016) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
  (pad 2 thru_hole circle (at 0 0.127 90) (size 1.524 1.524) (drill 1.016) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
  (pad 3 thru_hole circle (at 2.54 -0.127 90) (size 1.524 1.524) (drill 1.016) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
)
