

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Tue Aug 25 19:04:04 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.527|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      57|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      24|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      24|     123|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |sbox_U  |SubBytes_sbox  |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |Total   |               |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_27_fu_75_p2     |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_91_p2      |     +    |      0|  0|  12|           3|           1|
    |tmp_38_fu_109_p2  |     +    |      0|  0|  15|           6|           6|
    |tmp_fu_69_p2      |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_85_p2    |   icmp   |      0|  0|   9|           3|           4|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  57|          18|          16|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_reg_47        |   9|          2|    3|          6|
    |j_reg_58        |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_27_reg_127        |  3|   0|    3|          0|
    |i_reg_47            |  3|   0|    3|          0|
    |j_2_reg_140         |  3|   0|    3|          0|
    |j_reg_58            |  3|   0|    3|          0|
    |state_addr_reg_145  |  4|   0|    4|          0|
    |tmp_cast_reg_132    |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   27|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

