/*
; STM32N657xD.
; ============

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Edo. Franzi		The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		Specs of STM32N657xx.
;			References:
;			- RM0486 Rev 1, p. 162; STM32N647/657xx Arm®-based 32-bit MCUs
;
;   (c) 2025-20xx, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-Noréaz           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

/* Six SRAMs are embedded, each with specific features.		*/
/* AXISRAM1-6, are the main SRAMs.							*/
/* AXISRAM2 is in the SRAM used for the first boot			*/

stm_stAXISRAM1			= 0x34000000;												/* 0x34000000: Starting address of SRAM1					*/
stm_lnAXISRAM1			= (1M);														/* Length of internal memory SRAM1							*/

stm_stAXISRAM2			= 0x34100000;												/* 0x34100000: Starting address of SRAM1					*/
stm_lnAXISRAM2			= (1M);														/* Length of internal memory SRAM1							*/

stm_stAXISRAM3			= 0x34200000;												/* 0x34200000: Starting address of SRAM1					*/
stm_lnAXISRAM3			= (448K);													/* Length of internal memory SRAM1							*/

stm_stAXISRAM4			= 0x34270000;												/* 0x34270000: Starting address of SRAM1					*/
stm_lnAXISRAM4			= (448K);													/* Length of internal memory SRAM1							*/

stm_stAXISRAM5			= 0x342E0000;												/* 0x342E0000: Starting address of SRAM1					*/
stm_lnAXISRAM5			= (448K);													/* Length of internal memory SRAM1							*/

stm_stAXISRAM6			= 0x34350000;												/* 0x34350000: Starting address of SRAM1					*/
stm_lnAXISRAM6			= (448K);													/* Length of internal memory SRAM1							*/

stm_stCACHEAXI			= 0x343C0000;												/* 0x343C0000: Starting address of SRAM1					*/
stm_lnCACHEAXI			= (256K);													/* Length of internal memory SRAM1							*/

stm_stVENCRAM			= 0x34400000;												/* 0x34400000: Starting address of SRAM1					*/
stm_lnVENCRAM			= (256K);													/* Length of internal memory SRAM1							*/

stm_stPERIPH_NS			= 0x40000000;												/*															*/
stm_stPERIPH_S			= 0x50000000;												/*															*/
stm_lnPERIPH			= 0x10000000;												/*															*/
stm_stCORE				= 0xE0000000;												/*															*/
stm_lnCORE				= 0x20000000;												/* Defined by the ARM cortex-M specification				*/
