# do CombShiftUnit_Demo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/miguelovila/.intel_fpga_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:02:22 on Aug 17,2023
# vcom -reportprogress 300 -93 -work work /run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity combshiftunit
# -- Compiling architecture behavioral of combshiftunit
# End time: 04:02:22 on Aug 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit_Demo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:02:22 on Aug 17,2023
# vcom -reportprogress 300 -93 -work work /run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit_Demo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity combshiftunit_demo
# -- Compiling architecture behavioral of combshiftunit_demo
# ** Error: (vcom-11) Could not find work.clockdividern.
# ** Error (suppressible): /run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit_Demo.vhd(15): (vcom-1195) Cannot find expanded name "work.clockdividern".
# ** Error: /run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit_Demo.vhd(15): Unknown expanded name.
# -- Loading package NUMERIC_STD
# -- Loading entity combshiftunit
# ** Note: /run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUnit_Demo.vhd(29): VHDL Compiler exiting
# End time: 04:02:22 on Aug 17,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/miguelovila/.intel_fpga_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./CombShiftUnit_Demo_run_msim_rtl_vhdl.do line 9
# /home/miguelovila/.intel_fpga_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/run/media/miguelovila/Expansion/Development/ua-leci/ano_1_semestre_2/laboratorio_de_sistemas_digitais/aula06/parte03/CombShiftUn..."
# 
# stdin: <EOF>
