<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.03.26.11:39:06"
 outputDirectory="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="cortex_irq" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="cortex_irq_irq" direction="input" role="irq" width="1" />
  </interface>
  <interface name="cortex_reset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="cortex_reset_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="cortex_s" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="cortex_s_address" direction="output" role="address" width="18" />
   <port name="cortex_s_read" direction="output" role="read" width="1" />
   <port name="cortex_s_readdata" direction="input" role="readdata" width="32" />
   <port name="cortex_s_write" direction="output" role="write" width="1" />
   <port
       name="cortex_s_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="cortex_s_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
  </interface>
  <interface name="hdmi_tx_int_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hdmi_tx_int_n_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="reset_100" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_100_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="tristate_conduit_bridge_sram_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_data_out"
       direction="bidir"
       role="sram_tcm_data_out"
       width="16" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_address_out"
       direction="output"
       role="sram_tcm_address_out"
       width="19" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_outputenable_n_out"
       direction="output"
       role="sram_tcm_outputenable_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_chipselect_n_out"
       direction="output"
       role="sram_tcm_chipselect_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_byteenable_n_out"
       direction="output"
       role="sram_tcm_byteenable_n_out"
       width="2" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_write_n_out"
       direction="output"
       role="sram_tcm_write_n_out"
       width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="limbus:1.0:AUTO_CLK_100_CLOCK_DOMAIN=-1,AUTO_CLK_100_CLOCK_RATE=-1,AUTO_CLK_100_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1458972471,AUTO_UNIQUE_ID=(clock_source:15.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cortex:1.0:)(altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2099232,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=22,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1572896,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=1572864,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2099232,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=22,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1572896,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=1572864,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:))(altera_avalon_pio:15.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.CMacro.SIZE,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,524288,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_timer:15.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_avalon_uart:15.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00201058,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00200800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00201020,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00201000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00201040,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00180000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00201058,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00200800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00180000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(interrupt:15.1:irqNumber=0)(interrupt:15.1:irqNumber=1)(interrupt:15.1:irqNumber=3)(interrupt:15.1:irqNumber=4)(interrupt:15.1:irqNumber=2)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(tristate_conduit:15.1:)(tristate_conduit:15.1:)"
   instancePathKey="limbus"
   kind="limbus"
   version="1.0"
   name="limbus">
  <parameter name="AUTO_GENERATION_ID" value="1458972471" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/limbus.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_hdmi_tx_int_n.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_sram.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="limbus">queue size: 0 starting:limbus "limbus"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>8</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>17</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cortex_s0_translator.avalon_anti_slave_0 and cortex.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_s1_translator.avalon_anti_slave_0 and uart.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces hdmi_tx_int_n_s1_translator.avalon_anti_slave_0 and hdmi_tx_int_n.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_uas_translator.avalon_anti_slave_0 and sram.uas</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>35</b> modules, <b>184</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>44</b> modules, <b>220</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>45</b> modules, <b>224</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>62</b> modules, <b>271</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>64</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>66</b> modules, <b>344</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>11</b> modules, <b>46</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>11</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>12</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>14</b> modules, <b>53</b> connections]]></message>
   <message level="Warning" culprit="limbus">"No matching role found for uart:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="limbus">"No matching role found for uart:s1:readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/limbus_cpu</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/limbus_hdmi_tx_int_n</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/limbus_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/limbus_sram</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/limbus_timer_0</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/limbus_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/limbus_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/limbus_uart</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/limbus_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/limbus_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="limbus"><![CDATA["<b>limbus</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_nios2_gen2 "submodules/limbus_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/limbus_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>limbus</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 68 starting:altera_nios2_gen2_unit "submodules/limbus_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=limbus_cpu_cpu --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen//limbus_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:49 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:39:02 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_avalon_pio "submodules/limbus_hdmi_tx_int_n"</message>
   <message level="Info" culprit="hdmi_tx_int_n">Starting RTL generation for module 'limbus_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=limbus_hdmi_tx_int_n --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen//limbus_hdmi_tx_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="hdmi_tx_int_n">Done RTL generation for module 'limbus_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_pio</b> "<b>hdmi_tx_int_n</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_avalon_jtag_uart "submodules/limbus_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'limbus_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=limbus_jtag_uart_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen//limbus_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'limbus_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_generic_tristate_controller "submodules/limbus_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>limbus</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 67 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 65 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_avalon_timer "submodules/limbus_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'limbus_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=limbus_timer_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen//limbus_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'limbus_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_tristate_conduit_bridge "submodules/limbus_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_tristate_conduit_pin_sharer "submodules/limbus_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/limbus_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 64 starting:altera_tristate_conduit_pin_sharer_core "submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 63 starting:altera_merlin_std_arbitrator "submodules/limbus_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_avalon_uart "submodules/limbus_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'limbus_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=limbus_uart --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen//limbus_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'limbus_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_mm_interconnect "submodules/limbus_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.025s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.114s/0.148s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.086s/0.139s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.029s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.060s/0.067s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.072s/0.100s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.090s/0.128s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.043s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.066s/0.079s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.040s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.065s/0.071s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>65</b> modules, <b>215</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 62 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 53 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 36 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 35 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 34 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 32 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 28 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 27 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_uas_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_uas_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 26 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 25 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 24 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 22 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 17 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 15 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_uas_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_uas_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 6 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 1 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 1 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 0 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 70 starting:altera_irq_mapper "submodules/limbus_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>limbus</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>limbus</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2099232,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=22,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1572896,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=1572864,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2099232,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=22,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1572896,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=1572864,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="limbus:.:cpu"
   kind="altera_nios2_gen2"
   version="15.1"
   name="limbus_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="1572896" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sram.uas" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="22" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sram.uas" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="cpu.jtag_debug_module" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2099232" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="1572864" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="limbus" as="cpu" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_nios2_gen2 "submodules/limbus_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/limbus_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>limbus</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 68 starting:altera_nios2_gen2_unit "submodules/limbus_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=limbus_cpu_cpu --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen//limbus_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:49 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:39:02 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=100000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="limbus:.:hdmi_tx_int_n"
   kind="altera_avalon_pio"
   version="15.1"
   name="limbus_hdmi_tx_int_n">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_hdmi_tx_int_n.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="hdmi_tx_int_n" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_avalon_pio "submodules/limbus_hdmi_tx_int_n"</message>
   <message level="Info" culprit="hdmi_tx_int_n">Starting RTL generation for module 'limbus_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=limbus_hdmi_tx_int_n --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0001_hdmi_tx_int_n_gen//limbus_hdmi_tx_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="hdmi_tx_int_n">Done RTL generation for module 'limbus_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_pio</b> "<b>hdmi_tx_int_n</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="limbus:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="15.1"
   name="limbus_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_avalon_jtag_uart "submodules/limbus_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'limbus_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=limbus_jtag_uart_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0002_jtag_uart_0_gen//limbus_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'limbus_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.CMacro.SIZE,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,524288,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="limbus:.:sram"
   kind="altera_generic_tristate_controller"
   version="15.1"
   name="limbus_sram">
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.CMacro.SIZE" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="TCM_WRITE_WAIT" value="10" />
  <parameter name="TCM_READ_WAIT" value="10" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="10" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="19" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="10" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,524288" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_sram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </childSourceFiles>
  <instantiator instantiator="limbus" as="sram" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_generic_tristate_controller "submodules/limbus_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>limbus</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 67 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 65 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="limbus:.:timer_0"
   kind="altera_avalon_timer"
   version="15.1"
   name="limbus_timer_0">
  <parameter name="loadValue" value="99999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="timer_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_avalon_timer "submodules/limbus_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'limbus_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=limbus_timer_0 --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0003_timer_0_gen//limbus_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'limbus_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="limbus:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="15.1"
   name="limbus_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_tristate_conduit_bridge "submodules/limbus_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="limbus:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="15.1"
   name="limbus_tristate_conduit_pin_sharer_0">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,1,2,1,16,1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,outputenable_n,byteenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </childSourceFiles>
  <instantiator instantiator="limbus" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_tristate_conduit_pin_sharer "submodules/limbus_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/limbus_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 64 starting:altera_tristate_conduit_pin_sharer_core "submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 63 starting:altera_merlin_std_arbitrator "submodules/limbus_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:15.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="limbus:.:uart"
   kind="altera_avalon_uart"
   version="15.1"
   name="limbus_uart">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="uart" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_avalon_uart "submodules/limbus_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'limbus_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=limbus_uart --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0005_uart_gen//limbus_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'limbus_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>limbus</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cortex_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cortex_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cortex_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cortex_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cortex_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cortex_s0_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cortex_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cortex_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cortex_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cortex_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cortex_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cortex_s0_translator} {USE_READ} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cortex_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cortex_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cortex_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cortex_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cortex_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cortex_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cortex_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cortex_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cortex_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cortex_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cortex_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cortex_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cortex_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cortex_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {cortex_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cortex_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cortex_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cortex_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cortex_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {uart_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hdmi_tx_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cortex_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201020&quot;
   end=&quot;0x00000000000201040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201000&quot;
   end=&quot;0x00000000000201020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201040&quot;
   end=&quot;0x00000000000201050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cortex_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cortex_s0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cortex_s0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cortex_s0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cortex_s0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cortex_s0_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cortex_s0_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cortex_s0_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cortex_s0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cortex_s0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cortex_s0_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cortex_s0_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cortex_s0_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cortex_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cortex_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cortex_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cortex_s0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cortex_s0_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cortex_s0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cortex_s0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cortex_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cortex_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cortex_s0_agent} {ST_DATA_W} {98};set_instance_parameter_value {cortex_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cortex_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cortex_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cortex_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cortex_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cortex_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cortex_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cortex_s0_agent} {ID} {0};set_instance_parameter_value {cortex_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cortex_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cortex_s0_agent} {ECC_ENABLE} {0};add_instance {cortex_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {5};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {uart_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {uart_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {uart_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_s1_agent} {ID} {6};set_instance_parameter_value {uart_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {ECC_ENABLE} {0};add_instance {uart_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hdmi_tx_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ID} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {hdmi_tx_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {44};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {41};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {43};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {80};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {4};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {ECC_ENABLE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 4 1 6 5 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100 1000000 0000010 0010000 0001000 0100000 0000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x180000 0x200800 0x201000 0x201020 0x201040 0x201058 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 0x200000 0x201000 0x201020 0x201040 0x201050 0x201060 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {57};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router} {PKT_TRANS_READ} {61};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 1 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x180000 0x200800 0x201058 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x200000 0x201000 0x201060 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {57};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {57};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {57};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {57};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_004} {ST_DATA_W} {98};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {57};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_005} {ST_DATA_W} {98};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {57};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {57};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_007} {ST_DATA_W} {98};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {39};set_instance_parameter_value {router_008} {PKT_ADDR_L} {18};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {43};set_instance_parameter_value {router_008} {ST_DATA_W} {80};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {43};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {45};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {57};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {64};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {57};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {64};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {60};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {45};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cortex_s0_agent.m0} {cortex_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cortex_s0_agent.rf_source} {cortex_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {cortex_s0_agent_rsp_fifo.out} {cortex_s0_agent.rf_sink} {avalon_streaming};add_connection {cortex_s0_agent.rdata_fifo_src} {cortex_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {cortex_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/cortex_s0_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {uart_s1_agent.m0} {uart_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_s1_agent.rf_source} {uart_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_s1_agent_rsp_fifo.out} {uart_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_s1_agent.rdata_fifo_src} {uart_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {uart_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/uart_s1_agent.cp} {qsys_mm.command};add_connection {hdmi_tx_int_n_s1_agent.m0} {hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hdmi_tx_int_n_s1_agent.rf_source} {hdmi_tx_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent_rsp_fifo.out} {hdmi_tx_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent.rdata_fifo_src} {hdmi_tx_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {hdmi_tx_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/hdmi_tx_int_n_s1_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cortex_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cortex_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {uart_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {uart_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {hdmi_tx_int_n_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {hdmi_tx_int_n_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {sram_uas_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/router_008.sink} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {router_008.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cortex_s0} {avalon} {master};set_interface_property {cortex_s0} {EXPORT_OF} {cortex_s0_translator.avalon_anti_slave_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {hdmi_tx_int_n_s1} {avalon} {master};set_interface_property {hdmi_tx_int_n_s1} {EXPORT_OF} {hdmi_tx_int_n_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {uart_s1} {avalon} {master};set_interface_property {uart_s1} {EXPORT_OF} {uart_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cortex.s0} {0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {1};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.hdmi_tx_int_n.s1} {2};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {3};set_module_assignment {interconnect_id.sram.uas} {4};set_module_assignment {interconnect_id.timer_0.s1} {5};set_module_assignment {interconnect_id.uart.s1} {6};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=128,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cortex_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201020&quot;
   end=&quot;0x00000000000201040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201000&quot;
   end=&quot;0x00000000000201020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201040&quot;
   end=&quot;0x00000000000201050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=75,PKT_ADDR_SIDEBAND_L=75,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BURST_TYPE_H=74,PKT_BURST_TYPE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=76,PKT_DATA_SIDEBAND_L=76,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=78,PKT_QOS_L=78,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_EXCLUSIVE=63,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=75,PKT_ADDR_SIDEBAND_L=75,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BURST_TYPE_H=74,PKT_BURST_TYPE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=76,PKT_DATA_SIDEBAND_L=76,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=78,PKT_QOS_L=78,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_EXCLUSIVE=63,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=129,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),PKT_ADDR_H=39,PKT_ADDR_L=18,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=49,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=48,PKT_BYTE_CNT_L=46,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=64,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=63,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=40,PKT_TRANS_LOCK=44,PKT_TRANS_POSTED=41,PKT_TRANS_READ=43,PKT_TRANS_WRITE=42,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=0000100,1000000,0000010,0010000,0001000,0100000,0000001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,4,1,6,5,2,3,END_ADDRESS=0x100000,0x200000,0x201000,0x201020,0x201040,0x201050,0x201060,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=0:0000100:0x0:0x100000:both:1:0:0:1,4:1000000:0x180000:0x200000:both:1:0:0:1,1:0000010:0x200800:0x201000:both:1:0:0:1,6:0010000:0x201000:0x201020:both:1:0:0:1,5:0001000:0x201020:0x201040:both:1:0:0:1,2:0100000:0x201040:0x201050:both:1:0:0:1,3:0000001:0x201058:0x201060:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x180000,0x200800,0x201000,0x201020,0x201040,0x201058,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both)(altera_merlin_router:15.1:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,1,3,END_ADDRESS=0x200000,0x201000,0x201060,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=4:100:0x180000:0x200000:both:1:0:0:1,1:010:0x200800:0x201000:both:1:0:0:1,3:001:0x201058:0x201060:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x180000,0x200800,0x201058,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=39,PKT_ADDR_L=18,PKT_DEST_ID_H=66,PKT_DEST_ID_L=64,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=43,PKT_TRANS_WRITE=42,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,read)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=51,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=39,PKT_ADDR_L=18,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=49,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=48,PKT_BYTE_CNT_L=46,PKT_TRANS_COMPRESSED_READ=40,PKT_TRANS_READ=43,PKT_TRANS_WRITE=42,ST_CHANNEL_W=7,ST_DATA_W=80)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=39,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=51,IN_PKT_BURSTWRAP_L=49,IN_PKT_BURST_SIZE_H=54,IN_PKT_BURST_SIZE_L=52,IN_PKT_BURST_TYPE_H=56,IN_PKT_BURST_TYPE_L=55,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=48,IN_PKT_BYTE_CNT_L=46,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=40,IN_PKT_TRANS_EXCLUSIVE=45,IN_PKT_TRANS_WRITE=42,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=57,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=72,OUT_PKT_BURST_SIZE_L=70,OUT_PKT_BURST_TYPE_H=74,OUT_PKT_BURST_TYPE_L=73,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=66,OUT_PKT_BYTE_CNT_L=64,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=97,OUT_PKT_ORI_BURST_SIZE_L=95,OUT_PKT_RESPONSE_STATUS_H=94,OUT_PKT_RESPONSE_STATUS_L=93,OUT_PKT_TRANS_COMPRESSED_READ=58,OUT_PKT_TRANS_EXCLUSIVE=63,OUT_ST_DATA_W=98,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=7)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=57,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=69,IN_PKT_BURSTWRAP_L=67,IN_PKT_BURST_SIZE_H=72,IN_PKT_BURST_SIZE_L=70,IN_PKT_BURST_TYPE_H=74,IN_PKT_BURST_TYPE_L=73,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=66,IN_PKT_BYTE_CNT_L=64,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=97,IN_PKT_ORI_BURST_SIZE_L=95,IN_PKT_RESPONSE_STATUS_H=94,IN_PKT_RESPONSE_STATUS_L=93,IN_PKT_TRANS_COMPRESSED_READ=58,IN_PKT_TRANS_EXCLUSIVE=63,IN_PKT_TRANS_WRITE=60,IN_ST_DATA_W=98,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=39,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=54,OUT_PKT_BURST_SIZE_L=52,OUT_PKT_BURST_TYPE_H=56,OUT_PKT_BURST_TYPE_L=55,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=48,OUT_PKT_BYTE_CNT_L=46,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=79,OUT_PKT_ORI_BURST_SIZE_L=77,OUT_PKT_RESPONSE_STATUS_H=76,OUT_PKT_RESPONSE_STATUS_L=75,OUT_PKT_TRANS_COMPRESSED_READ=40,OUT_PKT_TRANS_EXCLUSIVE=45,OUT_ST_DATA_W=80,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=7)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="limbus:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="limbus_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cortex_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cortex_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cortex_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cortex_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cortex_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cortex_s0_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {cortex_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cortex_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cortex_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cortex_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cortex_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cortex_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cortex_s0_translator} {USE_READ} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cortex_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cortex_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cortex_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cortex_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cortex_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cortex_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cortex_s0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cortex_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cortex_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cortex_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cortex_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cortex_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cortex_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cortex_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cortex_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cortex_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {cortex_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cortex_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cortex_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cortex_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cortex_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cortex_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cortex_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {uart_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hdmi_tx_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {22};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cortex_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201020&quot;
   end=&quot;0x00000000000201040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201000&quot;
   end=&quot;0x00000000000201020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201040&quot;
   end=&quot;0x00000000000201050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cortex_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cortex_s0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {cortex_s0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {cortex_s0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {cortex_s0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {cortex_s0_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {cortex_s0_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cortex_s0_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {cortex_s0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {cortex_s0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {cortex_s0_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {cortex_s0_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {cortex_s0_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {cortex_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {cortex_s0_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {cortex_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cortex_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cortex_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cortex_s0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {cortex_s0_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {cortex_s0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {cortex_s0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {cortex_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cortex_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cortex_s0_agent} {ST_DATA_W} {98};set_instance_parameter_value {cortex_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cortex_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cortex_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cortex_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cortex_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cortex_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cortex_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cortex_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cortex_s0_agent} {ID} {0};set_instance_parameter_value {cortex_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cortex_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cortex_s0_agent} {ECC_ENABLE} {0};add_instance {cortex_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cortex_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {5};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {uart_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {uart_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {uart_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_s1_agent} {ID} {6};set_instance_parameter_value {uart_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {ECC_ENABLE} {0};add_instance {uart_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hdmi_tx_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_L} {64};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_H} {57};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_POSTED} {59};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_READ} {61};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ID} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {hdmi_tx_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {44};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {41};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {43};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {80};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {4};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {ECC_ENABLE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 4 1 6 5 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100 1000000 0000010 0010000 0001000 0100000 0000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x180000 0x200800 0x201000 0x201020 0x201040 0x201058 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 0x200000 0x201000 0x201020 0x201040 0x201050 0x201060 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {57};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router} {PKT_TRANS_READ} {61};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 1 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x180000 0x200800 0x201058 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x200000 0x201000 0x201060 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {57};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {57};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {57};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {57};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_004} {ST_DATA_W} {98};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {57};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_005} {ST_DATA_W} {98};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {57};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {57};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {60};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {61};set_instance_parameter_value {router_007} {ST_DATA_W} {98};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {39};set_instance_parameter_value {router_008} {PKT_ADDR_L} {18};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {43};set_instance_parameter_value {router_008} {ST_DATA_W} {80};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {43};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {62};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {42};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {49};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {45};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {57};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {64};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {57};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {64};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {58};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {60};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {63};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {39};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {48};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {46};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {40};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {45};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cortex_s0_agent.m0} {cortex_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cortex_s0_agent.m0/cortex_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cortex_s0_agent.rf_source} {cortex_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {cortex_s0_agent_rsp_fifo.out} {cortex_s0_agent.rf_sink} {avalon_streaming};add_connection {cortex_s0_agent.rdata_fifo_src} {cortex_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {cortex_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/cortex_s0_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {uart_s1_agent.m0} {uart_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_s1_agent.rf_source} {uart_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_s1_agent_rsp_fifo.out} {uart_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_s1_agent.rdata_fifo_src} {uart_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {uart_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/uart_s1_agent.cp} {qsys_mm.command};add_connection {hdmi_tx_int_n_s1_agent.m0} {hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hdmi_tx_int_n_s1_agent.rf_source} {hdmi_tx_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent_rsp_fifo.out} {hdmi_tx_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent.rdata_fifo_src} {hdmi_tx_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {hdmi_tx_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/hdmi_tx_int_n_s1_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cortex_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cortex_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {uart_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {uart_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {hdmi_tx_int_n_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {hdmi_tx_int_n_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {sram_uas_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/router_008.sink} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {router_008.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cortex_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {uart_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cortex_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {uart_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cortex_s0} {avalon} {master};set_interface_property {cortex_s0} {EXPORT_OF} {cortex_s0_translator.avalon_anti_slave_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {hdmi_tx_int_n_s1} {avalon} {master};set_interface_property {hdmi_tx_int_n_s1} {EXPORT_OF} {hdmi_tx_int_n_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {uart_s1} {avalon} {master};set_interface_property {uart_s1} {EXPORT_OF} {uart_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cortex.s0} {0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {1};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.hdmi_tx_int_n.s1} {2};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {3};set_module_assignment {interconnect_id.sram.uas} {4};set_module_assignment {interconnect_id.timer_0.s1} {5};set_module_assignment {interconnect_id.uart.s1} {6};" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="limbus" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_mm_interconnect "submodules/limbus_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>194</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.025s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.114s/0.148s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.086s/0.139s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.029s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.060s/0.067s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.072s/0.100s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.090s/0.128s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.043s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.066s/0.079s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.003s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.040s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.065s/0.071s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>65</b> modules, <b>215</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/limbus_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/limbus_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>limbus</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 62 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 53 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 36 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 35 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 34 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 32 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 28 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 27 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_uas_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_uas_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 26 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 25 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 24 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 22 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 17 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 15 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_uas_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_uas_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="limbus">queue size: 6 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 1 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 1 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 0 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,1:1,2:3,3:4,4:2,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="limbus:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.1"
   name="limbus_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:3,3:4,4:2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 70 starting:altera_irq_mapper "submodules/limbus_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>limbus</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="limbus:.:rst_controller"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 69 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>limbus</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2099232,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=22,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=1572896,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=1572864,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="limbus:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="15.1"
   name="limbus_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="cpu.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2099232" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="1572864" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="1572896" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cortex.s0&apos; start=&apos;0x0&apos; end=&apos;0x100000&apos; type=&apos;cortex.s0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x201000&apos; end=&apos;0x201020&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201020&apos; end=&apos;0x201040&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x201040&apos; end=&apos;0x201050&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sram.uas" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="22" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sram.uas" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x180000&apos; end=&apos;0x200000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x200800&apos; end=&apos;0x201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x201058&apos; end=&apos;0x201060&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 68 starting:altera_nios2_gen2_unit "submodules/limbus_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=limbus_cpu_cpu --dir=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/mammenx/AppData/Local/Temp/alt6886_318511359023785059.dir/0008_cpu_gen//limbus_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:34 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:48 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:49 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:38:55 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2016.03.26 11:39:02 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'limbus_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="limbus:.:sram:.:tdt"
   kind="altera_tristate_controller_translator"
   version="15.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_sram" as="tdt" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 67 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="limbus:.:sram:.:slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_sram" as="slave_translator" />
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,cpu_debug_mem_slave_translator,cortex_s0_translator,timer_0_s1_translator,uart_s1_translator,hdmi_tx_int_n_s1_translator,sram_uas_translator" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 66 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="limbus:.:sram:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="15.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_sram" as="tda" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 65 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="limbus:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="15.1"
   name="limbus_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="19,2,1,1,16,1" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,1,2,1,16,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,outputenable_n,byteenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_tristate_conduit_pin_sharer_0" as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 64 starting:altera_tristate_conduit_pin_sharer_core "submodules/limbus_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="limbus:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="15.1"
   name="limbus_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="USE_DATA" value="0" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_tristate_conduit_pin_sharer_0" as="arbiter" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 63 starting:altera_merlin_std_arbitrator "submodules/limbus_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 62 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201058&quot;
   end=&quot;0x00000000000201060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200800&quot;
   end=&quot;0x00000000000201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cortex_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201020&quot;
   end=&quot;0x00000000000201040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201000&quot;
   end=&quot;0x00000000000201020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000201040&quot;
   end=&quot;0x00000000000201050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000180000&quot;
   end=&quot;0x00000000000200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=75,PKT_ADDR_SIDEBAND_L=75,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BURST_TYPE_H=74,PKT_BURST_TYPE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=76,PKT_DATA_SIDEBAND_L=76,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=78,PKT_QOS_L=78,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_EXCLUSIVE=63,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 53 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_BEGIN_BURST=77,PKT_BURSTWRAP_H=69,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=72,PKT_BURST_SIZE_L=70,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=81,PKT_SRC_ID_L=79,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=58,PKT_TRANS_LOCK=62,PKT_TRANS_POSTED=59,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,cpu_debug_mem_slave_agent,cortex_s0_agent,timer_0_s1_agent,uart_s1_agent,hdmi_tx_int_n_s1_agent,sram_uas_agent" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,cpu_debug_mem_slave_agent_rsp_fifo,cortex_s0_agent_rsp_fifo,timer_0_s1_agent_rsp_fifo,uart_s1_agent_rsp_fifo,hdmi_tx_int_n_s1_agent_rsp_fifo,sram_uas_agent_rsp_fifo,sram_uas_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0000100,1000000,0000010,0010000,0001000,0100000,0000001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,4,1,6,5,2,3,END_ADDRESS=0x100000,0x200000,0x201000,0x201020,0x201040,0x201050,0x201060,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=0:0000100:0x0:0x100000:both:1:0:0:1,4:1000000:0x180000:0x200000:both:1:0:0:1,1:0000010:0x200800:0x201000:both:1:0:0:1,6:0010000:0x201000:0x201020:both:1:0:0:1,5:0001000:0x201020:0x201040:both:1:0:0:1,2:0100000:0x201040:0x201050:both:1:0:0:1,3:0000001:0x201058:0x201060:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x180000,0x200800,0x201000,0x201020,0x201040,0x201058,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both"
   instancePathKey="limbus:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="limbus_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="61" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x180000,0x200800,0x201000,0x201020,0x201040,0x201058" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0000100:0x0:0x100000:both:1:0:0:1,4:1000000:0x180000:0x200000:both:1:0:0:1,1:0000010:0x200800:0x201000:both:1:0:0:1,6:0010000:0x201000:0x201020:both:1:0:0:1,5:0001000:0x201020:0x201040:both:1:0:0:1,2:0100000:0x201040:0x201050:both:1:0:0:1,3:0000001:0x201058:0x201060:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="57" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000100,1000000,0000010,0010000,0001000,0100000,0000001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter
     name="END_ADDRESS"
     value="0x100000,0x200000,0x201000,0x201020,0x201040,0x201050,0x201060" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="60" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,4,1,6,5,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 36 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,1,3,END_ADDRESS=0x200000,0x201000,0x201060,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=4:100:0x180000:0x200000:both:1:0:0:1,1:010:0x200800:0x201000:both:1:0:0:1,3:001:0x201058:0x201060:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x180000,0x200800,0x201058,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="limbus:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="limbus_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="61" />
  <parameter name="START_ADDRESS" value="0x180000,0x200800,0x201058" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:100:0x180000:0x200000:both:1:0:0:1,1:010:0x200800:0x201000:both:1:0:0:1,3:001:0x201058:0x201060:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="57" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="100,010,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x200000,0x201000,0x201060" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="60" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,1,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 35 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="limbus:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="limbus_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="61" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="57" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="60" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 34 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=57,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=82,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=61,PKT_TRANS_WRITE=60,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=98,TYPE_OF_TRANSACTION=both"
   instancePathKey="limbus:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="15.1"
   name="limbus_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="61" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="57" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="60" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="router_004,router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 32 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=39,PKT_ADDR_L=18,PKT_DEST_ID_H=66,PKT_DEST_ID_L=64,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=43,PKT_TRANS_WRITE=42,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="limbus:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="15.1"
   name="limbus_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="43" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="39" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="42" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 28 starting:altera_merlin_router "submodules/limbus_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=51,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=39,PKT_ADDR_L=18,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=49,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=48,PKT_BYTE_CNT_L=46,PKT_TRANS_COMPRESSED_READ=40,PKT_TRANS_READ=43,PKT_TRANS_WRITE=42,ST_CHANNEL_W=7,ST_DATA_W=80"
   instancePathKey="limbus:.:mm_interconnect_0:.:sram_uas_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="40" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="sram_uas_burst_adapter" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 27 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sram_uas_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sram_uas_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 26 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 25 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="62" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 24 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="62" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 22 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 17 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 15 starting:altera_merlin_demultiplexer "submodules/limbus_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="62" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 10 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=62,ST_CHANNEL_W=7,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="limbus:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="limbus_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="62" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="limbus_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 9 starting:altera_merlin_multiplexer "submodules/limbus_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=39,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=51,IN_PKT_BURSTWRAP_L=49,IN_PKT_BURST_SIZE_H=54,IN_PKT_BURST_SIZE_L=52,IN_PKT_BURST_TYPE_H=56,IN_PKT_BURST_TYPE_L=55,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=48,IN_PKT_BYTE_CNT_L=46,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=40,IN_PKT_TRANS_EXCLUSIVE=45,IN_PKT_TRANS_WRITE=42,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=57,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=72,OUT_PKT_BURST_SIZE_L=70,OUT_PKT_BURST_TYPE_H=74,OUT_PKT_BURST_TYPE_L=73,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=66,OUT_PKT_BYTE_CNT_L=64,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=97,OUT_PKT_ORI_BURST_SIZE_L=95,OUT_PKT_RESPONSE_STATUS_H=94,OUT_PKT_RESPONSE_STATUS_L=93,OUT_PKT_TRANS_COMPRESSED_READ=58,OUT_PKT_TRANS_EXCLUSIVE=63,OUT_ST_DATA_W=98,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=7"
   instancePathKey="limbus:.:mm_interconnect_0:.:sram_uas_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="97" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="95" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:82) src_id(81:79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69:67) byte_cnt(66:64) trans_exclusive(63) trans_lock(62) trans_read(61) trans_write(60) trans_posted(59) trans_compressed_read(58) addr(57:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:64) src_id(63:61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51:49) byte_cnt(48:46) trans_exclusive(45) trans_lock(44) trans_read(43) trans_write(42) trans_posted(41) trans_compressed_read(40) addr(39:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="77" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="sram_uas_rsp_width_adapter,sram_uas_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 8 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sram_uas_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sram_uas_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="limbus:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="limbus_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="limbus_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 6 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 1 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="limbus:.:mm_interconnect_0:.:avalon_st_adapter_006"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="limbus_mm_interconnect_0_avalon_st_adapter_006">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="limbus_mm_interconnect_0" as="avalon_st_adapter_006" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 1 starting:altera_avalon_st_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="limbus">queue size: 0 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 1 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="limbus:.:mm_interconnect_0:.:avalon_st_adapter_006:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="E:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/synthesis/submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="limbus_mm_interconnect_0_avalon_st_adapter_006"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="limbus">queue size: 0 starting:error_adapter "submodules/limbus_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
