{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649091071496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649091071496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 19:51:11 2022 " "Processing started: Mon Apr 04 19:51:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649091071496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649091071496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FULLADDER_16 -c FULLADDER_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FULLADDER_16 -c FULLADDER_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649091071496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649091071776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_3-LOGICFUNC " "Found design unit 1: XOR_3-LOGICFUNC" {  } { { "../VHDL files/XOR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072072 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_3 " "Found entity 1: XOR_3" {  } { { "../VHDL files/XOR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2-STRUCTURAL " "Found design unit 1: XOR_2-STRUCTURAL" {  } { { "../VHDL files/XOR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072084 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2 " "Found entity 1: XOR_2" {  } { { "../VHDL files/XOR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/XOR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_3-LOGICFUNC " "Found design unit 1: OR_3-LOGICFUNC" {  } { { "../VHDL files/OR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072096 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_3 " "Found entity 1: OR_3" {  } { { "../VHDL files/OR_3.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-LOGICFUNC " "Found design unit 1: OR_2-LOGICFUNC" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072108 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/not1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT1-BEHAV " "Found design unit 1: NOT1-BEHAV" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072122 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "../VHDL files/NOT1.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/NOT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-LOGICFUNC " "Found design unit 1: AND_2-LOGICFUNC" {  } { { "../VHDL files/AND2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/AND2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072151 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "../VHDL files/AND2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/AND2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER_1-logic_structural " "Found design unit 1: FULLADDER_1-logic_structural" {  } { { "../VHDL files/fulladder.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072163 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER_1 " "Found entity 1: FULLADDER_1" {  } { { "../VHDL files/fulladder.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649091072163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072163 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal FULLADDER_16.vhd(33) " "VHDL syntax error at FULLADDER_16.vhd(33) near text \"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal" {  } { { "FULLADDER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/fulladder_16/FULLADDER_16.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649091072175 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" FULLADDER_16.vhd(36) " "VHDL syntax error at FULLADDER_16.vhd(36) near text \"(\";  expecting \":\", or \",\"" {  } { { "FULLADDER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/fulladder_16/FULLADDER_16.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649091072175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_16.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fulladder_16.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649091072175 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649091072335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 04 19:51:12 2022 " "Processing ended: Mon Apr 04 19:51:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649091072335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649091072335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649091072335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649091072335 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649091072944 ""}
