{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527494565588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527494565608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 16:02:45 2018 " "Processing started: Mon May 28 16:02:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527494565608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494565608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494565608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527494566489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527494566490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cext.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cext.v" { { "Info" "ISGN_ENTITY_NAME" "1 cext " "Found entity 1: cext" {  } { { "rtl/cext.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spislave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spislave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIslaver " "Found entity 1: SPIslaver" {  } { { "rtl/SPIslave.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/peri_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/peri_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Peri_MUX " "Found entity 1: Peri_MUX" {  } { { "rtl/Peri_MUX.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Peri_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/ram_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/ram_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_SHIFT " "Found entity 1: RAM_SHIFT" {  } { { "rtl/Sobel/RAM_SHIFT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/peri_camera_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/peri_camera_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Peri_Camera_Sobel " "Found entity 1: Peri_Camera_Sobel" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Generate_Matrix.v(101) " "Verilog HDL information at Generate_Matrix.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Sobel/Generate_Matrix.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Generate_Matrix.v(121) " "Verilog HDL information at Generate_Matrix.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Sobel/Generate_Matrix.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Generate_Matrix.v(141) " "Verilog HDL information at Generate_Matrix.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Sobel/Generate_Matrix.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sobel/generate_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sobel/generate_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Matrix " "Found entity 1: Generate_Matrix" {  } { { "rtl/Sobel/Generate_Matrix.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_RGB565_Config " "Found entity 1: I2C_OV5640_RGB565_Config" {  } { { "rtl/sccb/I2C_OV5640_RGB565_Config.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_RGB565_Config.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "config_done Config_done I2C_OV5640_Init_RGB565.v(41) " "Verilog HDL Declaration information at I2C_OV5640_Init_RGB565.v(41): object \"config_done\" differs only in case from object \"Config_done\" in the same scope" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527494583189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_ov5640_init_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_init_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5640_Init_RGB565 " "Found entity 1: I2C_OV5640_Init_RGB565" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sccb/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "rtl/sccb/I2C_Controller.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "rtl/CMOS_Capture_RGB565.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/CMOS_Capture_RGB565.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5640_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5640_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_SDRAM " "Found entity 1: OV5640_SDRAM" {  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft_ctrl_800_480_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft_ctrl_800_480_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_CTRL_800_480_16bit " "Found entity 1: TFT_CTRL_800_480_16bit" {  } { { "rtl/TFT_CTRL_800_480_16bit.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/TFT_CTRL_800_480_16bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_req Peri_MUX.v(13) " "Verilog HDL Implicit Net warning at Peri_MUX.v(13): created implicit net for \"data_req\"" {  } { { "rtl/Peri_MUX.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Peri_MUX.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV5640_SDRAM " "Elaborating entity \"OV5640_SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527494583589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "OV5640_SDRAM.v" "pll" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494583674 ""}  } { { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527494583674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494583752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494583752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_Init_RGB565 I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565 " "Elaborating entity \"I2C_OV5640_Init_RGB565\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_I2C_OV5640_Init_RGB565" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_Controller:u_I2C_Controller\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_Controller" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5640_RGB565_Config I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config " "Elaborating entity \"I2C_OV5640_RGB565_Config\" for hierarchy \"I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565\|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config\"" {  } { { "rtl/sccb/I2C_OV5640_Init_RGB565.v" "u_I2C_OV5640_RGB565_Config" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "OV5640_SDRAM.v" "u_CMOS_Capture_RGB565" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Peri_Camera_Sobel Peri_Camera_Sobel:Peri_Camera_Sobel_Init " "Elaborating entity \"Peri_Camera_Sobel\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\"" {  } { { "OV5640_SDRAM.v" "Peri_Camera_Sobel_Init" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Matrix Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init " "Elaborating entity \"Generate_Matrix\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\"" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "Generate_Matrix_Init" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_SHIFT Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init " "Elaborating entity \"RAM_SHIFT\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\"" {  } { { "rtl/Sobel/Generate_Matrix.v" "RAM_SHIFT_Init" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494583821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Sobel/RAM_SHIFT.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Sobel/RAM_SHIFT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584091 ""}  } { { "rtl/Sobel/RAM_SHIFT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527494584091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l501 " "Found entity 1: shift_taps_l501" {  } { { "db/shift_taps_l501.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_l501 Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated " "Elaborating entity \"shift_taps_l501\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpa1 " "Found entity 1: altsyncram_fpa1" {  } { { "db/altsyncram_fpa1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_fpa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpa1 Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|altsyncram_fpa1:altsyncram2 " "Elaborating entity \"altsyncram_fpa1\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|altsyncram_fpa1:altsyncram2\"" {  } { { "db/shift_taps_l501.tdf" "altsyncram2" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_l501.tdf" "cntr1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Generate_Matrix:Generate_Matrix_Init\|RAM_SHIFT:RAM_SHIFT_Init\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_l501:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init " "Elaborating entity \"SQRT\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\"" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "SQRT_Init" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/Sobel/SQRT.v" "ALTSQRT_component" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 11 " "Parameter \"q_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 12 " "Parameter \"r_port_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 21 " "Parameter \"width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494584454 ""}  } { { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527494584454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_qqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494584924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494584924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494584940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585457 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494585526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494585526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:a_delay Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|SQRT:SQRT_Init\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "rtl/Sobel/SQRT.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\"" {  } { { "OV5640_SDRAM.v" "Sdram_Control_4Port" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(442) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527494585679 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527494585695 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494585695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494586127 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527494586127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_peq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_peq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_peq1 " "Found entity 1: dcfifo_peq1" {  } { { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_peq1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated " "Elaborating entity \"dcfifo_peq1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_peq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_peq1.tdf" "rdptr_g1p" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_peq1.tdf" "wrptr_g1p" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr81 " "Found entity 1: altsyncram_lr81" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr81 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram " "Elaborating entity \"altsyncram_lr81\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\"" {  } { { "db/dcfifo_peq1.tdf" "fifo_ram" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_peq1.tdf" "rs_brp" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_peq1.tdf" "rs_dgwp" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_peq1.tdf" "ws_dgrp" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494586659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494586659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_peq1.tdf" "rdempty_eq_comp" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494586659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494587045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_CTRL_800_480_16bit TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit " "Elaborating entity \"TFT_CTRL_800_480_16bit\" for hierarchy \"TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit\"" {  } { { "OV5640_SDRAM.v" "TFT_CTRL_800_480_16bit" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494587916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cext cext:cext_inst " "Elaborating entity \"cext\" for hierarchy \"cext:cext_inst\"" {  } { { "OV5640_SDRAM.v" "cext_inst" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494587916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIslaver cext:cext_inst\|SPIslaver:SPIslaver1 " "Elaborating entity \"SPIslaver\" for hierarchy \"cext:cext_inst\|SPIslaver:SPIslaver1\"" {  } { { "rtl/cext.v" "SPIslaver1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494587916 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 42 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 74 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 106 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 138 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 170 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 202 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 234 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 266 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 298 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 330 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 362 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 394 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 426 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 458 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 490 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 522 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494589002 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527494589002 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1527494589002 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1527494589577 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1527494589577 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Mult1\"" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "Mult1" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494592416 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|Mult0\"" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "Mult0" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527494592416 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1527494592416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|lpm_mult:Mult1\"" {  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494592663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|lpm_mult:Mult1 " "Instantiated megafunction \"Peri_Camera_Sobel:Peri_Camera_Sobel_Init\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527494592663 ""}  } { { "rtl/Sobel/Peri_Camera_Sobel.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527494592663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/mult_oct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527494592832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494592832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527494593433 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sccb/I2C_Controller.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v" 52 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf" 33 2 0 } } { "rtl/sccb/I2C_Controller.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v" 92 -1 0 } } { "rtl/sccb/I2C_Controller.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v" 91 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf" 46 2 0 } } { "rtl/sccb/I2C_Controller.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v" 51 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf" 46 2 0 } } { "rtl/Sobel/Peri_Camera_Sobel.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v" 224 -1 0 } } { "rtl/cext.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v" 32 -1 0 } } { "rtl/SPIslave.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v" 35 -1 0 } } { "rtl/SPIslave.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1527494593486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1527494593486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527494594821 "|OV5640_SDRAM|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527494594821 "|OV5640_SDRAM|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527494594821 "|OV5640_SDRAM|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TFT_BL VCC " "Pin \"TFT_BL\" is stuck at VCC" {  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527494594821 "|OV5640_SDRAM|TFT_BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527494594821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527494595122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527494601454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.map.smsg " "Generated suppressed messages file C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494602008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527494602810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527494602810 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604257 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604257 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604257 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604257 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604257 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604273 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604289 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604289 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604289 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2097 " "Implemented 2097 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1947 " "Implemented 1947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527494604674 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1527494604674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527494604674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527494604743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 16:03:24 2018 " "Processing ended: Mon May 28 16:03:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527494604743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527494604743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527494604743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527494604743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527494610994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527494610994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 16:03:26 2018 " "Processing started: Mon May 28 16:03:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527494610994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527494610994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527494610994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1527494613432 ""}
{ "Info" "0" "" "Project  = OV5640_SDRAM" {  } {  } 0 0 "Project  = OV5640_SDRAM" 0 0 "Fitter" 0 0 1527494613432 ""}
{ "Info" "0" "" "Revision = OV5640_SDRAM" {  } {  } 0 0 "Revision = OV5640_SDRAM" 0 0 "Fitter" 0 0 1527494613432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527494613817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527494613817 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV5640_SDRAM EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"OV5640_SDRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527494613964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527494614017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527494614017 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527494614449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527494614449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527494614449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527494614449 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527494614449 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1527494614449 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1527494614449 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615267 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 229 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527494615282 "|OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527494615398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527494617537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527494617537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527494617537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527494617537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1527494617752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1527494617752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5526 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1527494617752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1527494617752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1527494617752 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1527494617752 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527494617799 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527494617969 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_peq1 " "Entity dcfifo_peq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527494622042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527494622042 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527494622042 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527494622042 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527494622089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 41 altera_reserved_tck port " "Ignored filter at OV5640_SDRAM.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527494622089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock OV5640_SDRAM.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at OV5640_SDRAM.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622089 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 64 altera_reserved_tck clock " "Ignored filter at OV5640_SDRAM.sdc(64): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 64 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622105 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 64 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 65 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622105 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 65 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 66 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622105 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 66 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 67 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622105 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 67 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups OV5640_SDRAM.sdc 122 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at OV5640_SDRAM.sdc(122): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622105 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527494622124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622125 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527494622127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622127 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527494622127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494622127 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527494622127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[0\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527494622174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527494622174 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25) " "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494622222 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494622222 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494622222 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1527494622222 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527494622223 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  31.250 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527494622224 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527494622224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_pclk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node cmos_pclk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\]" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 573 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\]" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 2119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Destination node comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 2166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~3 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~3" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 2307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527494622659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1527494622659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 5500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527494622659 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 2166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527494622659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527494623630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527494623646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527494623646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527494623646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527494623677 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527494623677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527494623831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527494623831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527494623831 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 112 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 60 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1527494623978 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] TFT_VCLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TFT_VCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 112 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 72 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1527494623978 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v" 103 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 112 0 0 } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 54 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1527494623993 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527494624094 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527494624310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527494626182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527494627866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527494628136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527494631859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527494631859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527494632829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527494636205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527494636205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527494638156 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527494638156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527494638156 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.80 " "Total time spent on timing analysis during the Fitter is 2.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527494638525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527494638556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527494639431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527494639431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527494640434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527494641498 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sdat 3.3-V LVTTL R7 " "Pin cmos_sdat uses I/O standard 3.3-V LVTTL at R7" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_sdat } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sdat" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL R3 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL T3 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL R4 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL T4 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL R5 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL T5 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL R6 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL R8 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL R9 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL K9 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL L9 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL K8 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL L8 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL M8 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL N8 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL P9 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL E16 " "Pin reset_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL M2 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at M2" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_pclk } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL M6 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at M6" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_vsync } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[0\] 3.3-V LVTTL K10 " "Pin cmos_data\[0\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[0] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[0\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL N3 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at N3" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_href } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[1\] 3.3-V LVTTL P8 " "Pin cmos_data\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[1] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[1\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[2\] 3.3-V LVTTL M7 " "Pin cmos_data\[2\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[2] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[2\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[3\] 3.3-V LVTTL T6 " "Pin cmos_data\[3\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[3] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[3\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[4\] 3.3-V LVTTL N6 " "Pin cmos_data\[4\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[4] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[4\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[5\] 3.3-V LVTTL P6 " "Pin cmos_data\[5\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[5] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[5\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[6\] 3.3-V LVTTL L7 " "Pin cmos_data\[6\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[6] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[6\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[7\] 3.3-V LVTTL P3 " "Pin cmos_data\[7\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { cmos_data[7] } } } { "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_data\[7\]" } } } } { "OV5640_SDRAM.v" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527494642052 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1527494642052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.fit.smsg " "Generated suppressed messages file C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527494642685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1265 " "Peak virtual memory: 1265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527494644320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 16:04:04 2018 " "Processing ended: Mon May 28 16:04:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527494644320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527494644320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527494644320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527494644320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527494648445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527494648460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 16:04:08 2018 " "Processing started: Mon May 28 16:04:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527494648460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527494648460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527494648460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527494649062 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1527494651611 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527494651730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527494652712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 16:04:12 2018 " "Processing ended: Mon May 28 16:04:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527494652712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527494652712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527494652712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527494652712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527494654083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527494655787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527494655803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 16:04:14 2018 " "Processing started: Mon May 28 16:04:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527494655803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494655803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494655803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1527494656041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656357 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_peq1 " "Entity dcfifo_peq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527494656843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527494656843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527494656843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656843 ""}
{ "Info" "ISTA_SDC_FOUND" "OV5640_SDRAM.sdc " "Reading SDC File: 'OV5640_SDRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 41 altera_reserved_tck port " "Ignored filter at OV5640_SDRAM.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock OV5640_SDRAM.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at OV5640_SDRAM.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 64 altera_reserved_tck clock " "Ignored filter at OV5640_SDRAM.sdc(64): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 64 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 64 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 65 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 65 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 66 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 66 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 67 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\]  0.020  " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty OV5640_SDRAM.sdc 67 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups OV5640_SDRAM.sdc 122 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at OV5640_SDRAM.sdc(122): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 129 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 129 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 130 *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* keeper " "Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 130 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "OV5640_SDRAM.sdc 131 *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* keeper " "Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path OV5640_SDRAM.sdc 131 Argument <to> is an empty collection " "Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*\}\]" {  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527494656858 ""}  } { { "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" "" { Text "C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527494656874 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656874 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25) " "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494656890 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494656890 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494656890 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494656890 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527494656890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527494656943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.638 " "Worst-case setup slack is 1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.638               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.638               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.345               0.000 clk  " "    8.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.965               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   23.965               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.432               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.442               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk  " "    0.485               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527494657043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.600 " "Worst-case recovery slack is -5.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.600            -412.643 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.600            -412.643 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.149               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.408 " "Worst-case removal slack is 4.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.408               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.408               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.940               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.940               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.700 " "Worst-case minimum pulse width slack is 4.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.700               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.559               0.000 clk  " "    9.559               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.319               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.319               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494657059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657059 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.830 ns " "Worst Case Available Settling Time: 8.830 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494657306 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527494657306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494657444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494658810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527494659148 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659148 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25) " "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659148 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659148 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659148 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.261 " "Worst-case setup slack is 2.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.261               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.261               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.025               0.000 clk  " "    9.025               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.415               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.415               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.382               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk  " "    0.430               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527494659244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.875 " "Worst-case recovery slack is -4.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.875            -356.567 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.875            -356.567 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.874               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.874               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.914 " "Worst-case removal slack is 3.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.914               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.914               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.369               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.369               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.675 " "Worst-case minimum pulse width slack is 4.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.675               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 clk  " "    9.445               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.287               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.287               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659264 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.904 ns " "Worst Case Available Settling Time: 8.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494659480 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659480 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527494659496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|delayed_wrptr_g\[8\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527494659846 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659846 "|OV5640_SDRAM|cmos_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25) " "-multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659850 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659850 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527494659850 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.066 " "Worst-case setup slack is 6.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.066               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.066               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.608               0.000 clk  " "   14.608               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.124               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   28.124               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.153               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.178               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527494659928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.038 " "Worst-case recovery slack is -2.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038            -146.486 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.038            -146.486 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.712               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.712               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.116 " "Worst-case removal slack is 2.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.116               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.116               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.387               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.387               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.276               0.000 clk  " "    9.276               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.360               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.360               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527494659950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494659950 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.483 ns " "Worst Case Available Settling Time: 9.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527494660198 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494660198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494660852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494660852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527494661068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 16:04:21 2018 " "Processing ended: Mon May 28 16:04:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527494661068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527494661068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527494661068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494661068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527494664158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527494664158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 16:04:23 2018 " "Processing started: Mon May 28 16:04:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527494664158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527494664158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527494664158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1527494665038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_8_1200mv_85c_slow.vo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_8_1200mv_85c_slow.vo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494666362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_8_1200mv_0c_slow.vo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_8_1200mv_0c_slow.vo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494666779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_min_1200mv_0c_fast.vo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_min_1200mv_0c_fast.vo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494667412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM.vo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM.vo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494667960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_8_1200mv_85c_v_slow.sdo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494668530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_8_1200mv_0c_v_slow.sdo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494668931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_min_1200mv_0c_v_fast.sdo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494669285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "OV5640_SDRAM_v.sdo C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/ simulation " "Generated file OV5640_SDRAM_v.sdo in folder \"C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527494669664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527494669848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 28 16:04:29 2018 " "Processing ended: Mon May 28 16:04:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527494669848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527494669848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527494669848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527494669848 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527494670770 ""}
