INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixLoadStore
INFO: [VRFC 10-311] analyzing module resultStore
INFO: [VRFC 10-311] analyzing module fifo_in
INFO: [VRFC 10-311] analyzing module fifo_in_16
INFO: [VRFC 10-311] analyzing module memBank
INFO: [VRFC 10-311] analyzing module PriorArbiter
INFO: [VRFC 10-311] analyzing module Pos2Bin
INFO: [VRFC 10-311] analyzing module PriorMux
INFO: [VRFC 10-311] analyzing module ArbiterPow2
INFO: [VRFC 10-311] analyzing module HEArbiter
INFO: [VRFC 10-311] analyzing module memSys
INFO: [VRFC 10-311] analyzing module pipeFPUMul32
INFO: [VRFC 10-311] analyzing module combFPUSub32
INFO: [VRFC 10-311] analyzing module MACCNN
INFO: [VRFC 10-311] analyzing module VectorMAC
INFO: [VRFC 10-311] analyzing module FloatMax
INFO: [VRFC 10-311] analyzing module VectorCompare
INFO: [VRFC 10-311] analyzing module distinctReadWrite
INFO: [VRFC 10-311] analyzing module CNNAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNNAccelerator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cnnRandomMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
