
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310892                       # Simulator instruction rate (inst/s)
host_mem_usage                              201499728                       # Number of bytes of host memory used
host_op_rate                                   350510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9316.86                       # Real time elapsed on the host
host_tick_rate                              114051306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2896537240                       # Number of instructions simulated
sim_ops                                    3265655631                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 176888728                       # Number of branches fetched
system.switch_cpus.committedInsts           896537239                       # Number of instructions committed
system.switch_cpus.committedOps            1017898177                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    274116456                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    264137405                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    142134705                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            20044436                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     822816981                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            822816981                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1390174255                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    724727344                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           201274097                       # Number of load instructions
system.switch_cpus.num_mem_refs             337907839                       # number of memory refs
system.switch_cpus.num_store_insts          136633742                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     158912173                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            158912173                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    213459536                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    127074022                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         570948331     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3757413      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        20747749      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        13721454      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5647987      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       18710891      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     22518544      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         3151644      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       19539069      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1247332      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        201274097     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       136633742     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1017898253                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1971735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3943470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             15                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             156105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102881                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53247                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        156105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       235178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       233216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       468394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     16634240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     16519552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33153792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33153792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156133                       # Request fanout histogram
system.membus.reqLayer0.occupancy           642093557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           638153444                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1484572473                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1970775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       868391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1259479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             960                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1970775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5915205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5915205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          156135                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13168768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2127870                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005441                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2127807    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     63      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2127870                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2921297670                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4111067475                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     10033920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10033920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      6600320                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        6600320                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data        78390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              78390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        51565                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             51565                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data      9442805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              9442805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       6211484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6211484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       6211484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      9442805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            15654289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    103130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    156666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002642959314                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         5753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         5753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             559158                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             97424                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      78390                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     51565                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   156780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  103130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10690                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            10387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            10386                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            12794                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            11054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             6324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             6440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             6528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             6540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             6270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             8208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             7224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             6364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            7140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            6489                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            5126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            5496                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            6352                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  3339263911                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 783330000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             6276751411                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21314.54                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40064.54                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   78408                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  46842                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.05                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               156780                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              103130                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  78336                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  78330                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  5532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  5533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  5753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       134531                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.584780                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.514024                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.254911                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        10927      8.12%      8.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       122702     91.21%     99.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          174      0.13%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          720      0.54%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       134531                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         5753                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     27.231705                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    25.771758                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.889271                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              8      0.14%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            61      1.06%      1.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          293      5.09%      6.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          660     11.47%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          949     16.50%     34.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1079     18.76%     53.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          939     16.32%     69.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35          721     12.53%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          495      8.60%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          260      4.52%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          132      2.29%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51           80      1.39%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           43      0.75%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           19      0.33%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63            5      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            8      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         5753                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         5753                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.923692                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.919267                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.384302                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             220      3.82%      3.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.02%      3.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            5530     96.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         5753                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              10026624                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   7296                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                6599360                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10033920                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             6600320                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        9.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        6.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     9.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     6.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.12                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062594873048                       # Total gap between requests
system.mem_ctrls0.avgGap                   8176637.09                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     10026624                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      6599360                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 9435938.630232647061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 6210580.546234915964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       156780                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       103130                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data   6276751411                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24484016454024                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40035.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 237409254.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           444971940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           236508195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          510417180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         253112580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     75227945070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    344687447040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      505240937445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       475.476340                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 895315387721                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 131801687197                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           515579400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           274036950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          608178060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         285147720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     84824937600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    336604104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      506992519170                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       477.124733                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 874202958665                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 152914116253                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data      9951104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9951104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      6568448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        6568448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        77743                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              77743                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        51316                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             51316                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data      9364868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              9364868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       6181490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             6181490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       6181490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data      9364868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            15546357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    102632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    155375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002535725262                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         5723                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         5723                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             556991                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             96945                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      77743                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     51316                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   155486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  102632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9696                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            10110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            10362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            12812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            10961                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8001                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9251                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             6496                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             6466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             6952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             6418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             6312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             8100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             7084                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             6498                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            6718                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            6510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            5114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            5425                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            6308                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  3313367506                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 776875000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             6226648756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21324.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40074.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   77751                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  46587                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.39                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               155486                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              102632                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77691                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  77684                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  5517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  5519                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  5726                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  5725                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  5724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  5723                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       133644                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.543504                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.490662                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.095491                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127        10843      8.11%      8.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191       121949     91.25%     99.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255          189      0.14%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319          653      0.49%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            9      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       133644                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         5723                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.146427                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    25.691660                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.905277                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              4      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            65      1.14%      1.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          299      5.22%      6.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          601     10.50%     16.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1036     18.10%     35.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1099     19.20%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          930     16.25%     70.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35          655     11.45%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          458      8.00%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          276      4.82%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          160      2.80%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51           77      1.35%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55           28      0.49%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           20      0.35%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63            7      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67            4      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         5723                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         5723                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.928883                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.924668                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.375326                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             206      3.60%      3.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      0.02%      3.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5512     96.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         5723                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM               9944000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   7104                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                6566848                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9951104                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             6568448                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        9.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        6.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     9.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     6.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.12                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062592957767                       # Total gap between requests
system.mem_ctrls1.avgGap                   8233389.05                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      9944000                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      6566848                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 9358182.149747855961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 6179983.883116191253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       155486                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       102632                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   6226648756                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24456900221049                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40046.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 238297024.52                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           441444780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           234633465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          505669080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         251640540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     74830734300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    345021890400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      505166548005                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       475.406333                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 896190262425                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 130926812493                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           512773380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           272545515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          603708420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         283968000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     84069300000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    337241905440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      506864736195                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       477.004478                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 875864193457                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 151252881461                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1815602                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1815602                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1815602                       # number of overall hits
system.l2.overall_hits::total                 1815602                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       156133                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156133                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       156133                       # number of overall misses
system.l2.overall_misses::total                156133                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  14186043096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14186043096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14186043096                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14186043096                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1971735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1971735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1971735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1971735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.079186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.079186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90858.710817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90858.710817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90858.710817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90858.710817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              102881                       # number of writebacks
system.l2.writebacks::total                    102881                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       156133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       156133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12849045845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12849045845                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12849045845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12849045845                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.079186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.079186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82295.516291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82295.516291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82295.516291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82295.516291                       # average overall mshr miss latency
system.l2.replacements                         156135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       765510                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           765510                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       765510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       765510                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   932                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      2298504                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2298504                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.029167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82089.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82089.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      2058202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2058202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.029167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73507.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73507.214286                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1814670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1814670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       156105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          156105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14183744592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14183744592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1970775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1970775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.079210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90860.283732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90860.283732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       156105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       156105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12846987643                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12846987643                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.079210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82297.092617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82297.092617                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    10394853                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    188903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.027464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.208237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9020.080707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 23745.711057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.275271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.724662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31244                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63250887                       # Number of tag accesses
system.l2.tags.data_accesses                 63250887                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    896537316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2896741742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    896537316                       # number of overall hits
system.cpu.icache.overall_hits::total      2896741742                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    896537316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2896742610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    896537316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2896742610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    896537316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2896741742                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    896537316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2896742610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2896742610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3337261.071429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112972962658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112972962658                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    314730969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        989114406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    314730969                       # number of overall hits
system.cpu.dcache.overall_hits::total       989114406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1971700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6669458                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1971700                       # number of overall misses
system.cpu.dcache.overall_misses::total       6669458                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34196019531                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34196019531                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34196019531                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34196019531                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    316702669                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    995783864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    316702669                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    995783864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17343.419146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5127.256148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17343.419146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5127.256148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3049031                       # number of writebacks
system.cpu.dcache.writebacks::total           3049031                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1971700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1971700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1971700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1971700                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32551621731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32551621731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  32551621731                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32551621731                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16509.419146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16509.419146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16509.419146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16509.419146                       # average overall mshr miss latency
system.cpu.dcache.replacements                6669336                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    189324656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       573664977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1970740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5916225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  34183557903                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34183557903                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    191295396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    579581202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17345.544264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5777.934055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1970740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1970740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32539960743                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32539960743                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16511.544264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16511.544264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    125406313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      415449429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          960                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     12461628                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12461628                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    125407273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    416202662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001810                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12980.862500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    16.544188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11660988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11660988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12146.862500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12146.862500                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     11226434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33911577                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           35                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       385308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       385308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     11226469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33911711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11008.800000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2875.432836                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       356118                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       356118                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10174.800000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10174.800000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     11226469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33911711                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     11226469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33911711                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1063607286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6669592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.471117                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.618777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.380537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       34042102744                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      34042102744                       # Number of data accesses

---------- End Simulation Statistics   ----------
