<!DOCTYPE Register_Definition_File>
<Processor name="MKE18F16" description="MKE18F256VLH16,MKE18F256VLL16,MKE18F512VLH16,MKE18F512VLL16">
  <RegisterGroup name="FTFE_FlashConfig" description="Flash configuration field" start="0x400">
    <Register name="NV_BACKKEY3" description="Backdoor Comparison Key 3." start="+0" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY2" description="Backdoor Comparison Key 2." start="+0x1" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY1" description="Backdoor Comparison Key 1." start="+0x2" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY0" description="Backdoor Comparison Key 0." start="+0x3" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY7" description="Backdoor Comparison Key 7." start="+0x4" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY6" description="Backdoor Comparison Key 6." start="+0x5" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY5" description="Backdoor Comparison Key 5." start="+0x6" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_BACKKEY4" description="Backdoor Comparison Key 4." start="+0x7" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="KEY" description="Backdoor Comparison Key." start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FPROT3" description="Non-volatile P-Flash Protection 1 - Low Register" start="+0x8" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="PROT" description="P-Flash Region Protect" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FPROT2" description="Non-volatile P-Flash Protection 1 - High Register" start="+0x9" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="PROT" description="P-Flash Region Protect" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FPROT1" description="Non-volatile P-Flash Protection 0 - Low Register" start="+0xA" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="PROT" description="P-Flash Region Protect" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FPROT0" description="Non-volatile P-Flash Protection 0 - High Register" start="+0xB" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="PROT" description="P-Flash Region Protect" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FSEC" description="Non-volatile Flash Security Register" start="+0xC" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="SEC" description="Flash Security" start="0" size="2" access="ReadOnly">
        <Enum name="SEC_2" description="MCU security status is unsecure" start="0x2" />
        <Enum name="SEC_3" description="MCU security status is secure" start="0x3" />
      </BitField>
      <BitField name="FSLACC" description="Freescale Failure Analysis Access Code" start="2" size="2" access="ReadOnly">
        <Enum name="FSLACC_2" description="Freescale factory access denied" start="0x2" />
        <Enum name="FSLACC_3" description="Freescale factory access granted" start="0x3" />
      </BitField>
      <BitField name="MEEN" description="no description available" start="4" size="2" access="ReadOnly">
        <Enum name="MEEN_2" description="Mass erase is disabled" start="0x2" />
        <Enum name="MEEN_3" description="Mass erase is enabled" start="0x3" />
      </BitField>
      <BitField name="KEYEN" description="Backdoor Key Security Enable" start="6" size="2" access="ReadOnly">
        <Enum name="KEYEN_2" description="Backdoor key access enabled" start="0x2" />
        <Enum name="KEYEN_3" description="Backdoor key access disabled" start="0x3" />
      </BitField>
    </Register>
    <Register name="NV_FOPT" description="Non-volatile Flash Option Register" start="+0xD" size="1" access="ReadOnly" reset_value="0x7D" reset_mask="0xFF">
      <BitField name="LPBOOT" description="no description available" start="0" size="1" access="ReadOnly">
        <Enum name="LPBOOT_0" description="Low-power boot" start="0" />
        <Enum name="LPBOOT_1" description="Normal boot" start="0x1" />
      </BitField>
      <BitField name="BOOTPIN_OPT" description="no description available" start="1" size="1" access="ReadOnly">
        <Enum name="BOOTPIN_OPT_0" description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin" start="0" />
        <Enum name="BOOTPIN_OPT_1" description="Boot source configured by FOPT (BOOTSRC_SEL) bits" start="0x1" />
      </BitField>
      <BitField name="NMI_DIS" description="no description available" start="2" size="1" access="ReadOnly">
        <Enum name="NMI_DIS_0" description="NMI interrupts are always blocked" start="0" />
        <Enum name="NMI_DIS_1" description="NMI_b pin/interrupts reset default to enabled" start="0x1" />
      </BitField>
      <BitField name="RESET_PIN_CFG" description="no description available" start="3" size="1" access="ReadOnly">
        <Enum name="RESET_PIN_CFG_0" description="RESET pin is disabled following a POR and cannot be enabled as reset function" start="0" />
        <Enum name="RESET_PIN_CFG_1" description="RESET_b pin is dedicated" start="0x1" />
      </BitField>
      <BitField name="BOOTSRC_SEL" description="Boot source selection" start="6" size="2" access="ReadOnly">
        <Enum name="BOOTSRC_SEL_0" description="Boot from Flash" start="0" />
        <Enum name="BOOTSRC_SEL_2" description="Boot from ROM" start="0x2" />
        <Enum name="BOOTSRC_SEL_3" description="Boot from ROM" start="0x3" />
      </BitField>
    </Register>
    <Register name="NV_FEPROT" description="Non-volatile EERAM Protection Register" start="+0xE" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="EPROT" description="no description available" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="NV_FDPROT" description="Non-volatile D-Flash Protection Register" start="+0xF" size="1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="DPROT" description="D-Flash Region Protect" start="0" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS" description="AIPS-Lite Bridge" start="0x40000000">
    <Register name="AIPS_MPRA" description="Master Privilege Register A" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MPL2" description="Master 2 Privilege Level" start="20" size="1" access="Read/Write">
        <Enum name="MPL2_0" description="Accesses from this master are forced to user-mode." start="0" />
        <Enum name="MPL2_1" description="Accesses from this master are not forced to user-mode." start="0x1" />
      </BitField>
      <BitField name="MTW2" description="Master 2 Trusted For Writes" start="21" size="1" access="Read/Write">
        <Enum name="MTW2_0" description="This master is not trusted for write accesses." start="0" />
        <Enum name="MTW2_1" description="This master is trusted for write accesses." start="0x1" />
      </BitField>
      <BitField name="MTR2" description="Master 2 Trusted For Read" start="22" size="1" access="Read/Write">
        <Enum name="MTR2_0" description="This master is not trusted for read accesses." start="0" />
        <Enum name="MTR2_1" description="This master is trusted for read accesses." start="0x1" />
      </BitField>
      <BitField name="MPL1" description="Master 1 Privilege Level" start="24" size="1" access="Read/Write">
        <Enum name="MPL1_0" description="Accesses from this master are forced to user-mode." start="0" />
        <Enum name="MPL1_1" description="Accesses from this master are not forced to user-mode." start="0x1" />
      </BitField>
      <BitField name="MTW1" description="Master 1 Trusted for Writes" start="25" size="1" access="Read/Write">
        <Enum name="MTW1_0" description="This master is not trusted for write accesses." start="0" />
        <Enum name="MTW1_1" description="This master is trusted for write accesses." start="0x1" />
      </BitField>
      <BitField name="MTR1" description="Master 1 Trusted for Read" start="26" size="1" access="Read/Write">
        <Enum name="MTR1_0" description="This master is not trusted for read accesses." start="0" />
        <Enum name="MTR1_1" description="This master is trusted for read accesses." start="0x1" />
      </BitField>
      <BitField name="MPL0" description="Master 0 Privilege Level" start="28" size="1" access="Read/Write">
        <Enum name="MPL0_0" description="Accesses from this master are forced to user-mode." start="0" />
        <Enum name="MPL0_1" description="Accesses from this master are not forced to user-mode." start="0x1" />
      </BitField>
      <BitField name="MTW0" description="Master 0 Trusted For Writes" start="29" size="1" access="Read/Write">
        <Enum name="MTW0_0" description="This master is not trusted for write accesses." start="0" />
        <Enum name="MTW0_1" description="This master is trusted for write accesses." start="0x1" />
      </BitField>
      <BitField name="MTR0" description="Master 0 Trusted For Read" start="30" size="1" access="Read/Write">
        <Enum name="MTR0_0" description="This master is not trusted for read accesses." start="0" />
        <Enum name="MTR0_1" description="This master is trusted for read accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_PACR0" description="Peripheral Access Control Register" start="+0x20+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_PACR1" description="Peripheral Access Control Register" start="+0x20+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_PACR2" description="Peripheral Access Control Register" start="+0x20+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_PACR3" description="Peripheral Access Control Register" start="+0x20+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR0" description="Off-Platform Peripheral Access Control Register" start="+0x40+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR1" description="Off-Platform Peripheral Access Control Register" start="+0x40+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR2" description="Off-Platform Peripheral Access Control Register" start="+0x40+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR3" description="Off-Platform Peripheral Access Control Register" start="+0x40+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR4" description="Off-Platform Peripheral Access Control Register" start="+0x40+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR5" description="Off-Platform Peripheral Access Control Register" start="+0x40+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR6" description="Off-Platform Peripheral Access Control Register" start="+0x40+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR7" description="Off-Platform Peripheral Access Control Register" start="+0x40+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR8" description="Off-Platform Peripheral Access Control Register" start="+0x40+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR9" description="Off-Platform Peripheral Access Control Register" start="+0x40+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR10" description="Off-Platform Peripheral Access Control Register" start="+0x40+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR11" description="Off-Platform Peripheral Access Control Register" start="+0x40+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR12" description="Off-Platform Peripheral Access Control Register" start="+0x40+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR13" description="Off-Platform Peripheral Access Control Register" start="+0x40+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR14" description="Off-Platform Peripheral Access Control Register" start="+0x40+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_OPACR15" description="Off-Platform Peripheral Access Control Register" start="+0x40+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP7" description="Trusted Protect" start="0" size="1" access="Read/Write">
        <Enum name="TP7_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP7_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP7" description="Write Protect" start="1" size="1" access="Read/Write">
        <Enum name="WP7_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP7_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP7" description="Supervisor Protect" start="2" size="1" access="Read/Write">
        <Enum name="SP7_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP7_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP6" description="Trusted Protect" start="4" size="1" access="Read/Write">
        <Enum name="TP6_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP6_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP6" description="Write Protect" start="5" size="1" access="Read/Write">
        <Enum name="WP6_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP6_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP6" description="Supervisor Protect" start="6" size="1" access="Read/Write">
        <Enum name="SP6_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP6_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP5" description="Trusted Protect" start="8" size="1" access="Read/Write">
        <Enum name="TP5_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP5_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP5" description="Write Protect" start="9" size="1" access="Read/Write">
        <Enum name="WP5_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP5_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP5" description="Supervisor Protect" start="10" size="1" access="Read/Write">
        <Enum name="SP5_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP5_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP4" description="Trusted Protect" start="12" size="1" access="Read/Write">
        <Enum name="TP4_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP4_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP4" description="Write Protect" start="13" size="1" access="Read/Write">
        <Enum name="WP4_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP4_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP4" description="Supervisor Protect" start="14" size="1" access="Read/Write">
        <Enum name="SP4_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP4_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP3" description="Trusted Protect" start="16" size="1" access="Read/Write">
        <Enum name="TP3_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP3_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP3" description="Write Protect" start="17" size="1" access="Read/Write">
        <Enum name="WP3_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP3_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP3" description="Supervisor Protect" start="18" size="1" access="Read/Write">
        <Enum name="SP3_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP3_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP2" description="Trusted Protect" start="20" size="1" access="Read/Write">
        <Enum name="TP2_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP2_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP2" description="Write Protect" start="21" size="1" access="Read/Write">
        <Enum name="WP2_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP2_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP2" description="Supervisor Protect" start="22" size="1" access="Read/Write">
        <Enum name="SP2_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP2_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
    <Register name="AIPS_PACRU" description="Peripheral Access Control Register" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TP1" description="Trusted Protect" start="24" size="1" access="Read/Write">
        <Enum name="TP1_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP1_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP1" description="Write Protect" start="25" size="1" access="Read/Write">
        <Enum name="WP1_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP1_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP1" description="Supervisor Protect" start="26" size="1" access="Read/Write">
        <Enum name="SP1_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP1_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
      <BitField name="TP0" description="Trusted Protect" start="28" size="1" access="Read/Write">
        <Enum name="TP0_0" description="Accesses from an untrusted master are allowed." start="0" />
        <Enum name="TP0_1" description="Accesses from an untrusted master are not allowed." start="0x1" />
      </BitField>
      <BitField name="WP0" description="Write Protect" start="29" size="1" access="Read/Write">
        <Enum name="WP0_0" description="This peripheral allows write accesses." start="0" />
        <Enum name="WP0_1" description="This peripheral is write protected." start="0x1" />
      </BitField>
      <BitField name="SP0" description="Supervisor Protect" start="30" size="1" access="Read/Write">
        <Enum name="SP0_0" description="This peripheral does not require supervisor privilege level for accesses." start="0" />
        <Enum name="SP0_1" description="This peripheral requires supervisor privilege level for accesses." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MSCM" description="MSCM" start="0x40001000">
    <Register name="MSCM_CPxTYPE" description="Processor X Type Register" start="+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RYPZ" description="Processor x Revision" start="0" size="8" access="ReadOnly" />
      <BitField name="PERSONALITY" description="Processor x Personality" start="8" size="24" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxNUM" description="Processor X Number Register" start="+0x4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPN" description="Processor x Number" start="0" size="1" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxMASTER" description="Processor X Master Register" start="+0x8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PPN" description="Processor x Physical Port Number" start="0" size="6" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxCOUNT" description="Processor X Count Register" start="+0xC" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PCNT" description="Processor Count" start="0" size="2" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxCFG0" description="Processor X Configuration Register" start="+0x10+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxCFG1" description="Processor X Configuration Register" start="+0x10+4" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxCFG2" description="Processor X Configuration Register" start="+0x10+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CPxCFG3" description="Processor X Configuration Register" start="+0x10+12" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0TYPE" description="Processor 0 Type Register" start="+0x20" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RYPZ" description="Processor x Revision" start="0" size="8" access="ReadOnly" />
      <BitField name="PERSONALITY" description="Processor x Personality" start="8" size="24" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0NUM" description="Processor 0 Number Register" start="+0x24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPN" description="Processor x Number" start="0" size="1" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0MASTER" description="Processor 0 Master Register" start="+0x28" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PPN" description="Processor x Physical Port Number" start="0" size="6" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0COUNT" description="Processor 0 Count Register" start="+0x2C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PCNT" description="Processor Count" start="0" size="2" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0CFG0" description="Processor 0 Configuration Register" start="+0x30+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0CFG1" description="Processor 0 Configuration Register" start="+0x30+4" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0CFG2" description="Processor 0 Configuration Register" start="+0x30+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_CP0CFG3" description="Processor 0 Configuration Register" start="+0x30+12" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ICSZ" description="Level 1 Instruction Cache Size" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="MSCM_OCMDR0" description="On-Chip Memory Descriptor Register" start="+0x400+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="OCMC0" description="OCMEM Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="OCMC1" description="OCMEM Control Field 1" start="4" size="4" access="Read/Write" />
      <BitField name="OCMC2" description="OCMEM Control Field 2" start="8" size="4" access="Read/Write" />
      <BitField name="OCMPU" description="OCMEM Memory Protection Unit" start="12" size="1" access="ReadOnly">
        <Enum name="OCMPU_0" description="OCMEMn is not protected by an MPU." start="0" />
        <Enum name="OCMPU_1" description="OCMEMn is protected by an MPU." start="0x1" />
      </BitField>
      <BitField name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:" start="13" size="3" access="ReadOnly">
        <Enum name="OCMT_3" description="OCMEMn is a ROM." start="0x3" />
        <Enum name="OCMT_4" description="OCMEMn is a program flash." start="0x4" />
        <Enum name="OCMT_5" description="OCMEMn is a data flash." start="0x5" />
        <Enum name="OCMT_6" description="OCMEMn is an EEE." start="0x6" />
      </BitField>
      <BitField name="RO" description="Read-Only" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="writes to the OCMDRn[11:0] are allowed" start="0" />
        <Enum name="RO_1" description="writes to the OCMDRn[11:0] are ignored" start="0x1" />
      </BitField>
      <BitField name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:" start="17" size="3" access="ReadOnly">
        <Enum name="OCMW_2" description="OCMEMn 32-bits wide" start="0x2" />
        <Enum name="OCMW_3" description="OCMEMn 64-bits wide" start="0x3" />
        <Enum name="OCMW_4" description="OCMEMn 128-bits wide" start="0x4" />
        <Enum name="OCMW_5" description="OCMEMn 256-bits wide" start="0x5" />
      </BitField>
      <BitField name="OCMSZ" description="OCMEM Size" start="24" size="4" access="ReadOnly">
        <Enum name="OCMSZ_0" description="no OCMEMn" start="0" />
        <Enum name="OCMSZ_3" description="4KB OCMEMn" start="0x3" />
        <Enum name="OCMSZ_4" description="8KB OCMEMn" start="0x4" />
        <Enum name="OCMSZ_5" description="16KB OCMEMn" start="0x5" />
        <Enum name="OCMSZ_6" description="32KB OCMEMn" start="0x6" />
        <Enum name="OCMSZ_7" description="64KB OCMEMn" start="0x7" />
        <Enum name="OCMSZ_8" description="128KB OCMEMn" start="0x8" />
        <Enum name="OCMSZ_9" description="256KB OCMEMn" start="0x9" />
        <Enum name="OCMSZ_10" description="512KB OCMEMn" start="0xA" />
        <Enum name="OCMSZ_11" description="1024KB OCMEMn" start="0xB" />
        <Enum name="OCMSZ_12" description="2048KB OCMEMn" start="0xC" />
        <Enum name="OCMSZ_13" description="4096KB OCMEMn" start="0xD" />
        <Enum name="OCMSZ_14" description="8192KB OCMEMn" start="0xE" />
        <Enum name="OCMSZ_15" description="16384KB OCMEMn" start="0xF" />
      </BitField>
      <BitField name="OCMSZH" description="OCMEM Size &quot;Hole&quot;" start="28" size="1" access="ReadOnly">
        <Enum name="OCMSZH_0" description="OCMEMn is a power-of-2 capacity." start="0" />
        <Enum name="OCMSZH_1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory" start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="OCMEMn is not present." start="0" />
        <Enum name="V_1" description="OCMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MSCM_OCMDR1" description="On-Chip Memory Descriptor Register" start="+0x400+4" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="OCMC0" description="OCMEM Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="OCMC1" description="OCMEM Control Field 1" start="4" size="4" access="Read/Write" />
      <BitField name="OCMC2" description="OCMEM Control Field 2" start="8" size="4" access="Read/Write" />
      <BitField name="OCMPU" description="OCMEM Memory Protection Unit" start="12" size="1" access="ReadOnly">
        <Enum name="OCMPU_0" description="OCMEMn is not protected by an MPU." start="0" />
        <Enum name="OCMPU_1" description="OCMEMn is protected by an MPU." start="0x1" />
      </BitField>
      <BitField name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:" start="13" size="3" access="ReadOnly">
        <Enum name="OCMT_3" description="OCMEMn is a ROM." start="0x3" />
        <Enum name="OCMT_4" description="OCMEMn is a program flash." start="0x4" />
        <Enum name="OCMT_5" description="OCMEMn is a data flash." start="0x5" />
        <Enum name="OCMT_6" description="OCMEMn is an EEE." start="0x6" />
      </BitField>
      <BitField name="RO" description="Read-Only" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="writes to the OCMDRn[11:0] are allowed" start="0" />
        <Enum name="RO_1" description="writes to the OCMDRn[11:0] are ignored" start="0x1" />
      </BitField>
      <BitField name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:" start="17" size="3" access="ReadOnly">
        <Enum name="OCMW_2" description="OCMEMn 32-bits wide" start="0x2" />
        <Enum name="OCMW_3" description="OCMEMn 64-bits wide" start="0x3" />
        <Enum name="OCMW_4" description="OCMEMn 128-bits wide" start="0x4" />
        <Enum name="OCMW_5" description="OCMEMn 256-bits wide" start="0x5" />
      </BitField>
      <BitField name="OCMSZ" description="OCMEM Size" start="24" size="4" access="ReadOnly">
        <Enum name="OCMSZ_0" description="no OCMEMn" start="0" />
        <Enum name="OCMSZ_3" description="4KB OCMEMn" start="0x3" />
        <Enum name="OCMSZ_4" description="8KB OCMEMn" start="0x4" />
        <Enum name="OCMSZ_5" description="16KB OCMEMn" start="0x5" />
        <Enum name="OCMSZ_6" description="32KB OCMEMn" start="0x6" />
        <Enum name="OCMSZ_7" description="64KB OCMEMn" start="0x7" />
        <Enum name="OCMSZ_8" description="128KB OCMEMn" start="0x8" />
        <Enum name="OCMSZ_9" description="256KB OCMEMn" start="0x9" />
        <Enum name="OCMSZ_10" description="512KB OCMEMn" start="0xA" />
        <Enum name="OCMSZ_11" description="1024KB OCMEMn" start="0xB" />
        <Enum name="OCMSZ_12" description="2048KB OCMEMn" start="0xC" />
        <Enum name="OCMSZ_13" description="4096KB OCMEMn" start="0xD" />
        <Enum name="OCMSZ_14" description="8192KB OCMEMn" start="0xE" />
        <Enum name="OCMSZ_15" description="16384KB OCMEMn" start="0xF" />
      </BitField>
      <BitField name="OCMSZH" description="OCMEM Size &quot;Hole&quot;" start="28" size="1" access="ReadOnly">
        <Enum name="OCMSZH_0" description="OCMEMn is a power-of-2 capacity." start="0" />
        <Enum name="OCMSZH_1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory" start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="OCMEMn is not present." start="0" />
        <Enum name="V_1" description="OCMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MSCM_OCMDR2" description="On-Chip Memory Descriptor Register" start="+0x400+8" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="OCMC0" description="OCMEM Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="OCMC1" description="OCMEM Control Field 1" start="4" size="4" access="Read/Write" />
      <BitField name="OCMC2" description="OCMEM Control Field 2" start="8" size="4" access="Read/Write" />
      <BitField name="OCMPU" description="OCMEM Memory Protection Unit" start="12" size="1" access="ReadOnly">
        <Enum name="OCMPU_0" description="OCMEMn is not protected by an MPU." start="0" />
        <Enum name="OCMPU_1" description="OCMEMn is protected by an MPU." start="0x1" />
      </BitField>
      <BitField name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:" start="13" size="3" access="ReadOnly">
        <Enum name="OCMT_3" description="OCMEMn is a ROM." start="0x3" />
        <Enum name="OCMT_4" description="OCMEMn is a program flash." start="0x4" />
        <Enum name="OCMT_5" description="OCMEMn is a data flash." start="0x5" />
        <Enum name="OCMT_6" description="OCMEMn is an EEE." start="0x6" />
      </BitField>
      <BitField name="RO" description="Read-Only" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="writes to the OCMDRn[11:0] are allowed" start="0" />
        <Enum name="RO_1" description="writes to the OCMDRn[11:0] are ignored" start="0x1" />
      </BitField>
      <BitField name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:" start="17" size="3" access="ReadOnly">
        <Enum name="OCMW_2" description="OCMEMn 32-bits wide" start="0x2" />
        <Enum name="OCMW_3" description="OCMEMn 64-bits wide" start="0x3" />
        <Enum name="OCMW_4" description="OCMEMn 128-bits wide" start="0x4" />
        <Enum name="OCMW_5" description="OCMEMn 256-bits wide" start="0x5" />
      </BitField>
      <BitField name="OCMSZ" description="OCMEM Size" start="24" size="4" access="ReadOnly">
        <Enum name="OCMSZ_0" description="no OCMEMn" start="0" />
        <Enum name="OCMSZ_3" description="4KB OCMEMn" start="0x3" />
        <Enum name="OCMSZ_4" description="8KB OCMEMn" start="0x4" />
        <Enum name="OCMSZ_5" description="16KB OCMEMn" start="0x5" />
        <Enum name="OCMSZ_6" description="32KB OCMEMn" start="0x6" />
        <Enum name="OCMSZ_7" description="64KB OCMEMn" start="0x7" />
        <Enum name="OCMSZ_8" description="128KB OCMEMn" start="0x8" />
        <Enum name="OCMSZ_9" description="256KB OCMEMn" start="0x9" />
        <Enum name="OCMSZ_10" description="512KB OCMEMn" start="0xA" />
        <Enum name="OCMSZ_11" description="1024KB OCMEMn" start="0xB" />
        <Enum name="OCMSZ_12" description="2048KB OCMEMn" start="0xC" />
        <Enum name="OCMSZ_13" description="4096KB OCMEMn" start="0xD" />
        <Enum name="OCMSZ_14" description="8192KB OCMEMn" start="0xE" />
        <Enum name="OCMSZ_15" description="16384KB OCMEMn" start="0xF" />
      </BitField>
      <BitField name="OCMSZH" description="OCMEM Size &quot;Hole&quot;" start="28" size="1" access="ReadOnly">
        <Enum name="OCMSZH_0" description="OCMEMn is a power-of-2 capacity." start="0" />
        <Enum name="OCMSZH_1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory" start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="OCMEMn is not present." start="0" />
        <Enum name="V_1" description="OCMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MSCM_OCMDR3" description="On-Chip Memory Descriptor Register" start="+0x400+12" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="OCMC0" description="OCMEM Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="OCMC1" description="OCMEM Control Field 1" start="4" size="4" access="Read/Write" />
      <BitField name="OCMC2" description="OCMEM Control Field 2" start="8" size="4" access="Read/Write" />
      <BitField name="OCMPU" description="OCMEM Memory Protection Unit" start="12" size="1" access="ReadOnly">
        <Enum name="OCMPU_0" description="OCMEMn is not protected by an MPU." start="0" />
        <Enum name="OCMPU_1" description="OCMEMn is protected by an MPU." start="0x1" />
      </BitField>
      <BitField name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:" start="13" size="3" access="ReadOnly">
        <Enum name="OCMT_3" description="OCMEMn is a ROM." start="0x3" />
        <Enum name="OCMT_4" description="OCMEMn is a program flash." start="0x4" />
        <Enum name="OCMT_5" description="OCMEMn is a data flash." start="0x5" />
        <Enum name="OCMT_6" description="OCMEMn is an EEE." start="0x6" />
      </BitField>
      <BitField name="RO" description="Read-Only" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="writes to the OCMDRn[11:0] are allowed" start="0" />
        <Enum name="RO_1" description="writes to the OCMDRn[11:0] are ignored" start="0x1" />
      </BitField>
      <BitField name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:" start="17" size="3" access="ReadOnly">
        <Enum name="OCMW_2" description="OCMEMn 32-bits wide" start="0x2" />
        <Enum name="OCMW_3" description="OCMEMn 64-bits wide" start="0x3" />
        <Enum name="OCMW_4" description="OCMEMn 128-bits wide" start="0x4" />
        <Enum name="OCMW_5" description="OCMEMn 256-bits wide" start="0x5" />
      </BitField>
      <BitField name="OCMSZ" description="OCMEM Size" start="24" size="4" access="ReadOnly">
        <Enum name="OCMSZ_0" description="no OCMEMn" start="0" />
        <Enum name="OCMSZ_3" description="4KB OCMEMn" start="0x3" />
        <Enum name="OCMSZ_4" description="8KB OCMEMn" start="0x4" />
        <Enum name="OCMSZ_5" description="16KB OCMEMn" start="0x5" />
        <Enum name="OCMSZ_6" description="32KB OCMEMn" start="0x6" />
        <Enum name="OCMSZ_7" description="64KB OCMEMn" start="0x7" />
        <Enum name="OCMSZ_8" description="128KB OCMEMn" start="0x8" />
        <Enum name="OCMSZ_9" description="256KB OCMEMn" start="0x9" />
        <Enum name="OCMSZ_10" description="512KB OCMEMn" start="0xA" />
        <Enum name="OCMSZ_11" description="1024KB OCMEMn" start="0xB" />
        <Enum name="OCMSZ_12" description="2048KB OCMEMn" start="0xC" />
        <Enum name="OCMSZ_13" description="4096KB OCMEMn" start="0xD" />
        <Enum name="OCMSZ_14" description="8192KB OCMEMn" start="0xE" />
        <Enum name="OCMSZ_15" description="16384KB OCMEMn" start="0xF" />
      </BitField>
      <BitField name="OCMSZH" description="OCMEM Size &quot;Hole&quot;" start="28" size="1" access="ReadOnly">
        <Enum name="OCMSZH_0" description="OCMEMn is a power-of-2 capacity." start="0" />
        <Enum name="OCMSZH_1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory" start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="OCMEMn is not present." start="0" />
        <Enum name="V_1" description="OCMEMn is present." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" description="Enhanced direct memory access controller" start="0x40008000">
    <Register name="DMA_CR" description="Control Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EDBG" description="Enable Debug" start="1" size="1" access="Read/Write">
        <Enum name="EDBG_0" description="When in debug mode, the DMA continues to operate." start="0" />
        <Enum name="EDBG_1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." start="0x1" />
      </BitField>
      <BitField name="ERCA" description="Enable Round Robin Channel Arbitration" start="2" size="1" access="Read/Write">
        <Enum name="ERCA_0" description="Fixed priority arbitration is used for channel selection ." start="0" />
        <Enum name="ERCA_1" description="Round robin arbitration is used for channel selection ." start="0x1" />
      </BitField>
      <BitField name="HOE" description="Halt On Error" start="4" size="1" access="Read/Write">
        <Enum name="HOE_0" description="Normal operation" start="0" />
        <Enum name="HOE_1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." start="0x1" />
      </BitField>
      <BitField name="HALT" description="Halt DMA Operations" start="5" size="1" access="Read/Write">
        <Enum name="HALT_0" description="Normal operation" start="0" />
        <Enum name="HALT_1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." start="0x1" />
      </BitField>
      <BitField name="CLM" description="Continuous Link Mode" start="6" size="1" access="Read/Write">
        <Enum name="CLM_0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." start="0" />
        <Enum name="CLM_1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." start="0x1" />
      </BitField>
      <BitField name="EMLM" description="Enable Minor Loop Mapping" start="7" size="1" access="Read/Write">
        <Enum name="EMLM_0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." start="0" />
        <Enum name="EMLM_1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." start="0x1" />
      </BitField>
      <BitField name="ECX" description="Error Cancel Transfer" start="16" size="1" access="Read/Write">
        <Enum name="ECX_0" description="Normal operation" start="0" />
        <Enum name="ECX_1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." start="0x1" />
      </BitField>
      <BitField name="CX" description="Cancel Transfer" start="17" size="1" access="Read/Write">
        <Enum name="CX_0" description="Normal operation" start="0" />
        <Enum name="CX_1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_ES" description="Error Status Register" start="+0x4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DBE" description="Destination Bus Error" start="0" size="1" access="ReadOnly">
        <Enum name="DBE_0" description="No destination bus error" start="0" />
        <Enum name="DBE_1" description="The last recorded error was a bus error on a destination write" start="0x1" />
      </BitField>
      <BitField name="SBE" description="Source Bus Error" start="1" size="1" access="ReadOnly">
        <Enum name="SBE_0" description="No source bus error" start="0" />
        <Enum name="SBE_1" description="The last recorded error was a bus error on a source read" start="0x1" />
      </BitField>
      <BitField name="SGE" description="Scatter/Gather Configuration Error" start="2" size="1" access="ReadOnly">
        <Enum name="SGE_0" description="No scatter/gather configuration error" start="0" />
        <Enum name="SGE_1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." start="0x1" />
      </BitField>
      <BitField name="NCE" description="NBYTES/CITER Configuration Error" start="3" size="1" access="ReadOnly">
        <Enum name="NCE_0" description="No NBYTES/CITER configuration error" start="0" />
        <Enum name="NCE_1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" start="0x1" />
      </BitField>
      <BitField name="DOE" description="Destination Offset Error" start="4" size="1" access="ReadOnly">
        <Enum name="DOE_0" description="No destination offset configuration error" start="0" />
        <Enum name="DOE_1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." start="0x1" />
      </BitField>
      <BitField name="DAE" description="Destination Address Error" start="5" size="1" access="ReadOnly">
        <Enum name="DAE_0" description="No destination address configuration error" start="0" />
        <Enum name="DAE_1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." start="0x1" />
      </BitField>
      <BitField name="SOE" description="Source Offset Error" start="6" size="1" access="ReadOnly">
        <Enum name="SOE_0" description="No source offset configuration error" start="0" />
        <Enum name="SOE_1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." start="0x1" />
      </BitField>
      <BitField name="SAE" description="Source Address Error" start="7" size="1" access="ReadOnly">
        <Enum name="SAE_0" description="No source address configuration error." start="0" />
        <Enum name="SAE_1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." start="0x1" />
      </BitField>
      <BitField name="ERRCHN" description="Error Channel Number or Canceled Channel Number" start="8" size="4" access="ReadOnly" />
      <BitField name="CPE" description="Channel Priority Error" start="14" size="1" access="ReadOnly">
        <Enum name="CPE_0" description="No channel priority error" start="0" />
        <Enum name="CPE_1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." start="0x1" />
      </BitField>
      <BitField name="ECX" description="Transfer Canceled" start="16" size="1" access="ReadOnly">
        <Enum name="ECX_0" description="No canceled transfers" start="0" />
        <Enum name="ECX_1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" start="0x1" />
      </BitField>
      <BitField name="VLD" description="Logical OR of all ERR status bits" start="31" size="1" access="ReadOnly">
        <Enum name="VLD_0" description="No ERR bits are set." start="0" />
        <Enum name="VLD_1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_ERQ" description="Enable Request Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERQ0" description="Enable DMA Request 0" start="0" size="1" access="Read/Write">
        <Enum name="ERQ0_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ0_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ1" description="Enable DMA Request 1" start="1" size="1" access="Read/Write">
        <Enum name="ERQ1_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ1_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ2" description="Enable DMA Request 2" start="2" size="1" access="Read/Write">
        <Enum name="ERQ2_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ2_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ3" description="Enable DMA Request 3" start="3" size="1" access="Read/Write">
        <Enum name="ERQ3_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ3_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ4" description="Enable DMA Request 4" start="4" size="1" access="Read/Write">
        <Enum name="ERQ4_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ4_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ5" description="Enable DMA Request 5" start="5" size="1" access="Read/Write">
        <Enum name="ERQ5_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ5_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ6" description="Enable DMA Request 6" start="6" size="1" access="Read/Write">
        <Enum name="ERQ6_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ6_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ7" description="Enable DMA Request 7" start="7" size="1" access="Read/Write">
        <Enum name="ERQ7_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ7_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ8" description="Enable DMA Request 8" start="8" size="1" access="Read/Write">
        <Enum name="ERQ8_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ8_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ9" description="Enable DMA Request 9" start="9" size="1" access="Read/Write">
        <Enum name="ERQ9_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ9_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ10" description="Enable DMA Request 10" start="10" size="1" access="Read/Write">
        <Enum name="ERQ10_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ10_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ11" description="Enable DMA Request 11" start="11" size="1" access="Read/Write">
        <Enum name="ERQ11_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ11_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ12" description="Enable DMA Request 12" start="12" size="1" access="Read/Write">
        <Enum name="ERQ12_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ12_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ13" description="Enable DMA Request 13" start="13" size="1" access="Read/Write">
        <Enum name="ERQ13_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ13_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ14" description="Enable DMA Request 14" start="14" size="1" access="Read/Write">
        <Enum name="ERQ14_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ14_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
      <BitField name="ERQ15" description="Enable DMA Request 15" start="15" size="1" access="Read/Write">
        <Enum name="ERQ15_0" description="The DMA request signal for the corresponding channel is disabled" start="0" />
        <Enum name="ERQ15_1" description="The DMA request signal for the corresponding channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_EEI" description="Enable Error Interrupt Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EEI0" description="Enable Error Interrupt 0" start="0" size="1" access="Read/Write">
        <Enum name="EEI0_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI0_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI1" description="Enable Error Interrupt 1" start="1" size="1" access="Read/Write">
        <Enum name="EEI1_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI1_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI2" description="Enable Error Interrupt 2" start="2" size="1" access="Read/Write">
        <Enum name="EEI2_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI2_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI3" description="Enable Error Interrupt 3" start="3" size="1" access="Read/Write">
        <Enum name="EEI3_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI3_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI4" description="Enable Error Interrupt 4" start="4" size="1" access="Read/Write">
        <Enum name="EEI4_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI4_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI5" description="Enable Error Interrupt 5" start="5" size="1" access="Read/Write">
        <Enum name="EEI5_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI5_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI6" description="Enable Error Interrupt 6" start="6" size="1" access="Read/Write">
        <Enum name="EEI6_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI6_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI7" description="Enable Error Interrupt 7" start="7" size="1" access="Read/Write">
        <Enum name="EEI7_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI7_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI8" description="Enable Error Interrupt 8" start="8" size="1" access="Read/Write">
        <Enum name="EEI8_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI8_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI9" description="Enable Error Interrupt 9" start="9" size="1" access="Read/Write">
        <Enum name="EEI9_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI9_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI10" description="Enable Error Interrupt 10" start="10" size="1" access="Read/Write">
        <Enum name="EEI10_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI10_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI11" description="Enable Error Interrupt 11" start="11" size="1" access="Read/Write">
        <Enum name="EEI11_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI11_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI12" description="Enable Error Interrupt 12" start="12" size="1" access="Read/Write">
        <Enum name="EEI12_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI12_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI13" description="Enable Error Interrupt 13" start="13" size="1" access="Read/Write">
        <Enum name="EEI13_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI13_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI14" description="Enable Error Interrupt 14" start="14" size="1" access="Read/Write">
        <Enum name="EEI14_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI14_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
      <BitField name="EEI15" description="Enable Error Interrupt 15" start="15" size="1" access="Read/Write">
        <Enum name="EEI15_0" description="The error signal for corresponding channel does not generate an error interrupt" start="0" />
        <Enum name="EEI15_1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_CEEI" description="Clear Enable Error Interrupt Register" start="+0x18" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="CEEI" description="Clear Enable Error Interrupt" start="0" size="4" access="WriteOnly" />
      <BitField name="CAEE" description="Clear All Enable Error Interrupts" start="6" size="1" access="WriteOnly">
        <Enum name="CAEE_0" description="Clear only the EEI bit specified in the CEEI field" start="0" />
        <Enum name="CAEE_1" description="Clear all bits in EEI" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_SEEI" description="Set Enable Error Interrupt Register" start="+0x19" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="SEEI" description="Set Enable Error Interrupt" start="0" size="4" access="WriteOnly" />
      <BitField name="SAEE" description="Sets All Enable Error Interrupts" start="6" size="1" access="WriteOnly">
        <Enum name="SAEE_0" description="Set only the EEI bit specified in the SEEI field." start="0" />
        <Enum name="SAEE_1" description="Sets all bits in EEI" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_CERQ" description="Clear Enable Request Register" start="+0x1A" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="CERQ" description="Clear Enable Request" start="0" size="4" access="WriteOnly" />
      <BitField name="CAER" description="Clear All Enable Requests" start="6" size="1" access="WriteOnly">
        <Enum name="CAER_0" description="Clear only the ERQ bit specified in the CERQ field" start="0" />
        <Enum name="CAER_1" description="Clear all bits in ERQ" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_SERQ" description="Set Enable Request Register" start="+0x1B" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="SERQ" description="Set Enable Request" start="0" size="4" access="WriteOnly" />
      <BitField name="SAER" description="Set All Enable Requests" start="6" size="1" access="WriteOnly">
        <Enum name="SAER_0" description="Set only the ERQ bit specified in the SERQ field" start="0" />
        <Enum name="SAER_1" description="Set all bits in ERQ" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_CDNE" description="Clear DONE Status Bit Register" start="+0x1C" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="CDNE" description="Clear DONE Bit" start="0" size="4" access="WriteOnly" />
      <BitField name="CADN" description="Clears All DONE Bits" start="6" size="1" access="WriteOnly">
        <Enum name="CADN_0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" start="0" />
        <Enum name="CADN_1" description="Clears all bits in TCDn_CSR[DONE]" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_SSRT" description="Set START Bit Register" start="+0x1D" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="SSRT" description="Set START Bit" start="0" size="4" access="WriteOnly" />
      <BitField name="SAST" description="Set All START Bits (activates all channels)" start="6" size="1" access="WriteOnly">
        <Enum name="SAST_0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" start="0" />
        <Enum name="SAST_1" description="Set all bits in TCDn_CSR[START]" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_CERR" description="Clear Error Register" start="+0x1E" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="CERR" description="Clear Error Indicator" start="0" size="4" access="WriteOnly" />
      <BitField name="CAEI" description="Clear All Error Indicators" start="6" size="1" access="WriteOnly">
        <Enum name="CAEI_0" description="Clear only the ERR bit specified in the CERR field" start="0" />
        <Enum name="CAEI_1" description="Clear all bits in ERR" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_CINT" description="Clear Interrupt Request Register" start="+0x1F" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="CINT" description="Clear Interrupt Request" start="0" size="4" access="WriteOnly" />
      <BitField name="CAIR" description="Clear All Interrupt Requests" start="6" size="1" access="WriteOnly">
        <Enum name="CAIR_0" description="Clear only the INT bit specified in the CINT field" start="0" />
        <Enum name="CAIR_1" description="Clear all bits in INT" start="0x1" />
      </BitField>
      <BitField name="NOP" description="No Op enable" start="7" size="1" access="WriteOnly">
        <Enum name="NOP_0" description="Normal operation" start="0" />
        <Enum name="NOP_1" description="No operation, ignore the other bits in this register" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_INT" description="Interrupt Request Register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INT0" description="Interrupt Request 0" start="0" size="1" access="Read/Write">
        <Enum name="INT0_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT0_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT1" description="Interrupt Request 1" start="1" size="1" access="Read/Write">
        <Enum name="INT1_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT1_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT2" description="Interrupt Request 2" start="2" size="1" access="Read/Write">
        <Enum name="INT2_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT2_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT3" description="Interrupt Request 3" start="3" size="1" access="Read/Write">
        <Enum name="INT3_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT3_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT4" description="Interrupt Request 4" start="4" size="1" access="Read/Write">
        <Enum name="INT4_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT4_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT5" description="Interrupt Request 5" start="5" size="1" access="Read/Write">
        <Enum name="INT5_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT5_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT6" description="Interrupt Request 6" start="6" size="1" access="Read/Write">
        <Enum name="INT6_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT6_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT7" description="Interrupt Request 7" start="7" size="1" access="Read/Write">
        <Enum name="INT7_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT7_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT8" description="Interrupt Request 8" start="8" size="1" access="Read/Write">
        <Enum name="INT8_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT8_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT9" description="Interrupt Request 9" start="9" size="1" access="Read/Write">
        <Enum name="INT9_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT9_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT10" description="Interrupt Request 10" start="10" size="1" access="Read/Write">
        <Enum name="INT10_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT10_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT11" description="Interrupt Request 11" start="11" size="1" access="Read/Write">
        <Enum name="INT11_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT11_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT12" description="Interrupt Request 12" start="12" size="1" access="Read/Write">
        <Enum name="INT12_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT12_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT13" description="Interrupt Request 13" start="13" size="1" access="Read/Write">
        <Enum name="INT13_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT13_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT14" description="Interrupt Request 14" start="14" size="1" access="Read/Write">
        <Enum name="INT14_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT14_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
      <BitField name="INT15" description="Interrupt Request 15" start="15" size="1" access="Read/Write">
        <Enum name="INT15_0" description="The interrupt request for corresponding channel is cleared" start="0" />
        <Enum name="INT15_1" description="The interrupt request for corresponding channel is active" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_ERR" description="Error Register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERR0" description="Error In Channel 0" start="0" size="1" access="Read/Write">
        <Enum name="ERR0_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR0_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR1" description="Error In Channel 1" start="1" size="1" access="Read/Write">
        <Enum name="ERR1_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR1_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR2" description="Error In Channel 2" start="2" size="1" access="Read/Write">
        <Enum name="ERR2_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR2_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR3" description="Error In Channel 3" start="3" size="1" access="Read/Write">
        <Enum name="ERR3_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR3_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR4" description="Error In Channel 4" start="4" size="1" access="Read/Write">
        <Enum name="ERR4_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR4_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR5" description="Error In Channel 5" start="5" size="1" access="Read/Write">
        <Enum name="ERR5_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR5_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR6" description="Error In Channel 6" start="6" size="1" access="Read/Write">
        <Enum name="ERR6_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR6_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR7" description="Error In Channel 7" start="7" size="1" access="Read/Write">
        <Enum name="ERR7_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR7_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR8" description="Error In Channel 8" start="8" size="1" access="Read/Write">
        <Enum name="ERR8_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR8_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR9" description="Error In Channel 9" start="9" size="1" access="Read/Write">
        <Enum name="ERR9_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR9_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR10" description="Error In Channel 10" start="10" size="1" access="Read/Write">
        <Enum name="ERR10_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR10_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR11" description="Error In Channel 11" start="11" size="1" access="Read/Write">
        <Enum name="ERR11_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR11_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR12" description="Error In Channel 12" start="12" size="1" access="Read/Write">
        <Enum name="ERR12_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR12_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR13" description="Error In Channel 13" start="13" size="1" access="Read/Write">
        <Enum name="ERR13_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR13_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR14" description="Error In Channel 14" start="14" size="1" access="Read/Write">
        <Enum name="ERR14_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR14_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
      <BitField name="ERR15" description="Error In Channel 15" start="15" size="1" access="Read/Write">
        <Enum name="ERR15_0" description="An error in this channel has not occurred" start="0" />
        <Enum name="ERR15_1" description="An error in this channel has occurred" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_HRS" description="Hardware Request Status Register" start="+0x34" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HRS0" description="Hardware Request Status Channel 0" start="0" size="1" access="ReadOnly">
        <Enum name="HRS0_0" description="A hardware service request for channel 0 is not present" start="0" />
        <Enum name="HRS0_1" description="A hardware service request for channel 0 is present" start="0x1" />
      </BitField>
      <BitField name="HRS1" description="Hardware Request Status Channel 1" start="1" size="1" access="ReadOnly">
        <Enum name="HRS1_0" description="A hardware service request for channel 1 is not present" start="0" />
        <Enum name="HRS1_1" description="A hardware service request for channel 1 is present" start="0x1" />
      </BitField>
      <BitField name="HRS2" description="Hardware Request Status Channel 2" start="2" size="1" access="ReadOnly">
        <Enum name="HRS2_0" description="A hardware service request for channel 2 is not present" start="0" />
        <Enum name="HRS2_1" description="A hardware service request for channel 2 is present" start="0x1" />
      </BitField>
      <BitField name="HRS3" description="Hardware Request Status Channel 3" start="3" size="1" access="ReadOnly">
        <Enum name="HRS3_0" description="A hardware service request for channel 3 is not present" start="0" />
        <Enum name="HRS3_1" description="A hardware service request for channel 3 is present" start="0x1" />
      </BitField>
      <BitField name="HRS4" description="Hardware Request Status Channel 4" start="4" size="1" access="ReadOnly">
        <Enum name="HRS4_0" description="A hardware service request for channel 4 is not present" start="0" />
        <Enum name="HRS4_1" description="A hardware service request for channel 4 is present" start="0x1" />
      </BitField>
      <BitField name="HRS5" description="Hardware Request Status Channel 5" start="5" size="1" access="ReadOnly">
        <Enum name="HRS5_0" description="A hardware service request for channel 5 is not present" start="0" />
        <Enum name="HRS5_1" description="A hardware service request for channel 5 is present" start="0x1" />
      </BitField>
      <BitField name="HRS6" description="Hardware Request Status Channel 6" start="6" size="1" access="ReadOnly">
        <Enum name="HRS6_0" description="A hardware service request for channel 6 is not present" start="0" />
        <Enum name="HRS6_1" description="A hardware service request for channel 6 is present" start="0x1" />
      </BitField>
      <BitField name="HRS7" description="Hardware Request Status Channel 7" start="7" size="1" access="ReadOnly">
        <Enum name="HRS7_0" description="A hardware service request for channel 7 is not present" start="0" />
        <Enum name="HRS7_1" description="A hardware service request for channel 7 is present" start="0x1" />
      </BitField>
      <BitField name="HRS8" description="Hardware Request Status Channel 8" start="8" size="1" access="ReadOnly">
        <Enum name="HRS8_0" description="A hardware service request for channel 8 is not present" start="0" />
        <Enum name="HRS8_1" description="A hardware service request for channel 8 is present" start="0x1" />
      </BitField>
      <BitField name="HRS9" description="Hardware Request Status Channel 9" start="9" size="1" access="ReadOnly">
        <Enum name="HRS9_0" description="A hardware service request for channel 9 is not present" start="0" />
        <Enum name="HRS9_1" description="A hardware service request for channel 9 is present" start="0x1" />
      </BitField>
      <BitField name="HRS10" description="Hardware Request Status Channel 10" start="10" size="1" access="ReadOnly">
        <Enum name="HRS10_0" description="A hardware service request for channel 10 is not present" start="0" />
        <Enum name="HRS10_1" description="A hardware service request for channel 10 is present" start="0x1" />
      </BitField>
      <BitField name="HRS11" description="Hardware Request Status Channel 11" start="11" size="1" access="ReadOnly">
        <Enum name="HRS11_0" description="A hardware service request for channel 11 is not present" start="0" />
        <Enum name="HRS11_1" description="A hardware service request for channel 11 is present" start="0x1" />
      </BitField>
      <BitField name="HRS12" description="Hardware Request Status Channel 12" start="12" size="1" access="ReadOnly">
        <Enum name="HRS12_0" description="A hardware service request for channel 12 is not present" start="0" />
        <Enum name="HRS12_1" description="A hardware service request for channel 12 is present" start="0x1" />
      </BitField>
      <BitField name="HRS13" description="Hardware Request Status Channel 13" start="13" size="1" access="ReadOnly">
        <Enum name="HRS13_0" description="A hardware service request for channel 13 is not present" start="0" />
        <Enum name="HRS13_1" description="A hardware service request for channel 13 is present" start="0x1" />
      </BitField>
      <BitField name="HRS14" description="Hardware Request Status Channel 14" start="14" size="1" access="ReadOnly">
        <Enum name="HRS14_0" description="A hardware service request for channel 14 is not present" start="0" />
        <Enum name="HRS14_1" description="A hardware service request for channel 14 is present" start="0x1" />
      </BitField>
      <BitField name="HRS15" description="Hardware Request Status Channel 15" start="15" size="1" access="ReadOnly">
        <Enum name="HRS15_0" description="A hardware service request for channel 15 is not present" start="0" />
        <Enum name="HRS15_1" description="A hardware service request for channel 15 is present" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_EARS" description="Enable Asynchronous Request in Stop Register" start="+0x44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0." start="0" size="1" access="Read/Write">
        <Enum name="EDREQ_0_0" description="Disable asynchronous DMA request for channel 0." start="0" />
        <Enum name="EDREQ_0_1" description="Enable asynchronous DMA request for channel 0." start="0x1" />
      </BitField>
      <BitField name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1." start="1" size="1" access="Read/Write">
        <Enum name="EDREQ_1_0" description="Disable asynchronous DMA request for channel 1" start="0" />
        <Enum name="EDREQ_1_1" description="Enable asynchronous DMA request for channel 1." start="0x1" />
      </BitField>
      <BitField name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2." start="2" size="1" access="Read/Write">
        <Enum name="EDREQ_2_0" description="Disable asynchronous DMA request for channel 2." start="0" />
        <Enum name="EDREQ_2_1" description="Enable asynchronous DMA request for channel 2." start="0x1" />
      </BitField>
      <BitField name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3." start="3" size="1" access="Read/Write">
        <Enum name="EDREQ_3_0" description="Disable asynchronous DMA request for channel 3." start="0" />
        <Enum name="EDREQ_3_1" description="Enable asynchronous DMA request for channel 3." start="0x1" />
      </BitField>
      <BitField name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4" start="4" size="1" access="Read/Write">
        <Enum name="EDREQ_4_0" description="Disable asynchronous DMA request for channel 4." start="0" />
        <Enum name="EDREQ_4_1" description="Enable asynchronous DMA request for channel 4." start="0x1" />
      </BitField>
      <BitField name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5" start="5" size="1" access="Read/Write">
        <Enum name="EDREQ_5_0" description="Disable asynchronous DMA request for channel 5." start="0" />
        <Enum name="EDREQ_5_1" description="Enable asynchronous DMA request for channel 5." start="0x1" />
      </BitField>
      <BitField name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6" start="6" size="1" access="Read/Write">
        <Enum name="EDREQ_6_0" description="Disable asynchronous DMA request for channel 6." start="0" />
        <Enum name="EDREQ_6_1" description="Enable asynchronous DMA request for channel 6." start="0x1" />
      </BitField>
      <BitField name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7" start="7" size="1" access="Read/Write">
        <Enum name="EDREQ_7_0" description="Disable asynchronous DMA request for channel 7." start="0" />
        <Enum name="EDREQ_7_1" description="Enable asynchronous DMA request for channel 7." start="0x1" />
      </BitField>
      <BitField name="EDREQ_8" description="Enable asynchronous DMA request in stop mode for channel 8" start="8" size="1" access="Read/Write">
        <Enum name="EDREQ_8_0" description="Disable asynchronous DMA request for channel 8." start="0" />
        <Enum name="EDREQ_8_1" description="Enable asynchronous DMA request for channel 8." start="0x1" />
      </BitField>
      <BitField name="EDREQ_9" description="Enable asynchronous DMA request in stop mode for channel 9" start="9" size="1" access="Read/Write">
        <Enum name="EDREQ_9_0" description="Disable asynchronous DMA request for channel 9." start="0" />
        <Enum name="EDREQ_9_1" description="Enable asynchronous DMA request for channel 9." start="0x1" />
      </BitField>
      <BitField name="EDREQ_10" description="Enable asynchronous DMA request in stop mode for channel 10" start="10" size="1" access="Read/Write">
        <Enum name="EDREQ_10_0" description="Disable asynchronous DMA request for channel 10." start="0" />
        <Enum name="EDREQ_10_1" description="Enable asynchronous DMA request for channel 10." start="0x1" />
      </BitField>
      <BitField name="EDREQ_11" description="Enable asynchronous DMA request in stop mode for channel 11" start="11" size="1" access="Read/Write">
        <Enum name="EDREQ_11_0" description="Disable asynchronous DMA request for channel 11." start="0" />
        <Enum name="EDREQ_11_1" description="Enable asynchronous DMA request for channel 11." start="0x1" />
      </BitField>
      <BitField name="EDREQ_12" description="Enable asynchronous DMA request in stop mode for channel 12" start="12" size="1" access="Read/Write">
        <Enum name="EDREQ_12_0" description="Disable asynchronous DMA request for channel 12." start="0" />
        <Enum name="EDREQ_12_1" description="Enable asynchronous DMA request for channel 12." start="0x1" />
      </BitField>
      <BitField name="EDREQ_13" description="Enable asynchronous DMA request in stop mode for channel 13" start="13" size="1" access="Read/Write">
        <Enum name="EDREQ_13_0" description="Disable asynchronous DMA request for channel 13." start="0" />
        <Enum name="EDREQ_13_1" description="Enable asynchronous DMA request for channel 13." start="0x1" />
      </BitField>
      <BitField name="EDREQ_14" description="Enable asynchronous DMA request in stop mode for channel 14" start="14" size="1" access="Read/Write">
        <Enum name="EDREQ_14_0" description="Disable asynchronous DMA request for channel 14." start="0" />
        <Enum name="EDREQ_14_1" description="Enable asynchronous DMA request for channel 14." start="0x1" />
      </BitField>
      <BitField name="EDREQ_15" description="Enable asynchronous DMA request in stop mode for channel 15" start="15" size="1" access="Read/Write">
        <Enum name="EDREQ_15_0" description="Disable asynchronous DMA request for channel 15." start="0" />
        <Enum name="EDREQ_15_1" description="Enable asynchronous DMA request for channel 15." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI0" description="Channel n Priority Register" start="+0x100+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI1" description="Channel n Priority Register" start="+0x100+1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI2" description="Channel n Priority Register" start="+0x100+2" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI3" description="Channel n Priority Register" start="+0x100+3" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI4" description="Channel n Priority Register" start="+0x100+4" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI5" description="Channel n Priority Register" start="+0x100+5" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI6" description="Channel n Priority Register" start="+0x100+6" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI7" description="Channel n Priority Register" start="+0x100+7" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI8" description="Channel n Priority Register" start="+0x100+8" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI9" description="Channel n Priority Register" start="+0x100+9" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI10" description="Channel n Priority Register" start="+0x100+10" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI11" description="Channel n Priority Register" start="+0x100+11" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI12" description="Channel n Priority Register" start="+0x100+12" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI13" description="Channel n Priority Register" start="+0x100+13" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI14" description="Channel n Priority Register" start="+0x100+14" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_DCHPRI15" description="Channel n Priority Register" start="+0x100+15" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CHPRI" description="Channel n Arbitration Priority" start="0" size="4" access="Read/Write" />
      <BitField name="DPA" description="Disable Preempt Ability." start="6" size="1" access="Read/Write">
        <Enum name="DPA_0" description="Channel n can suspend a lower priority channel." start="0" />
        <Enum name="DPA_1" description="Channel n cannot suspend any channel, regardless of channel priority." start="0x1" />
      </BitField>
      <BitField name="ECP" description="Enable Channel Preemption." start="7" size="1" access="Read/Write">
        <Enum name="ECP_0" description="Channel n cannot be suspended by a higher priority channel's service request." start="0" />
        <Enum name="ECP_1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_SADDR" description="TCD Source Address" start="+0x1000+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_SADDR" description="TCD Source Address" start="+0x1000+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_SADDR" description="TCD Source Address" start="+0x1000+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_SADDR" description="TCD Source Address" start="+0x1000+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_SADDR" description="TCD Source Address" start="+0x1000+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_SADDR" description="TCD Source Address" start="+0x1000+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_SADDR" description="TCD Source Address" start="+0x1000+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_SADDR" description="TCD Source Address" start="+0x1000+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_SADDR" description="TCD Source Address" start="+0x1000+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_SADDR" description="TCD Source Address" start="+0x1000+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_SADDR" description="TCD Source Address" start="+0x1000+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_SADDR" description="TCD Source Address" start="+0x1000+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_SADDR" description="TCD Source Address" start="+0x1000+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_SADDR" description="TCD Source Address" start="+0x1000+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_SADDR" description="TCD Source Address" start="+0x1000+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_SADDR" description="TCD Source Address" start="+0x1000+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SADDR" description="Source Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_SOFF" description="TCD Signed Source Address Offset" start="+0x1004+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SOFF" description="Source address signed offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_ATTR" description="TCD Transfer Attributes" start="+0x1006+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_ATTR" description="TCD Transfer Attributes" start="+0x1006+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_ATTR" description="TCD Transfer Attributes" start="+0x1006+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_ATTR" description="TCD Transfer Attributes" start="+0x1006+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_ATTR" description="TCD Transfer Attributes" start="+0x1006+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_ATTR" description="TCD Transfer Attributes" start="+0x1006+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_ATTR" description="TCD Transfer Attributes" start="+0x1006+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_ATTR" description="TCD Transfer Attributes" start="+0x1006+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_ATTR" description="TCD Transfer Attributes" start="+0x1006+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_ATTR" description="TCD Transfer Attributes" start="+0x1006+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_ATTR" description="TCD Transfer Attributes" start="+0x1006+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_ATTR" description="TCD Transfer Attributes" start="+0x1006+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_ATTR" description="TCD Transfer Attributes" start="+0x1006+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_ATTR" description="TCD Transfer Attributes" start="+0x1006+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_ATTR" description="TCD Transfer Attributes" start="+0x1006+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_ATTR" description="TCD Transfer Attributes" start="+0x1006+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DSIZE" description="Destination data transfer size" start="0" size="3" access="Read/Write" />
      <BitField name="DMOD" description="Destination Address Modulo" start="3" size="5" access="Read/Write" />
      <BitField name="SSIZE" description="Source data transfer size" start="8" size="3" access="Read/Write">
        <Enum name="SSIZE_0" description="8-bit" start="0" />
        <Enum name="SSIZE_1" description="16-bit" start="0x1" />
        <Enum name="SSIZE_2" description="32-bit" start="0x2" />
        <Enum name="SSIZE_4" description="16-byte burst" start="0x4" />
        <Enum name="SSIZE_5" description="32-byte burst" start="0x5" />
      </BitField>
      <BitField name="SMOD" description="Source Address Modulo" start="11" size="5" access="Read/Write">
        <Enum name="SMOD_0" description="Source address modulo feature is disabled" start="0" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" start="+0x1008+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" start="+0x1008+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="30" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" start="+0x1008+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="NBYTES" description="Minor Byte Transfer Count" start="0" size="10" access="Read/Write" />
      <BitField name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." start="10" size="20" access="Read/Write" />
      <BitField name="DMLOE" description="Destination Minor Loop Offset enable" start="30" size="1" access="Read/Write">
        <Enum name="DMLOE_0" description="The minor loop offset is not applied to the DADDR" start="0" />
        <Enum name="DMLOE_1" description="The minor loop offset is applied to the DADDR" start="0x1" />
      </BitField>
      <BitField name="SMLOE" description="Source Minor Loop Offset Enable" start="31" size="1" access="Read/Write">
        <Enum name="SMLOE_0" description="The minor loop offset is not applied to the SADDR" start="0" />
        <Enum name="SMLOE_1" description="The minor loop offset is applied to the SADDR" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_SLAST" description="TCD Last Source Address Adjustment" start="+0x100C+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="SLAST" description="Last Source Address Adjustment" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_DADDR" description="TCD Destination Address" start="+0x1010+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_DADDR" description="TCD Destination Address" start="+0x1010+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_DADDR" description="TCD Destination Address" start="+0x1010+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_DADDR" description="TCD Destination Address" start="+0x1010+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_DADDR" description="TCD Destination Address" start="+0x1010+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_DADDR" description="TCD Destination Address" start="+0x1010+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_DADDR" description="TCD Destination Address" start="+0x1010+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_DADDR" description="TCD Destination Address" start="+0x1010+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_DADDR" description="TCD Destination Address" start="+0x1010+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_DADDR" description="TCD Destination Address" start="+0x1010+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_DADDR" description="TCD Destination Address" start="+0x1010+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_DADDR" description="TCD Destination Address" start="+0x1010+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_DADDR" description="TCD Destination Address" start="+0x1010+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_DADDR" description="TCD Destination Address" start="+0x1010+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_DADDR" description="TCD Destination Address" start="+0x1010+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_DADDR" description="TCD Destination Address" start="+0x1010+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DADDR" description="Destination Address" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_DOFF" description="TCD Signed Destination Address Offset" start="+0x1014+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DOFF" description="Destination Address Signed Offset" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x1016+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x1016+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CITER" description="Current Major Iteration Count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Minor Loop Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enable channel-to-channel linking on minor-loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD1_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD2_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+64" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD3_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+96" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD4_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+128" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD5_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+160" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD6_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+192" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD7_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+224" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD8_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+256" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD9_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+288" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD10_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+320" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD11_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+352" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD12_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+384" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD13_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+416" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD14_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+448" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD15_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address" start="+0x1018+480" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DMA_TCD0_CSR" description="TCD Control and Status" start="+0x101C+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_CSR" description="TCD Control and Status" start="+0x101C+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_CSR" description="TCD Control and Status" start="+0x101C+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_CSR" description="TCD Control and Status" start="+0x101C+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_CSR" description="TCD Control and Status" start="+0x101C+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_CSR" description="TCD Control and Status" start="+0x101C+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_CSR" description="TCD Control and Status" start="+0x101C+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_CSR" description="TCD Control and Status" start="+0x101C+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_CSR" description="TCD Control and Status" start="+0x101C+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_CSR" description="TCD Control and Status" start="+0x101C+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_CSR" description="TCD Control and Status" start="+0x101C+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_CSR" description="TCD Control and Status" start="+0x101C+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_CSR" description="TCD Control and Status" start="+0x101C+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_CSR" description="TCD Control and Status" start="+0x101C+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_CSR" description="TCD Control and Status" start="+0x101C+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_CSR" description="TCD Control and Status" start="+0x101C+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="START" description="Channel Start" start="0" size="1" access="Read/Write">
        <Enum name="START_0" description="The channel is not explicitly started." start="0" />
        <Enum name="START_1" description="The channel is explicitly started via a software initiated service request." start="0x1" />
      </BitField>
      <BitField name="INTMAJOR" description="Enable an interrupt when major iteration count completes." start="1" size="1" access="Read/Write">
        <Enum name="INTMAJOR_0" description="The end-of-major loop interrupt is disabled." start="0" />
        <Enum name="INTMAJOR_1" description="The end-of-major loop interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="INTHALF" description="Enable an interrupt when major counter is half complete." start="2" size="1" access="Read/Write">
        <Enum name="INTHALF_0" description="The half-point interrupt is disabled." start="0" />
        <Enum name="INTHALF_1" description="The half-point interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DREQ" description="Disable Request" start="3" size="1" access="Read/Write">
        <Enum name="DREQ_0" description="The channel's ERQ bit is not affected." start="0" />
        <Enum name="DREQ_1" description="The channel's ERQ bit is cleared when the major loop is complete." start="0x1" />
      </BitField>
      <BitField name="ESG" description="Enable Scatter/Gather Processing" start="4" size="1" access="Read/Write">
        <Enum name="ESG_0" description="The current channel's TCD is normal format." start="0" />
        <Enum name="ESG_1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." start="0x1" />
      </BitField>
      <BitField name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete" start="5" size="1" access="Read/Write">
        <Enum name="MAJORELINK_0" description="The channel-to-channel linking is disabled." start="0" />
        <Enum name="MAJORELINK_1" description="The channel-to-channel linking is enabled." start="0x1" />
      </BitField>
      <BitField name="ACTIVE" description="Channel Active" start="6" size="1" access="ReadOnly" />
      <BitField name="DONE" description="Channel Done" start="7" size="1" access="Read/Write" />
      <BitField name="MAJORLINKCH" description="Major Loop Link Channel Number" start="8" size="4" access="Read/Write" />
      <BitField name="BWC" description="Bandwidth Control" start="14" size="2" access="Read/Write">
        <Enum name="BWC_0" description="No eDMA engine stalls." start="0" />
        <Enum name="BWC_2" description="eDMA engine stalls for 4 cycles after each R/W." start="0x2" />
        <Enum name="BWC_3" description="eDMA engine stalls for 8 cycles after each R/W." start="0x3" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" start="+0x101E+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting Major Iteration Count" start="0" size="15" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD0_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+0" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD1_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+32" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD2_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+64" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD3_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+96" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD4_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+128" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD5_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+160" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD6_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+192" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD7_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+224" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD8_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+256" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD9_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+288" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD10_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+320" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD11_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+352" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD12_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+384" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD13_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+416" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD14_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+448" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMA_TCD15_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" start="+0x101E+480" size="2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="BITER" description="Starting major iteration count" start="0" size="9" access="Read/Write" />
      <BitField name="LINKCH" description="Link Channel Number" start="9" size="4" access="Read/Write" />
      <BitField name="ELINK" description="Enables channel-to-channel linking on minor loop complete" start="15" size="1" access="Read/Write">
        <Enum name="ELINK_0" description="The channel-to-channel linking is disabled" start="0" />
        <Enum name="ELINK_1" description="The channel-to-channel linking is enabled" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSMPU" description="Memory protection unit" start="0x4000D000">
    <Register name="MPU_CESR" description="Control/Error Status Register" start="+0" size="4" access="Read/Write" reset_value="0x814001" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="MPU is disabled. All accesses from all bus masters are allowed." start="0" />
        <Enum name="VLD_1" description="MPU is enabled" start="0x1" />
      </BitField>
      <BitField name="NRGD" description="Number Of Region Descriptors" start="8" size="4" access="ReadOnly">
        <Enum name="NRGD_0" description="8 region descriptors" start="0" />
        <Enum name="NRGD_1" description="12 region descriptors" start="0x1" />
        <Enum name="NRGD_2" description="16 region descriptors" start="0x2" />
      </BitField>
      <BitField name="NSP" description="Number Of Slave Ports" start="12" size="4" access="ReadOnly" />
      <BitField name="HRL" description="Hardware Revision Level" start="16" size="4" access="ReadOnly" />
      <BitField name="SPERR" description="Slave Port n Error" start="28" size="4" access="Read/Write">
        <Enum name="SPERR_0" description="No error has occurred for slave port n." start="0" />
        <Enum name="SPERR_1" description="An error has occurred for slave port n." start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_EAR0" description="Error Address Register, slave port n" start="+0x10+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EADDR" description="Error Address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MPU_EAR1" description="Error Address Register, slave port n" start="+0x10+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EADDR" description="Error Address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MPU_EAR2" description="Error Address Register, slave port n" start="+0x10+16" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EADDR" description="Error Address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MPU_EAR3" description="Error Address Register, slave port n" start="+0x10+24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EADDR" description="Error Address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MPU_EDR0" description="Error Detail Register, slave port n" start="+0x14+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERW" description="Error Read/Write" start="0" size="1" access="ReadOnly">
        <Enum name="ERW_0" description="Read" start="0" />
        <Enum name="ERW_1" description="Write" start="0x1" />
      </BitField>
      <BitField name="EATTR" description="Error Attributes" start="1" size="3" access="ReadOnly">
        <Enum name="EATTR_0" description="User mode, instruction access" start="0" />
        <Enum name="EATTR_1" description="User mode, data access" start="0x1" />
        <Enum name="EATTR_2" description="Supervisor mode, instruction access" start="0x2" />
        <Enum name="EATTR_3" description="Supervisor mode, data access" start="0x3" />
      </BitField>
      <BitField name="EMN" description="Error Master Number" start="4" size="4" access="ReadOnly" />
      <BitField name="EPID" description="Error Process Identification" start="8" size="8" access="ReadOnly" />
      <BitField name="EACD" description="Error Access Control Detail" start="16" size="16" access="ReadOnly" />
    </Register>
    <Register name="MPU_EDR1" description="Error Detail Register, slave port n" start="+0x14+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERW" description="Error Read/Write" start="0" size="1" access="ReadOnly">
        <Enum name="ERW_0" description="Read" start="0" />
        <Enum name="ERW_1" description="Write" start="0x1" />
      </BitField>
      <BitField name="EATTR" description="Error Attributes" start="1" size="3" access="ReadOnly">
        <Enum name="EATTR_0" description="User mode, instruction access" start="0" />
        <Enum name="EATTR_1" description="User mode, data access" start="0x1" />
        <Enum name="EATTR_2" description="Supervisor mode, instruction access" start="0x2" />
        <Enum name="EATTR_3" description="Supervisor mode, data access" start="0x3" />
      </BitField>
      <BitField name="EMN" description="Error Master Number" start="4" size="4" access="ReadOnly" />
      <BitField name="EPID" description="Error Process Identification" start="8" size="8" access="ReadOnly" />
      <BitField name="EACD" description="Error Access Control Detail" start="16" size="16" access="ReadOnly" />
    </Register>
    <Register name="MPU_EDR2" description="Error Detail Register, slave port n" start="+0x14+16" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERW" description="Error Read/Write" start="0" size="1" access="ReadOnly">
        <Enum name="ERW_0" description="Read" start="0" />
        <Enum name="ERW_1" description="Write" start="0x1" />
      </BitField>
      <BitField name="EATTR" description="Error Attributes" start="1" size="3" access="ReadOnly">
        <Enum name="EATTR_0" description="User mode, instruction access" start="0" />
        <Enum name="EATTR_1" description="User mode, data access" start="0x1" />
        <Enum name="EATTR_2" description="Supervisor mode, instruction access" start="0x2" />
        <Enum name="EATTR_3" description="Supervisor mode, data access" start="0x3" />
      </BitField>
      <BitField name="EMN" description="Error Master Number" start="4" size="4" access="ReadOnly" />
      <BitField name="EPID" description="Error Process Identification" start="8" size="8" access="ReadOnly" />
      <BitField name="EACD" description="Error Access Control Detail" start="16" size="16" access="ReadOnly" />
    </Register>
    <Register name="MPU_EDR3" description="Error Detail Register, slave port n" start="+0x14+24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERW" description="Error Read/Write" start="0" size="1" access="ReadOnly">
        <Enum name="ERW_0" description="Read" start="0" />
        <Enum name="ERW_1" description="Write" start="0x1" />
      </BitField>
      <BitField name="EATTR" description="Error Attributes" start="1" size="3" access="ReadOnly">
        <Enum name="EATTR_0" description="User mode, instruction access" start="0" />
        <Enum name="EATTR_1" description="User mode, data access" start="0x1" />
        <Enum name="EATTR_2" description="Supervisor mode, instruction access" start="0x2" />
        <Enum name="EATTR_3" description="Supervisor mode, data access" start="0x3" />
      </BitField>
      <BitField name="EMN" description="Error Master Number" start="4" size="4" access="ReadOnly" />
      <BitField name="EPID" description="Error Process Identification" start="8" size="8" access="ReadOnly" />
      <BitField name="EACD" description="Error Access Control Detail" start="16" size="16" access="ReadOnly" />
    </Register>
    <Register name="MPU_RGD0_WORD0" description="Region Descriptor n, Word 0" start="+0x400+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD1_WORD0" description="Region Descriptor n, Word 0" start="+0x400+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD2_WORD0" description="Region Descriptor n, Word 0" start="+0x400+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD3_WORD0" description="Region Descriptor n, Word 0" start="+0x400+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD4_WORD0" description="Region Descriptor n, Word 0" start="+0x400+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD5_WORD0" description="Region Descriptor n, Word 0" start="+0x400+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD6_WORD0" description="Region Descriptor n, Word 0" start="+0x400+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD7_WORD0" description="Region Descriptor n, Word 0" start="+0x400+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRTADDR" description="Start Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD0_WORD1" description="Region Descriptor n, Word 1" start="+0x404+0" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD1_WORD1" description="Region Descriptor n, Word 1" start="+0x404+16" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD2_WORD1" description="Region Descriptor n, Word 1" start="+0x404+32" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD3_WORD1" description="Region Descriptor n, Word 1" start="+0x404+48" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD4_WORD1" description="Region Descriptor n, Word 1" start="+0x404+64" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD5_WORD1" description="Region Descriptor n, Word 1" start="+0x404+80" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD6_WORD1" description="Region Descriptor n, Word 1" start="+0x404+96" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD7_WORD1" description="Region Descriptor n, Word 1" start="+0x404+112" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ENDADDR" description="End Address" start="5" size="27" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD0_WORD2" description="Region Descriptor n, Word 2" start="+0x408+0" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD1_WORD2" description="Region Descriptor n, Word 2" start="+0x408+16" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD2_WORD2" description="Region Descriptor n, Word 2" start="+0x408+32" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD3_WORD2" description="Region Descriptor n, Word 2" start="+0x408+48" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD4_WORD2" description="Region Descriptor n, Word 2" start="+0x408+64" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD5_WORD2" description="Region Descriptor n, Word 2" start="+0x408+80" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD6_WORD2" description="Region Descriptor n, Word 2" start="+0x408+96" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD7_WORD2" description="Region Descriptor n, Word 2" start="+0x408+112" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGD0_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+0" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD1_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+16" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD2_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+32" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD3_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+48" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD4_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+64" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD5_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+80" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD6_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+96" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGD7_WORD3" description="Region Descriptor n, Word 3" start="+0x40C+112" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="VLD" description="Valid" start="0" size="1" access="Read/Write">
        <Enum name="VLD_0" description="Region descriptor is invalid" start="0" />
        <Enum name="VLD_1" description="Region descriptor is valid" start="0x1" />
      </BitField>
      <BitField name="PIDMASK" description="Process Identifier Mask" start="16" size="8" access="Read/Write" />
      <BitField name="PID" description="Process Identifier" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="MPU_RGDAAC0" description="Region Descriptor Alternate Access Control n" start="+0x800+0" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC1" description="Region Descriptor Alternate Access Control n" start="+0x800+4" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC2" description="Region Descriptor Alternate Access Control n" start="+0x800+8" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC3" description="Region Descriptor Alternate Access Control n" start="+0x800+12" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC4" description="Region Descriptor Alternate Access Control n" start="+0x800+16" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC5" description="Region Descriptor Alternate Access Control n" start="+0x800+20" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC6" description="Region Descriptor Alternate Access Control n" start="+0x800+24" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="MPU_RGDAAC7" description="Region Descriptor Alternate Access Control n" start="+0x800+28" size="4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField name="M0UM" description="Bus Master 0 User Mode Access Control" start="0" size="3" access="Read/Write" />
      <BitField name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" start="3" size="2" access="Read/Write" />
      <BitField name="M0PE" description="Bus Master 0 Process Identifier Enable" start="5" size="1" access="Read/Write" />
      <BitField name="M1UM" description="Bus Master 1 User Mode Access Control" start="6" size="3" access="Read/Write" />
      <BitField name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" start="9" size="2" access="Read/Write" />
      <BitField name="M1PE" description="Bus Master 1 Process Identifier Enable" start="11" size="1" access="Read/Write" />
      <BitField name="M2UM" description="Bus Master 2 User Mode Access Control" start="12" size="3" access="Read/Write" />
      <BitField name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" start="15" size="2" access="Read/Write" />
      <BitField name="M2PE" description="Bus Master 2 Process Identifier Enable" start="17" size="1" access="Read/Write" />
      <BitField name="M3UM" description="Bus Master 3 User Mode Access Control" start="18" size="3" access="Read/Write">
        <Enum name="M3UM_0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." start="0" />
        <Enum name="M3UM_1" description="Allows the given access type to occur" start="0x1" />
      </BitField>
      <BitField name="M3SM" description="Bus Master 3 Supervisor Mode Access Control" start="21" size="2" access="Read/Write">
        <Enum name="M3SM_0" description="r/w/x; read, write and execute allowed" start="0" />
        <Enum name="M3SM_1" description="r/x; read and execute allowed, but no write" start="0x1" />
        <Enum name="M3SM_2" description="r/w; read and write allowed, but no execute" start="0x2" />
        <Enum name="M3SM_3" description="Same as User mode defined in M3UM" start="0x3" />
      </BitField>
      <BitField name="M3PE" description="Bus Master 3 Process Identifier Enable" start="23" size="1" access="Read/Write">
        <Enum name="M3PE_0" description="Do not include the process identifier in the evaluation" start="0" />
        <Enum name="M3PE_1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" start="0x1" />
      </BitField>
      <BitField name="M4WE" description="Bus Master 4 Write Enable" start="24" size="1" access="Read/Write">
        <Enum name="M4WE_0" description="Bus master 4 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M4WE_1" description="Bus master 4 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M4RE" description="Bus Master 4 Read Enable" start="25" size="1" access="Read/Write">
        <Enum name="M4RE_0" description="Bus master 4 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M4RE_1" description="Bus master 4 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M5WE" description="Bus Master 5 Write Enable" start="26" size="1" access="Read/Write">
        <Enum name="M5WE_0" description="Bus master 5 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M5WE_1" description="Bus master 5 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M5RE" description="Bus Master 5 Read Enable" start="27" size="1" access="Read/Write">
        <Enum name="M5RE_0" description="Bus master 5 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M5RE_1" description="Bus master 5 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M6WE" description="Bus Master 6 Write Enable" start="28" size="1" access="Read/Write">
        <Enum name="M6WE_0" description="Bus master 6 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M6WE_1" description="Bus master 6 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M6RE" description="Bus Master 6 Read Enable" start="29" size="1" access="Read/Write">
        <Enum name="M6RE_0" description="Bus master 6 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M6RE_1" description="Bus master 6 reads allowed" start="0x1" />
      </BitField>
      <BitField name="M7WE" description="Bus Master 7 Write Enable" start="30" size="1" access="Read/Write">
        <Enum name="M7WE_0" description="Bus master 7 writes terminate with an access error and the write is not performed" start="0" />
        <Enum name="M7WE_1" description="Bus master 7 writes allowed" start="0x1" />
      </BitField>
      <BitField name="M7RE" description="Bus Master 7 Read Enable" start="31" size="1" access="Read/Write">
        <Enum name="M7RE_0" description="Bus master 7 reads terminate with an access error and the read is not performed" start="0" />
        <Enum name="M7RE_1" description="Bus master 7 reads allowed" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFE" description="Flash Memory Interface" start="0x40020000">
    <Register name="FTFE_FSTAT" description="Flash Status Register" start="+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="MGSTAT0" description="Memory Controller Command Completion Status Flag" start="0" size="1" access="ReadOnly" />
      <BitField name="FPVIOL" description="Flash Protection Violation Flag" start="4" size="1" access="Read/Write">
        <Enum name="FPVIOL_0" description="No protection violation detected" start="0" />
        <Enum name="FPVIOL_1" description="Protection violation detected" start="0x1" />
      </BitField>
      <BitField name="ACCERR" description="Flash Access Error Flag" start="5" size="1" access="Read/Write">
        <Enum name="ACCERR_0" description="No access error detected" start="0" />
        <Enum name="ACCERR_1" description="Access error detected" start="0x1" />
      </BitField>
      <BitField name="RDCOLERR" description="FTFE Read Collision Error Flag" start="6" size="1" access="Read/Write">
        <Enum name="RDCOLERR_0" description="No collision error detected" start="0" />
        <Enum name="RDCOLERR_1" description="Collision error detected" start="0x1" />
      </BitField>
      <BitField name="CCIF" description="Command Complete Interrupt Flag" start="7" size="1" access="Read/Write">
        <Enum name="CCIF_0" description="FTFE command or EEPROM file system operation in progress" start="0" />
        <Enum name="CCIF_1" description="FTFE command or EEPROM file system operation has completed" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FCNFG" description="Flash Configuration Register" start="+0x1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="EEERDY" description="This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access" start="0" size="1" access="ReadOnly">
        <Enum name="EEERDY_0" description="FlexRAM is not available for EEPROM operation" start="0" />
        <Enum name="EEERDY_1" description="FlexRAM is available for EEPROM operations where: reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and writes launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup" start="0x1" />
      </BitField>
      <BitField name="RAMRDY" description="RAM Ready" start="1" size="1" access="ReadOnly">
        <Enum name="RAMRDY_0" description="FlexRAM is not available for traditional RAM access" start="0" />
        <Enum name="RAMRDY_1" description="FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations" start="0x1" />
      </BitField>
      <BitField name="PFLSH" description="FTFE configuration" start="2" size="1" access="ReadOnly">
        <Enum name="PFLSH_0" description="FTFE configuration supports one program flash block and one FlexNVM block" start="0" />
      </BitField>
      <BitField name="ERSSUSP" description="Erase Suspend" start="4" size="1" access="Read/Write">
        <Enum name="ERSSUSP_0" description="No suspend requested" start="0" />
        <Enum name="ERSSUSP_1" description="Suspend the current Erase Flash Sector command execution" start="0x1" />
      </BitField>
      <BitField name="ERSAREQ" description="Erase All Request" start="5" size="1" access="ReadOnly">
        <Enum name="ERSAREQ_0" description="No request or request complete" start="0" />
        <Enum name="ERSAREQ_1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state" start="0x1" />
      </BitField>
      <BitField name="RDCOLLIE" description="Read Collision Error Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="RDCOLLIE_0" description="Read collision error interrupt disabled" start="0" />
        <Enum name="RDCOLLIE_1" description="Read collision error interrupt enabled. An interrupt request is generated whenever an FTFE read collision error is detected (see the description of FSTAT[RDCOLERR])." start="0x1" />
      </BitField>
      <BitField name="CCIE" description="Command Complete Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="CCIE_0" description="Command complete interrupt disabled" start="0" />
        <Enum name="CCIE_1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FSEC" description="Flash Security Register" start="+0x2" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SEC" description="Flash Security" start="0" size="2" access="ReadOnly">
        <Enum name="SEC_0" description="MCU security status is secure" start="0" />
        <Enum name="SEC_1" description="MCU security status is secure" start="0x1" />
        <Enum name="SEC_2" description="MCU security status is unsecure (The standard shipping condition of the FTFE is unsecure.)" start="0x2" />
        <Enum name="SEC_3" description="MCU security status is secure" start="0x3" />
      </BitField>
      <BitField name="FSLACC" description="Factory Security Level Access Code" start="2" size="2" access="ReadOnly">
        <Enum name="FSLACC_0" description="Factory access granted" start="0" />
        <Enum name="FSLACC_1" description="Factory access denied" start="0x1" />
        <Enum name="FSLACC_2" description="Factory access denied" start="0x2" />
        <Enum name="FSLACC_3" description="Factory access granted" start="0x3" />
      </BitField>
      <BitField name="MEEN" description="Mass Erase Enable Bits" start="4" size="2" access="ReadOnly">
        <Enum name="MEEN_0" description="Mass erase is enabled" start="0" />
        <Enum name="MEEN_1" description="Mass erase is enabled" start="0x1" />
        <Enum name="MEEN_2" description="Mass erase is disabled" start="0x2" />
        <Enum name="MEEN_3" description="Mass erase is enabled" start="0x3" />
      </BitField>
      <BitField name="KEYEN" description="Backdoor Key Security Enable" start="6" size="2" access="ReadOnly">
        <Enum name="KEYEN_0" description="Backdoor key access disabled" start="0" />
        <Enum name="KEYEN_1" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" start="0x1" />
        <Enum name="KEYEN_2" description="Backdoor key access enabled" start="0x2" />
        <Enum name="KEYEN_3" description="Backdoor key access disabled" start="0x3" />
      </BitField>
    </Register>
    <Register name="FTFE_FOPT" description="Flash Option Register" start="+0x3" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="OPT" description="Nonvolatile Option" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="FTFE_FCCOB0" description="Flash Common Command Object Registers" start="+0x4+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB1" description="Flash Common Command Object Registers" start="+0x4+1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB2" description="Flash Common Command Object Registers" start="+0x4+2" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB3" description="Flash Common Command Object Registers" start="+0x4+3" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB4" description="Flash Common Command Object Registers" start="+0x4+4" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB5" description="Flash Common Command Object Registers" start="+0x4+5" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB6" description="Flash Common Command Object Registers" start="+0x4+6" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB7" description="Flash Common Command Object Registers" start="+0x4+7" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB8" description="Flash Common Command Object Registers" start="+0x4+8" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB9" description="Flash Common Command Object Registers" start="+0x4+9" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB10" description="Flash Common Command Object Registers" start="+0x4+10" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FCCOB11" description="Flash Common Command Object Registers" start="+0x4+11" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="FTFE_FPROT0" description="Program Flash Protection Registers" start="+0x10+0" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="PROT" description="Program Flash Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="PROT_0" description="Program flash region is protected." start="0" />
        <Enum name="PROT_1" description="Program flash region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FPROT1" description="Program Flash Protection Registers" start="+0x10+1" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="PROT" description="Program Flash Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="PROT_0" description="Program flash region is protected." start="0" />
        <Enum name="PROT_1" description="Program flash region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FPROT2" description="Program Flash Protection Registers" start="+0x10+2" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="PROT" description="Program Flash Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="PROT_0" description="Program flash region is protected." start="0" />
        <Enum name="PROT_1" description="Program flash region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FPROT3" description="Program Flash Protection Registers" start="+0x10+3" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="PROT" description="Program Flash Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="PROT_0" description="Program flash region is protected." start="0" />
        <Enum name="PROT_1" description="Program flash region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FEPROT" description="EEPROM Protection Register" start="+0x16" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="EPROT" description="EEPROM Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="EPROT_0" description="EEPROM region is protected" start="0" />
        <Enum name="EPROT_1" description="EEPROM region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FDPROT" description="Data Flash Protection Register" start="+0x17" size="1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DPROT" description="Data Flash Region Protect" start="0" size="8" access="Read/Write">
        <Enum name="DPROT_0" description="Data Flash region is protected" start="0" />
        <Enum name="DPROT_1" description="Data Flash region is not protected" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC0" description="Execute-only Access Registers" start="+0x18+0" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC1" description="Execute-only Access Registers" start="+0x18+1" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC2" description="Execute-only Access Registers" start="+0x18+2" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC3" description="Execute-only Access Registers" start="+0x18+3" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC4" description="Execute-only Access Registers" start="+0x18+4" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC5" description="Execute-only Access Registers" start="+0x18+5" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC6" description="Execute-only Access Registers" start="+0x18+6" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_XACC7" description="Execute-only Access Registers" start="+0x18+7" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="XA" description="Execute-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="XA_0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" start="0" />
        <Enum name="XA_1" description="Associated segment is accessible as data or in execute mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC0" description="Supervisor-only Access Registers" start="+0x20+0" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC1" description="Supervisor-only Access Registers" start="+0x20+1" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC2" description="Supervisor-only Access Registers" start="+0x20+2" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC3" description="Supervisor-only Access Registers" start="+0x20+3" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC4" description="Supervisor-only Access Registers" start="+0x20+4" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC5" description="Supervisor-only Access Registers" start="+0x20+5" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC6" description="Supervisor-only Access Registers" start="+0x20+6" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_SACC7" description="Supervisor-only Access Registers" start="+0x20+7" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SA" description="Supervisor-only access control" start="0" size="8" access="ReadOnly">
        <Enum name="SA_0" description="Associated segment is accessible in supervisor mode only" start="0" />
        <Enum name="SA_1" description="Associated segment is accessible in user or supervisor mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FACSS" description="Flash Access Segment Size Register" start="+0x28" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="SGSIZE" description="Segment Size" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="FTFE_FACSN" description="Flash Access Segment Number Register" start="+0x2B" size="1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="NUMSG" description="Number of Segments Indicator" start="0" size="8" access="ReadOnly">
        <Enum name="NUMSG_48" description="Program flash memory is divided into 48 segments (768 Kbytes, 1.5 Mbytes)" start="0x30" />
        <Enum name="NUMSG_64" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes, 1 Mbyte, 2 Mbytes)" start="0x40" />
      </BitField>
    </Register>
    <Register name="FTFE_FERSTAT" description="Flash Error Status Register" start="+0x2E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="DFDIF" description="Double Bit Fault Detect Interrupt Flag" start="1" size="1" access="Read/Write">
        <Enum name="DFDIF_0" description="Double bit fault not detected during a valid flash read access from the platform flash controller" start="0" />
        <Enum name="DFDIF_1" description="Double bit fault detected (or FERCNFG[FDFD] is set) during a valid flash read access from the platform flash controller" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTFE_FERCNFG" description="Flash Error Configuration Register" start="+0x2F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="DFDIE" description="Double Bit Fault Detect Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="DFDIE_0" description="Double bit fault detect interrupt disabled" start="0" />
        <Enum name="DFDIE_1" description="Double bit fault detect interrupt enabled. An interrupt request is generated whenever the FERSTAT[DFDIF] flag is set." start="0x1" />
      </BitField>
      <BitField name="FDFD" description="Force Double Bit Fault Detect" start="5" size="1" access="Read/Write">
        <Enum name="FDFD_0" description="FERSTAT[DFDIF] sets only if a double bit fault is detected during read access from the platform flash controller" start="0" />
        <Enum name="FDFD_1" description="FERSTAT[DFDIF] sets during any valid flash read access from the platform flash controller. An interrupt request is generated if the DFDIE bit is set." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" description="DMA channel multiplexor" start="0x40021000">
    <Register name="DMAMUX_CHCFG0" description="Channel Configuration register" start="+0+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG1" description="Channel Configuration register" start="+0+1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG2" description="Channel Configuration register" start="+0+2" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG3" description="Channel Configuration register" start="+0+3" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG4" description="Channel Configuration register" start="+0+4" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG5" description="Channel Configuration register" start="+0+5" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG6" description="Channel Configuration register" start="+0+6" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG7" description="Channel Configuration register" start="+0+7" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG8" description="Channel Configuration register" start="+0+8" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG9" description="Channel Configuration register" start="+0+9" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG10" description="Channel Configuration register" start="+0+10" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG11" description="Channel Configuration register" start="+0+11" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG12" description="Channel Configuration register" start="+0+12" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG13" description="Channel Configuration register" start="+0+13" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG14" description="Channel Configuration register" start="+0+14" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="DMAMUX_CHCFG15" description="Channel Configuration register" start="+0+15" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="SOURCE" description="DMA Channel Source (Slot)" start="0" size="6" access="Read/Write">
        <Enum name="Disable_Signal" description="Disable_Signal" start="0" />
        <Enum name="LPUART0_Rx_Signal" description="LPUART0_Rx_Signal" start="0x2" />
        <Enum name="LPUART0_Tx_Signal" description="LPUART0_Tx_Signal" start="0x3" />
        <Enum name="LPUART1_Rx_Signal" description="LPUART1_Rx_Signal" start="0x4" />
        <Enum name="LPUART1_Tx_Signal" description="LPUART1_Tx_Signal" start="0x5" />
        <Enum name="LPUART2_Rx_Signal" description="LPUART2_Rx_Signal" start="0x6" />
        <Enum name="LPUART2_Tx_Signal" description="LPUART2_Tx_Signal" start="0x7" />
        <Enum name="FlexIO_Channel0_Signal" description="FlexIO_Channel0_Signal" start="0xA" />
        <Enum name="FlexIO_Channel1_Signal" description="FlexIO_Channel1_Signal" start="0xB" />
        <Enum name="FlexIO_Channel2_Signal" description="FlexIO_Channel2_Signal" start="0xC" />
        <Enum name="FlexIO_Channel3_Signal" description="FlexIO_Channel3_Signal" start="0xD" />
        <Enum name="LPSPI0_Rx_Signal" description="LPSPI0_Rx_Signal" start="0xE" />
        <Enum name="LPSPI0_Tx_Signal" description="LPSPI0_Tx_Signal" start="0xF" />
        <Enum name="LPSPI1_Rx_Signal" description="LPSPI1_Rx_Signal" start="0x10" />
        <Enum name="LPSPI1_Tx_Signal" description="LPSPI1_Tx_Signal" start="0x11" />
        <Enum name="LPI2C0_Rx_Signal" description="LPI2C0_Rx_Signal" start="0x12" />
        <Enum name="LPI2C0_Tx_Signal" description="LPI2C0_Tx_Signal" start="0x13" />
        <Enum name="FTM0_Channel0_Signal" description="FTM0_Channel0_Signal" start="0x14" />
        <Enum name="FTM0_Channel1_Signal" description="FTM0_Channel1_Signal" start="0x15" />
        <Enum name="FTM0_Channel2_Signal" description="FTM0_Channel2_Signal" start="0x16" />
        <Enum name="FTM0_Channel3_Signal" description="FTM0_Channel3_Signal" start="0x17" />
        <Enum name="FTM0_Channel4_Signal" description="FTM0_Channel4_Signal" start="0x18" />
        <Enum name="FTM0_Channel5_Signal" description="FTM0_Channel5_Signal" start="0x19" />
        <Enum name="FTM0_Channel6_Signal" description="FTM0_Channel6_Signal" start="0x1A" />
        <Enum name="FTM0_Channel7_Signal" description="FTM0_Channel7_Signal" start="0x1B" />
        <Enum name="FTM1_Channel0_Signal" description="FTM1_Channel0_Signal" start="0x1C" />
        <Enum name="FTM1_Channel1_Signal" description="FTM1_Channel1_Signal" start="0x1D" />
        <Enum name="FTM2_Channel0_Signal" description="FTM2_Channel0_Signal" start="0x1E" />
        <Enum name="FTM2_Channel1_Signal" description="FTM2_Channel1_Signal" start="0x1F" />
        <Enum name="FTM3_Channel0" description="FTM3_Channel0" start="0x20" />
        <Enum name="FTM3_Channel1" description="FTM3_Channel1" start="0x21" />
        <Enum name="FTM3_Channel2_Signal" description="FTM3_Channel2_Signal" start="0x22" />
        <Enum name="FTM3_Channel3_Signal" description="FTM3_Channel3_Signal" start="0x23" />
        <Enum name="FTM3_Channel4_Signal" description="FTM3_Channel4_Signal" start="0x24" />
        <Enum name="FTM3_Channel5_Signal" description="FTM3_Channel5_Signal" start="0x25" />
        <Enum name="FTM3_Channel6_Signal" description="FTM3_Channel6_Signal" start="0x26" />
        <Enum name="FTM3_Channel7_Signal" description="FTM3_Channel7_Signal" start="0x27" />
        <Enum name="ADC0_Signal" description="ADC0_Signal" start="0x28" />
        <Enum name="ADC1_Signal" description="ADC1_Signal" start="0x29" />
        <Enum name="ADC2_Signal" description="ADC2_Signal" start="0x2A" />
        <Enum name="CMP0_Signal" description="CMP0_Signal" start="0x2B" />
        <Enum name="CMP1_Signal" description="CMP1_Signal" start="0x2C" />
        <Enum name="CMP2_Signal" description="CMP2_Signal" start="0x2D" />
        <Enum name="PDB0_Signal" description="PDB0_Signal" start="0x2E" />
        <Enum name="PDB1_Signal" description="PDB1_Signal" start="0x2F" />
        <Enum name="PDB2_Signal" description="PDB2_Signal" start="0x30" />
        <Enum name="PortA_Signal" description="PortA_Signal" start="0x31" />
        <Enum name="PortB_Signal" description="PortB_Signal" start="0x32" />
        <Enum name="PortC_Signal" description="PortC_Signal" start="0x33" />
        <Enum name="PortD_Signal" description="PortD_Signal" start="0x34" />
        <Enum name="PortE_Signal" description="PortE_Signal" start="0x35" />
        <Enum name="FlexCAN0_Signal" description="FlexCAN0_Signal" start="0x36" />
        <Enum name="FlexCAN1_Signal" description="FlexCAN1_Signal" start="0x37" />
        <Enum name="DAC0_Signal" description="DAC0_Signal" start="0x38" />
        <Enum name="FTM1_Channel2_Signal" description="FTM1_Channel2_Signal" start="0x39" />
        <Enum name="FTM2_Channel2_Signal" description="FTM2_Channel2_Signal" start="0x3A" />
        <Enum name="LPTMR0_Signal" description="LPTMR0_Signal" start="0x3B" />
        <Enum name="AlwaysOn60_Signal" description="AlwaysOn60_Signal" start="0x3C" />
        <Enum name="AlwaysOn61_Signal" description="AlwaysOn61_Signal" start="0x3D" />
        <Enum name="AlwaysOn62_Signal" description="AlwaysOn62_Signal" start="0x3E" />
        <Enum name="AlwaysOn63_Signal" description="AlwaysOn63_Signal" start="0x3F" />
      </BitField>
      <BitField name="TRIG" description="DMA Channel Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" start="0" />
        <Enum name="ENABLED" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." start="0x1" />
      </BitField>
      <BitField name="ENBL" description="DMA Channel Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." start="0" />
        <Enum name="ENABLED" description="DMA channel is enabled" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN0" description="Flex Controller Area Network module" start="0x40024000">
    <Register name="CAN0_MCR" description="Module Configuration Register" start="+0" size="4" access="Read/Write" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField name="MAXMB" description="Number Of The Last Message Buffer" start="0" size="7" access="Read/Write" />
      <BitField name="IDAM" description="ID Acceptance Mode" start="8" size="2" access="Read/Write">
        <Enum name="IDAM_0" description="Format A: One full ID (standard and extended) per ID Filter Table element." start="0" />
        <Enum name="IDAM_1" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element." start="0x1" />
        <Enum name="IDAM_2" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element." start="0x2" />
        <Enum name="IDAM_3" description="Format D: All frames rejected." start="0x3" />
      </BitField>
      <BitField name="AEN" description="Abort Enable" start="12" size="1" access="Read/Write">
        <Enum name="AEN_0" description="Abort disabled." start="0" />
        <Enum name="AEN_1" description="Abort enabled." start="0x1" />
      </BitField>
      <BitField name="LPRIOEN" description="Local Priority Enable" start="13" size="1" access="Read/Write">
        <Enum name="LPRIOEN_0" description="Local Priority disabled." start="0" />
        <Enum name="LPRIOEN_1" description="Local Priority enabled." start="0x1" />
      </BitField>
      <BitField name="DMA" description="DMA Enable" start="15" size="1" access="Read/Write">
        <Enum name="DMA_0" description="DMA feature for RX FIFO disabled." start="0" />
        <Enum name="DMA_1" description="DMA feature for RX FIFO enabled." start="0x1" />
      </BitField>
      <BitField name="IRMQ" description="Individual Rx Masking And Queue Enable" start="16" size="1" access="Read/Write">
        <Enum name="IRMQ_0" description="Individual Rx masking and queue feature are disabled. For backward compatibility with legacy applications, the reading of C/S word locks the MB even if it is EMPTY." start="0" />
        <Enum name="IRMQ_1" description="Individual Rx masking and queue feature are enabled." start="0x1" />
      </BitField>
      <BitField name="SRXDIS" description="Self Reception Disable" start="17" size="1" access="Read/Write">
        <Enum name="SRXDIS_0" description="Self reception enabled." start="0" />
        <Enum name="SRXDIS_1" description="Self reception disabled." start="0x1" />
      </BitField>
      <BitField name="WAKSRC" description="Wake Up Source" start="19" size="1" access="Read/Write">
        <Enum name="WAKSRC_0" description="FlexCAN uses the unfiltered Rx input to detect recessive to dominant edges on the CAN bus." start="0" />
        <Enum name="WAKSRC_1" description="FlexCAN uses the filtered Rx input to detect recessive to dominant edges on the CAN bus." start="0x1" />
      </BitField>
      <BitField name="LPMACK" description="Low-Power Mode Acknowledge" start="20" size="1" access="ReadOnly">
        <Enum name="LPMACK_0" description="FlexCAN is not in a low-power mode." start="0" />
        <Enum name="LPMACK_1" description="FlexCAN is in a low-power mode." start="0x1" />
      </BitField>
      <BitField name="WRNEN" description="Warning Interrupt Enable" start="21" size="1" access="Read/Write">
        <Enum name="WRNEN_0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters." start="0" />
        <Enum name="WRNEN_1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="SLFWAK" description="Self Wake Up" start="22" size="1" access="Read/Write">
        <Enum name="SLFWAK_0" description="FlexCAN Self Wake Up feature is disabled." start="0" />
        <Enum name="SLFWAK_1" description="FlexCAN Self Wake Up feature is enabled." start="0x1" />
      </BitField>
      <BitField name="SUPV" description="Supervisor Mode" start="23" size="1" access="Read/Write">
        <Enum name="SUPV_0" description="FlexCAN is in User mode. Affected registers allow both Supervisor and Unrestricted accesses." start="0" />
        <Enum name="SUPV_1" description="FlexCAN is in Supervisor mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location." start="0x1" />
      </BitField>
      <BitField name="FRZACK" description="Freeze Mode Acknowledge" start="24" size="1" access="ReadOnly">
        <Enum name="FRZACK_0" description="FlexCAN not in Freeze mode, prescaler running." start="0" />
        <Enum name="FRZACK_1" description="FlexCAN in Freeze mode, prescaler stopped." start="0x1" />
      </BitField>
      <BitField name="SOFTRST" description="Soft Reset" start="25" size="1" access="Read/Write">
        <Enum name="SOFTRST_0" description="No reset request." start="0" />
        <Enum name="SOFTRST_1" description="Resets the registers affected by soft reset." start="0x1" />
      </BitField>
      <BitField name="WAKMSK" description="Wake Up Interrupt Mask" start="26" size="1" access="Read/Write">
        <Enum name="WAKMSK_0" description="Wake Up Interrupt is disabled." start="0" />
        <Enum name="WAKMSK_1" description="Wake Up Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="NOTRDY" description="FlexCAN Not Ready" start="27" size="1" access="ReadOnly">
        <Enum name="NOTRDY_0" description="FlexCAN module is either in Normal mode, Listen-Only mode or Loop-Back mode." start="0" />
        <Enum name="NOTRDY_1" description="FlexCAN module is either in Disable mode, Stop mode or Freeze mode." start="0x1" />
      </BitField>
      <BitField name="HALT" description="Halt FlexCAN" start="28" size="1" access="Read/Write">
        <Enum name="HALT_0" description="No Freeze mode request." start="0" />
        <Enum name="HALT_1" description="Enters Freeze mode if the FRZ bit is asserted." start="0x1" />
      </BitField>
      <BitField name="RFEN" description="Rx FIFO Enable" start="29" size="1" access="Read/Write">
        <Enum name="RFEN_0" description="Rx FIFO not enabled." start="0" />
        <Enum name="RFEN_1" description="Rx FIFO enabled." start="0x1" />
      </BitField>
      <BitField name="FRZ" description="Freeze Enable" start="30" size="1" access="Read/Write">
        <Enum name="FRZ_0" description="Not enabled to enter Freeze mode." start="0" />
        <Enum name="FRZ_1" description="Enabled to enter Freeze mode." start="0x1" />
      </BitField>
      <BitField name="MDIS" description="Module Disable" start="31" size="1" access="Read/Write">
        <Enum name="MDIS_0" description="Enable the FlexCAN module." start="0" />
        <Enum name="MDIS_1" description="Disable the FlexCAN module." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CTRL1" description="Control 1 register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PROPSEG" description="Propagation Segment" start="0" size="3" access="Read/Write" />
      <BitField name="LOM" description="Listen-Only Mode" start="3" size="1" access="Read/Write">
        <Enum name="LOM_0" description="Listen-Only mode is deactivated." start="0" />
        <Enum name="LOM_1" description="FlexCAN module operates in Listen-Only mode." start="0x1" />
      </BitField>
      <BitField name="LBUF" description="Lowest Buffer Transmitted First" start="4" size="1" access="Read/Write">
        <Enum name="LBUF_0" description="Buffer with highest priority is transmitted first." start="0" />
        <Enum name="LBUF_1" description="Lowest number buffer is transmitted first." start="0x1" />
      </BitField>
      <BitField name="TSYN" description="Timer Sync" start="5" size="1" access="Read/Write">
        <Enum name="TSYN_0" description="Timer Sync feature disabled" start="0" />
        <Enum name="TSYN_1" description="Timer Sync feature enabled" start="0x1" />
      </BitField>
      <BitField name="BOFFREC" description="Bus Off Recovery" start="6" size="1" access="Read/Write">
        <Enum name="BOFFREC_0" description="Automatic recovering from Bus Off state enabled." start="0" />
        <Enum name="BOFFREC_1" description="Automatic recovering from Bus Off state disabled." start="0x1" />
      </BitField>
      <BitField name="SMP" description="CAN Bit Sampling" start="7" size="1" access="Read/Write">
        <Enum name="SMP_0" description="Just one sample is used to determine the bit value." start="0" />
        <Enum name="SMP_1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used." start="0x1" />
      </BitField>
      <BitField name="RWRNMSK" description="Rx Warning Interrupt Mask" start="10" size="1" access="Read/Write">
        <Enum name="RWRNMSK_0" description="Rx Warning Interrupt disabled." start="0" />
        <Enum name="RWRNMSK_1" description="Rx Warning Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TWRNMSK" description="Tx Warning Interrupt Mask" start="11" size="1" access="Read/Write">
        <Enum name="TWRNMSK_0" description="Tx Warning Interrupt disabled." start="0" />
        <Enum name="TWRNMSK_1" description="Tx Warning Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LPB" description="Loop Back Mode" start="12" size="1" access="Read/Write">
        <Enum name="LPB_0" description="Loop Back disabled." start="0" />
        <Enum name="LPB_1" description="Loop Back enabled." start="0x1" />
      </BitField>
      <BitField name="CLKSRC" description="CAN Engine Clock Source" start="13" size="1" access="Read/Write">
        <Enum name="CLKSRC_0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock." start="0" />
        <Enum name="CLKSRC_1" description="The CAN engine clock source is the peripheral clock." start="0x1" />
      </BitField>
      <BitField name="ERRMSK" description="Error Interrupt Mask" start="14" size="1" access="Read/Write">
        <Enum name="ERRMSK_0" description="Error interrupt disabled." start="0" />
        <Enum name="ERRMSK_1" description="Error interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="BOFFMSK" description="Bus Off Interrupt Mask" start="15" size="1" access="Read/Write">
        <Enum name="BOFFMSK_0" description="Bus Off interrupt disabled." start="0" />
        <Enum name="BOFFMSK_1" description="Bus Off interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PSEG2" description="Phase Segment 2" start="16" size="3" access="Read/Write" />
      <BitField name="PSEG1" description="Phase Segment 1" start="19" size="3" access="Read/Write" />
      <BitField name="RJW" description="Resync Jump Width" start="22" size="2" access="Read/Write" />
      <BitField name="PRESDIV" description="Prescaler Division Factor" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_TIMER" description="Free Running Timer" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMER" description="Timer Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CAN0_RXMGMASK" description="Rx Mailboxes Global Mask Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MG" description="Rx Mailboxes Global Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MG_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MG_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RX14MASK" description="Rx 14 Mask register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="RX14M" description="Rx Buffer 14 Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="RX14M_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="RX14M_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RX15MASK" description="Rx 15 Mask register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="RX15M" description="Rx Buffer 15 Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="RX15M_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="RX15M_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_ECR" description="Error Counter" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXERRCNT" description="Transmit Error Counter" start="0" size="8" access="Read/Write" />
      <BitField name="RXERRCNT" description="Receive Error Counter" start="8" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_ESR1" description="Error and Status 1 register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WAKINT" description="Wake-Up Interrupt" start="0" size="1" access="Read/Write">
        <Enum name="WAKINT_0" description="No such occurrence." start="0" />
        <Enum name="WAKINT_1" description="Indicates a recessive to dominant transition was received on the CAN bus." start="0x1" />
      </BitField>
      <BitField name="ERRINT" description="Error Interrupt" start="1" size="1" access="Read/Write">
        <Enum name="ERRINT_0" description="No such occurrence." start="0" />
        <Enum name="ERRINT_1" description="Indicates setting of any Error Bit in the Error and Status Register." start="0x1" />
      </BitField>
      <BitField name="BOFFINT" description="Bus Off Interrupt" start="2" size="1" access="Read/Write">
        <Enum name="BOFFINT_0" description="No such occurrence." start="0" />
        <Enum name="BOFFINT_1" description="FlexCAN module entered Bus Off state." start="0x1" />
      </BitField>
      <BitField name="RX" description="FlexCAN In Reception" start="3" size="1" access="ReadOnly">
        <Enum name="RX_0" description="FlexCAN is not receiving a message." start="0" />
        <Enum name="RX_1" description="FlexCAN is receiving a message." start="0x1" />
      </BitField>
      <BitField name="FLTCONF" description="Fault Confinement State" start="4" size="2" access="ReadOnly">
        <Enum name="FLTCONF_0" description="Error Active" start="0" />
        <Enum name="FLTCONF_1" description="Error Passive" start="0x1" />
        <Enum name="FLTCONF_2" description="Bus Off" start="1x" />
      </BitField>
      <BitField name="TX" description="FlexCAN In Transmission" start="6" size="1" access="ReadOnly">
        <Enum name="TX_0" description="FlexCAN is not transmitting a message." start="0" />
        <Enum name="TX_1" description="FlexCAN is transmitting a message." start="0x1" />
      </BitField>
      <BitField name="IDLE" description="This bit indicates when CAN bus is in IDLE state" start="7" size="1" access="ReadOnly">
        <Enum name="IDLE_0" description="No such occurrence." start="0" />
        <Enum name="IDLE_1" description="CAN bus is now IDLE." start="0x1" />
      </BitField>
      <BitField name="RXWRN" description="Rx Error Warning" start="8" size="1" access="ReadOnly">
        <Enum name="RXWRN_0" description="No such occurrence." start="0" />
        <Enum name="RXWRN_1" description="RXERRCNT is greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="TXWRN" description="TX Error Warning" start="9" size="1" access="ReadOnly">
        <Enum name="TXWRN_0" description="No such occurrence." start="0" />
        <Enum name="TXWRN_1" description="TXERRCNT is greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="STFERR" description="Stuffing Error" start="10" size="1" access="ReadOnly">
        <Enum name="STFERR_0" description="No such occurrence." start="0" />
        <Enum name="STFERR_1" description="A Stuffing Error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="FRMERR" description="Form Error" start="11" size="1" access="ReadOnly">
        <Enum name="FRMERR_0" description="No such occurrence." start="0" />
        <Enum name="FRMERR_1" description="A Form Error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="CRCERR" description="Cyclic Redundancy Check Error" start="12" size="1" access="ReadOnly">
        <Enum name="CRCERR_0" description="No such occurrence." start="0" />
        <Enum name="CRCERR_1" description="A CRC error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="ACKERR" description="Acknowledge Error" start="13" size="1" access="ReadOnly">
        <Enum name="ACKERR_0" description="No such occurrence." start="0" />
        <Enum name="ACKERR_1" description="An ACK error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="BIT0ERR" description="Bit0 Error" start="14" size="1" access="ReadOnly">
        <Enum name="BIT0ERR_0" description="No such occurrence." start="0" />
        <Enum name="BIT0ERR_1" description="At least one bit sent as dominant is received as recessive." start="0x1" />
      </BitField>
      <BitField name="BIT1ERR" description="Bit1 Error" start="15" size="1" access="ReadOnly">
        <Enum name="BIT1ERR_0" description="No such occurrence." start="0" />
        <Enum name="BIT1ERR_1" description="At least one bit sent as recessive is received as dominant." start="0x1" />
      </BitField>
      <BitField name="RWRNINT" description="Rx Warning Interrupt Flag" start="16" size="1" access="Read/Write">
        <Enum name="RWRNINT_0" description="No such occurrence." start="0" />
        <Enum name="RWRNINT_1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="TWRNINT" description="Tx Warning Interrupt Flag" start="17" size="1" access="Read/Write">
        <Enum name="TWRNINT_0" description="No such occurrence." start="0" />
        <Enum name="TWRNINT_1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="SYNCH" description="CAN Synchronization Status" start="18" size="1" access="ReadOnly">
        <Enum name="SYNCH_0" description="FlexCAN is not synchronized to the CAN bus." start="0" />
        <Enum name="SYNCH_1" description="FlexCAN is synchronized to the CAN bus." start="0x1" />
      </BitField>
      <BitField name="BOFFDONEINT" description="Bus Off Done Interrupt" start="19" size="1" access="Read/Write">
        <Enum name="BOFFDONEINT_0" description="No such occurrence." start="0" />
        <Enum name="BOFFDONEINT_1" description="FlexCAN module has completed Bus Off process." start="0x1" />
      </BitField>
      <BitField name="ERROVR" description="Error Overrun bit" start="21" size="1" access="Read/Write">
        <Enum name="ERROVR_0" description="Overrun has not occurred." start="0" />
        <Enum name="ERROVR_1" description="Overrun has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_IMASK1" description="Interrupt Masks 1 register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUF31TO0M" description="Buffer MB i Mask" start="0" size="32" access="Read/Write">
        <Enum name="BUF31TO0M_0" description="The corresponding buffer Interrupt is disabled." start="0" />
        <Enum name="BUF31TO0M_1" description="The corresponding buffer Interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_IFLAG1" description="Interrupt Flags 1 register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUF0I" description="Buffer MB0 Interrupt Or Clear FIFO bit" start="0" size="1" access="Read/Write">
        <Enum name="BUF0I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." start="0" />
        <Enum name="BUF0I_1" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." start="0x1" />
      </BitField>
      <BitField name="BUF4TO1I" description="Buffer MB i Interrupt Or &quot;reserved&quot;" start="1" size="4" access="Read/Write">
        <Enum name="BUF4TO1I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." start="0" />
        <Enum name="BUF4TO1I_1" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." start="0x1" />
      </BitField>
      <BitField name="BUF5I" description="Buffer MB5 Interrupt Or &quot;Frames available in Rx FIFO&quot;" start="5" size="1" access="Read/Write">
        <Enum name="BUF5I_0" description="No occurrence of MB5 completing transmission/reception when MCR[RFEN]=0, or of frame(s) available in the FIFO, when MCR[RFEN]=1" start="0" />
        <Enum name="BUF5I_1" description="MB5 completed transmission/reception when MCR[RFEN]=0, or frame(s) available in the Rx FIFO when MCR[RFEN]=1. It generates a DMA request in case of MCR[RFEN] and MCR[DMA] are enabled." start="0x1" />
      </BitField>
      <BitField name="BUF6I" description="Buffer MB6 Interrupt Or &quot;Rx FIFO Warning&quot;" start="6" size="1" access="Read/Write">
        <Enum name="BUF6I_0" description="No occurrence of MB6 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO almost full when MCR[RFEN]=1" start="0" />
        <Enum name="BUF6I_1" description="MB6 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO almost full when MCR[RFEN]=1" start="0x1" />
      </BitField>
      <BitField name="BUF7I" description="Buffer MB7 Interrupt Or &quot;Rx FIFO Overflow&quot;" start="7" size="1" access="Read/Write">
        <Enum name="BUF7I_0" description="No occurrence of MB7 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO overflow when MCR[RFEN]=1" start="0" />
        <Enum name="BUF7I_1" description="MB7 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO overflow when MCR[RFEN]=1" start="0x1" />
      </BitField>
      <BitField name="BUF31TO8I" description="Buffer MBi Interrupt" start="8" size="24" access="Read/Write">
        <Enum name="BUF31TO8I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception." start="0" />
        <Enum name="BUF31TO8I_1" description="The corresponding buffer has successfully completed transmission or reception." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CTRL2" description="Control 2 register" start="+0x34" size="4" access="Read/Write" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField name="EDFLTDIS" description="Edge Filter Disable" start="11" size="1" access="Read/Write">
        <Enum name="EDFLTDIS_0" description="Edge Filter is enabled." start="0" />
        <Enum name="EDFLTDIS_1" description="Edge Filter is disabled." start="0x1" />
      </BitField>
      <BitField name="ISOCANFDEN" description="ISO CAN FD Enable" start="12" size="1" access="Read/Write">
        <Enum name="ISOCANFDEN_0" description="Stuff Count feature is disabled. Stuff Count bit field is not inserted before the CRC Sequence field." start="0" />
        <Enum name="ISOCANFDEN_1" description="Stuff Count feature is enabled. Stuff Count bit field is inserted before the CRC Sequence field." start="0x1" />
      </BitField>
      <BitField name="PREXCEN" description="Protocol Exception Enable" start="14" size="1" access="Read/Write">
        <Enum name="PREXCEN_0" description="Protocol Exception is disabled." start="0" />
        <Enum name="PREXCEN_1" description="Protocol Exception is enabled." start="0x1" />
      </BitField>
      <BitField name="TIMER_SRC" description="Timer Source" start="15" size="1" access="Read/Write">
        <Enum name="TIMER_SRC_0" description="The Free Running Timer is clocked by the CAN bit clock, which defines the baud rate on the CAN bus." start="0" />
        <Enum name="TIMER_SRC_1" description="The Free Running Timer is clocked by an external time tick. The period can be either adjusted to be equal to the baud rate on the CAN bus, or a different value as required. See the device specific section for details about the external time tick." start="0x1" />
      </BitField>
      <BitField name="EACEN" description="Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes" start="16" size="1" access="Read/Write">
        <Enum name="EACEN_0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits." start="0" />
        <Enum name="EACEN_1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply." start="0x1" />
      </BitField>
      <BitField name="RRS" description="Remote Request Storing" start="17" size="1" access="Read/Write">
        <Enum name="RRS_0" description="Remote Response Frame is generated." start="0" />
        <Enum name="RRS_1" description="Remote Request Frame is stored." start="0x1" />
      </BitField>
      <BitField name="MRP" description="Mailboxes Reception Priority" start="18" size="1" access="Read/Write">
        <Enum name="MRP_0" description="Matching starts from Rx FIFO and continues on Mailboxes." start="0" />
        <Enum name="MRP_1" description="Matching starts from Mailboxes and continues on Rx FIFO." start="0x1" />
      </BitField>
      <BitField name="TASD" description="Tx Arbitration Start Delay" start="19" size="5" access="Read/Write" />
      <BitField name="RFFN" description="Number Of Rx FIFO Filters" start="24" size="4" access="Read/Write" />
      <BitField name="BOFFDONEMSK" description="Bus Off Done Interrupt Mask" start="30" size="1" access="Read/Write">
        <Enum name="BOFFDONEMSK_0" description="Bus Off Done interrupt disabled." start="0" />
        <Enum name="BOFFDONEMSK_1" description="Bus Off Done interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_ESR2" description="Error and Status 2 register" start="+0x38" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IMB" description="Inactive Mailbox" start="13" size="1" access="ReadOnly">
        <Enum name="IMB_0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox." start="0" />
        <Enum name="IMB_1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one." start="0x1" />
      </BitField>
      <BitField name="VPS" description="Valid Priority Status" start="14" size="1" access="ReadOnly">
        <Enum name="VPS_0" description="Contents of IMB and LPTM are invalid." start="0" />
        <Enum name="VPS_1" description="Contents of IMB and LPTM are valid." start="0x1" />
      </BitField>
      <BitField name="LPTM" description="Lowest Priority Tx Mailbox" start="16" size="7" access="ReadOnly" />
    </Register>
    <Register name="CAN0_CRCR" description="CRC Register" start="+0x44" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCRC" description="Transmitted CRC value" start="0" size="15" access="ReadOnly" />
      <BitField name="MBCRC" description="CRC Mailbox" start="16" size="7" access="ReadOnly" />
    </Register>
    <Register name="CAN0_RXFGMASK" description="Rx FIFO Global Mask register" start="+0x48" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="FGM" description="Rx FIFO Global Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="FGM_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="FGM_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXFIR" description="Rx FIFO Information Register" start="+0x4C" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="IDHIT" description="Identifier Acceptance Filter Hit Indicator" start="0" size="9" access="ReadOnly" />
    </Register>
    <Register name="CAN0_CBT" description="CAN Bit Timing Register" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPSEG2" description="Extended Phase Segment 2" start="0" size="5" access="Read/Write" />
      <BitField name="EPSEG1" description="Extended Phase Segment 1" start="5" size="5" access="Read/Write" />
      <BitField name="EPROPSEG" description="Extended Propagation Segment" start="10" size="6" access="Read/Write" />
      <BitField name="ERJW" description="Extended Resync Jump Width" start="16" size="5" access="Read/Write" />
      <BitField name="EPRESDIV" description="Extended Prescaler Division Factor" start="21" size="10" access="Read/Write" />
      <BitField name="BTF" description="Bit Timing Format Enable" start="31" size="1" access="Read/Write">
        <Enum name="BTF_0" description="Extended bit time definitions disabled." start="0" />
        <Enum name="BTF_1" description="Extended bit time definitions enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CS0" description="Message Buffer 0 CS Register" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID0" description="Message Buffer 0 ID Register" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD00" description="Message Buffer 0 WORD0 Register" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD10" description="Message Buffer 0 WORD1 Register" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS1" description="Message Buffer 1 CS Register" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID1" description="Message Buffer 1 ID Register" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD01" description="Message Buffer 1 WORD0 Register" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD11" description="Message Buffer 1 WORD1 Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS2" description="Message Buffer 2 CS Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID2" description="Message Buffer 2 ID Register" start="+0xA4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD02" description="Message Buffer 2 WORD0 Register" start="+0xA8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD12" description="Message Buffer 2 WORD1 Register" start="+0xAC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS3" description="Message Buffer 3 CS Register" start="+0xB0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID3" description="Message Buffer 3 ID Register" start="+0xB4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD03" description="Message Buffer 3 WORD0 Register" start="+0xB8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD13" description="Message Buffer 3 WORD1 Register" start="+0xBC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS4" description="Message Buffer 4 CS Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID4" description="Message Buffer 4 ID Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD04" description="Message Buffer 4 WORD0 Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD14" description="Message Buffer 4 WORD1 Register" start="+0xCC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS5" description="Message Buffer 5 CS Register" start="+0xD0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID5" description="Message Buffer 5 ID Register" start="+0xD4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD05" description="Message Buffer 5 WORD0 Register" start="+0xD8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD15" description="Message Buffer 5 WORD1 Register" start="+0xDC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS6" description="Message Buffer 6 CS Register" start="+0xE0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID6" description="Message Buffer 6 ID Register" start="+0xE4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD06" description="Message Buffer 6 WORD0 Register" start="+0xE8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD16" description="Message Buffer 6 WORD1 Register" start="+0xEC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS7" description="Message Buffer 7 CS Register" start="+0xF0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID7" description="Message Buffer 7 ID Register" start="+0xF4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD07" description="Message Buffer 7 WORD0 Register" start="+0xF8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD17" description="Message Buffer 7 WORD1 Register" start="+0xFC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS8" description="Message Buffer 8 CS Register" start="+0x100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID8" description="Message Buffer 8 ID Register" start="+0x104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD08" description="Message Buffer 8 WORD0 Register" start="+0x108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD18" description="Message Buffer 8 WORD1 Register" start="+0x10C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS9" description="Message Buffer 9 CS Register" start="+0x110" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID9" description="Message Buffer 9 ID Register" start="+0x114" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD09" description="Message Buffer 9 WORD0 Register" start="+0x118" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD19" description="Message Buffer 9 WORD1 Register" start="+0x11C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS10" description="Message Buffer 10 CS Register" start="+0x120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID10" description="Message Buffer 10 ID Register" start="+0x124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD010" description="Message Buffer 10 WORD0 Register" start="+0x128" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD110" description="Message Buffer 10 WORD1 Register" start="+0x12C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS11" description="Message Buffer 11 CS Register" start="+0x130" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID11" description="Message Buffer 11 ID Register" start="+0x134" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD011" description="Message Buffer 11 WORD0 Register" start="+0x138" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD111" description="Message Buffer 11 WORD1 Register" start="+0x13C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS12" description="Message Buffer 12 CS Register" start="+0x140" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID12" description="Message Buffer 12 ID Register" start="+0x144" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD012" description="Message Buffer 12 WORD0 Register" start="+0x148" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD112" description="Message Buffer 12 WORD1 Register" start="+0x14C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS13" description="Message Buffer 13 CS Register" start="+0x150" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID13" description="Message Buffer 13 ID Register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD013" description="Message Buffer 13 WORD0 Register" start="+0x158" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD113" description="Message Buffer 13 WORD1 Register" start="+0x15C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS14" description="Message Buffer 14 CS Register" start="+0x160" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID14" description="Message Buffer 14 ID Register" start="+0x164" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD014" description="Message Buffer 14 WORD0 Register" start="+0x168" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD114" description="Message Buffer 14 WORD1 Register" start="+0x16C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS15" description="Message Buffer 15 CS Register" start="+0x170" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID15" description="Message Buffer 15 ID Register" start="+0x174" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD015" description="Message Buffer 15 WORD0 Register" start="+0x178" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD115" description="Message Buffer 15 WORD1 Register" start="+0x17C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS16" description="Message Buffer 16 CS Register" start="+0x180" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID16" description="Message Buffer 16 ID Register" start="+0x184" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD016" description="Message Buffer 16 WORD0 Register" start="+0x188" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD116" description="Message Buffer 16 WORD1 Register" start="+0x18C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS17" description="Message Buffer 17 CS Register" start="+0x190" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID17" description="Message Buffer 17 ID Register" start="+0x194" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD017" description="Message Buffer 17 WORD0 Register" start="+0x198" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD117" description="Message Buffer 17 WORD1 Register" start="+0x19C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS18" description="Message Buffer 18 CS Register" start="+0x1A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID18" description="Message Buffer 18 ID Register" start="+0x1A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD018" description="Message Buffer 18 WORD0 Register" start="+0x1A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD118" description="Message Buffer 18 WORD1 Register" start="+0x1AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS19" description="Message Buffer 19 CS Register" start="+0x1B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID19" description="Message Buffer 19 ID Register" start="+0x1B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD019" description="Message Buffer 19 WORD0 Register" start="+0x1B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD119" description="Message Buffer 19 WORD1 Register" start="+0x1BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS20" description="Message Buffer 20 CS Register" start="+0x1C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID20" description="Message Buffer 20 ID Register" start="+0x1C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD020" description="Message Buffer 20 WORD0 Register" start="+0x1C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD120" description="Message Buffer 20 WORD1 Register" start="+0x1CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS21" description="Message Buffer 21 CS Register" start="+0x1D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID21" description="Message Buffer 21 ID Register" start="+0x1D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD021" description="Message Buffer 21 WORD0 Register" start="+0x1D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD121" description="Message Buffer 21 WORD1 Register" start="+0x1DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS22" description="Message Buffer 22 CS Register" start="+0x1E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID22" description="Message Buffer 22 ID Register" start="+0x1E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD022" description="Message Buffer 22 WORD0 Register" start="+0x1E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD122" description="Message Buffer 22 WORD1 Register" start="+0x1EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS23" description="Message Buffer 23 CS Register" start="+0x1F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID23" description="Message Buffer 23 ID Register" start="+0x1F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD023" description="Message Buffer 23 WORD0 Register" start="+0x1F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD123" description="Message Buffer 23 WORD1 Register" start="+0x1FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS24" description="Message Buffer 24 CS Register" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID24" description="Message Buffer 24 ID Register" start="+0x204" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD024" description="Message Buffer 24 WORD0 Register" start="+0x208" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD124" description="Message Buffer 24 WORD1 Register" start="+0x20C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS25" description="Message Buffer 25 CS Register" start="+0x210" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID25" description="Message Buffer 25 ID Register" start="+0x214" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD025" description="Message Buffer 25 WORD0 Register" start="+0x218" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD125" description="Message Buffer 25 WORD1 Register" start="+0x21C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS26" description="Message Buffer 26 CS Register" start="+0x220" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID26" description="Message Buffer 26 ID Register" start="+0x224" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD026" description="Message Buffer 26 WORD0 Register" start="+0x228" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD126" description="Message Buffer 26 WORD1 Register" start="+0x22C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS27" description="Message Buffer 27 CS Register" start="+0x230" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID27" description="Message Buffer 27 ID Register" start="+0x234" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD027" description="Message Buffer 27 WORD0 Register" start="+0x238" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD127" description="Message Buffer 27 WORD1 Register" start="+0x23C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS28" description="Message Buffer 28 CS Register" start="+0x240" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID28" description="Message Buffer 28 ID Register" start="+0x244" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD028" description="Message Buffer 28 WORD0 Register" start="+0x248" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD128" description="Message Buffer 28 WORD1 Register" start="+0x24C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS29" description="Message Buffer 29 CS Register" start="+0x250" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID29" description="Message Buffer 29 ID Register" start="+0x254" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD029" description="Message Buffer 29 WORD0 Register" start="+0x258" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD129" description="Message Buffer 29 WORD1 Register" start="+0x25C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS30" description="Message Buffer 30 CS Register" start="+0x260" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID30" description="Message Buffer 30 ID Register" start="+0x264" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD030" description="Message Buffer 30 WORD0 Register" start="+0x268" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD130" description="Message Buffer 30 WORD1 Register" start="+0x26C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS31" description="Message Buffer 31 CS Register" start="+0x270" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID31" description="Message Buffer 31 ID Register" start="+0x274" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD031" description="Message Buffer 31 WORD0 Register" start="+0x278" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD131" description="Message Buffer 31 WORD1 Register" start="+0x27C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS32" description="Message Buffer 32 CS Register" start="+0x280" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID32" description="Message Buffer 32 ID Register" start="+0x284" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD032" description="Message Buffer 32 WORD0 Register" start="+0x288" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD132" description="Message Buffer 32 WORD1 Register" start="+0x28C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS33" description="Message Buffer 33 CS Register" start="+0x290" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID33" description="Message Buffer 33 ID Register" start="+0x294" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD033" description="Message Buffer 33 WORD0 Register" start="+0x298" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD133" description="Message Buffer 33 WORD1 Register" start="+0x29C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS34" description="Message Buffer 34 CS Register" start="+0x2A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID34" description="Message Buffer 34 ID Register" start="+0x2A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD034" description="Message Buffer 34 WORD0 Register" start="+0x2A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD134" description="Message Buffer 34 WORD1 Register" start="+0x2AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS35" description="Message Buffer 35 CS Register" start="+0x2B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID35" description="Message Buffer 35 ID Register" start="+0x2B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD035" description="Message Buffer 35 WORD0 Register" start="+0x2B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD135" description="Message Buffer 35 WORD1 Register" start="+0x2BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS36" description="Message Buffer 36 CS Register" start="+0x2C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID36" description="Message Buffer 36 ID Register" start="+0x2C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD036" description="Message Buffer 36 WORD0 Register" start="+0x2C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD136" description="Message Buffer 36 WORD1 Register" start="+0x2CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS37" description="Message Buffer 37 CS Register" start="+0x2D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID37" description="Message Buffer 37 ID Register" start="+0x2D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD037" description="Message Buffer 37 WORD0 Register" start="+0x2D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD137" description="Message Buffer 37 WORD1 Register" start="+0x2DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS38" description="Message Buffer 38 CS Register" start="+0x2E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID38" description="Message Buffer 38 ID Register" start="+0x2E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD038" description="Message Buffer 38 WORD0 Register" start="+0x2E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD138" description="Message Buffer 38 WORD1 Register" start="+0x2EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS39" description="Message Buffer 39 CS Register" start="+0x2F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID39" description="Message Buffer 39 ID Register" start="+0x2F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD039" description="Message Buffer 39 WORD0 Register" start="+0x2F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD139" description="Message Buffer 39 WORD1 Register" start="+0x2FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS40" description="Message Buffer 40 CS Register" start="+0x300" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID40" description="Message Buffer 40 ID Register" start="+0x304" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD040" description="Message Buffer 40 WORD0 Register" start="+0x308" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD140" description="Message Buffer 40 WORD1 Register" start="+0x30C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS41" description="Message Buffer 41 CS Register" start="+0x310" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID41" description="Message Buffer 41 ID Register" start="+0x314" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD041" description="Message Buffer 41 WORD0 Register" start="+0x318" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD141" description="Message Buffer 41 WORD1 Register" start="+0x31C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS42" description="Message Buffer 42 CS Register" start="+0x320" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID42" description="Message Buffer 42 ID Register" start="+0x324" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD042" description="Message Buffer 42 WORD0 Register" start="+0x328" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD142" description="Message Buffer 42 WORD1 Register" start="+0x32C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS43" description="Message Buffer 43 CS Register" start="+0x330" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID43" description="Message Buffer 43 ID Register" start="+0x334" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD043" description="Message Buffer 43 WORD0 Register" start="+0x338" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD143" description="Message Buffer 43 WORD1 Register" start="+0x33C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS44" description="Message Buffer 44 CS Register" start="+0x340" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID44" description="Message Buffer 44 ID Register" start="+0x344" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD044" description="Message Buffer 44 WORD0 Register" start="+0x348" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD144" description="Message Buffer 44 WORD1 Register" start="+0x34C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS45" description="Message Buffer 45 CS Register" start="+0x350" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID45" description="Message Buffer 45 ID Register" start="+0x354" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD045" description="Message Buffer 45 WORD0 Register" start="+0x358" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD145" description="Message Buffer 45 WORD1 Register" start="+0x35C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS46" description="Message Buffer 46 CS Register" start="+0x360" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID46" description="Message Buffer 46 ID Register" start="+0x364" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD046" description="Message Buffer 46 WORD0 Register" start="+0x368" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD146" description="Message Buffer 46 WORD1 Register" start="+0x36C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS47" description="Message Buffer 47 CS Register" start="+0x370" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID47" description="Message Buffer 47 ID Register" start="+0x374" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD047" description="Message Buffer 47 WORD0 Register" start="+0x378" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD147" description="Message Buffer 47 WORD1 Register" start="+0x37C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS48" description="Message Buffer 48 CS Register" start="+0x380" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID48" description="Message Buffer 48 ID Register" start="+0x384" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD048" description="Message Buffer 48 WORD0 Register" start="+0x388" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD148" description="Message Buffer 48 WORD1 Register" start="+0x38C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS49" description="Message Buffer 49 CS Register" start="+0x390" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID49" description="Message Buffer 49 ID Register" start="+0x394" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD049" description="Message Buffer 49 WORD0 Register" start="+0x398" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD149" description="Message Buffer 49 WORD1 Register" start="+0x39C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS50" description="Message Buffer 50 CS Register" start="+0x3A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID50" description="Message Buffer 50 ID Register" start="+0x3A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD050" description="Message Buffer 50 WORD0 Register" start="+0x3A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD150" description="Message Buffer 50 WORD1 Register" start="+0x3AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS51" description="Message Buffer 51 CS Register" start="+0x3B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID51" description="Message Buffer 51 ID Register" start="+0x3B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD051" description="Message Buffer 51 WORD0 Register" start="+0x3B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD151" description="Message Buffer 51 WORD1 Register" start="+0x3BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS52" description="Message Buffer 52 CS Register" start="+0x3C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID52" description="Message Buffer 52 ID Register" start="+0x3C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD052" description="Message Buffer 52 WORD0 Register" start="+0x3C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD152" description="Message Buffer 52 WORD1 Register" start="+0x3CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS53" description="Message Buffer 53 CS Register" start="+0x3D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID53" description="Message Buffer 53 ID Register" start="+0x3D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD053" description="Message Buffer 53 WORD0 Register" start="+0x3D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD153" description="Message Buffer 53 WORD1 Register" start="+0x3DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS54" description="Message Buffer 54 CS Register" start="+0x3E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID54" description="Message Buffer 54 ID Register" start="+0x3E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD054" description="Message Buffer 54 WORD0 Register" start="+0x3E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD154" description="Message Buffer 54 WORD1 Register" start="+0x3EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS55" description="Message Buffer 55 CS Register" start="+0x3F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID55" description="Message Buffer 55 ID Register" start="+0x3F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD055" description="Message Buffer 55 WORD0 Register" start="+0x3F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD155" description="Message Buffer 55 WORD1 Register" start="+0x3FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS56" description="Message Buffer 56 CS Register" start="+0x400" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID56" description="Message Buffer 56 ID Register" start="+0x404" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD056" description="Message Buffer 56 WORD0 Register" start="+0x408" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD156" description="Message Buffer 56 WORD1 Register" start="+0x40C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS57" description="Message Buffer 57 CS Register" start="+0x410" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID57" description="Message Buffer 57 ID Register" start="+0x414" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD057" description="Message Buffer 57 WORD0 Register" start="+0x418" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD157" description="Message Buffer 57 WORD1 Register" start="+0x41C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS58" description="Message Buffer 58 CS Register" start="+0x420" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID58" description="Message Buffer 58 ID Register" start="+0x424" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD058" description="Message Buffer 58 WORD0 Register" start="+0x428" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD158" description="Message Buffer 58 WORD1 Register" start="+0x42C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS59" description="Message Buffer 59 CS Register" start="+0x430" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID59" description="Message Buffer 59 ID Register" start="+0x434" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD059" description="Message Buffer 59 WORD0 Register" start="+0x438" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD159" description="Message Buffer 59 WORD1 Register" start="+0x43C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS60" description="Message Buffer 60 CS Register" start="+0x440" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID60" description="Message Buffer 60 ID Register" start="+0x444" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD060" description="Message Buffer 60 WORD0 Register" start="+0x448" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD160" description="Message Buffer 60 WORD1 Register" start="+0x44C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS61" description="Message Buffer 61 CS Register" start="+0x450" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID61" description="Message Buffer 61 ID Register" start="+0x454" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD061" description="Message Buffer 61 WORD0 Register" start="+0x458" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD161" description="Message Buffer 61 WORD1 Register" start="+0x45C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS62" description="Message Buffer 62 CS Register" start="+0x460" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID62" description="Message Buffer 62 ID Register" start="+0x464" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD062" description="Message Buffer 62 WORD0 Register" start="+0x468" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD162" description="Message Buffer 62 WORD1 Register" start="+0x46C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS63" description="Message Buffer 63 CS Register" start="+0x470" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID63" description="Message Buffer 63 ID Register" start="+0x474" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD063" description="Message Buffer 63 WORD0 Register" start="+0x478" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD163" description="Message Buffer 63 WORD1 Register" start="+0x47C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_RXIMR0" description="Rx Individual Mask Registers" start="+0x880+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR1" description="Rx Individual Mask Registers" start="+0x880+4" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR2" description="Rx Individual Mask Registers" start="+0x880+8" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR3" description="Rx Individual Mask Registers" start="+0x880+12" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR4" description="Rx Individual Mask Registers" start="+0x880+16" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR5" description="Rx Individual Mask Registers" start="+0x880+20" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR6" description="Rx Individual Mask Registers" start="+0x880+24" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR7" description="Rx Individual Mask Registers" start="+0x880+28" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR8" description="Rx Individual Mask Registers" start="+0x880+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR9" description="Rx Individual Mask Registers" start="+0x880+36" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR10" description="Rx Individual Mask Registers" start="+0x880+40" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR11" description="Rx Individual Mask Registers" start="+0x880+44" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR12" description="Rx Individual Mask Registers" start="+0x880+48" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR13" description="Rx Individual Mask Registers" start="+0x880+52" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR14" description="Rx Individual Mask Registers" start="+0x880+56" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR15" description="Rx Individual Mask Registers" start="+0x880+60" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN1" description="Flex Controller Area Network module" start="0x40025000">
    <Register name="CAN0_MCR" description="Module Configuration Register" start="+0" size="4" access="Read/Write" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField name="MAXMB" description="Number Of The Last Message Buffer" start="0" size="7" access="Read/Write" />
      <BitField name="IDAM" description="ID Acceptance Mode" start="8" size="2" access="Read/Write">
        <Enum name="IDAM_0" description="Format A: One full ID (standard and extended) per ID Filter Table element." start="0" />
        <Enum name="IDAM_1" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element." start="0x1" />
        <Enum name="IDAM_2" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element." start="0x2" />
        <Enum name="IDAM_3" description="Format D: All frames rejected." start="0x3" />
      </BitField>
      <BitField name="AEN" description="Abort Enable" start="12" size="1" access="Read/Write">
        <Enum name="AEN_0" description="Abort disabled." start="0" />
        <Enum name="AEN_1" description="Abort enabled." start="0x1" />
      </BitField>
      <BitField name="LPRIOEN" description="Local Priority Enable" start="13" size="1" access="Read/Write">
        <Enum name="LPRIOEN_0" description="Local Priority disabled." start="0" />
        <Enum name="LPRIOEN_1" description="Local Priority enabled." start="0x1" />
      </BitField>
      <BitField name="DMA" description="DMA Enable" start="15" size="1" access="Read/Write">
        <Enum name="DMA_0" description="DMA feature for RX FIFO disabled." start="0" />
        <Enum name="DMA_1" description="DMA feature for RX FIFO enabled." start="0x1" />
      </BitField>
      <BitField name="IRMQ" description="Individual Rx Masking And Queue Enable" start="16" size="1" access="Read/Write">
        <Enum name="IRMQ_0" description="Individual Rx masking and queue feature are disabled. For backward compatibility with legacy applications, the reading of C/S word locks the MB even if it is EMPTY." start="0" />
        <Enum name="IRMQ_1" description="Individual Rx masking and queue feature are enabled." start="0x1" />
      </BitField>
      <BitField name="SRXDIS" description="Self Reception Disable" start="17" size="1" access="Read/Write">
        <Enum name="SRXDIS_0" description="Self reception enabled." start="0" />
        <Enum name="SRXDIS_1" description="Self reception disabled." start="0x1" />
      </BitField>
      <BitField name="WAKSRC" description="Wake Up Source" start="19" size="1" access="Read/Write">
        <Enum name="WAKSRC_0" description="FlexCAN uses the unfiltered Rx input to detect recessive to dominant edges on the CAN bus." start="0" />
        <Enum name="WAKSRC_1" description="FlexCAN uses the filtered Rx input to detect recessive to dominant edges on the CAN bus." start="0x1" />
      </BitField>
      <BitField name="LPMACK" description="Low-Power Mode Acknowledge" start="20" size="1" access="ReadOnly">
        <Enum name="LPMACK_0" description="FlexCAN is not in a low-power mode." start="0" />
        <Enum name="LPMACK_1" description="FlexCAN is in a low-power mode." start="0x1" />
      </BitField>
      <BitField name="WRNEN" description="Warning Interrupt Enable" start="21" size="1" access="Read/Write">
        <Enum name="WRNEN_0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters." start="0" />
        <Enum name="WRNEN_1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="SLFWAK" description="Self Wake Up" start="22" size="1" access="Read/Write">
        <Enum name="SLFWAK_0" description="FlexCAN Self Wake Up feature is disabled." start="0" />
        <Enum name="SLFWAK_1" description="FlexCAN Self Wake Up feature is enabled." start="0x1" />
      </BitField>
      <BitField name="SUPV" description="Supervisor Mode" start="23" size="1" access="Read/Write">
        <Enum name="SUPV_0" description="FlexCAN is in User mode. Affected registers allow both Supervisor and Unrestricted accesses." start="0" />
        <Enum name="SUPV_1" description="FlexCAN is in Supervisor mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location." start="0x1" />
      </BitField>
      <BitField name="FRZACK" description="Freeze Mode Acknowledge" start="24" size="1" access="ReadOnly">
        <Enum name="FRZACK_0" description="FlexCAN not in Freeze mode, prescaler running." start="0" />
        <Enum name="FRZACK_1" description="FlexCAN in Freeze mode, prescaler stopped." start="0x1" />
      </BitField>
      <BitField name="SOFTRST" description="Soft Reset" start="25" size="1" access="Read/Write">
        <Enum name="SOFTRST_0" description="No reset request." start="0" />
        <Enum name="SOFTRST_1" description="Resets the registers affected by soft reset." start="0x1" />
      </BitField>
      <BitField name="WAKMSK" description="Wake Up Interrupt Mask" start="26" size="1" access="Read/Write">
        <Enum name="WAKMSK_0" description="Wake Up Interrupt is disabled." start="0" />
        <Enum name="WAKMSK_1" description="Wake Up Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="NOTRDY" description="FlexCAN Not Ready" start="27" size="1" access="ReadOnly">
        <Enum name="NOTRDY_0" description="FlexCAN module is either in Normal mode, Listen-Only mode or Loop-Back mode." start="0" />
        <Enum name="NOTRDY_1" description="FlexCAN module is either in Disable mode, Stop mode or Freeze mode." start="0x1" />
      </BitField>
      <BitField name="HALT" description="Halt FlexCAN" start="28" size="1" access="Read/Write">
        <Enum name="HALT_0" description="No Freeze mode request." start="0" />
        <Enum name="HALT_1" description="Enters Freeze mode if the FRZ bit is asserted." start="0x1" />
      </BitField>
      <BitField name="RFEN" description="Rx FIFO Enable" start="29" size="1" access="Read/Write">
        <Enum name="RFEN_0" description="Rx FIFO not enabled." start="0" />
        <Enum name="RFEN_1" description="Rx FIFO enabled." start="0x1" />
      </BitField>
      <BitField name="FRZ" description="Freeze Enable" start="30" size="1" access="Read/Write">
        <Enum name="FRZ_0" description="Not enabled to enter Freeze mode." start="0" />
        <Enum name="FRZ_1" description="Enabled to enter Freeze mode." start="0x1" />
      </BitField>
      <BitField name="MDIS" description="Module Disable" start="31" size="1" access="Read/Write">
        <Enum name="MDIS_0" description="Enable the FlexCAN module." start="0" />
        <Enum name="MDIS_1" description="Disable the FlexCAN module." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CTRL1" description="Control 1 register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PROPSEG" description="Propagation Segment" start="0" size="3" access="Read/Write" />
      <BitField name="LOM" description="Listen-Only Mode" start="3" size="1" access="Read/Write">
        <Enum name="LOM_0" description="Listen-Only mode is deactivated." start="0" />
        <Enum name="LOM_1" description="FlexCAN module operates in Listen-Only mode." start="0x1" />
      </BitField>
      <BitField name="LBUF" description="Lowest Buffer Transmitted First" start="4" size="1" access="Read/Write">
        <Enum name="LBUF_0" description="Buffer with highest priority is transmitted first." start="0" />
        <Enum name="LBUF_1" description="Lowest number buffer is transmitted first." start="0x1" />
      </BitField>
      <BitField name="TSYN" description="Timer Sync" start="5" size="1" access="Read/Write">
        <Enum name="TSYN_0" description="Timer Sync feature disabled" start="0" />
        <Enum name="TSYN_1" description="Timer Sync feature enabled" start="0x1" />
      </BitField>
      <BitField name="BOFFREC" description="Bus Off Recovery" start="6" size="1" access="Read/Write">
        <Enum name="BOFFREC_0" description="Automatic recovering from Bus Off state enabled." start="0" />
        <Enum name="BOFFREC_1" description="Automatic recovering from Bus Off state disabled." start="0x1" />
      </BitField>
      <BitField name="SMP" description="CAN Bit Sampling" start="7" size="1" access="Read/Write">
        <Enum name="SMP_0" description="Just one sample is used to determine the bit value." start="0" />
        <Enum name="SMP_1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used." start="0x1" />
      </BitField>
      <BitField name="RWRNMSK" description="Rx Warning Interrupt Mask" start="10" size="1" access="Read/Write">
        <Enum name="RWRNMSK_0" description="Rx Warning Interrupt disabled." start="0" />
        <Enum name="RWRNMSK_1" description="Rx Warning Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TWRNMSK" description="Tx Warning Interrupt Mask" start="11" size="1" access="Read/Write">
        <Enum name="TWRNMSK_0" description="Tx Warning Interrupt disabled." start="0" />
        <Enum name="TWRNMSK_1" description="Tx Warning Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LPB" description="Loop Back Mode" start="12" size="1" access="Read/Write">
        <Enum name="LPB_0" description="Loop Back disabled." start="0" />
        <Enum name="LPB_1" description="Loop Back enabled." start="0x1" />
      </BitField>
      <BitField name="CLKSRC" description="CAN Engine Clock Source" start="13" size="1" access="Read/Write">
        <Enum name="CLKSRC_0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock." start="0" />
        <Enum name="CLKSRC_1" description="The CAN engine clock source is the peripheral clock." start="0x1" />
      </BitField>
      <BitField name="ERRMSK" description="Error Interrupt Mask" start="14" size="1" access="Read/Write">
        <Enum name="ERRMSK_0" description="Error interrupt disabled." start="0" />
        <Enum name="ERRMSK_1" description="Error interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="BOFFMSK" description="Bus Off Interrupt Mask" start="15" size="1" access="Read/Write">
        <Enum name="BOFFMSK_0" description="Bus Off interrupt disabled." start="0" />
        <Enum name="BOFFMSK_1" description="Bus Off interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PSEG2" description="Phase Segment 2" start="16" size="3" access="Read/Write" />
      <BitField name="PSEG1" description="Phase Segment 1" start="19" size="3" access="Read/Write" />
      <BitField name="RJW" description="Resync Jump Width" start="22" size="2" access="Read/Write" />
      <BitField name="PRESDIV" description="Prescaler Division Factor" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_TIMER" description="Free Running Timer" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMER" description="Timer Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CAN0_RXMGMASK" description="Rx Mailboxes Global Mask Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MG" description="Rx Mailboxes Global Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MG_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MG_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RX14MASK" description="Rx 14 Mask register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="RX14M" description="Rx Buffer 14 Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="RX14M_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="RX14M_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RX15MASK" description="Rx 15 Mask register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="RX15M" description="Rx Buffer 15 Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="RX15M_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="RX15M_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_ECR" description="Error Counter" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXERRCNT" description="Transmit Error Counter" start="0" size="8" access="Read/Write" />
      <BitField name="RXERRCNT" description="Receive Error Counter" start="8" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_ESR1" description="Error and Status 1 register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WAKINT" description="Wake-Up Interrupt" start="0" size="1" access="Read/Write">
        <Enum name="WAKINT_0" description="No such occurrence." start="0" />
        <Enum name="WAKINT_1" description="Indicates a recessive to dominant transition was received on the CAN bus." start="0x1" />
      </BitField>
      <BitField name="ERRINT" description="Error Interrupt" start="1" size="1" access="Read/Write">
        <Enum name="ERRINT_0" description="No such occurrence." start="0" />
        <Enum name="ERRINT_1" description="Indicates setting of any Error Bit in the Error and Status Register." start="0x1" />
      </BitField>
      <BitField name="BOFFINT" description="Bus Off Interrupt" start="2" size="1" access="Read/Write">
        <Enum name="BOFFINT_0" description="No such occurrence." start="0" />
        <Enum name="BOFFINT_1" description="FlexCAN module entered Bus Off state." start="0x1" />
      </BitField>
      <BitField name="RX" description="FlexCAN In Reception" start="3" size="1" access="ReadOnly">
        <Enum name="RX_0" description="FlexCAN is not receiving a message." start="0" />
        <Enum name="RX_1" description="FlexCAN is receiving a message." start="0x1" />
      </BitField>
      <BitField name="FLTCONF" description="Fault Confinement State" start="4" size="2" access="ReadOnly">
        <Enum name="FLTCONF_0" description="Error Active" start="0" />
        <Enum name="FLTCONF_1" description="Error Passive" start="0x1" />
        <Enum name="FLTCONF_2" description="Bus Off" start="1x" />
      </BitField>
      <BitField name="TX" description="FlexCAN In Transmission" start="6" size="1" access="ReadOnly">
        <Enum name="TX_0" description="FlexCAN is not transmitting a message." start="0" />
        <Enum name="TX_1" description="FlexCAN is transmitting a message." start="0x1" />
      </BitField>
      <BitField name="IDLE" description="This bit indicates when CAN bus is in IDLE state" start="7" size="1" access="ReadOnly">
        <Enum name="IDLE_0" description="No such occurrence." start="0" />
        <Enum name="IDLE_1" description="CAN bus is now IDLE." start="0x1" />
      </BitField>
      <BitField name="RXWRN" description="Rx Error Warning" start="8" size="1" access="ReadOnly">
        <Enum name="RXWRN_0" description="No such occurrence." start="0" />
        <Enum name="RXWRN_1" description="RXERRCNT is greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="TXWRN" description="TX Error Warning" start="9" size="1" access="ReadOnly">
        <Enum name="TXWRN_0" description="No such occurrence." start="0" />
        <Enum name="TXWRN_1" description="TXERRCNT is greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="STFERR" description="Stuffing Error" start="10" size="1" access="ReadOnly">
        <Enum name="STFERR_0" description="No such occurrence." start="0" />
        <Enum name="STFERR_1" description="A Stuffing Error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="FRMERR" description="Form Error" start="11" size="1" access="ReadOnly">
        <Enum name="FRMERR_0" description="No such occurrence." start="0" />
        <Enum name="FRMERR_1" description="A Form Error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="CRCERR" description="Cyclic Redundancy Check Error" start="12" size="1" access="ReadOnly">
        <Enum name="CRCERR_0" description="No such occurrence." start="0" />
        <Enum name="CRCERR_1" description="A CRC error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="ACKERR" description="Acknowledge Error" start="13" size="1" access="ReadOnly">
        <Enum name="ACKERR_0" description="No such occurrence." start="0" />
        <Enum name="ACKERR_1" description="An ACK error occurred since last read of this register." start="0x1" />
      </BitField>
      <BitField name="BIT0ERR" description="Bit0 Error" start="14" size="1" access="ReadOnly">
        <Enum name="BIT0ERR_0" description="No such occurrence." start="0" />
        <Enum name="BIT0ERR_1" description="At least one bit sent as dominant is received as recessive." start="0x1" />
      </BitField>
      <BitField name="BIT1ERR" description="Bit1 Error" start="15" size="1" access="ReadOnly">
        <Enum name="BIT1ERR_0" description="No such occurrence." start="0" />
        <Enum name="BIT1ERR_1" description="At least one bit sent as recessive is received as dominant." start="0x1" />
      </BitField>
      <BitField name="RWRNINT" description="Rx Warning Interrupt Flag" start="16" size="1" access="Read/Write">
        <Enum name="RWRNINT_0" description="No such occurrence." start="0" />
        <Enum name="RWRNINT_1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="TWRNINT" description="Tx Warning Interrupt Flag" start="17" size="1" access="Read/Write">
        <Enum name="TWRNINT_0" description="No such occurrence." start="0" />
        <Enum name="TWRNINT_1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96." start="0x1" />
      </BitField>
      <BitField name="SYNCH" description="CAN Synchronization Status" start="18" size="1" access="ReadOnly">
        <Enum name="SYNCH_0" description="FlexCAN is not synchronized to the CAN bus." start="0" />
        <Enum name="SYNCH_1" description="FlexCAN is synchronized to the CAN bus." start="0x1" />
      </BitField>
      <BitField name="BOFFDONEINT" description="Bus Off Done Interrupt" start="19" size="1" access="Read/Write">
        <Enum name="BOFFDONEINT_0" description="No such occurrence." start="0" />
        <Enum name="BOFFDONEINT_1" description="FlexCAN module has completed Bus Off process." start="0x1" />
      </BitField>
      <BitField name="ERROVR" description="Error Overrun bit" start="21" size="1" access="Read/Write">
        <Enum name="ERROVR_0" description="Overrun has not occurred." start="0" />
        <Enum name="ERROVR_1" description="Overrun has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_IMASK1" description="Interrupt Masks 1 register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUF31TO0M" description="Buffer MB i Mask" start="0" size="32" access="Read/Write">
        <Enum name="BUF31TO0M_0" description="The corresponding buffer Interrupt is disabled." start="0" />
        <Enum name="BUF31TO0M_1" description="The corresponding buffer Interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_IFLAG1" description="Interrupt Flags 1 register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUF0I" description="Buffer MB0 Interrupt Or Clear FIFO bit" start="0" size="1" access="Read/Write">
        <Enum name="BUF0I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." start="0" />
        <Enum name="BUF0I_1" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." start="0x1" />
      </BitField>
      <BitField name="BUF4TO1I" description="Buffer MB i Interrupt Or &quot;reserved&quot;" start="1" size="4" access="Read/Write">
        <Enum name="BUF4TO1I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." start="0" />
        <Enum name="BUF4TO1I_1" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." start="0x1" />
      </BitField>
      <BitField name="BUF5I" description="Buffer MB5 Interrupt Or &quot;Frames available in Rx FIFO&quot;" start="5" size="1" access="Read/Write">
        <Enum name="BUF5I_0" description="No occurrence of MB5 completing transmission/reception when MCR[RFEN]=0, or of frame(s) available in the FIFO, when MCR[RFEN]=1" start="0" />
        <Enum name="BUF5I_1" description="MB5 completed transmission/reception when MCR[RFEN]=0, or frame(s) available in the Rx FIFO when MCR[RFEN]=1. It generates a DMA request in case of MCR[RFEN] and MCR[DMA] are enabled." start="0x1" />
      </BitField>
      <BitField name="BUF6I" description="Buffer MB6 Interrupt Or &quot;Rx FIFO Warning&quot;" start="6" size="1" access="Read/Write">
        <Enum name="BUF6I_0" description="No occurrence of MB6 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO almost full when MCR[RFEN]=1" start="0" />
        <Enum name="BUF6I_1" description="MB6 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO almost full when MCR[RFEN]=1" start="0x1" />
      </BitField>
      <BitField name="BUF7I" description="Buffer MB7 Interrupt Or &quot;Rx FIFO Overflow&quot;" start="7" size="1" access="Read/Write">
        <Enum name="BUF7I_0" description="No occurrence of MB7 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO overflow when MCR[RFEN]=1" start="0" />
        <Enum name="BUF7I_1" description="MB7 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO overflow when MCR[RFEN]=1" start="0x1" />
      </BitField>
      <BitField name="BUF31TO8I" description="Buffer MBi Interrupt" start="8" size="24" access="Read/Write">
        <Enum name="BUF31TO8I_0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception." start="0" />
        <Enum name="BUF31TO8I_1" description="The corresponding buffer has successfully completed transmission or reception." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CTRL2" description="Control 2 register" start="+0x34" size="4" access="Read/Write" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField name="EDFLTDIS" description="Edge Filter Disable" start="11" size="1" access="Read/Write">
        <Enum name="EDFLTDIS_0" description="Edge Filter is enabled." start="0" />
        <Enum name="EDFLTDIS_1" description="Edge Filter is disabled." start="0x1" />
      </BitField>
      <BitField name="ISOCANFDEN" description="ISO CAN FD Enable" start="12" size="1" access="Read/Write">
        <Enum name="ISOCANFDEN_0" description="Stuff Count feature is disabled. Stuff Count bit field is not inserted before the CRC Sequence field." start="0" />
        <Enum name="ISOCANFDEN_1" description="Stuff Count feature is enabled. Stuff Count bit field is inserted before the CRC Sequence field." start="0x1" />
      </BitField>
      <BitField name="PREXCEN" description="Protocol Exception Enable" start="14" size="1" access="Read/Write">
        <Enum name="PREXCEN_0" description="Protocol Exception is disabled." start="0" />
        <Enum name="PREXCEN_1" description="Protocol Exception is enabled." start="0x1" />
      </BitField>
      <BitField name="TIMER_SRC" description="Timer Source" start="15" size="1" access="Read/Write">
        <Enum name="TIMER_SRC_0" description="The Free Running Timer is clocked by the CAN bit clock, which defines the baud rate on the CAN bus." start="0" />
        <Enum name="TIMER_SRC_1" description="The Free Running Timer is clocked by an external time tick. The period can be either adjusted to be equal to the baud rate on the CAN bus, or a different value as required. See the device specific section for details about the external time tick." start="0x1" />
      </BitField>
      <BitField name="EACEN" description="Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes" start="16" size="1" access="Read/Write">
        <Enum name="EACEN_0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits." start="0" />
        <Enum name="EACEN_1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply." start="0x1" />
      </BitField>
      <BitField name="RRS" description="Remote Request Storing" start="17" size="1" access="Read/Write">
        <Enum name="RRS_0" description="Remote Response Frame is generated." start="0" />
        <Enum name="RRS_1" description="Remote Request Frame is stored." start="0x1" />
      </BitField>
      <BitField name="MRP" description="Mailboxes Reception Priority" start="18" size="1" access="Read/Write">
        <Enum name="MRP_0" description="Matching starts from Rx FIFO and continues on Mailboxes." start="0" />
        <Enum name="MRP_1" description="Matching starts from Mailboxes and continues on Rx FIFO." start="0x1" />
      </BitField>
      <BitField name="TASD" description="Tx Arbitration Start Delay" start="19" size="5" access="Read/Write" />
      <BitField name="RFFN" description="Number Of Rx FIFO Filters" start="24" size="4" access="Read/Write" />
      <BitField name="BOFFDONEMSK" description="Bus Off Done Interrupt Mask" start="30" size="1" access="Read/Write">
        <Enum name="BOFFDONEMSK_0" description="Bus Off Done interrupt disabled." start="0" />
        <Enum name="BOFFDONEMSK_1" description="Bus Off Done interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_ESR2" description="Error and Status 2 register" start="+0x38" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IMB" description="Inactive Mailbox" start="13" size="1" access="ReadOnly">
        <Enum name="IMB_0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox." start="0" />
        <Enum name="IMB_1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one." start="0x1" />
      </BitField>
      <BitField name="VPS" description="Valid Priority Status" start="14" size="1" access="ReadOnly">
        <Enum name="VPS_0" description="Contents of IMB and LPTM are invalid." start="0" />
        <Enum name="VPS_1" description="Contents of IMB and LPTM are valid." start="0x1" />
      </BitField>
      <BitField name="LPTM" description="Lowest Priority Tx Mailbox" start="16" size="7" access="ReadOnly" />
    </Register>
    <Register name="CAN0_CRCR" description="CRC Register" start="+0x44" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCRC" description="Transmitted CRC value" start="0" size="15" access="ReadOnly" />
      <BitField name="MBCRC" description="CRC Mailbox" start="16" size="7" access="ReadOnly" />
    </Register>
    <Register name="CAN0_RXFGMASK" description="Rx FIFO Global Mask register" start="+0x48" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="FGM" description="Rx FIFO Global Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="FGM_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="FGM_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXFIR" description="Rx FIFO Information Register" start="+0x4C" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="IDHIT" description="Identifier Acceptance Filter Hit Indicator" start="0" size="9" access="ReadOnly" />
    </Register>
    <Register name="CAN0_CBT" description="CAN Bit Timing Register" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPSEG2" description="Extended Phase Segment 2" start="0" size="5" access="Read/Write" />
      <BitField name="EPSEG1" description="Extended Phase Segment 1" start="5" size="5" access="Read/Write" />
      <BitField name="EPROPSEG" description="Extended Propagation Segment" start="10" size="6" access="Read/Write" />
      <BitField name="ERJW" description="Extended Resync Jump Width" start="16" size="5" access="Read/Write" />
      <BitField name="EPRESDIV" description="Extended Prescaler Division Factor" start="21" size="10" access="Read/Write" />
      <BitField name="BTF" description="Bit Timing Format Enable" start="31" size="1" access="Read/Write">
        <Enum name="BTF_0" description="Extended bit time definitions disabled." start="0" />
        <Enum name="BTF_1" description="Extended bit time definitions enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_CS0" description="Message Buffer 0 CS Register" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID0" description="Message Buffer 0 ID Register" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD00" description="Message Buffer 0 WORD0 Register" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD10" description="Message Buffer 0 WORD1 Register" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS1" description="Message Buffer 1 CS Register" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID1" description="Message Buffer 1 ID Register" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD01" description="Message Buffer 1 WORD0 Register" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD11" description="Message Buffer 1 WORD1 Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS2" description="Message Buffer 2 CS Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID2" description="Message Buffer 2 ID Register" start="+0xA4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD02" description="Message Buffer 2 WORD0 Register" start="+0xA8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD12" description="Message Buffer 2 WORD1 Register" start="+0xAC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS3" description="Message Buffer 3 CS Register" start="+0xB0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID3" description="Message Buffer 3 ID Register" start="+0xB4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD03" description="Message Buffer 3 WORD0 Register" start="+0xB8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD13" description="Message Buffer 3 WORD1 Register" start="+0xBC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS4" description="Message Buffer 4 CS Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID4" description="Message Buffer 4 ID Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD04" description="Message Buffer 4 WORD0 Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD14" description="Message Buffer 4 WORD1 Register" start="+0xCC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS5" description="Message Buffer 5 CS Register" start="+0xD0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID5" description="Message Buffer 5 ID Register" start="+0xD4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD05" description="Message Buffer 5 WORD0 Register" start="+0xD8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD15" description="Message Buffer 5 WORD1 Register" start="+0xDC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS6" description="Message Buffer 6 CS Register" start="+0xE0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID6" description="Message Buffer 6 ID Register" start="+0xE4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD06" description="Message Buffer 6 WORD0 Register" start="+0xE8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD16" description="Message Buffer 6 WORD1 Register" start="+0xEC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS7" description="Message Buffer 7 CS Register" start="+0xF0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID7" description="Message Buffer 7 ID Register" start="+0xF4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD07" description="Message Buffer 7 WORD0 Register" start="+0xF8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD17" description="Message Buffer 7 WORD1 Register" start="+0xFC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS8" description="Message Buffer 8 CS Register" start="+0x100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID8" description="Message Buffer 8 ID Register" start="+0x104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD08" description="Message Buffer 8 WORD0 Register" start="+0x108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD18" description="Message Buffer 8 WORD1 Register" start="+0x10C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS9" description="Message Buffer 9 CS Register" start="+0x110" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID9" description="Message Buffer 9 ID Register" start="+0x114" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD09" description="Message Buffer 9 WORD0 Register" start="+0x118" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD19" description="Message Buffer 9 WORD1 Register" start="+0x11C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS10" description="Message Buffer 10 CS Register" start="+0x120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID10" description="Message Buffer 10 ID Register" start="+0x124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD010" description="Message Buffer 10 WORD0 Register" start="+0x128" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD110" description="Message Buffer 10 WORD1 Register" start="+0x12C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS11" description="Message Buffer 11 CS Register" start="+0x130" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID11" description="Message Buffer 11 ID Register" start="+0x134" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD011" description="Message Buffer 11 WORD0 Register" start="+0x138" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD111" description="Message Buffer 11 WORD1 Register" start="+0x13C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS12" description="Message Buffer 12 CS Register" start="+0x140" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID12" description="Message Buffer 12 ID Register" start="+0x144" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD012" description="Message Buffer 12 WORD0 Register" start="+0x148" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD112" description="Message Buffer 12 WORD1 Register" start="+0x14C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS13" description="Message Buffer 13 CS Register" start="+0x150" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID13" description="Message Buffer 13 ID Register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD013" description="Message Buffer 13 WORD0 Register" start="+0x158" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD113" description="Message Buffer 13 WORD1 Register" start="+0x15C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS14" description="Message Buffer 14 CS Register" start="+0x160" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID14" description="Message Buffer 14 ID Register" start="+0x164" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD014" description="Message Buffer 14 WORD0 Register" start="+0x168" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD114" description="Message Buffer 14 WORD1 Register" start="+0x16C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS15" description="Message Buffer 15 CS Register" start="+0x170" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID15" description="Message Buffer 15 ID Register" start="+0x174" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD015" description="Message Buffer 15 WORD0 Register" start="+0x178" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD115" description="Message Buffer 15 WORD1 Register" start="+0x17C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS16" description="Message Buffer 16 CS Register" start="+0x180" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID16" description="Message Buffer 16 ID Register" start="+0x184" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD016" description="Message Buffer 16 WORD0 Register" start="+0x188" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD116" description="Message Buffer 16 WORD1 Register" start="+0x18C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS17" description="Message Buffer 17 CS Register" start="+0x190" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID17" description="Message Buffer 17 ID Register" start="+0x194" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD017" description="Message Buffer 17 WORD0 Register" start="+0x198" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD117" description="Message Buffer 17 WORD1 Register" start="+0x19C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS18" description="Message Buffer 18 CS Register" start="+0x1A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID18" description="Message Buffer 18 ID Register" start="+0x1A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD018" description="Message Buffer 18 WORD0 Register" start="+0x1A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD118" description="Message Buffer 18 WORD1 Register" start="+0x1AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS19" description="Message Buffer 19 CS Register" start="+0x1B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID19" description="Message Buffer 19 ID Register" start="+0x1B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD019" description="Message Buffer 19 WORD0 Register" start="+0x1B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD119" description="Message Buffer 19 WORD1 Register" start="+0x1BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS20" description="Message Buffer 20 CS Register" start="+0x1C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID20" description="Message Buffer 20 ID Register" start="+0x1C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD020" description="Message Buffer 20 WORD0 Register" start="+0x1C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD120" description="Message Buffer 20 WORD1 Register" start="+0x1CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS21" description="Message Buffer 21 CS Register" start="+0x1D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID21" description="Message Buffer 21 ID Register" start="+0x1D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD021" description="Message Buffer 21 WORD0 Register" start="+0x1D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD121" description="Message Buffer 21 WORD1 Register" start="+0x1DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS22" description="Message Buffer 22 CS Register" start="+0x1E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID22" description="Message Buffer 22 ID Register" start="+0x1E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD022" description="Message Buffer 22 WORD0 Register" start="+0x1E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD122" description="Message Buffer 22 WORD1 Register" start="+0x1EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS23" description="Message Buffer 23 CS Register" start="+0x1F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID23" description="Message Buffer 23 ID Register" start="+0x1F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD023" description="Message Buffer 23 WORD0 Register" start="+0x1F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD123" description="Message Buffer 23 WORD1 Register" start="+0x1FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS24" description="Message Buffer 24 CS Register" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID24" description="Message Buffer 24 ID Register" start="+0x204" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD024" description="Message Buffer 24 WORD0 Register" start="+0x208" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD124" description="Message Buffer 24 WORD1 Register" start="+0x20C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS25" description="Message Buffer 25 CS Register" start="+0x210" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID25" description="Message Buffer 25 ID Register" start="+0x214" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD025" description="Message Buffer 25 WORD0 Register" start="+0x218" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD125" description="Message Buffer 25 WORD1 Register" start="+0x21C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS26" description="Message Buffer 26 CS Register" start="+0x220" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID26" description="Message Buffer 26 ID Register" start="+0x224" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD026" description="Message Buffer 26 WORD0 Register" start="+0x228" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD126" description="Message Buffer 26 WORD1 Register" start="+0x22C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS27" description="Message Buffer 27 CS Register" start="+0x230" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID27" description="Message Buffer 27 ID Register" start="+0x234" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD027" description="Message Buffer 27 WORD0 Register" start="+0x238" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD127" description="Message Buffer 27 WORD1 Register" start="+0x23C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS28" description="Message Buffer 28 CS Register" start="+0x240" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID28" description="Message Buffer 28 ID Register" start="+0x244" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD028" description="Message Buffer 28 WORD0 Register" start="+0x248" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD128" description="Message Buffer 28 WORD1 Register" start="+0x24C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS29" description="Message Buffer 29 CS Register" start="+0x250" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID29" description="Message Buffer 29 ID Register" start="+0x254" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD029" description="Message Buffer 29 WORD0 Register" start="+0x258" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD129" description="Message Buffer 29 WORD1 Register" start="+0x25C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS30" description="Message Buffer 30 CS Register" start="+0x260" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID30" description="Message Buffer 30 ID Register" start="+0x264" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD030" description="Message Buffer 30 WORD0 Register" start="+0x268" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD130" description="Message Buffer 30 WORD1 Register" start="+0x26C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS31" description="Message Buffer 31 CS Register" start="+0x270" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID31" description="Message Buffer 31 ID Register" start="+0x274" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD031" description="Message Buffer 31 WORD0 Register" start="+0x278" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD131" description="Message Buffer 31 WORD1 Register" start="+0x27C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS32" description="Message Buffer 32 CS Register" start="+0x280" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID32" description="Message Buffer 32 ID Register" start="+0x284" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD032" description="Message Buffer 32 WORD0 Register" start="+0x288" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD132" description="Message Buffer 32 WORD1 Register" start="+0x28C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS33" description="Message Buffer 33 CS Register" start="+0x290" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID33" description="Message Buffer 33 ID Register" start="+0x294" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD033" description="Message Buffer 33 WORD0 Register" start="+0x298" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD133" description="Message Buffer 33 WORD1 Register" start="+0x29C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS34" description="Message Buffer 34 CS Register" start="+0x2A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID34" description="Message Buffer 34 ID Register" start="+0x2A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD034" description="Message Buffer 34 WORD0 Register" start="+0x2A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD134" description="Message Buffer 34 WORD1 Register" start="+0x2AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS35" description="Message Buffer 35 CS Register" start="+0x2B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID35" description="Message Buffer 35 ID Register" start="+0x2B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD035" description="Message Buffer 35 WORD0 Register" start="+0x2B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD135" description="Message Buffer 35 WORD1 Register" start="+0x2BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS36" description="Message Buffer 36 CS Register" start="+0x2C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID36" description="Message Buffer 36 ID Register" start="+0x2C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD036" description="Message Buffer 36 WORD0 Register" start="+0x2C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD136" description="Message Buffer 36 WORD1 Register" start="+0x2CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS37" description="Message Buffer 37 CS Register" start="+0x2D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID37" description="Message Buffer 37 ID Register" start="+0x2D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD037" description="Message Buffer 37 WORD0 Register" start="+0x2D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD137" description="Message Buffer 37 WORD1 Register" start="+0x2DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS38" description="Message Buffer 38 CS Register" start="+0x2E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID38" description="Message Buffer 38 ID Register" start="+0x2E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD038" description="Message Buffer 38 WORD0 Register" start="+0x2E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD138" description="Message Buffer 38 WORD1 Register" start="+0x2EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS39" description="Message Buffer 39 CS Register" start="+0x2F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID39" description="Message Buffer 39 ID Register" start="+0x2F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD039" description="Message Buffer 39 WORD0 Register" start="+0x2F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD139" description="Message Buffer 39 WORD1 Register" start="+0x2FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS40" description="Message Buffer 40 CS Register" start="+0x300" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID40" description="Message Buffer 40 ID Register" start="+0x304" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD040" description="Message Buffer 40 WORD0 Register" start="+0x308" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD140" description="Message Buffer 40 WORD1 Register" start="+0x30C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS41" description="Message Buffer 41 CS Register" start="+0x310" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID41" description="Message Buffer 41 ID Register" start="+0x314" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD041" description="Message Buffer 41 WORD0 Register" start="+0x318" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD141" description="Message Buffer 41 WORD1 Register" start="+0x31C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS42" description="Message Buffer 42 CS Register" start="+0x320" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID42" description="Message Buffer 42 ID Register" start="+0x324" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD042" description="Message Buffer 42 WORD0 Register" start="+0x328" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD142" description="Message Buffer 42 WORD1 Register" start="+0x32C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS43" description="Message Buffer 43 CS Register" start="+0x330" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID43" description="Message Buffer 43 ID Register" start="+0x334" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD043" description="Message Buffer 43 WORD0 Register" start="+0x338" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD143" description="Message Buffer 43 WORD1 Register" start="+0x33C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS44" description="Message Buffer 44 CS Register" start="+0x340" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID44" description="Message Buffer 44 ID Register" start="+0x344" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD044" description="Message Buffer 44 WORD0 Register" start="+0x348" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD144" description="Message Buffer 44 WORD1 Register" start="+0x34C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS45" description="Message Buffer 45 CS Register" start="+0x350" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID45" description="Message Buffer 45 ID Register" start="+0x354" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD045" description="Message Buffer 45 WORD0 Register" start="+0x358" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD145" description="Message Buffer 45 WORD1 Register" start="+0x35C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS46" description="Message Buffer 46 CS Register" start="+0x360" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID46" description="Message Buffer 46 ID Register" start="+0x364" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD046" description="Message Buffer 46 WORD0 Register" start="+0x368" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD146" description="Message Buffer 46 WORD1 Register" start="+0x36C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS47" description="Message Buffer 47 CS Register" start="+0x370" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID47" description="Message Buffer 47 ID Register" start="+0x374" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD047" description="Message Buffer 47 WORD0 Register" start="+0x378" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD147" description="Message Buffer 47 WORD1 Register" start="+0x37C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS48" description="Message Buffer 48 CS Register" start="+0x380" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID48" description="Message Buffer 48 ID Register" start="+0x384" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD048" description="Message Buffer 48 WORD0 Register" start="+0x388" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD148" description="Message Buffer 48 WORD1 Register" start="+0x38C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS49" description="Message Buffer 49 CS Register" start="+0x390" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID49" description="Message Buffer 49 ID Register" start="+0x394" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD049" description="Message Buffer 49 WORD0 Register" start="+0x398" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD149" description="Message Buffer 49 WORD1 Register" start="+0x39C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS50" description="Message Buffer 50 CS Register" start="+0x3A0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID50" description="Message Buffer 50 ID Register" start="+0x3A4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD050" description="Message Buffer 50 WORD0 Register" start="+0x3A8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD150" description="Message Buffer 50 WORD1 Register" start="+0x3AC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS51" description="Message Buffer 51 CS Register" start="+0x3B0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID51" description="Message Buffer 51 ID Register" start="+0x3B4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD051" description="Message Buffer 51 WORD0 Register" start="+0x3B8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD151" description="Message Buffer 51 WORD1 Register" start="+0x3BC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS52" description="Message Buffer 52 CS Register" start="+0x3C0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID52" description="Message Buffer 52 ID Register" start="+0x3C4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD052" description="Message Buffer 52 WORD0 Register" start="+0x3C8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD152" description="Message Buffer 52 WORD1 Register" start="+0x3CC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS53" description="Message Buffer 53 CS Register" start="+0x3D0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID53" description="Message Buffer 53 ID Register" start="+0x3D4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD053" description="Message Buffer 53 WORD0 Register" start="+0x3D8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD153" description="Message Buffer 53 WORD1 Register" start="+0x3DC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS54" description="Message Buffer 54 CS Register" start="+0x3E0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID54" description="Message Buffer 54 ID Register" start="+0x3E4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD054" description="Message Buffer 54 WORD0 Register" start="+0x3E8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD154" description="Message Buffer 54 WORD1 Register" start="+0x3EC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS55" description="Message Buffer 55 CS Register" start="+0x3F0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID55" description="Message Buffer 55 ID Register" start="+0x3F4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD055" description="Message Buffer 55 WORD0 Register" start="+0x3F8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD155" description="Message Buffer 55 WORD1 Register" start="+0x3FC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS56" description="Message Buffer 56 CS Register" start="+0x400" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID56" description="Message Buffer 56 ID Register" start="+0x404" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD056" description="Message Buffer 56 WORD0 Register" start="+0x408" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD156" description="Message Buffer 56 WORD1 Register" start="+0x40C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS57" description="Message Buffer 57 CS Register" start="+0x410" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID57" description="Message Buffer 57 ID Register" start="+0x414" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD057" description="Message Buffer 57 WORD0 Register" start="+0x418" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD157" description="Message Buffer 57 WORD1 Register" start="+0x41C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS58" description="Message Buffer 58 CS Register" start="+0x420" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID58" description="Message Buffer 58 ID Register" start="+0x424" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD058" description="Message Buffer 58 WORD0 Register" start="+0x428" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD158" description="Message Buffer 58 WORD1 Register" start="+0x42C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS59" description="Message Buffer 59 CS Register" start="+0x430" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID59" description="Message Buffer 59 ID Register" start="+0x434" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD059" description="Message Buffer 59 WORD0 Register" start="+0x438" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD159" description="Message Buffer 59 WORD1 Register" start="+0x43C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS60" description="Message Buffer 60 CS Register" start="+0x440" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID60" description="Message Buffer 60 ID Register" start="+0x444" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD060" description="Message Buffer 60 WORD0 Register" start="+0x448" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD160" description="Message Buffer 60 WORD1 Register" start="+0x44C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS61" description="Message Buffer 61 CS Register" start="+0x450" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID61" description="Message Buffer 61 ID Register" start="+0x454" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD061" description="Message Buffer 61 WORD0 Register" start="+0x458" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD161" description="Message Buffer 61 WORD1 Register" start="+0x45C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS62" description="Message Buffer 62 CS Register" start="+0x460" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID62" description="Message Buffer 62 ID Register" start="+0x464" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD062" description="Message Buffer 62 WORD0 Register" start="+0x468" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD162" description="Message Buffer 62 WORD1 Register" start="+0x46C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_CS63" description="Message Buffer 63 CS Register" start="+0x470" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." start="0" size="16" access="Read/Write" />
      <BitField name="DLC" description="Length of the data to be stored/transmitted." start="16" size="4" access="Read/Write" />
      <BitField name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." start="20" size="1" access="Read/Write" />
      <BitField name="IDE" description="ID Extended. One/zero for extended/standard format frame." start="21" size="1" access="Read/Write" />
      <BitField name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." start="22" size="1" access="Read/Write" />
      <BitField name="CODE" description="Reserved" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="CAN0_ID63" description="Message Buffer 63 ID Register" start="+0x474" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXT" description="Contains extended (LOW word) identifier of message buffer." start="0" size="18" access="Read/Write" />
      <BitField name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." start="18" size="11" access="Read/Write" />
      <BitField name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." start="29" size="3" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD063" description="Message Buffer 63 WORD0 Register" start="+0x478" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_WORD163" description="Message Buffer 63 WORD1 Register" start="+0x47C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." start="0" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." start="8" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." start="16" size="8" access="Read/Write" />
      <BitField name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CAN0_RXIMR0" description="Rx Individual Mask Registers" start="+0x880+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR1" description="Rx Individual Mask Registers" start="+0x880+4" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR2" description="Rx Individual Mask Registers" start="+0x880+8" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR3" description="Rx Individual Mask Registers" start="+0x880+12" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR4" description="Rx Individual Mask Registers" start="+0x880+16" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR5" description="Rx Individual Mask Registers" start="+0x880+20" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR6" description="Rx Individual Mask Registers" start="+0x880+24" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR7" description="Rx Individual Mask Registers" start="+0x880+28" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR8" description="Rx Individual Mask Registers" start="+0x880+32" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR9" description="Rx Individual Mask Registers" start="+0x880+36" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR10" description="Rx Individual Mask Registers" start="+0x880+40" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR11" description="Rx Individual Mask Registers" start="+0x880+44" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR12" description="Rx Individual Mask Registers" start="+0x880+48" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR13" description="Rx Individual Mask Registers" start="+0x880+52" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR14" description="Rx Individual Mask Registers" start="+0x880+56" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
    <Register name="CAN0_RXIMR15" description="Rx Individual Mask Registers" start="+0x880+60" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="MI" description="Individual Mask Bits" start="0" size="32" access="Read/Write">
        <Enum name="MI_0" description="The corresponding bit in the filter is &quot;don't care.&quot;" start="0" />
        <Enum name="MI_1" description="The corresponding bit in the filter is checked." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI0" description="Low power SPI" start="0x4002C000">
    <Register name="LPSPI0_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Module Identification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_4" description="Standard feature set supporting 32-bit shift register." start="0x4" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="TXFIFO" description="Transmit FIFO Size" start="0" size="8" access="ReadOnly" />
      <BitField name="RXFIFO" description="Receive FIFO Size" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_CR" description="Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MEN" description="Module Enable" start="0" size="1" access="Read/Write">
        <Enum name="MEN_0" description="Module is disabled." start="0" />
        <Enum name="MEN_1" description="Module is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Master logic is not reset." start="0" />
        <Enum name="RST_1" description="Master logic is reset." start="0x1" />
      </BitField>
      <BitField name="DOZEN" description="Doze mode enable" start="2" size="1" access="Read/Write">
        <Enum name="DOZEN_0" description="Module is enabled in Doze mode." start="0" />
        <Enum name="DOZEN_1" description="Module is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="DBGEN" description="Debug Enable" start="3" size="1" access="Read/Write">
        <Enum name="DBGEN_0" description="Module is disabled in debug mode." start="0" />
        <Enum name="DBGEN_1" description="Module is enabled in debug mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit FIFO is reset." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive FIFO is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_SR" description="Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="WCF" description="Word Complete Flag" start="8" size="1" access="Read/Write">
        <Enum name="WCF_0" description="Transfer word not completed." start="0" />
        <Enum name="WCF_1" description="Transfer word completed." start="0x1" />
      </BitField>
      <BitField name="FCF" description="Frame Complete Flag" start="9" size="1" access="Read/Write">
        <Enum name="FCF_0" description="Frame transfer has not completed." start="0" />
        <Enum name="FCF_1" description="Frame transfer has completed." start="0x1" />
      </BitField>
      <BitField name="TCF" description="Transfer Complete Flag" start="10" size="1" access="Read/Write">
        <Enum name="TCF_0" description="All transfers have not completed." start="0" />
        <Enum name="TCF_1" description="All transfers have completed." start="0x1" />
      </BitField>
      <BitField name="TEF" description="Transmit Error Flag" start="11" size="1" access="Read/Write">
        <Enum name="TEF_0" description="Transmit FIFO underrun has not occurred." start="0" />
        <Enum name="TEF_1" description="Transmit FIFO underrun has occurred" start="0x1" />
      </BitField>
      <BitField name="REF" description="Receive Error Flag" start="12" size="1" access="Read/Write">
        <Enum name="REF_0" description="Receive FIFO has not overflowed." start="0" />
        <Enum name="REF_1" description="Receive FIFO has overflowed." start="0x1" />
      </BitField>
      <BitField name="DMF" description="Data Match Flag" start="13" size="1" access="Read/Write">
        <Enum name="DMF_0" description="Have not received matching data." start="0" />
        <Enum name="DMF_1" description="Have received matching data." start="0x1" />
      </BitField>
      <BitField name="MBF" description="Module Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="MBF_0" description="LPSPI is idle." start="0" />
        <Enum name="MBF_1" description="LPSPI is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_IER" description="Interrupt Enable Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="WCIE" description="Word Complete Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="WCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="WCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FCIE" description="Frame Complete Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="FCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TCIE" description="Transfer Complete Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="TCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TEIE" description="Transmit Error Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="TEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="REIE" description="Receive Error Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="REIE_0" description="Interrupt disabled." start="0" />
        <Enum name="REIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="DMIE" description="Data Match Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="DMIE_0" description="Interrupt disabled." start="0" />
        <Enum name="DMIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_DER" description="DMA Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_CFGR0" description="Configuration Register 0" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HREN" description="Host Request Enable" start="0" size="1" access="Read/Write">
        <Enum name="HREN_0" description="Host request is disabled." start="0" />
        <Enum name="HREN_1" description="Host request is enabled." start="0x1" />
      </BitField>
      <BitField name="HRPOL" description="Host Request Polarity" start="1" size="1" access="Read/Write">
        <Enum name="HRPOL_0" description="Active low." start="0" />
        <Enum name="HRPOL_1" description="Active high." start="0x1" />
      </BitField>
      <BitField name="HRSEL" description="Host Request Select" start="2" size="1" access="Read/Write">
        <Enum name="HRSEL_0" description="Host request input is pin LPSPI_HREQ." start="0" />
        <Enum name="HRSEL_1" description="Host request input is input trigger." start="0x1" />
      </BitField>
      <BitField name="CIRFIFO" description="Circular FIFO Enable" start="8" size="1" access="Read/Write">
        <Enum name="CIRFIFO_0" description="Circular FIFO is disabled." start="0" />
        <Enum name="CIRFIFO_1" description="Circular FIFO is enabled." start="0x1" />
      </BitField>
      <BitField name="RDMO" description="Receive Data Match Only" start="9" size="1" access="Read/Write">
        <Enum name="RDMO_0" description="Received data is stored in the receive FIFO as normal." start="0" />
        <Enum name="RDMO_1" description="Received data is discarded unless the DMF is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_CFGR1" description="Configuration Register 1" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MASTER" description="Master Mode" start="0" size="1" access="Read/Write">
        <Enum name="MASTER_0" description="Slave mode." start="0" />
        <Enum name="MASTER_1" description="Master mode." start="0x1" />
      </BitField>
      <BitField name="SAMPLE" description="Sample Point" start="1" size="1" access="Read/Write">
        <Enum name="SAMPLE_0" description="Input data sampled on SCK edge." start="0" />
        <Enum name="SAMPLE_1" description="Input data sampled on delayed SCK edge." start="0x1" />
      </BitField>
      <BitField name="AUTOPCS" description="Automatic PCS" start="2" size="1" access="Read/Write">
        <Enum name="AUTOPCS_0" description="Automatic PCS generation disabled." start="0" />
        <Enum name="AUTOPCS_1" description="Automatic PCS generation enabled." start="0x1" />
      </BitField>
      <BitField name="NOSTALL" description="No Stall" start="3" size="1" access="Read/Write">
        <Enum name="NOSTALL_0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." start="0" />
        <Enum name="NOSTALL_1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." start="0x1" />
      </BitField>
      <BitField name="PCSPOL" description="Peripheral Chip Select Polarity" start="8" size="4" access="Read/Write">
        <Enum name="PCSPOL_0" description="The PCSx is active low." start="0" />
        <Enum name="PCSPOL_1" description="The PCSx is active high." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="16" size="3" access="Read/Write">
        <Enum name="MATCFG_0" description="Match disabled." start="0" />
        <Enum name="MATCFG_2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." start="0x2" />
        <Enum name="MATCFG_3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." start="0x3" />
        <Enum name="MATCFG_4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." start="0x4" />
        <Enum name="MATCFG_5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" start="0x5" />
        <Enum name="MATCFG_6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" start="0x6" />
        <Enum name="MATCFG_7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x7" />
      </BitField>
      <BitField name="PINCFG" description="Pin Configuration" start="24" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="SIN is used for input data and SOUT for output data." start="0" />
        <Enum name="PINCFG_1" description="SIN is used for both input and output data." start="0x1" />
        <Enum name="PINCFG_2" description="SOUT is used for both input and output data." start="0x2" />
        <Enum name="PINCFG_3" description="SOUT is used for input data and SIN for output data." start="0x3" />
      </BitField>
      <BitField name="OUTCFG" description="Output Config" start="26" size="1" access="Read/Write">
        <Enum name="OUTCFG_0" description="Output data retains last value when chip select is negated." start="0" />
        <Enum name="OUTCFG_1" description="Output data is tristated when chip select is negated." start="0x1" />
      </BitField>
      <BitField name="PCSCFG" description="Peripheral Chip Select Configuration" start="27" size="1" access="Read/Write">
        <Enum name="PCSCFG_0" description="PCS[3:2] are enabled." start="0" />
        <Enum name="PCSCFG_1" description="PCS[3:2] are disabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_DMR0" description="Data Match Register 0" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH0" description="Match 0 Value" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_DMR1" description="Data Match Register 1" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH1" description="Match 1 Value" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_CCR" description="Clock Configuration Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SCKDIV" description="SCK Divider" start="0" size="8" access="Read/Write" />
      <BitField name="DBT" description="Delay Between Transfers" start="8" size="8" access="Read/Write" />
      <BitField name="PCSSCK" description="PCS to SCK Delay" start="16" size="8" access="Read/Write" />
      <BitField name="SCKPCS" description="SCK to PCS Delay" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_FCR" description="FIFO Control Register" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit FIFO Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="RXWATER" description="Receive FIFO Watermark" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_FSR" description="FIFO Status Register" start="+0x5C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCOUNT" description="Transmit FIFO Count" start="0" size="8" access="ReadOnly" />
      <BitField name="RXCOUNT" description="Receive FIFO Count" start="16" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_TCR" description="Transmit Command Register" start="+0x60" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="FRAMESZ" description="Frame Size" start="0" size="12" access="Read/Write" />
      <BitField name="WIDTH" description="Transfer Width" start="16" size="2" access="Read/Write">
        <Enum name="WIDTH_0" description="Single bit transfer." start="0" />
        <Enum name="WIDTH_1" description="Two bit transfer." start="0x1" />
        <Enum name="WIDTH_2" description="Four bit transfer." start="0x2" />
      </BitField>
      <BitField name="TXMSK" description="Transmit Data Mask" start="18" size="1" access="Read/Write">
        <Enum name="TXMSK_0" description="Normal transfer." start="0" />
        <Enum name="TXMSK_1" description="Mask transmit data." start="0x1" />
      </BitField>
      <BitField name="RXMSK" description="Receive Data Mask" start="19" size="1" access="Read/Write">
        <Enum name="RXMSK_0" description="Normal transfer." start="0" />
        <Enum name="RXMSK_1" description="Receive data is masked." start="0x1" />
      </BitField>
      <BitField name="CONTC" description="Continuing Command" start="20" size="1" access="Read/Write">
        <Enum name="CONTC_0" description="Command word for start of new transfer." start="0" />
        <Enum name="CONTC_1" description="Command word for continuing transfer." start="0x1" />
      </BitField>
      <BitField name="CONT" description="Continuous Transfer" start="21" size="1" access="Read/Write">
        <Enum name="CONT_0" description="Continuous transfer disabled." start="0" />
        <Enum name="CONT_1" description="Continuous transfer enabled." start="0x1" />
      </BitField>
      <BitField name="BYSW" description="Byte Swap" start="22" size="1" access="Read/Write">
        <Enum name="BYSW_0" description="Byte swap disabled." start="0" />
        <Enum name="BYSW_1" description="Byte swap enabled." start="0x1" />
      </BitField>
      <BitField name="LSBF" description="LSB First" start="23" size="1" access="Read/Write">
        <Enum name="LSBF_0" description="Data is transferred MSB first." start="0" />
        <Enum name="LSBF_1" description="Data is transferred LSB first." start="0x1" />
      </BitField>
      <BitField name="PCS" description="Peripheral Chip Select" start="24" size="2" access="Read/Write">
        <Enum name="PCS_0" description="Transfer using LPSPI_PCS[0]" start="0" />
        <Enum name="PCS_1" description="Transfer using LPSPI_PCS[1]" start="0x1" />
        <Enum name="PCS_2" description="Transfer using LPSPI_PCS[2]" start="0x2" />
        <Enum name="PCS_3" description="Transfer using LPSPI_PCS[3]" start="0x3" />
      </BitField>
      <BitField name="PRESCALE" description="Prescaler Value" start="27" size="3" access="Read/Write">
        <Enum name="PRESCALE_0" description="Divide by 1." start="0" />
        <Enum name="PRESCALE_1" description="Divide by 2." start="0x1" />
        <Enum name="PRESCALE_2" description="Divide by 4." start="0x2" />
        <Enum name="PRESCALE_3" description="Divide by 8." start="0x3" />
        <Enum name="PRESCALE_4" description="Divide by 16." start="0x4" />
        <Enum name="PRESCALE_5" description="Divide by 32." start="0x5" />
        <Enum name="PRESCALE_6" description="Divide by 64." start="0x6" />
        <Enum name="PRESCALE_7" description="Divide by 128." start="0x7" />
      </BitField>
      <BitField name="CPHA" description="Clock Phase" start="30" size="1" access="Read/Write">
        <Enum name="CPHA_0" description="Data is captured on the leading edge of SCK and changed on the following edge." start="0" />
        <Enum name="CPHA_1" description="Data is changed on the leading edge of SCK and captured on the following edge." start="0x1" />
      </BitField>
      <BitField name="CPOL" description="Clock Polarity" start="31" size="1" access="Read/Write">
        <Enum name="CPOL_0" description="The inactive state value of SCK is low." start="0" />
        <Enum name="CPOL_1" description="The inactive state value of SCK is high." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_TDR" description="Transmit Data Register" start="+0x64" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="32" access="WriteOnly" />
    </Register>
    <Register name="LPSPI0_RSR" description="Receive Status Register" start="+0x70" size="4" access="ReadOnly" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField name="SOF" description="Start Of Frame" start="0" size="1" access="ReadOnly">
        <Enum name="SOF_0" description="Subsequent data word received after LPSPI_PCS assertion." start="0" />
        <Enum name="SOF_1" description="First data word received after LPSPI_PCS assertion." start="0x1" />
      </BitField>
      <BitField name="RXEMPTY" description="RX FIFO Empty" start="1" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="RX FIFO is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="RX FIFO is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_RDR" description="Receive Data Register" start="+0x74" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="32" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI1" description="Low power SPI" start="0x4002D000">
    <Register name="LPSPI0_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Module Identification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_4" description="Standard feature set supporting 32-bit shift register." start="0x4" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="TXFIFO" description="Transmit FIFO Size" start="0" size="8" access="ReadOnly" />
      <BitField name="RXFIFO" description="Receive FIFO Size" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_CR" description="Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MEN" description="Module Enable" start="0" size="1" access="Read/Write">
        <Enum name="MEN_0" description="Module is disabled." start="0" />
        <Enum name="MEN_1" description="Module is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Master logic is not reset." start="0" />
        <Enum name="RST_1" description="Master logic is reset." start="0x1" />
      </BitField>
      <BitField name="DOZEN" description="Doze mode enable" start="2" size="1" access="Read/Write">
        <Enum name="DOZEN_0" description="Module is enabled in Doze mode." start="0" />
        <Enum name="DOZEN_1" description="Module is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="DBGEN" description="Debug Enable" start="3" size="1" access="Read/Write">
        <Enum name="DBGEN_0" description="Module is disabled in debug mode." start="0" />
        <Enum name="DBGEN_1" description="Module is enabled in debug mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit FIFO is reset." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive FIFO is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_SR" description="Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="WCF" description="Word Complete Flag" start="8" size="1" access="Read/Write">
        <Enum name="WCF_0" description="Transfer word not completed." start="0" />
        <Enum name="WCF_1" description="Transfer word completed." start="0x1" />
      </BitField>
      <BitField name="FCF" description="Frame Complete Flag" start="9" size="1" access="Read/Write">
        <Enum name="FCF_0" description="Frame transfer has not completed." start="0" />
        <Enum name="FCF_1" description="Frame transfer has completed." start="0x1" />
      </BitField>
      <BitField name="TCF" description="Transfer Complete Flag" start="10" size="1" access="Read/Write">
        <Enum name="TCF_0" description="All transfers have not completed." start="0" />
        <Enum name="TCF_1" description="All transfers have completed." start="0x1" />
      </BitField>
      <BitField name="TEF" description="Transmit Error Flag" start="11" size="1" access="Read/Write">
        <Enum name="TEF_0" description="Transmit FIFO underrun has not occurred." start="0" />
        <Enum name="TEF_1" description="Transmit FIFO underrun has occurred" start="0x1" />
      </BitField>
      <BitField name="REF" description="Receive Error Flag" start="12" size="1" access="Read/Write">
        <Enum name="REF_0" description="Receive FIFO has not overflowed." start="0" />
        <Enum name="REF_1" description="Receive FIFO has overflowed." start="0x1" />
      </BitField>
      <BitField name="DMF" description="Data Match Flag" start="13" size="1" access="Read/Write">
        <Enum name="DMF_0" description="Have not received matching data." start="0" />
        <Enum name="DMF_1" description="Have received matching data." start="0x1" />
      </BitField>
      <BitField name="MBF" description="Module Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="MBF_0" description="LPSPI is idle." start="0" />
        <Enum name="MBF_1" description="LPSPI is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_IER" description="Interrupt Enable Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="WCIE" description="Word Complete Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="WCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="WCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FCIE" description="Frame Complete Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="FCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TCIE" description="Transfer Complete Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="TCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TEIE" description="Transmit Error Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="TEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="REIE" description="Receive Error Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="REIE_0" description="Interrupt disabled." start="0" />
        <Enum name="REIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="DMIE" description="Data Match Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="DMIE_0" description="Interrupt disabled." start="0" />
        <Enum name="DMIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_DER" description="DMA Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_CFGR0" description="Configuration Register 0" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HREN" description="Host Request Enable" start="0" size="1" access="Read/Write">
        <Enum name="HREN_0" description="Host request is disabled." start="0" />
        <Enum name="HREN_1" description="Host request is enabled." start="0x1" />
      </BitField>
      <BitField name="HRPOL" description="Host Request Polarity" start="1" size="1" access="Read/Write">
        <Enum name="HRPOL_0" description="Active low." start="0" />
        <Enum name="HRPOL_1" description="Active high." start="0x1" />
      </BitField>
      <BitField name="HRSEL" description="Host Request Select" start="2" size="1" access="Read/Write">
        <Enum name="HRSEL_0" description="Host request input is pin LPSPI_HREQ." start="0" />
        <Enum name="HRSEL_1" description="Host request input is input trigger." start="0x1" />
      </BitField>
      <BitField name="CIRFIFO" description="Circular FIFO Enable" start="8" size="1" access="Read/Write">
        <Enum name="CIRFIFO_0" description="Circular FIFO is disabled." start="0" />
        <Enum name="CIRFIFO_1" description="Circular FIFO is enabled." start="0x1" />
      </BitField>
      <BitField name="RDMO" description="Receive Data Match Only" start="9" size="1" access="Read/Write">
        <Enum name="RDMO_0" description="Received data is stored in the receive FIFO as normal." start="0" />
        <Enum name="RDMO_1" description="Received data is discarded unless the DMF is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_CFGR1" description="Configuration Register 1" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MASTER" description="Master Mode" start="0" size="1" access="Read/Write">
        <Enum name="MASTER_0" description="Slave mode." start="0" />
        <Enum name="MASTER_1" description="Master mode." start="0x1" />
      </BitField>
      <BitField name="SAMPLE" description="Sample Point" start="1" size="1" access="Read/Write">
        <Enum name="SAMPLE_0" description="Input data sampled on SCK edge." start="0" />
        <Enum name="SAMPLE_1" description="Input data sampled on delayed SCK edge." start="0x1" />
      </BitField>
      <BitField name="AUTOPCS" description="Automatic PCS" start="2" size="1" access="Read/Write">
        <Enum name="AUTOPCS_0" description="Automatic PCS generation disabled." start="0" />
        <Enum name="AUTOPCS_1" description="Automatic PCS generation enabled." start="0x1" />
      </BitField>
      <BitField name="NOSTALL" description="No Stall" start="3" size="1" access="Read/Write">
        <Enum name="NOSTALL_0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." start="0" />
        <Enum name="NOSTALL_1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." start="0x1" />
      </BitField>
      <BitField name="PCSPOL" description="Peripheral Chip Select Polarity" start="8" size="4" access="Read/Write">
        <Enum name="PCSPOL_0" description="The PCSx is active low." start="0" />
        <Enum name="PCSPOL_1" description="The PCSx is active high." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="16" size="3" access="Read/Write">
        <Enum name="MATCFG_0" description="Match disabled." start="0" />
        <Enum name="MATCFG_2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." start="0x2" />
        <Enum name="MATCFG_3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." start="0x3" />
        <Enum name="MATCFG_4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." start="0x4" />
        <Enum name="MATCFG_5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" start="0x5" />
        <Enum name="MATCFG_6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" start="0x6" />
        <Enum name="MATCFG_7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x7" />
      </BitField>
      <BitField name="PINCFG" description="Pin Configuration" start="24" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="SIN is used for input data and SOUT for output data." start="0" />
        <Enum name="PINCFG_1" description="SIN is used for both input and output data." start="0x1" />
        <Enum name="PINCFG_2" description="SOUT is used for both input and output data." start="0x2" />
        <Enum name="PINCFG_3" description="SOUT is used for input data and SIN for output data." start="0x3" />
      </BitField>
      <BitField name="OUTCFG" description="Output Config" start="26" size="1" access="Read/Write">
        <Enum name="OUTCFG_0" description="Output data retains last value when chip select is negated." start="0" />
        <Enum name="OUTCFG_1" description="Output data is tristated when chip select is negated." start="0x1" />
      </BitField>
      <BitField name="PCSCFG" description="Peripheral Chip Select Configuration" start="27" size="1" access="Read/Write">
        <Enum name="PCSCFG_0" description="PCS[3:2] are enabled." start="0" />
        <Enum name="PCSCFG_1" description="PCS[3:2] are disabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_DMR0" description="Data Match Register 0" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH0" description="Match 0 Value" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_DMR1" description="Data Match Register 1" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH1" description="Match 1 Value" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_CCR" description="Clock Configuration Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SCKDIV" description="SCK Divider" start="0" size="8" access="Read/Write" />
      <BitField name="DBT" description="Delay Between Transfers" start="8" size="8" access="Read/Write" />
      <BitField name="PCSSCK" description="PCS to SCK Delay" start="16" size="8" access="Read/Write" />
      <BitField name="SCKPCS" description="SCK to PCS Delay" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_FCR" description="FIFO Control Register" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit FIFO Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="RXWATER" description="Receive FIFO Watermark" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPSPI0_FSR" description="FIFO Status Register" start="+0x5C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCOUNT" description="Transmit FIFO Count" start="0" size="8" access="ReadOnly" />
      <BitField name="RXCOUNT" description="Receive FIFO Count" start="16" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPSPI0_TCR" description="Transmit Command Register" start="+0x60" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="FRAMESZ" description="Frame Size" start="0" size="12" access="Read/Write" />
      <BitField name="WIDTH" description="Transfer Width" start="16" size="2" access="Read/Write">
        <Enum name="WIDTH_0" description="Single bit transfer." start="0" />
        <Enum name="WIDTH_1" description="Two bit transfer." start="0x1" />
        <Enum name="WIDTH_2" description="Four bit transfer." start="0x2" />
      </BitField>
      <BitField name="TXMSK" description="Transmit Data Mask" start="18" size="1" access="Read/Write">
        <Enum name="TXMSK_0" description="Normal transfer." start="0" />
        <Enum name="TXMSK_1" description="Mask transmit data." start="0x1" />
      </BitField>
      <BitField name="RXMSK" description="Receive Data Mask" start="19" size="1" access="Read/Write">
        <Enum name="RXMSK_0" description="Normal transfer." start="0" />
        <Enum name="RXMSK_1" description="Receive data is masked." start="0x1" />
      </BitField>
      <BitField name="CONTC" description="Continuing Command" start="20" size="1" access="Read/Write">
        <Enum name="CONTC_0" description="Command word for start of new transfer." start="0" />
        <Enum name="CONTC_1" description="Command word for continuing transfer." start="0x1" />
      </BitField>
      <BitField name="CONT" description="Continuous Transfer" start="21" size="1" access="Read/Write">
        <Enum name="CONT_0" description="Continuous transfer disabled." start="0" />
        <Enum name="CONT_1" description="Continuous transfer enabled." start="0x1" />
      </BitField>
      <BitField name="BYSW" description="Byte Swap" start="22" size="1" access="Read/Write">
        <Enum name="BYSW_0" description="Byte swap disabled." start="0" />
        <Enum name="BYSW_1" description="Byte swap enabled." start="0x1" />
      </BitField>
      <BitField name="LSBF" description="LSB First" start="23" size="1" access="Read/Write">
        <Enum name="LSBF_0" description="Data is transferred MSB first." start="0" />
        <Enum name="LSBF_1" description="Data is transferred LSB first." start="0x1" />
      </BitField>
      <BitField name="PCS" description="Peripheral Chip Select" start="24" size="2" access="Read/Write">
        <Enum name="PCS_0" description="Transfer using LPSPI_PCS[0]" start="0" />
        <Enum name="PCS_1" description="Transfer using LPSPI_PCS[1]" start="0x1" />
        <Enum name="PCS_2" description="Transfer using LPSPI_PCS[2]" start="0x2" />
        <Enum name="PCS_3" description="Transfer using LPSPI_PCS[3]" start="0x3" />
      </BitField>
      <BitField name="PRESCALE" description="Prescaler Value" start="27" size="3" access="Read/Write">
        <Enum name="PRESCALE_0" description="Divide by 1." start="0" />
        <Enum name="PRESCALE_1" description="Divide by 2." start="0x1" />
        <Enum name="PRESCALE_2" description="Divide by 4." start="0x2" />
        <Enum name="PRESCALE_3" description="Divide by 8." start="0x3" />
        <Enum name="PRESCALE_4" description="Divide by 16." start="0x4" />
        <Enum name="PRESCALE_5" description="Divide by 32." start="0x5" />
        <Enum name="PRESCALE_6" description="Divide by 64." start="0x6" />
        <Enum name="PRESCALE_7" description="Divide by 128." start="0x7" />
      </BitField>
      <BitField name="CPHA" description="Clock Phase" start="30" size="1" access="Read/Write">
        <Enum name="CPHA_0" description="Data is captured on the leading edge of SCK and changed on the following edge." start="0" />
        <Enum name="CPHA_1" description="Data is changed on the leading edge of SCK and captured on the following edge." start="0x1" />
      </BitField>
      <BitField name="CPOL" description="Clock Polarity" start="31" size="1" access="Read/Write">
        <Enum name="CPOL_0" description="The inactive state value of SCK is low." start="0" />
        <Enum name="CPOL_1" description="The inactive state value of SCK is high." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_TDR" description="Transmit Data Register" start="+0x64" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="32" access="WriteOnly" />
    </Register>
    <Register name="LPSPI0_RSR" description="Receive Status Register" start="+0x70" size="4" access="ReadOnly" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField name="SOF" description="Start Of Frame" start="0" size="1" access="ReadOnly">
        <Enum name="SOF_0" description="Subsequent data word received after LPSPI_PCS assertion." start="0" />
        <Enum name="SOF_1" description="First data word received after LPSPI_PCS assertion." start="0x1" />
      </BitField>
      <BitField name="RXEMPTY" description="RX FIFO Empty" start="1" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="RX FIFO is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="RX FIFO is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPSPI0_RDR" description="Receive Data Register" start="+0x74" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="32" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" description="Cyclic Redundancy Check" start="0x40032000">
    <Register name="CRC_DATA" description="CRC Data register" start="+0" size="4" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="LL" description="CRC Low Lower Byte" start="0" size="8" access="Read/Write" />
      <BitField name="LU" description="CRC Low Upper Byte" start="8" size="8" access="Read/Write" />
      <BitField name="HL" description="CRC High Lower Byte" start="16" size="8" access="Read/Write" />
      <BitField name="HU" description="CRC High Upper Byte" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_DATAL" description="CRC_DATAL register." start="+0" size="2" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField name="DATAL" description="DATAL stores the lower 16 bits of the 16/32 bit CRC" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CRC_DATALL" description="CRC_DATALL register." start="+0" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="DATALL" description="CRCLL stores the first 8 bits of the 32 bit DATA" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_DATALU" description="CRC_DATALU register." start="+0x1" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="DATALU" description="DATALL stores the second 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_DATAH" description="CRC_DATAH register." start="+0x2" size="2" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField name="DATAH" description="DATAH stores the high 16 bits of the 16/32 bit CRC" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CRC_DATAHL" description="CRC_DATAHL register." start="+0x2" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="DATAHL" description="DATAHL stores the third 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_DATAHU" description="CRC_DATAHU register." start="+0x3" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="DATAHU" description="DATAHU stores the fourth 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLY" description="CRC Polynomial register" start="+0x4" size="4" access="Read/Write" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField name="LOW" description="Low Polynominal Half-word" start="0" size="16" access="Read/Write" />
      <BitField name="HIGH" description="High Polynominal Half-word" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYL" description="CRC_GPOLYL register." start="+0x4" size="2" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYLL" description="CRC_GPOLYLL register." start="+0x4" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYLU" description="CRC_GPOLYLU register." start="+0x5" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYH" description="CRC_GPOLYH register." start="+0x6" size="2" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYHL" description="CRC_GPOLYHL register." start="+0x6" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_GPOLYHU" description="CRC_GPOLYHU register." start="+0x7" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="CRC_CTRL" description="CRC Control register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TCRC" description="Width of CRC protocol." start="24" size="1" access="Read/Write">
        <Enum name="TCRC_0" description="16-bit CRC protocol." start="0" />
        <Enum name="TCRC_1" description="32-bit CRC protocol." start="0x1" />
      </BitField>
      <BitField name="WAS" description="Write CRC Data Register As Seed" start="25" size="1" access="Read/Write">
        <Enum name="WAS_0" description="Writes to the CRC data register are data values." start="0" />
        <Enum name="WAS_1" description="Writes to the CRC data register are seed values." start="0x1" />
      </BitField>
      <BitField name="FXOR" description="Complement Read Of CRC Data Register" start="26" size="1" access="Read/Write">
        <Enum name="FXOR_0" description="No XOR on reading." start="0" />
        <Enum name="FXOR_1" description="Invert or complement the read value of the CRC Data register." start="0x1" />
      </BitField>
      <BitField name="TOTR" description="Type Of Transpose For Read" start="28" size="2" access="Read/Write">
        <Enum name="TOTR_0" description="No transposition." start="0" />
        <Enum name="TOTR_1" description="Bits in bytes are transposed; bytes are not transposed." start="0x1" />
        <Enum name="TOTR_2" description="Both bits in bytes and bytes are transposed." start="0x2" />
        <Enum name="TOTR_3" description="Only bytes are transposed; no bits in a byte are transposed." start="0x3" />
      </BitField>
      <BitField name="TOT" description="Type Of Transpose For Writes" start="30" size="2" access="Read/Write">
        <Enum name="TOT_0" description="No transposition." start="0" />
        <Enum name="TOT_1" description="Bits in bytes are transposed; bytes are not transposed." start="0x1" />
        <Enum name="TOT_2" description="Both bits in bytes and bytes are transposed." start="0x2" />
        <Enum name="TOT_3" description="Only bytes are transposed; no bits in a byte are transposed." start="0x3" />
      </BitField>
    </Register>
    <Register name="CRC_CTRLHU" description="CRC_CTRLHU register." start="+0xB" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="TCRC" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="TCRC_0" description="16-bit CRC protocol." start="0" />
        <Enum name="TCRC_1" description="32-bit CRC protocol." start="0x1" />
      </BitField>
      <BitField name="WAS" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="WAS_0" description="Writes to CRC data register are data values." start="0" />
        <Enum name="WAS_1" description="Writes to CRC data reguster are seed values." start="0x1" />
      </BitField>
      <BitField name="FXOR" description="no description available" start="2" size="1" access="Read/Write">
        <Enum name="FXOR_0" description="No XOR on reading." start="0" />
        <Enum name="FXOR_1" description="Invert or complement the read value of CRC data register." start="0x1" />
      </BitField>
      <BitField name="TOTR" description="no description available" start="4" size="2" access="Read/Write">
        <Enum name="TOTR_0" description="No Transposition." start="0" />
        <Enum name="TOTR_1" description="Bits in bytes are transposed, bytes are not transposed." start="0x1" />
        <Enum name="TOTR_2" description="Both bits in bytes and bytes are transposed." start="0x2" />
        <Enum name="TOTR_3" description="Only bytes are transposed; no bits in a byte are transposed." start="0x3" />
      </BitField>
      <BitField name="TOT" description="no description available" start="6" size="2" access="Read/Write">
        <Enum name="TOT_0" description="No Transposition." start="0" />
        <Enum name="TOT_1" description="Bits in bytes are transposed, bytes are not transposed." start="0x1" />
        <Enum name="TOT_2" description="Both bits in bytes and bytes are transposed." start="0x2" />
        <Enum name="TOT_3" description="Only bytes are transposed; no bits in a byte are transposed." start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" description="Programmable Delay Block" start="0x40036000">
    <Register name="PDB0_SC" description="Status and Control register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDOK" description="Load OK" start="0" size="1" access="Read/Write" />
      <BitField name="CONT" description="Continuous Mode Enable" start="1" size="1" access="Read/Write">
        <Enum name="CONT_0" description="PDB operation in One-Shot mode" start="0" />
        <Enum name="CONT_1" description="PDB operation in Continuous mode" start="0x1" />
      </BitField>
      <BitField name="MULT" description="Multiplication Factor Select for Prescaler" start="2" size="2" access="Read/Write">
        <Enum name="MULT_0" description="Multiplication factor is 1." start="0" />
        <Enum name="MULT_1" description="Multiplication factor is 10." start="0x1" />
        <Enum name="MULT_2" description="Multiplication factor is 20." start="0x2" />
        <Enum name="MULT_3" description="Multiplication factor is 40." start="0x3" />
      </BitField>
      <BitField name="PDBIE" description="PDB Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="PDBIE_0" description="PDB interrupt disabled." start="0" />
        <Enum name="PDBIE_1" description="PDB interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PDBIF" description="PDB Interrupt Flag" start="6" size="1" access="Read/Write" />
      <BitField name="PDBEN" description="PDB Enable" start="7" size="1" access="Read/Write">
        <Enum name="PDBEN_0" description="PDB disabled. Counter is off." start="0" />
        <Enum name="PDBEN_1" description="PDB enabled." start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Input Source Select" start="8" size="4" access="Read/Write">
        <Enum name="TRGSEL_0" description="Trigger-In 0 is selected." start="0" />
        <Enum name="TRGSEL_1" description="Trigger-In 1 is selected." start="0x1" />
        <Enum name="TRGSEL_2" description="Trigger-In 2 is selected." start="0x2" />
        <Enum name="TRGSEL_3" description="Trigger-In 3 is selected." start="0x3" />
        <Enum name="TRGSEL_4" description="Trigger-In 4 is selected." start="0x4" />
        <Enum name="TRGSEL_5" description="Trigger-In 5 is selected." start="0x5" />
        <Enum name="TRGSEL_6" description="Trigger-In 6 is selected." start="0x6" />
        <Enum name="TRGSEL_7" description="Trigger-In 7 is selected." start="0x7" />
        <Enum name="TRGSEL_8" description="Trigger-In 8 is selected." start="0x8" />
        <Enum name="TRGSEL_9" description="Trigger-In 9 is selected." start="0x9" />
        <Enum name="TRGSEL_10" description="Trigger-In 10 is selected." start="0xA" />
        <Enum name="TRGSEL_11" description="Trigger-In 11 is selected." start="0xB" />
        <Enum name="TRGSEL_12" description="Trigger-In 12 is selected." start="0xC" />
        <Enum name="TRGSEL_13" description="Trigger-In 13 is selected." start="0xD" />
        <Enum name="TRGSEL_14" description="Trigger-In 14 is selected." start="0xE" />
        <Enum name="TRGSEL_15" description="Software trigger is selected." start="0xF" />
      </BitField>
      <BitField name="PRESCALER" description="Prescaler Divider Select" start="12" size="3" access="Read/Write">
        <Enum name="PRESCALER_0" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." start="0" />
        <Enum name="PRESCALER_1" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." start="0x1" />
        <Enum name="PRESCALER_2" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." start="0x2" />
        <Enum name="PRESCALER_3" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." start="0x3" />
        <Enum name="PRESCALER_4" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." start="0x4" />
        <Enum name="PRESCALER_5" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." start="0x5" />
        <Enum name="PRESCALER_6" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." start="0x6" />
        <Enum name="PRESCALER_7" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." start="0x7" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="15" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA enabled." start="0x1" />
      </BitField>
      <BitField name="SWTRIG" description="Software Trigger" start="16" size="1" access="WriteOnly" />
      <BitField name="PDBEIE" description="PDB Sequence Error Interrupt Enable" start="17" size="1" access="Read/Write">
        <Enum name="PDBEIE_0" description="PDB sequence error interrupt disabled." start="0" />
        <Enum name="PDBEIE_1" description="PDB sequence error interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LDMOD" description="Load Mode Select" start="18" size="2" access="Read/Write">
        <Enum name="LDMOD_0" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." start="0" />
        <Enum name="LDMOD_1" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." start="0x1" />
        <Enum name="LDMOD_2" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." start="0x2" />
        <Enum name="LDMOD_3" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." start="0x3" />
      </BitField>
    </Register>
    <Register name="PDB0_MOD" description="Modulus register" start="+0x4" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="PDB Modulus" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CNT" description="Counter register" start="+0x8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNT" description="PDB Counter" start="0" size="16" access="ReadOnly" />
    </Register>
    <Register name="PDB0_IDLY" description="Interrupt Delay register" start="+0xC" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="IDLY" description="PDB Interrupt Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHC1" description="Channel n Control register 1" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EN0" description="PDB Channel Pre-Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN1" description="PDB Channel Pre-Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN2" description="PDB Channel Pre-Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN3" description="PDB Channel Pre-Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN4" description="PDB Channel Pre-Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN5" description="PDB Channel Pre-Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN6" description="PDB Channel Pre-Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN7" description="PDB Channel Pre-Trigger Enable" start="7" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="TOS0" description="PDB Channel Pre-Trigger Output Select" start="8" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS1" description="PDB Channel Pre-Trigger Output Select" start="9" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS2" description="PDB Channel Pre-Trigger Output Select" start="10" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS3" description="PDB Channel Pre-Trigger Output Select" start="11" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS4" description="PDB Channel Pre-Trigger Output Select" start="12" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS5" description="PDB Channel Pre-Trigger Output Select" start="13" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS6" description="PDB Channel Pre-Trigger Output Select" start="14" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS7" description="PDB Channel Pre-Trigger Output Select" start="15" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="16" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="17" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="18" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="19" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="20" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="21" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="22" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="23" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_CHS" description="Channel n Status register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERR0" description="PDB Channel Sequence Error Flags" start="0" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR1" description="PDB Channel Sequence Error Flags" start="1" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR2" description="PDB Channel Sequence Error Flags" start="2" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR3" description="PDB Channel Sequence Error Flags" start="3" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR4" description="PDB Channel Sequence Error Flags" start="4" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR5" description="PDB Channel Sequence Error Flags" start="5" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR6" description="PDB Channel Sequence Error Flags" start="6" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR7" description="PDB Channel Sequence Error Flags" start="7" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="CF" description="PDB Channel Flags" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY0" description="Channel n Delay 0 register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY1" description="Channel n Delay 1 register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY2" description="Channel n Delay 2 register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY3" description="Channel n Delay 3 register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY4" description="Channel n Delay 4 register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY5" description="Channel n Delay 5 register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY6" description="Channel n Delay 6 register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY7" description="Channel n Delay 7 register" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_DACINTC" description="DAC Interval Trigger n Control register" start="+0x150" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TOE" description="DAC Interval Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="TOE_0" description="DAC interval trigger disabled." start="0" />
        <Enum name="TOE_1" description="DAC interval trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EXT" description="DAC External Trigger Input Enable" start="1" size="1" access="Read/Write">
        <Enum name="EXT_0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="EXT_1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_DACINT" description="DAC Interval n register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INT" description="DAC Interval" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_POEN" description="Pulse-Out n Enable register" start="+0x190" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POEN0" description="PDB Pulse-Out Enable" start="0" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN1" description="PDB Pulse-Out Enable" start="1" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN2" description="PDB Pulse-Out Enable" start="2" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN3" description="PDB Pulse-Out Enable" start="3" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN4" description="PDB Pulse-Out Enable" start="4" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN5" description="PDB Pulse-Out Enable" start="5" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN6" description="PDB Pulse-Out Enable" start="6" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN7" description="PDB Pulse-Out Enable" start="7" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_PODLY" description="Pulse-Out n Delay register" start="+0x194" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY2" description="PDB Pulse-Out Delay 2" start="0" size="16" access="Read/Write" />
      <BitField name="DLY1" description="PDB Pulse-Out Delay 1" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB1" description="Programmable Delay Block" start="0x40031000">
    <Register name="PDB0_SC" description="Status and Control register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDOK" description="Load OK" start="0" size="1" access="Read/Write" />
      <BitField name="CONT" description="Continuous Mode Enable" start="1" size="1" access="Read/Write">
        <Enum name="CONT_0" description="PDB operation in One-Shot mode" start="0" />
        <Enum name="CONT_1" description="PDB operation in Continuous mode" start="0x1" />
      </BitField>
      <BitField name="MULT" description="Multiplication Factor Select for Prescaler" start="2" size="2" access="Read/Write">
        <Enum name="MULT_0" description="Multiplication factor is 1." start="0" />
        <Enum name="MULT_1" description="Multiplication factor is 10." start="0x1" />
        <Enum name="MULT_2" description="Multiplication factor is 20." start="0x2" />
        <Enum name="MULT_3" description="Multiplication factor is 40." start="0x3" />
      </BitField>
      <BitField name="PDBIE" description="PDB Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="PDBIE_0" description="PDB interrupt disabled." start="0" />
        <Enum name="PDBIE_1" description="PDB interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PDBIF" description="PDB Interrupt Flag" start="6" size="1" access="Read/Write" />
      <BitField name="PDBEN" description="PDB Enable" start="7" size="1" access="Read/Write">
        <Enum name="PDBEN_0" description="PDB disabled. Counter is off." start="0" />
        <Enum name="PDBEN_1" description="PDB enabled." start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Input Source Select" start="8" size="4" access="Read/Write">
        <Enum name="TRGSEL_0" description="Trigger-In 0 is selected." start="0" />
        <Enum name="TRGSEL_1" description="Trigger-In 1 is selected." start="0x1" />
        <Enum name="TRGSEL_2" description="Trigger-In 2 is selected." start="0x2" />
        <Enum name="TRGSEL_3" description="Trigger-In 3 is selected." start="0x3" />
        <Enum name="TRGSEL_4" description="Trigger-In 4 is selected." start="0x4" />
        <Enum name="TRGSEL_5" description="Trigger-In 5 is selected." start="0x5" />
        <Enum name="TRGSEL_6" description="Trigger-In 6 is selected." start="0x6" />
        <Enum name="TRGSEL_7" description="Trigger-In 7 is selected." start="0x7" />
        <Enum name="TRGSEL_8" description="Trigger-In 8 is selected." start="0x8" />
        <Enum name="TRGSEL_9" description="Trigger-In 9 is selected." start="0x9" />
        <Enum name="TRGSEL_10" description="Trigger-In 10 is selected." start="0xA" />
        <Enum name="TRGSEL_11" description="Trigger-In 11 is selected." start="0xB" />
        <Enum name="TRGSEL_12" description="Trigger-In 12 is selected." start="0xC" />
        <Enum name="TRGSEL_13" description="Trigger-In 13 is selected." start="0xD" />
        <Enum name="TRGSEL_14" description="Trigger-In 14 is selected." start="0xE" />
        <Enum name="TRGSEL_15" description="Software trigger is selected." start="0xF" />
      </BitField>
      <BitField name="PRESCALER" description="Prescaler Divider Select" start="12" size="3" access="Read/Write">
        <Enum name="PRESCALER_0" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." start="0" />
        <Enum name="PRESCALER_1" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." start="0x1" />
        <Enum name="PRESCALER_2" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." start="0x2" />
        <Enum name="PRESCALER_3" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." start="0x3" />
        <Enum name="PRESCALER_4" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." start="0x4" />
        <Enum name="PRESCALER_5" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." start="0x5" />
        <Enum name="PRESCALER_6" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." start="0x6" />
        <Enum name="PRESCALER_7" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." start="0x7" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="15" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA enabled." start="0x1" />
      </BitField>
      <BitField name="SWTRIG" description="Software Trigger" start="16" size="1" access="WriteOnly" />
      <BitField name="PDBEIE" description="PDB Sequence Error Interrupt Enable" start="17" size="1" access="Read/Write">
        <Enum name="PDBEIE_0" description="PDB sequence error interrupt disabled." start="0" />
        <Enum name="PDBEIE_1" description="PDB sequence error interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LDMOD" description="Load Mode Select" start="18" size="2" access="Read/Write">
        <Enum name="LDMOD_0" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." start="0" />
        <Enum name="LDMOD_1" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." start="0x1" />
        <Enum name="LDMOD_2" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." start="0x2" />
        <Enum name="LDMOD_3" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." start="0x3" />
      </BitField>
    </Register>
    <Register name="PDB0_MOD" description="Modulus register" start="+0x4" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="PDB Modulus" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CNT" description="Counter register" start="+0x8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNT" description="PDB Counter" start="0" size="16" access="ReadOnly" />
    </Register>
    <Register name="PDB0_IDLY" description="Interrupt Delay register" start="+0xC" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="IDLY" description="PDB Interrupt Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHC1" description="Channel n Control register 1" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EN0" description="PDB Channel Pre-Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN1" description="PDB Channel Pre-Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN2" description="PDB Channel Pre-Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN3" description="PDB Channel Pre-Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN4" description="PDB Channel Pre-Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN5" description="PDB Channel Pre-Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN6" description="PDB Channel Pre-Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN7" description="PDB Channel Pre-Trigger Enable" start="7" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="TOS0" description="PDB Channel Pre-Trigger Output Select" start="8" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS1" description="PDB Channel Pre-Trigger Output Select" start="9" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS2" description="PDB Channel Pre-Trigger Output Select" start="10" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS3" description="PDB Channel Pre-Trigger Output Select" start="11" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS4" description="PDB Channel Pre-Trigger Output Select" start="12" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS5" description="PDB Channel Pre-Trigger Output Select" start="13" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS6" description="PDB Channel Pre-Trigger Output Select" start="14" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS7" description="PDB Channel Pre-Trigger Output Select" start="15" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="16" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="17" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="18" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="19" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="20" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="21" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="22" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="23" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_CHS" description="Channel n Status register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERR0" description="PDB Channel Sequence Error Flags" start="0" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR1" description="PDB Channel Sequence Error Flags" start="1" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR2" description="PDB Channel Sequence Error Flags" start="2" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR3" description="PDB Channel Sequence Error Flags" start="3" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR4" description="PDB Channel Sequence Error Flags" start="4" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR5" description="PDB Channel Sequence Error Flags" start="5" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR6" description="PDB Channel Sequence Error Flags" start="6" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR7" description="PDB Channel Sequence Error Flags" start="7" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="CF" description="PDB Channel Flags" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY0" description="Channel n Delay 0 register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY1" description="Channel n Delay 1 register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY2" description="Channel n Delay 2 register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY3" description="Channel n Delay 3 register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY4" description="Channel n Delay 4 register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY5" description="Channel n Delay 5 register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY6" description="Channel n Delay 6 register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY7" description="Channel n Delay 7 register" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_DACINTC" description="DAC Interval Trigger n Control register" start="+0x150" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TOE" description="DAC Interval Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="TOE_0" description="DAC interval trigger disabled." start="0" />
        <Enum name="TOE_1" description="DAC interval trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EXT" description="DAC External Trigger Input Enable" start="1" size="1" access="Read/Write">
        <Enum name="EXT_0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="EXT_1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_DACINT" description="DAC Interval n register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INT" description="DAC Interval" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_POEN" description="Pulse-Out n Enable register" start="+0x190" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POEN0" description="PDB Pulse-Out Enable" start="0" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN1" description="PDB Pulse-Out Enable" start="1" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN2" description="PDB Pulse-Out Enable" start="2" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN3" description="PDB Pulse-Out Enable" start="3" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN4" description="PDB Pulse-Out Enable" start="4" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN5" description="PDB Pulse-Out Enable" start="5" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN6" description="PDB Pulse-Out Enable" start="6" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN7" description="PDB Pulse-Out Enable" start="7" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_PODLY" description="Pulse-Out n Delay register" start="+0x194" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY2" description="PDB Pulse-Out Delay 2" start="0" size="16" access="Read/Write" />
      <BitField name="DLY1" description="PDB Pulse-Out Delay 1" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB2" description="Programmable Delay Block" start="0x40033000">
    <Register name="PDB0_SC" description="Status and Control register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDOK" description="Load OK" start="0" size="1" access="Read/Write" />
      <BitField name="CONT" description="Continuous Mode Enable" start="1" size="1" access="Read/Write">
        <Enum name="CONT_0" description="PDB operation in One-Shot mode" start="0" />
        <Enum name="CONT_1" description="PDB operation in Continuous mode" start="0x1" />
      </BitField>
      <BitField name="MULT" description="Multiplication Factor Select for Prescaler" start="2" size="2" access="Read/Write">
        <Enum name="MULT_0" description="Multiplication factor is 1." start="0" />
        <Enum name="MULT_1" description="Multiplication factor is 10." start="0x1" />
        <Enum name="MULT_2" description="Multiplication factor is 20." start="0x2" />
        <Enum name="MULT_3" description="Multiplication factor is 40." start="0x3" />
      </BitField>
      <BitField name="PDBIE" description="PDB Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="PDBIE_0" description="PDB interrupt disabled." start="0" />
        <Enum name="PDBIE_1" description="PDB interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PDBIF" description="PDB Interrupt Flag" start="6" size="1" access="Read/Write" />
      <BitField name="PDBEN" description="PDB Enable" start="7" size="1" access="Read/Write">
        <Enum name="PDBEN_0" description="PDB disabled. Counter is off." start="0" />
        <Enum name="PDBEN_1" description="PDB enabled." start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Input Source Select" start="8" size="4" access="Read/Write">
        <Enum name="TRGSEL_0" description="Trigger-In 0 is selected." start="0" />
        <Enum name="TRGSEL_1" description="Trigger-In 1 is selected." start="0x1" />
        <Enum name="TRGSEL_2" description="Trigger-In 2 is selected." start="0x2" />
        <Enum name="TRGSEL_3" description="Trigger-In 3 is selected." start="0x3" />
        <Enum name="TRGSEL_4" description="Trigger-In 4 is selected." start="0x4" />
        <Enum name="TRGSEL_5" description="Trigger-In 5 is selected." start="0x5" />
        <Enum name="TRGSEL_6" description="Trigger-In 6 is selected." start="0x6" />
        <Enum name="TRGSEL_7" description="Trigger-In 7 is selected." start="0x7" />
        <Enum name="TRGSEL_8" description="Trigger-In 8 is selected." start="0x8" />
        <Enum name="TRGSEL_9" description="Trigger-In 9 is selected." start="0x9" />
        <Enum name="TRGSEL_10" description="Trigger-In 10 is selected." start="0xA" />
        <Enum name="TRGSEL_11" description="Trigger-In 11 is selected." start="0xB" />
        <Enum name="TRGSEL_12" description="Trigger-In 12 is selected." start="0xC" />
        <Enum name="TRGSEL_13" description="Trigger-In 13 is selected." start="0xD" />
        <Enum name="TRGSEL_14" description="Trigger-In 14 is selected." start="0xE" />
        <Enum name="TRGSEL_15" description="Software trigger is selected." start="0xF" />
      </BitField>
      <BitField name="PRESCALER" description="Prescaler Divider Select" start="12" size="3" access="Read/Write">
        <Enum name="PRESCALER_0" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." start="0" />
        <Enum name="PRESCALER_1" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." start="0x1" />
        <Enum name="PRESCALER_2" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." start="0x2" />
        <Enum name="PRESCALER_3" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." start="0x3" />
        <Enum name="PRESCALER_4" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." start="0x4" />
        <Enum name="PRESCALER_5" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." start="0x5" />
        <Enum name="PRESCALER_6" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." start="0x6" />
        <Enum name="PRESCALER_7" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." start="0x7" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="15" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA enabled." start="0x1" />
      </BitField>
      <BitField name="SWTRIG" description="Software Trigger" start="16" size="1" access="WriteOnly" />
      <BitField name="PDBEIE" description="PDB Sequence Error Interrupt Enable" start="17" size="1" access="Read/Write">
        <Enum name="PDBEIE_0" description="PDB sequence error interrupt disabled." start="0" />
        <Enum name="PDBEIE_1" description="PDB sequence error interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LDMOD" description="Load Mode Select" start="18" size="2" access="Read/Write">
        <Enum name="LDMOD_0" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." start="0" />
        <Enum name="LDMOD_1" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." start="0x1" />
        <Enum name="LDMOD_2" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." start="0x2" />
        <Enum name="LDMOD_3" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." start="0x3" />
      </BitField>
    </Register>
    <Register name="PDB0_MOD" description="Modulus register" start="+0x4" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="PDB Modulus" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CNT" description="Counter register" start="+0x8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNT" description="PDB Counter" start="0" size="16" access="ReadOnly" />
    </Register>
    <Register name="PDB0_IDLY" description="Interrupt Delay register" start="+0xC" size="4" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="IDLY" description="PDB Interrupt Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHC1" description="Channel n Control register 1" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EN0" description="PDB Channel Pre-Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN1" description="PDB Channel Pre-Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN2" description="PDB Channel Pre-Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN3" description="PDB Channel Pre-Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN4" description="PDB Channel Pre-Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN5" description="PDB Channel Pre-Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN6" description="PDB Channel Pre-Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EN7" description="PDB Channel Pre-Trigger Enable" start="7" size="1" access="Read/Write">
        <Enum name="EN_0" description="PDB channel's corresponding pre-trigger disabled." start="0" />
        <Enum name="EN_1" description="PDB channel's corresponding pre-trigger enabled." start="0x1" />
      </BitField>
      <BitField name="TOS0" description="PDB Channel Pre-Trigger Output Select" start="8" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS1" description="PDB Channel Pre-Trigger Output Select" start="9" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS2" description="PDB Channel Pre-Trigger Output Select" start="10" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS3" description="PDB Channel Pre-Trigger Output Select" start="11" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS4" description="PDB Channel Pre-Trigger Output Select" start="12" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS5" description="PDB Channel Pre-Trigger Output Select" start="13" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS6" description="PDB Channel Pre-Trigger Output Select" start="14" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="TOS7" description="PDB Channel Pre-Trigger Output Select" start="15" size="1" access="Read/Write">
        <Enum name="TOS_0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="TOS_1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." start="0x1" />
      </BitField>
      <BitField name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="16" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="17" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="18" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="19" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="20" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="21" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="22" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
      <BitField name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable" start="23" size="1" access="Read/Write">
        <Enum name="BB_0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." start="0" />
        <Enum name="BB_1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_CHS" description="Channel n Status register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERR0" description="PDB Channel Sequence Error Flags" start="0" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR1" description="PDB Channel Sequence Error Flags" start="1" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR2" description="PDB Channel Sequence Error Flags" start="2" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR3" description="PDB Channel Sequence Error Flags" start="3" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR4" description="PDB Channel Sequence Error Flags" start="4" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR5" description="PDB Channel Sequence Error Flags" start="5" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR6" description="PDB Channel Sequence Error Flags" start="6" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="ERR7" description="PDB Channel Sequence Error Flags" start="7" size="1" access="Read/Write">
        <Enum name="ERR_0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." start="0" />
        <Enum name="ERR_1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." start="0x1" />
      </BitField>
      <BitField name="CF" description="PDB Channel Flags" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY0" description="Channel n Delay 0 register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY1" description="Channel n Delay 1 register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY2" description="Channel n Delay 2 register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY3" description="Channel n Delay 3 register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY4" description="Channel n Delay 4 register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY5" description="Channel n Delay 5 register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY6" description="Channel n Delay 6 register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_CHDLY7" description="Channel n Delay 7 register" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="PDB Channel Delay" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_DACINTC" description="DAC Interval Trigger n Control register" start="+0x150" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TOE" description="DAC Interval Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="TOE_0" description="DAC interval trigger disabled." start="0" />
        <Enum name="TOE_1" description="DAC interval trigger enabled." start="0x1" />
      </BitField>
      <BitField name="EXT" description="DAC External Trigger Input Enable" start="1" size="1" access="Read/Write">
        <Enum name="EXT_0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." start="0" />
        <Enum name="EXT_1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_DACINT" description="DAC Interval n register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INT" description="DAC Interval" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="PDB0_POEN" description="Pulse-Out n Enable register" start="+0x190" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POEN0" description="PDB Pulse-Out Enable" start="0" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN1" description="PDB Pulse-Out Enable" start="1" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN2" description="PDB Pulse-Out Enable" start="2" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN3" description="PDB Pulse-Out Enable" start="3" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN4" description="PDB Pulse-Out Enable" start="4" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN5" description="PDB Pulse-Out Enable" start="5" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN6" description="PDB Pulse-Out Enable" start="6" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
      <BitField name="POEN7" description="PDB Pulse-Out Enable" start="7" size="1" access="Read/Write">
        <Enum name="POEN_0" description="PDB Pulse-Out disabled" start="0" />
        <Enum name="POEN_1" description="PDB Pulse-Out enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="PDB0_PODLY" description="Pulse-Out n Delay register" start="+0x194" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY2" description="PDB Pulse-Out Delay 2" start="0" size="16" access="Read/Write" />
      <BitField name="DLY1" description="PDB Pulse-Out Delay 1" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPIT0" description="Low Power Periodic Interrupt Timer (LPIT)" start="0x40037000">
    <Register name="LPIT0_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Number" start="0" size="16" access="ReadOnly" />
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField name="CHANNEL" description="Number of Timer Channels" start="0" size="8" access="ReadOnly" />
      <BitField name="EXT_TRIG" description="Number of External Trigger Inputs" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_MCR" description="Module Control Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="M_CEN" description="Module Clock Enable" start="0" size="1" access="Read/Write">
        <Enum name="M_CEN_0" description="Protocol clock to timers is disabled" start="0" />
        <Enum name="M_CEN_1" description="Protocol clock to timers is enabled" start="0x1" />
      </BitField>
      <BitField name="SW_RST" description="Software Reset Bit" start="1" size="1" access="Read/Write">
        <Enum name="SW_RST_0" description="Timer channels and registers are not reset" start="0" />
        <Enum name="SW_RST_1" description="Timer channels and registers are reset" start="0x1" />
      </BitField>
      <BitField name="DOZE_EN" description="DOZE Mode Enable Bit" start="2" size="1" access="Read/Write">
        <Enum name="DOZE_EN_0" description="Timer channels are stopped in DOZE mode" start="0" />
        <Enum name="DOZE_EN_1" description="Timer channels continue to run in DOZE mode" start="0x1" />
      </BitField>
      <BitField name="DBG_EN" description="Debug Enable Bit" start="3" size="1" access="Read/Write">
        <Enum name="DBG_EN_0" description="Timer channels are stopped in Debug mode" start="0" />
        <Enum name="DBG_EN_1" description="Timer channels continue to run in Debug mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="LPIT0_MSR" description="Module Status Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIF0" description="Channel 0 Timer Interrupt Flag" start="0" size="1" access="Read/Write">
        <Enum name="TIF0_0" description="Timer has not timed out" start="0" />
        <Enum name="TIF0_1" description="Timeout has occurred" start="0x1" />
      </BitField>
      <BitField name="TIF1" description="Channel 1 Timer Interrupt Flag" start="1" size="1" access="Read/Write">
        <Enum name="TIF1_0" description="Timer has not timed out" start="0" />
        <Enum name="TIF1_1" description="Timeout has occurred" start="0x1" />
      </BitField>
      <BitField name="TIF2" description="Channel 2 Timer Interrupt Flag" start="2" size="1" access="Read/Write">
        <Enum name="TIF2_0" description="Timer has not timed out" start="0" />
        <Enum name="TIF2_1" description="Timeout has occurred" start="0x1" />
      </BitField>
      <BitField name="TIF3" description="Channel 3 Timer Interrupt Flag" start="3" size="1" access="Read/Write">
        <Enum name="TIF3_0" description="Timer has not timed out" start="0" />
        <Enum name="TIF3_1" description="Timeout has occurred" start="0x1" />
      </BitField>
    </Register>
    <Register name="LPIT0_MIER" description="Module Interrupt Enable Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIE0" description="Channel 0 Timer Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TIE0_0" description="Interrupt generation is disabled" start="0" />
        <Enum name="TIE0_1" description="Interrupt generation is enabled" start="0x1" />
      </BitField>
      <BitField name="TIE1" description="Channel 1 Timer Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="TIE1_0" description="Interrupt generation is disabled" start="0" />
        <Enum name="TIE1_1" description="Interrupt generation is enabled" start="0x1" />
      </BitField>
      <BitField name="TIE2" description="Channel 2 Timer Interrupt Enable" start="2" size="1" access="Read/Write">
        <Enum name="TIE2_0" description="Interrupt generation is disabled" start="0" />
        <Enum name="TIE2_1" description="Interrupt generation is enabled" start="0x1" />
      </BitField>
      <BitField name="TIE3" description="Channel 3 Timer Interrupt Enable" start="3" size="1" access="Read/Write">
        <Enum name="TIE3_0" description="Interrupt generation is disabled" start="0" />
        <Enum name="TIE3_1" description="Interrupt generation is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="LPIT0_SETTEN" description="Set Timer Enable Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SET_T_EN_0" description="Set Timer 0 Enable" start="0" size="1" access="Read/Write">
        <Enum name="SET_T_EN_0_0" description="No effect" start="0" />
        <Enum name="SET_T_EN_0_1" description="Enables the Timer Channel 0" start="0x1" />
      </BitField>
      <BitField name="SET_T_EN_1" description="Set Timer 1 Enable" start="1" size="1" access="Read/Write">
        <Enum name="SET_T_EN_1_0" description="No Effect" start="0" />
        <Enum name="SET_T_EN_1_1" description="Enables the Timer Channel 1" start="0x1" />
      </BitField>
      <BitField name="SET_T_EN_2" description="Set Timer 2 Enable" start="2" size="1" access="Read/Write">
        <Enum name="SET_T_EN_2_0" description="No Effect" start="0" />
        <Enum name="SET_T_EN_2_1" description="Enables the Timer Channel 2" start="0x1" />
      </BitField>
      <BitField name="SET_T_EN_3" description="Set Timer 3 Enable" start="3" size="1" access="Read/Write">
        <Enum name="SET_T_EN_3_0" description="No effect" start="0" />
        <Enum name="SET_T_EN_3_1" description="Enables the Timer Channel 3" start="0x1" />
      </BitField>
    </Register>
    <Register name="LPIT0_CLRTEN" description="Clear Timer Enable Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLR_T_EN_0" description="Clear Timer 0 Enable" start="0" size="1" access="WriteOnly">
        <Enum name="CLR_T_EN_0_0" description="No action" start="0" />
        <Enum name="CLR_T_EN_0_1" description="Clear T_EN bit for Timer Channel 0" start="0x1" />
      </BitField>
      <BitField name="CLR_T_EN_1" description="Clear Timer 1 Enable" start="1" size="1" access="WriteOnly">
        <Enum name="CLR_T_EN_1_0" description="No Action" start="0" />
        <Enum name="CLR_T_EN_1_1" description="Clear T_EN bit for Timer Channel 1" start="0x1" />
      </BitField>
      <BitField name="CLR_T_EN_2" description="Clear Timer 2 Enable" start="2" size="1" access="WriteOnly">
        <Enum name="CLR_T_EN_2_0" description="No Action" start="0" />
        <Enum name="CLR_T_EN_2_1" description="Clear T_EN bit for Timer Channel 2" start="0x1" />
      </BitField>
      <BitField name="CLR_T_EN_3" description="Clear Timer 3 Enable" start="3" size="1" access="WriteOnly">
        <Enum name="CLR_T_EN_3_0" description="No Action" start="0" />
        <Enum name="CLR_T_EN_3_1" description="Clear T_EN bit for Timer Channel 3" start="0x1" />
      </BitField>
    </Register>
    <Register name="LPIT0_TVAL0" description="Timer Value Register" start="+0x20+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_VAL" description="Timer Value" start="0" size="32" access="Read/Write">
        <Enum name="TMR_VAL_0" description="Invalid load value in compare modes" start="0" />
      </BitField>
    </Register>
    <Register name="LPIT0_TVAL1" description="Timer Value Register" start="+0x20+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_VAL" description="Timer Value" start="0" size="32" access="Read/Write">
        <Enum name="TMR_VAL_0" description="Invalid load value in compare modes" start="0" />
      </BitField>
    </Register>
    <Register name="LPIT0_TVAL2" description="Timer Value Register" start="+0x20+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_VAL" description="Timer Value" start="0" size="32" access="Read/Write">
        <Enum name="TMR_VAL_0" description="Invalid load value in compare modes" start="0" />
      </BitField>
    </Register>
    <Register name="LPIT0_TVAL3" description="Timer Value Register" start="+0x20+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_VAL" description="Timer Value" start="0" size="32" access="Read/Write">
        <Enum name="TMR_VAL_0" description="Invalid load value in compare modes" start="0" />
      </BitField>
    </Register>
    <Register name="LPIT0_CVAL0" description="Current Timer Value" start="+0x24+0" size="4" access="ReadOnly" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_CUR_VAL" description="Current Timer Value" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_CVAL1" description="Current Timer Value" start="+0x24+16" size="4" access="ReadOnly" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_CUR_VAL" description="Current Timer Value" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_CVAL2" description="Current Timer Value" start="+0x24+32" size="4" access="ReadOnly" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_CUR_VAL" description="Current Timer Value" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_CVAL3" description="Current Timer Value" start="+0x24+48" size="4" access="ReadOnly" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_CUR_VAL" description="Current Timer Value" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="LPIT0_TCTRL0" description="Timer Control Register" start="+0x28+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="T_EN" description="Timer Enable" start="0" size="1" access="Read/Write">
        <Enum name="T_EN_0" description="Timer Channel is disabled" start="0" />
        <Enum name="T_EN_1" description="Timer Channel is enabled" start="0x1" />
      </BitField>
      <BitField name="CHAIN" description="Chain Channel" start="1" size="1" access="Read/Write">
        <Enum name="CHAIN_0" description="Channel Chaining is disabled. Channel Timer runs independently." start="0" />
        <Enum name="CHAIN_1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" start="0x1" />
      </BitField>
      <BitField name="MODE" description="Timer Operation Mode" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="32-bit Periodic Counter" start="0" />
        <Enum name="MODE_1" description="Dual 16-bit Periodic Counter" start="0x1" />
        <Enum name="MODE_2" description="32-bit Trigger Accumulator" start="0x2" />
        <Enum name="MODE_3" description="32-bit Trigger Input Capture" start="0x3" />
      </BitField>
      <BitField name="TSOT" description="Timer Start On Trigger" start="16" size="1" access="Read/Write">
        <Enum name="TSOT_0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" start="0" />
        <Enum name="TSOT_1" description="Timer starts to decrement when rising edge on selected trigger is detected" start="0x1" />
      </BitField>
      <BitField name="TSOI" description="Timer Stop On Interrupt" start="17" size="1" access="Read/Write">
        <Enum name="TSOI_0" description="Timer does not stop after timeout" start="0" />
        <Enum name="TSOI_1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" start="0x1" />
      </BitField>
      <BitField name="TROT" description="Timer Reload On Trigger" start="18" size="1" access="Read/Write">
        <Enum name="TROT_0" description="Timer will not reload on selected trigger" start="0" />
        <Enum name="TROT_1" description="Timer will reload on selected trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SRC" description="Trigger Source" start="23" size="1" access="Read/Write">
        <Enum name="TRG_SRC_0" description="Trigger source selected in external" start="0" />
        <Enum name="TRG_SRC_1" description="Trigger source selected is the internal trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SEL" description="Trigger Select" start="24" size="4" access="Read/Write">
        <Enum name="TRG_SEL_0" description="Timer channel 0 trigger source is selected" start="0" />
        <Enum name="TRG_SEL_1" description="Timer channel 1 trigger source is selected" start="0x1" />
        <Enum name="TRG_SEL_2" description="Timer channel 2 trigger source is selected" start="0x2" />
      </BitField>
    </Register>
    <Register name="LPIT0_TCTRL1" description="Timer Control Register" start="+0x28+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="T_EN" description="Timer Enable" start="0" size="1" access="Read/Write">
        <Enum name="T_EN_0" description="Timer Channel is disabled" start="0" />
        <Enum name="T_EN_1" description="Timer Channel is enabled" start="0x1" />
      </BitField>
      <BitField name="CHAIN" description="Chain Channel" start="1" size="1" access="Read/Write">
        <Enum name="CHAIN_0" description="Channel Chaining is disabled. Channel Timer runs independently." start="0" />
        <Enum name="CHAIN_1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" start="0x1" />
      </BitField>
      <BitField name="MODE" description="Timer Operation Mode" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="32-bit Periodic Counter" start="0" />
        <Enum name="MODE_1" description="Dual 16-bit Periodic Counter" start="0x1" />
        <Enum name="MODE_2" description="32-bit Trigger Accumulator" start="0x2" />
        <Enum name="MODE_3" description="32-bit Trigger Input Capture" start="0x3" />
      </BitField>
      <BitField name="TSOT" description="Timer Start On Trigger" start="16" size="1" access="Read/Write">
        <Enum name="TSOT_0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" start="0" />
        <Enum name="TSOT_1" description="Timer starts to decrement when rising edge on selected trigger is detected" start="0x1" />
      </BitField>
      <BitField name="TSOI" description="Timer Stop On Interrupt" start="17" size="1" access="Read/Write">
        <Enum name="TSOI_0" description="Timer does not stop after timeout" start="0" />
        <Enum name="TSOI_1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" start="0x1" />
      </BitField>
      <BitField name="TROT" description="Timer Reload On Trigger" start="18" size="1" access="Read/Write">
        <Enum name="TROT_0" description="Timer will not reload on selected trigger" start="0" />
        <Enum name="TROT_1" description="Timer will reload on selected trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SRC" description="Trigger Source" start="23" size="1" access="Read/Write">
        <Enum name="TRG_SRC_0" description="Trigger source selected in external" start="0" />
        <Enum name="TRG_SRC_1" description="Trigger source selected is the internal trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SEL" description="Trigger Select" start="24" size="4" access="Read/Write">
        <Enum name="TRG_SEL_0" description="Timer channel 0 trigger source is selected" start="0" />
        <Enum name="TRG_SEL_1" description="Timer channel 1 trigger source is selected" start="0x1" />
        <Enum name="TRG_SEL_2" description="Timer channel 2 trigger source is selected" start="0x2" />
      </BitField>
    </Register>
    <Register name="LPIT0_TCTRL2" description="Timer Control Register" start="+0x28+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="T_EN" description="Timer Enable" start="0" size="1" access="Read/Write">
        <Enum name="T_EN_0" description="Timer Channel is disabled" start="0" />
        <Enum name="T_EN_1" description="Timer Channel is enabled" start="0x1" />
      </BitField>
      <BitField name="CHAIN" description="Chain Channel" start="1" size="1" access="Read/Write">
        <Enum name="CHAIN_0" description="Channel Chaining is disabled. Channel Timer runs independently." start="0" />
        <Enum name="CHAIN_1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" start="0x1" />
      </BitField>
      <BitField name="MODE" description="Timer Operation Mode" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="32-bit Periodic Counter" start="0" />
        <Enum name="MODE_1" description="Dual 16-bit Periodic Counter" start="0x1" />
        <Enum name="MODE_2" description="32-bit Trigger Accumulator" start="0x2" />
        <Enum name="MODE_3" description="32-bit Trigger Input Capture" start="0x3" />
      </BitField>
      <BitField name="TSOT" description="Timer Start On Trigger" start="16" size="1" access="Read/Write">
        <Enum name="TSOT_0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" start="0" />
        <Enum name="TSOT_1" description="Timer starts to decrement when rising edge on selected trigger is detected" start="0x1" />
      </BitField>
      <BitField name="TSOI" description="Timer Stop On Interrupt" start="17" size="1" access="Read/Write">
        <Enum name="TSOI_0" description="Timer does not stop after timeout" start="0" />
        <Enum name="TSOI_1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" start="0x1" />
      </BitField>
      <BitField name="TROT" description="Timer Reload On Trigger" start="18" size="1" access="Read/Write">
        <Enum name="TROT_0" description="Timer will not reload on selected trigger" start="0" />
        <Enum name="TROT_1" description="Timer will reload on selected trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SRC" description="Trigger Source" start="23" size="1" access="Read/Write">
        <Enum name="TRG_SRC_0" description="Trigger source selected in external" start="0" />
        <Enum name="TRG_SRC_1" description="Trigger source selected is the internal trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SEL" description="Trigger Select" start="24" size="4" access="Read/Write">
        <Enum name="TRG_SEL_0" description="Timer channel 0 trigger source is selected" start="0" />
        <Enum name="TRG_SEL_1" description="Timer channel 1 trigger source is selected" start="0x1" />
        <Enum name="TRG_SEL_2" description="Timer channel 2 trigger source is selected" start="0x2" />
      </BitField>
    </Register>
    <Register name="LPIT0_TCTRL3" description="Timer Control Register" start="+0x28+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="T_EN" description="Timer Enable" start="0" size="1" access="Read/Write">
        <Enum name="T_EN_0" description="Timer Channel is disabled" start="0" />
        <Enum name="T_EN_1" description="Timer Channel is enabled" start="0x1" />
      </BitField>
      <BitField name="CHAIN" description="Chain Channel" start="1" size="1" access="Read/Write">
        <Enum name="CHAIN_0" description="Channel Chaining is disabled. Channel Timer runs independently." start="0" />
        <Enum name="CHAIN_1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" start="0x1" />
      </BitField>
      <BitField name="MODE" description="Timer Operation Mode" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="32-bit Periodic Counter" start="0" />
        <Enum name="MODE_1" description="Dual 16-bit Periodic Counter" start="0x1" />
        <Enum name="MODE_2" description="32-bit Trigger Accumulator" start="0x2" />
        <Enum name="MODE_3" description="32-bit Trigger Input Capture" start="0x3" />
      </BitField>
      <BitField name="TSOT" description="Timer Start On Trigger" start="16" size="1" access="Read/Write">
        <Enum name="TSOT_0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" start="0" />
        <Enum name="TSOT_1" description="Timer starts to decrement when rising edge on selected trigger is detected" start="0x1" />
      </BitField>
      <BitField name="TSOI" description="Timer Stop On Interrupt" start="17" size="1" access="Read/Write">
        <Enum name="TSOI_0" description="Timer does not stop after timeout" start="0" />
        <Enum name="TSOI_1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" start="0x1" />
      </BitField>
      <BitField name="TROT" description="Timer Reload On Trigger" start="18" size="1" access="Read/Write">
        <Enum name="TROT_0" description="Timer will not reload on selected trigger" start="0" />
        <Enum name="TROT_1" description="Timer will reload on selected trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SRC" description="Trigger Source" start="23" size="1" access="Read/Write">
        <Enum name="TRG_SRC_0" description="Trigger source selected in external" start="0" />
        <Enum name="TRG_SRC_1" description="Trigger source selected is the internal trigger" start="0x1" />
      </BitField>
      <BitField name="TRG_SEL" description="Trigger Select" start="24" size="4" access="Read/Write">
        <Enum name="TRG_SEL_0" description="Timer channel 0 trigger source is selected" start="0" />
        <Enum name="TRG_SEL_1" description="Timer channel 1 trigger source is selected" start="0x1" />
        <Enum name="TRG_SEL_2" description="Timer channel 2 trigger source is selected" start="0x2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM0" description="FlexTimer Module" start="0x40038000">
    <Register name="FTM0_SC" description="Status And Control" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Prescale Factor Selection" start="0" size="3" access="Read/Write">
        <Enum name="PS_0" description="Divide by 1" start="0" />
        <Enum name="PS_1" description="Divide by 2" start="0x1" />
        <Enum name="PS_2" description="Divide by 4" start="0x2" />
        <Enum name="PS_3" description="Divide by 8" start="0x3" />
        <Enum name="PS_4" description="Divide by 16" start="0x4" />
        <Enum name="PS_5" description="Divide by 32" start="0x5" />
        <Enum name="PS_6" description="Divide by 64" start="0x6" />
        <Enum name="PS_7" description="Divide by 128" start="0x7" />
      </BitField>
      <BitField name="CLKS" description="Clock Source Selection" start="3" size="2" access="Read/Write">
        <Enum name="CLKS_0" description="No clock selected. This in effect disables the FTM counter." start="0" />
        <Enum name="CLKS_1" description="FTM input clock" start="0x1" />
        <Enum name="CLKS_2" description="Fixed frequency clock" start="0x2" />
        <Enum name="CLKS_3" description="External clock" start="0x3" />
      </BitField>
      <BitField name="CPWMS" description="Center-Aligned PWM Select" start="5" size="1" access="Read/Write">
        <Enum name="CPWMS_0" description="FTM counter operates in Up Counting mode." start="0" />
        <Enum name="CPWMS_1" description="FTM counter operates in Up-Down Counting mode." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Reload Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Reload interrupt is disabled." start="0" />
        <Enum name="RIE_1" description="Reload interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="RF" description="Reload Flag" start="7" size="1" access="Read/Write">
        <Enum name="RF_0" description="FTM counter did not reach a reload point." start="0" />
        <Enum name="RF_1" description="FTM counter reached a reload point." start="0x1" />
      </BitField>
      <BitField name="TOIE" description="Timer Overflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="TOIE_0" description="Disable TOF interrupts. Use software polling." start="0" />
        <Enum name="TOIE_1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." start="0x1" />
      </BitField>
      <BitField name="TOF" description="Timer Overflow Flag" start="9" size="1" access="Read/Write">
        <Enum name="TOF_0" description="FTM counter has not overflowed." start="0" />
        <Enum name="TOF_1" description="FTM counter has overflowed." start="0x1" />
      </BitField>
      <BitField name="PWMEN0" description="Channel 0 PWM enable bit" start="16" size="1" access="Read/Write">
        <Enum name="PWMEN0_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN0_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN1" description="Channel 1 PWM enable bit" start="17" size="1" access="Read/Write">
        <Enum name="PWMEN1_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN1_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN2" description="Channel 2 PWM enable bit" start="18" size="1" access="Read/Write">
        <Enum name="PWMEN2_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN2_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN3" description="Channel 3 PWM enable bit" start="19" size="1" access="Read/Write">
        <Enum name="PWMEN3_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN3_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN4" description="Channel 4 PWM enable bit" start="20" size="1" access="Read/Write">
        <Enum name="PWMEN4_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN4_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN5" description="Channel 5 PWM enable bit" start="21" size="1" access="Read/Write">
        <Enum name="PWMEN5_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN5_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN6" description="Channel 6 PWM enable bit" start="22" size="1" access="Read/Write">
        <Enum name="PWMEN6_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN6_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN7" description="Channel 7 PWM enable bit" start="23" size="1" access="Read/Write">
        <Enum name="PWMEN7_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN7_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="FLTPS" description="Filter Prescaler" start="24" size="4" access="Read/Write">
        <Enum name="FLTPS_0" description="Divide by 1" start="0" />
        <Enum name="FLTPS_1" description="Divide by 2" start="0x1" />
        <Enum name="FLTPS_2" description="Divide by 3" start="0x2" />
        <Enum name="FLTPS_3" description="Divide by 4" start="0x3" />
        <Enum name="FLTPS_4" description="Divide by 5" start="0x4" />
        <Enum name="FLTPS_5" description="Divide by 6" start="0x5" />
        <Enum name="FLTPS_6" description="Divide by 7" start="0x6" />
        <Enum name="FLTPS_7" description="Divide by 8" start="0x7" />
        <Enum name="FLTPS_8" description="Divide by 9" start="0x8" />
        <Enum name="FLTPS_9" description="Divide by 10" start="0x9" />
        <Enum name="FLTPS_10" description="Divide by 11" start="0xA" />
        <Enum name="FLTPS_11" description="Divide by 12" start="0xB" />
        <Enum name="FLTPS_12" description="Divide by 13" start="0xC" />
        <Enum name="FLTPS_13" description="Divide by 14" start="0xD" />
        <Enum name="FLTPS_14" description="Divide by 15" start="0xE" />
        <Enum name="FLTPS_15" description="Divide by 16" start="0xF" />
      </BitField>
    </Register>
    <Register name="FTM0_CNT" description="Counter" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNT" description="Counter Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD" description="Modulo" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Modulo Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0SC" description="Channel (n) Status And Control" start="+0xC+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C1SC" description="Channel (n) Status And Control" start="+0xC+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C2SC" description="Channel (n) Status And Control" start="+0xC+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C3SC" description="Channel (n) Status And Control" start="+0xC+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C4SC" description="Channel (n) Status And Control" start="+0xC+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C5SC" description="Channel (n) Status And Control" start="+0xC+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C6SC" description="Channel (n) Status And Control" start="+0xC+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C7SC" description="Channel (n) Status And Control" start="+0xC+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C0V" description="Channel (n) Value" start="+0x10+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V" description="Channel (n) Value" start="+0x10+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V" description="Channel (n) Value" start="+0x10+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V" description="Channel (n) Value" start="+0x10+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V" description="Channel (n) Value" start="+0x10+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V" description="Channel (n) Value" start="+0x10+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V" description="Channel (n) Value" start="+0x10+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V" description="Channel (n) Value" start="+0x10+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_CNTIN" description="Counter Initial Value" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INIT" description="Initial Value Of The FTM Counter" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_STATUS" description="Capture And Compare Status" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0F" description="Channel 0 Flag" start="0" size="1" access="Read/Write">
        <Enum name="CH0F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH0F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH1F" description="Channel 1 Flag" start="1" size="1" access="Read/Write">
        <Enum name="CH1F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH1F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH2F" description="Channel 2 Flag" start="2" size="1" access="Read/Write">
        <Enum name="CH2F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH2F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH3F" description="Channel 3 Flag" start="3" size="1" access="Read/Write">
        <Enum name="CH3F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH3F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH4F" description="Channel 4 Flag" start="4" size="1" access="Read/Write">
        <Enum name="CH4F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH4F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH5F" description="Channel 5 Flag" start="5" size="1" access="Read/Write">
        <Enum name="CH5F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH5F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH6F" description="Channel 6 Flag" start="6" size="1" access="Read/Write">
        <Enum name="CH6F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH6F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH7F" description="Channel 7 Flag" start="7" size="1" access="Read/Write">
        <Enum name="CH7F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH7F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_MODE" description="Features Mode Selection" start="+0x54" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="FTMEN" description="FTM Enable" start="0" size="1" access="Read/Write">
        <Enum name="FTMEN_0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." start="0" />
        <Enum name="FTMEN_1" description="Free running counter and synchronization are different from TPM behavior." start="0x1" />
      </BitField>
      <BitField name="INIT" description="Initialize The Channels Output" start="1" size="1" access="Read/Write" />
      <BitField name="WPDIS" description="Write Protection Disable" start="2" size="1" access="Read/Write">
        <Enum name="WPDIS_0" description="Write protection is enabled." start="0" />
        <Enum name="WPDIS_1" description="Write protection is disabled." start="0x1" />
      </BitField>
      <BitField name="PWMSYNC" description="PWM Synchronization Mode" start="3" size="1" access="Read/Write">
        <Enum name="PWMSYNC_0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." start="0" />
        <Enum name="PWMSYNC_1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="CAPTEST" description="Capture Test Mode Enable" start="4" size="1" access="Read/Write">
        <Enum name="CAPTEST_0" description="Capture test mode is disabled." start="0" />
        <Enum name="CAPTEST_1" description="Capture test mode is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTM" description="Fault Control Mode" start="5" size="2" access="Read/Write">
        <Enum name="FAULTM_0" description="Fault control is disabled for all channels." start="0" />
        <Enum name="FAULTM_1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." start="0x1" />
        <Enum name="FAULTM_2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." start="0x2" />
        <Enum name="FAULTM_3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." start="0x3" />
      </BitField>
      <BitField name="FAULTIE" description="Fault Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="FAULTIE_0" description="Fault control interrupt is disabled." start="0" />
        <Enum name="FAULTIE_1" description="Fault control interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNC" description="Synchronization" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNTMIN" description="Minimum Loading Point Enable" start="0" size="1" access="Read/Write">
        <Enum name="CNTMIN_0" description="The minimum loading point is disabled." start="0" />
        <Enum name="CNTMIN_1" description="The minimum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="CNTMAX" description="Maximum Loading Point Enable" start="1" size="1" access="Read/Write">
        <Enum name="CNTMAX_0" description="The maximum loading point is disabled." start="0" />
        <Enum name="CNTMAX_1" description="The maximum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)" start="2" size="1" access="Read/Write">
        <Enum name="REINIT_0" description="FTM counter continues to count normally." start="0" />
        <Enum name="REINIT_1" description="FTM counter is updated with its initial value when the selected trigger is detected." start="0x1" />
      </BitField>
      <BitField name="SYNCHOM" description="Output Mask Synchronization" start="3" size="1" access="Read/Write">
        <Enum name="SYNCHOM_0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." start="0" />
        <Enum name="SYNCHOM_1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="TRIG0" description="PWM Synchronization Hardware Trigger 0" start="4" size="1" access="Read/Write">
        <Enum name="TRIG0_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG0_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG1" description="PWM Synchronization Hardware Trigger 1" start="5" size="1" access="Read/Write">
        <Enum name="TRIG1_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG1_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG2" description="PWM Synchronization Hardware Trigger 2" start="6" size="1" access="Read/Write">
        <Enum name="TRIG2_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG2_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="SWSYNC" description="PWM Synchronization Software Trigger" start="7" size="1" access="Read/Write">
        <Enum name="SWSYNC_0" description="Software trigger is not selected." start="0" />
        <Enum name="SWSYNC_1" description="Software trigger is selected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTINIT" description="Initial State For Channels Output" start="+0x5C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OI" description="Channel 0 Output Initialization Value" start="0" size="1" access="Read/Write">
        <Enum name="CH0OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH0OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH1OI" description="Channel 1 Output Initialization Value" start="1" size="1" access="Read/Write">
        <Enum name="CH1OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH1OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH2OI" description="Channel 2 Output Initialization Value" start="2" size="1" access="Read/Write">
        <Enum name="CH2OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH2OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH3OI" description="Channel 3 Output Initialization Value" start="3" size="1" access="Read/Write">
        <Enum name="CH3OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH3OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH4OI" description="Channel 4 Output Initialization Value" start="4" size="1" access="Read/Write">
        <Enum name="CH4OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH4OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH5OI" description="Channel 5 Output Initialization Value" start="5" size="1" access="Read/Write">
        <Enum name="CH5OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH5OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH6OI" description="Channel 6 Output Initialization Value" start="6" size="1" access="Read/Write">
        <Enum name="CH6OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH6OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH7OI" description="Channel 7 Output Initialization Value" start="7" size="1" access="Read/Write">
        <Enum name="CH7OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH7OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTMASK" description="Output Mask" start="+0x60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OM" description="Channel 0 Output Mask" start="0" size="1" access="Read/Write">
        <Enum name="CH0OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH0OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH1OM" description="Channel 1 Output Mask" start="1" size="1" access="Read/Write">
        <Enum name="CH1OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH1OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH2OM" description="Channel 2 Output Mask" start="2" size="1" access="Read/Write">
        <Enum name="CH2OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH2OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH3OM" description="Channel 3 Output Mask" start="3" size="1" access="Read/Write">
        <Enum name="CH3OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH3OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH4OM" description="Channel 4 Output Mask" start="4" size="1" access="Read/Write">
        <Enum name="CH4OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH4OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH5OM" description="Channel 5 Output Mask" start="5" size="1" access="Read/Write">
        <Enum name="CH5OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH5OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH6OM" description="Channel 6 Output Mask" start="6" size="1" access="Read/Write">
        <Enum name="CH6OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH6OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH7OM" description="Channel 7 Output Mask" start="7" size="1" access="Read/Write">
        <Enum name="CH7OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH7OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_COMBINE" description="Function For Linked Channels" start="+0x64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COMBINE0" description="Combine Channels For n = 0" start="0" size="1" access="Read/Write" />
      <BitField name="COMP0" description="Complement Of Channel (n) For n = 0" start="1" size="1" access="Read/Write">
        <Enum name="COMP0_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP0_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" start="2" size="1" access="Read/Write" />
      <BitField name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0" start="3" size="1" access="Read/Write">
        <Enum name="DECAP0_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP0_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN0" description="Deadtime Enable For n = 0" start="4" size="1" access="Read/Write">
        <Enum name="DTEN0_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN0_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN0" description="Synchronization Enable For n = 0" start="5" size="1" access="Read/Write">
        <Enum name="SYNCEN0_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN0_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN0" description="Fault Control Enable For n = 0" start="6" size="1" access="Read/Write">
        <Enum name="FAULTEN0_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN0_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE1" description="Combine Channels For n = 2" start="8" size="1" access="Read/Write" />
      <BitField name="COMP1" description="Complement Of Channel (n) For n = 2" start="9" size="1" access="Read/Write">
        <Enum name="COMP1_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP1_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" start="10" size="1" access="Read/Write" />
      <BitField name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2" start="11" size="1" access="Read/Write">
        <Enum name="DECAP1_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP1_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN1" description="Deadtime Enable For n = 2" start="12" size="1" access="Read/Write">
        <Enum name="DTEN1_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN1_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN1" description="Synchronization Enable For n = 2" start="13" size="1" access="Read/Write">
        <Enum name="SYNCEN1_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN1_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN1" description="Fault Control Enable For n = 2" start="14" size="1" access="Read/Write">
        <Enum name="FAULTEN1_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN1_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE2" description="Combine Channels For n = 4" start="16" size="1" access="Read/Write" />
      <BitField name="COMP2" description="Complement Of Channel (n) For n = 4" start="17" size="1" access="Read/Write">
        <Enum name="COMP2_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP2_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" start="18" size="1" access="Read/Write" />
      <BitField name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4" start="19" size="1" access="Read/Write">
        <Enum name="DECAP2_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP2_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN2" description="Deadtime Enable For n = 4" start="20" size="1" access="Read/Write">
        <Enum name="DTEN2_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN2_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN2" description="Synchronization Enable For n = 4" start="21" size="1" access="Read/Write">
        <Enum name="SYNCEN2_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN2_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN2" description="Fault Control Enable For n = 4" start="22" size="1" access="Read/Write">
        <Enum name="FAULTEN2_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN2_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE3" description="Combine Channels For n = 6" start="24" size="1" access="Read/Write" />
      <BitField name="COMP3" description="Complement Of Channel (n) for n = 6" start="25" size="1" access="Read/Write">
        <Enum name="COMP3_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP3_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" start="26" size="1" access="Read/Write" />
      <BitField name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6" start="27" size="1" access="Read/Write">
        <Enum name="DECAP3_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP3_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN3" description="Deadtime Enable For n = 6" start="28" size="1" access="Read/Write">
        <Enum name="DTEN3_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN3_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN3" description="Synchronization Enable For n = 6" start="29" size="1" access="Read/Write">
        <Enum name="SYNCEN3_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN3_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN3" description="Fault Control Enable For n = 6" start="30" size="1" access="Read/Write">
        <Enum name="FAULTEN3_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN3_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_DEADTIME" description="Deadtime Configuration" start="+0x68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DTVAL" description="Deadtime Value" start="0" size="6" access="Read/Write" />
      <BitField name="DTPS" description="Deadtime Prescaler Value" start="6" size="2" access="Read/Write">
        <Enum name="DTPS_0" description="Divide the FTM input clock by 1." start="0x" />
        <Enum name="DTPS_2" description="Divide the FTM input clock by 4." start="0x2" />
        <Enum name="DTPS_3" description="Divide the FTM input clock by 16." start="0x3" />
      </BitField>
      <BitField name="DTVALEX" description="Extended Deadtime Value" start="16" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_EXTTRIG" description="FTM External Trigger" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH2TRIG" description="Channel 2 Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH2TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH2TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH3TRIG" description="Channel 3 Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH3TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH3TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH4TRIG" description="Channel 4 Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH4TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH4TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH5TRIG" description="Channel 5 Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH5TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH5TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH0TRIG" description="Channel 0 Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH0TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH0TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH1TRIG" description="Channel 1 Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH1TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH1TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="INITTRIGEN" description="Initialization Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="INITTRIGEN_0" description="The generation of initialization trigger is disabled." start="0" />
        <Enum name="INITTRIGEN_1" description="The generation of initialization trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIGF" description="Channel Trigger Flag" start="7" size="1" access="Read/Write">
        <Enum name="TRIGF_0" description="No channel trigger was generated." start="0" />
        <Enum name="TRIGF_1" description="A channel trigger was generated." start="0x1" />
      </BitField>
      <BitField name="CH6TRIG" description="Channel 6 Trigger Enable" start="8" size="1" access="Read/Write">
        <Enum name="CH6TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH6TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH7TRIG" description="Channel 7 Trigger Enable" start="9" size="1" access="Read/Write">
        <Enum name="CH7TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH7TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_POL" description="Channels Polarity" start="+0x70" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POL0" description="Channel 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="POL0_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL0_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL1" description="Channel 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="POL1_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL1_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL2" description="Channel 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="POL2_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL2_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL3" description="Channel 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="POL3_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL3_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL4" description="Channel 4 Polarity" start="4" size="1" access="Read/Write">
        <Enum name="POL4_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL4_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL5" description="Channel 5 Polarity" start="5" size="1" access="Read/Write">
        <Enum name="POL5_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL5_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL6" description="Channel 6 Polarity" start="6" size="1" access="Read/Write">
        <Enum name="POL6_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL6_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL7" description="Channel 7 Polarity" start="7" size="1" access="Read/Write">
        <Enum name="POL7_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL7_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FMS" description="Fault Mode Status" start="+0x74" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULTF0" description="Fault Detection Flag 0" start="0" size="1" access="Read/Write">
        <Enum name="FAULTF0_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF0_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF1" description="Fault Detection Flag 1" start="1" size="1" access="Read/Write">
        <Enum name="FAULTF1_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF1_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF2" description="Fault Detection Flag 2" start="2" size="1" access="Read/Write">
        <Enum name="FAULTF2_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF2_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF3" description="Fault Detection Flag 3" start="3" size="1" access="Read/Write">
        <Enum name="FAULTF3_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF3_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTIN" description="Fault Inputs" start="5" size="1" access="ReadOnly">
        <Enum name="FAULTIN_0" description="The logic OR of the enabled fault inputs is 0." start="0" />
        <Enum name="FAULTIN_1" description="The logic OR of the enabled fault inputs is 1." start="0x1" />
      </BitField>
      <BitField name="WPEN" description="Write Protection Enable" start="6" size="1" access="Read/Write">
        <Enum name="WPEN_0" description="Write protection is disabled. Write protected bits can be written." start="0" />
        <Enum name="WPEN_1" description="Write protection is enabled. Write protected bits cannot be written." start="0x1" />
      </BitField>
      <BitField name="FAULTF" description="Fault Detection Flag" start="7" size="1" access="Read/Write">
        <Enum name="FAULTF_0" description="No fault condition was detected." start="0" />
        <Enum name="FAULTF_1" description="A fault condition was detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FILTER" description="Input Capture Filter Control" start="+0x78" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0FVAL" description="Channel 0 Input Filter" start="0" size="4" access="Read/Write" />
      <BitField name="CH1FVAL" description="Channel 1 Input Filter" start="4" size="4" access="Read/Write" />
      <BitField name="CH2FVAL" description="Channel 2 Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="CH3FVAL" description="Channel 3 Input Filter" start="12" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_FLTCTRL" description="Fault Control" start="+0x7C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULT0EN" description="Fault Input 0 Enable" start="0" size="1" access="Read/Write">
        <Enum name="FAULT0EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT0EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT1EN" description="Fault Input 1 Enable" start="1" size="1" access="Read/Write">
        <Enum name="FAULT1EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT1EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT2EN" description="Fault Input 2 Enable" start="2" size="1" access="Read/Write">
        <Enum name="FAULT2EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT2EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT3EN" description="Fault Input 3 Enable" start="3" size="1" access="Read/Write">
        <Enum name="FAULT3EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT3EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR0EN" description="Fault Input 0 Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FFLTR0EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR0EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR1EN" description="Fault Input 1 Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="FFLTR1EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR1EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR2EN" description="Fault Input 2 Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="FFLTR2EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR2EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR3EN" description="Fault Input 3 Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="FFLTR3EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR3EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFVAL" description="Fault Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="FSTATE" description="Fault output state" start="15" size="1" access="Read/Write">
        <Enum name="FSTATE_0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." start="0" />
        <Enum name="FSTATE_1" description="FTM outputs will be tri-stated when fault event is ongoing" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_QDCTRL" description="Quadrature Decoder Control And Status" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="QUADEN" description="Quadrature Decoder Mode Enable" start="0" size="1" access="Read/Write">
        <Enum name="QUADEN_0" description="Quadrature Decoder mode is disabled." start="0" />
        <Enum name="QUADEN_1" description="Quadrature Decoder mode is enabled." start="0x1" />
      </BitField>
      <BitField name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode" start="1" size="1" access="ReadOnly">
        <Enum name="TOFDIR_0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." start="0" />
        <Enum name="TOFDIR_1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." start="0x1" />
      </BitField>
      <BitField name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode" start="2" size="1" access="ReadOnly">
        <Enum name="QUADIR_0" description="Counting direction is decreasing (FTM counter decrement)." start="0" />
        <Enum name="QUADIR_1" description="Counting direction is increasing (FTM counter increment)." start="0x1" />
      </BitField>
      <BitField name="QUADMODE" description="Quadrature Decoder Mode" start="3" size="1" access="Read/Write">
        <Enum name="QUADMODE_0" description="Phase A and phase B encoding mode." start="0" />
        <Enum name="QUADMODE_1" description="Count and direction encoding mode." start="0x1" />
      </BitField>
      <BitField name="PHBPOL" description="Phase B Input Polarity" start="4" size="1" access="Read/Write">
        <Enum name="PHBPOL_0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHBPOL_1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHAPOL" description="Phase A Input Polarity" start="5" size="1" access="Read/Write">
        <Enum name="PHAPOL_0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHAPOL_1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHBFLTREN" description="Phase B Input Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="PHBFLTREN_0" description="Phase B input filter is disabled." start="0" />
        <Enum name="PHBFLTREN_1" description="Phase B input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="PHAFLTREN" description="Phase A Input Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="PHAFLTREN_0" description="Phase A input filter is disabled." start="0" />
        <Enum name="PHAFLTREN_1" description="Phase A input filter is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_CONF" description="Configuration" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDFQ" description="Load Frequency" start="0" size="5" access="Read/Write" />
      <BitField name="BDMMODE" description="Debug Mode" start="6" size="2" access="Read/Write" />
      <BitField name="GTBEEN" description="Global Time Base Enable" start="9" size="1" access="Read/Write">
        <Enum name="GTBEEN_0" description="Use of an external global time base is disabled." start="0" />
        <Enum name="GTBEEN_1" description="Use of an external global time base is enabled." start="0x1" />
      </BitField>
      <BitField name="GTBEOUT" description="Global Time Base Output" start="10" size="1" access="Read/Write">
        <Enum name="GTBEOUT_0" description="A global time base signal generation is disabled." start="0" />
        <Enum name="GTBEOUT_1" description="A global time base signal generation is enabled." start="0x1" />
      </BitField>
      <BitField name="ITRIGR" description="Initialization trigger on Reload Point" start="11" size="1" access="Read/Write">
        <Enum name="ITRIGR_0" description="Initialization trigger is generated on counter wrap events." start="0" />
        <Enum name="ITRIGR_1" description="Initialization trigger is generated when a reload point is reached." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FLTPOL" description="FTM Fault Input Polarity" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FLT0POL" description="Fault Input 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="FLT0POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT0POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT1POL" description="Fault Input 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="FLT1POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT1POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT2POL" description="Fault Input 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="FLT2POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT2POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT3POL" description="Fault Input 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="FLT3POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT3POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNCONF" description="Synchronization Configuration" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HWTRIGMODE" description="Hardware Trigger Mode" start="0" size="1" access="Read/Write">
        <Enum name="HWTRIGMODE_0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0" />
        <Enum name="HWTRIGMODE_1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0x1" />
      </BitField>
      <BitField name="CNTINC" description="CNTIN Register Synchronization" start="2" size="1" access="Read/Write">
        <Enum name="CNTINC_0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="CNTINC_1" description="CNTIN register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="INVC" description="INVCTRL Register Synchronization" start="4" size="1" access="Read/Write">
        <Enum name="INVC_0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="INVC_1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOC" description="SWOCTRL Register Synchronization" start="5" size="1" access="Read/Write">
        <Enum name="SWOC_0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="SWOC_1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SYNCMODE" description="Synchronization Mode" start="7" size="1" access="Read/Write">
        <Enum name="SYNCMODE_0" description="Legacy PWM synchronization is selected." start="0" />
        <Enum name="SYNCMODE_1" description="Enhanced PWM synchronization is selected." start="0x1" />
      </BitField>
      <BitField name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger." start="8" size="1" access="Read/Write">
        <Enum name="SWRSTCNT_0" description="The software trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="SWRSTCNT_1" description="The software trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger." start="9" size="1" access="Read/Write">
        <Enum name="SWWRBUF_0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="SWWRBUF_1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOM" description="Output mask synchronization is activated by the software trigger." start="10" size="1" access="Read/Write">
        <Enum name="SWOM_0" description="The software trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="SWOM_1" description="The software trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWINVC" description="Inverting control synchronization is activated by the software trigger." start="11" size="1" access="Read/Write">
        <Enum name="SWINVC_0" description="The software trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="SWINVC_1" description="The software trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWSOC" description="Software output control synchronization is activated by the software trigger." start="12" size="1" access="Read/Write">
        <Enum name="SWSOC_0" description="The software trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="SWSOC_1" description="The software trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger." start="16" size="1" access="Read/Write">
        <Enum name="HWRSTCNT_0" description="A hardware trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="HWRSTCNT_1" description="A hardware trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger." start="17" size="1" access="Read/Write">
        <Enum name="HWWRBUF_0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="HWWRBUF_1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="HWOM" description="Output mask synchronization is activated by a hardware trigger." start="18" size="1" access="Read/Write">
        <Enum name="HWOM_0" description="A hardware trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="HWOM_1" description="A hardware trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger." start="19" size="1" access="Read/Write">
        <Enum name="HWINVC_0" description="A hardware trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="HWINVC_1" description="A hardware trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWSOC" description="Software output control synchronization is activated by a hardware trigger." start="20" size="1" access="Read/Write">
        <Enum name="HWSOC_0" description="A hardware trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="HWSOC_1" description="A hardware trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_INVCTRL" description="FTM Inverting Control" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INV0EN" description="Pair Channels 0 Inverting Enable" start="0" size="1" access="Read/Write">
        <Enum name="INV0EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV0EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV1EN" description="Pair Channels 1 Inverting Enable" start="1" size="1" access="Read/Write">
        <Enum name="INV1EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV1EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV2EN" description="Pair Channels 2 Inverting Enable" start="2" size="1" access="Read/Write">
        <Enum name="INV2EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV2EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV3EN" description="Pair Channels 3 Inverting Enable" start="3" size="1" access="Read/Write">
        <Enum name="INV3EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV3EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SWOCTRL" description="FTM Software Output Control" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OC" description="Channel 0 Software Output Control Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH0OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH0OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH1OC" description="Channel 1 Software Output Control Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH1OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH1OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH2OC" description="Channel 2 Software Output Control Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH2OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH2OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH3OC" description="Channel 3 Software Output Control Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH3OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH3OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH4OC" description="Channel 4 Software Output Control Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH4OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH4OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH5OC" description="Channel 5 Software Output Control Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH5OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH5OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH6OC" description="Channel 6 Software Output Control Enable" start="6" size="1" access="Read/Write">
        <Enum name="CH6OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH6OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH7OC" description="Channel 7 Software Output Control Enable" start="7" size="1" access="Read/Write">
        <Enum name="CH7OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH7OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH0OCV" description="Channel 0 Software Output Control Value" start="8" size="1" access="Read/Write">
        <Enum name="CH0OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH0OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH1OCV" description="Channel 1 Software Output Control Value" start="9" size="1" access="Read/Write">
        <Enum name="CH1OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH1OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH2OCV" description="Channel 2 Software Output Control Value" start="10" size="1" access="Read/Write">
        <Enum name="CH2OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH2OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH3OCV" description="Channel 3 Software Output Control Value" start="11" size="1" access="Read/Write">
        <Enum name="CH3OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH3OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH4OCV" description="Channel 4 Software Output Control Value" start="12" size="1" access="Read/Write">
        <Enum name="CH4OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH4OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH5OCV" description="Channel 5 Software Output Control Value" start="13" size="1" access="Read/Write">
        <Enum name="CH5OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH5OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH6OCV" description="Channel 6 Software Output Control Value" start="14" size="1" access="Read/Write">
        <Enum name="CH6OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH6OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH7OCV" description="Channel 7 Software Output Control Value" start="15" size="1" access="Read/Write">
        <Enum name="CH7OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH7OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_PWMLOAD" description="FTM PWM Load" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0SEL" description="Channel 0 Select" start="0" size="1" access="Read/Write">
        <Enum name="CH0SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH0SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH1SEL" description="Channel 1 Select" start="1" size="1" access="Read/Write">
        <Enum name="CH1SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH1SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH2SEL" description="Channel 2 Select" start="2" size="1" access="Read/Write">
        <Enum name="CH2SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH2SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH3SEL" description="Channel 3 Select" start="3" size="1" access="Read/Write">
        <Enum name="CH3SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH3SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH4SEL" description="Channel 4 Select" start="4" size="1" access="Read/Write">
        <Enum name="CH4SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH4SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH5SEL" description="Channel 5 Select" start="5" size="1" access="Read/Write">
        <Enum name="CH5SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH5SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH6SEL" description="Channel 6 Select" start="6" size="1" access="Read/Write">
        <Enum name="CH6SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH6SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH7SEL" description="Channel 7 Select" start="7" size="1" access="Read/Write">
        <Enum name="CH7SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH7SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="HCSEL" description="Half Cycle Select" start="8" size="1" access="Read/Write">
        <Enum name="HCSEL_0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." start="0" />
        <Enum name="HCSEL_1" description="Half cycle reload is enabled and it is considered as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="LDOK" description="Load Enable" start="9" size="1" access="Read/Write">
        <Enum name="LDOK_0" description="Loading updated values is disabled." start="0" />
        <Enum name="LDOK_1" description="Loading updated values is enabled." start="0x1" />
      </BitField>
      <BitField name="GLEN" description="Global Load Enable" start="10" size="1" access="Read/Write">
        <Enum name="GLEN_0" description="Global Load Ok disabled." start="0" />
        <Enum name="GLEN_1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." start="0x1" />
      </BitField>
      <BitField name="GLDOK" description="Global Load OK" start="11" size="1" access="WriteOnly">
        <Enum name="GLDOK_0" description="No action." start="0" />
        <Enum name="GLDOK_1" description="LDOK bit is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_HCR" description="Half Cycle Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HCVAL" description="Half Cycle Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD_MIRROR" description="Mirror of Modulo Value" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACMOD" description="Modulo Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="MOD" description="Mirror of the Modulo Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM3" description="FlexTimer Module" start="0x40026000">
    <Register name="FTM0_SC" description="Status And Control" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Prescale Factor Selection" start="0" size="3" access="Read/Write">
        <Enum name="PS_0" description="Divide by 1" start="0" />
        <Enum name="PS_1" description="Divide by 2" start="0x1" />
        <Enum name="PS_2" description="Divide by 4" start="0x2" />
        <Enum name="PS_3" description="Divide by 8" start="0x3" />
        <Enum name="PS_4" description="Divide by 16" start="0x4" />
        <Enum name="PS_5" description="Divide by 32" start="0x5" />
        <Enum name="PS_6" description="Divide by 64" start="0x6" />
        <Enum name="PS_7" description="Divide by 128" start="0x7" />
      </BitField>
      <BitField name="CLKS" description="Clock Source Selection" start="3" size="2" access="Read/Write">
        <Enum name="CLKS_0" description="No clock selected. This in effect disables the FTM counter." start="0" />
        <Enum name="CLKS_1" description="FTM input clock" start="0x1" />
        <Enum name="CLKS_2" description="Fixed frequency clock" start="0x2" />
        <Enum name="CLKS_3" description="External clock" start="0x3" />
      </BitField>
      <BitField name="CPWMS" description="Center-Aligned PWM Select" start="5" size="1" access="Read/Write">
        <Enum name="CPWMS_0" description="FTM counter operates in Up Counting mode." start="0" />
        <Enum name="CPWMS_1" description="FTM counter operates in Up-Down Counting mode." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Reload Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Reload interrupt is disabled." start="0" />
        <Enum name="RIE_1" description="Reload interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="RF" description="Reload Flag" start="7" size="1" access="Read/Write">
        <Enum name="RF_0" description="FTM counter did not reach a reload point." start="0" />
        <Enum name="RF_1" description="FTM counter reached a reload point." start="0x1" />
      </BitField>
      <BitField name="TOIE" description="Timer Overflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="TOIE_0" description="Disable TOF interrupts. Use software polling." start="0" />
        <Enum name="TOIE_1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." start="0x1" />
      </BitField>
      <BitField name="TOF" description="Timer Overflow Flag" start="9" size="1" access="Read/Write">
        <Enum name="TOF_0" description="FTM counter has not overflowed." start="0" />
        <Enum name="TOF_1" description="FTM counter has overflowed." start="0x1" />
      </BitField>
      <BitField name="PWMEN0" description="Channel 0 PWM enable bit" start="16" size="1" access="Read/Write">
        <Enum name="PWMEN0_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN0_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN1" description="Channel 1 PWM enable bit" start="17" size="1" access="Read/Write">
        <Enum name="PWMEN1_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN1_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN2" description="Channel 2 PWM enable bit" start="18" size="1" access="Read/Write">
        <Enum name="PWMEN2_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN2_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN3" description="Channel 3 PWM enable bit" start="19" size="1" access="Read/Write">
        <Enum name="PWMEN3_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN3_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN4" description="Channel 4 PWM enable bit" start="20" size="1" access="Read/Write">
        <Enum name="PWMEN4_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN4_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN5" description="Channel 5 PWM enable bit" start="21" size="1" access="Read/Write">
        <Enum name="PWMEN5_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN5_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN6" description="Channel 6 PWM enable bit" start="22" size="1" access="Read/Write">
        <Enum name="PWMEN6_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN6_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN7" description="Channel 7 PWM enable bit" start="23" size="1" access="Read/Write">
        <Enum name="PWMEN7_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN7_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="FLTPS" description="Filter Prescaler" start="24" size="4" access="Read/Write">
        <Enum name="FLTPS_0" description="Divide by 1" start="0" />
        <Enum name="FLTPS_1" description="Divide by 2" start="0x1" />
        <Enum name="FLTPS_2" description="Divide by 3" start="0x2" />
        <Enum name="FLTPS_3" description="Divide by 4" start="0x3" />
        <Enum name="FLTPS_4" description="Divide by 5" start="0x4" />
        <Enum name="FLTPS_5" description="Divide by 6" start="0x5" />
        <Enum name="FLTPS_6" description="Divide by 7" start="0x6" />
        <Enum name="FLTPS_7" description="Divide by 8" start="0x7" />
        <Enum name="FLTPS_8" description="Divide by 9" start="0x8" />
        <Enum name="FLTPS_9" description="Divide by 10" start="0x9" />
        <Enum name="FLTPS_10" description="Divide by 11" start="0xA" />
        <Enum name="FLTPS_11" description="Divide by 12" start="0xB" />
        <Enum name="FLTPS_12" description="Divide by 13" start="0xC" />
        <Enum name="FLTPS_13" description="Divide by 14" start="0xD" />
        <Enum name="FLTPS_14" description="Divide by 15" start="0xE" />
        <Enum name="FLTPS_15" description="Divide by 16" start="0xF" />
      </BitField>
    </Register>
    <Register name="FTM0_CNT" description="Counter" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNT" description="Counter Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD" description="Modulo" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Modulo Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0SC" description="Channel (n) Status And Control" start="+0xC+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C1SC" description="Channel (n) Status And Control" start="+0xC+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C2SC" description="Channel (n) Status And Control" start="+0xC+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C3SC" description="Channel (n) Status And Control" start="+0xC+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C4SC" description="Channel (n) Status And Control" start="+0xC+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C5SC" description="Channel (n) Status And Control" start="+0xC+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C6SC" description="Channel (n) Status And Control" start="+0xC+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C7SC" description="Channel (n) Status And Control" start="+0xC+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C0V" description="Channel (n) Value" start="+0x10+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V" description="Channel (n) Value" start="+0x10+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V" description="Channel (n) Value" start="+0x10+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V" description="Channel (n) Value" start="+0x10+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V" description="Channel (n) Value" start="+0x10+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V" description="Channel (n) Value" start="+0x10+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V" description="Channel (n) Value" start="+0x10+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V" description="Channel (n) Value" start="+0x10+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_CNTIN" description="Counter Initial Value" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INIT" description="Initial Value Of The FTM Counter" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_STATUS" description="Capture And Compare Status" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0F" description="Channel 0 Flag" start="0" size="1" access="Read/Write">
        <Enum name="CH0F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH0F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH1F" description="Channel 1 Flag" start="1" size="1" access="Read/Write">
        <Enum name="CH1F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH1F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH2F" description="Channel 2 Flag" start="2" size="1" access="Read/Write">
        <Enum name="CH2F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH2F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH3F" description="Channel 3 Flag" start="3" size="1" access="Read/Write">
        <Enum name="CH3F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH3F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH4F" description="Channel 4 Flag" start="4" size="1" access="Read/Write">
        <Enum name="CH4F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH4F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH5F" description="Channel 5 Flag" start="5" size="1" access="Read/Write">
        <Enum name="CH5F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH5F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH6F" description="Channel 6 Flag" start="6" size="1" access="Read/Write">
        <Enum name="CH6F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH6F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH7F" description="Channel 7 Flag" start="7" size="1" access="Read/Write">
        <Enum name="CH7F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH7F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_MODE" description="Features Mode Selection" start="+0x54" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="FTMEN" description="FTM Enable" start="0" size="1" access="Read/Write">
        <Enum name="FTMEN_0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." start="0" />
        <Enum name="FTMEN_1" description="Free running counter and synchronization are different from TPM behavior." start="0x1" />
      </BitField>
      <BitField name="INIT" description="Initialize The Channels Output" start="1" size="1" access="Read/Write" />
      <BitField name="WPDIS" description="Write Protection Disable" start="2" size="1" access="Read/Write">
        <Enum name="WPDIS_0" description="Write protection is enabled." start="0" />
        <Enum name="WPDIS_1" description="Write protection is disabled." start="0x1" />
      </BitField>
      <BitField name="PWMSYNC" description="PWM Synchronization Mode" start="3" size="1" access="Read/Write">
        <Enum name="PWMSYNC_0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." start="0" />
        <Enum name="PWMSYNC_1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="CAPTEST" description="Capture Test Mode Enable" start="4" size="1" access="Read/Write">
        <Enum name="CAPTEST_0" description="Capture test mode is disabled." start="0" />
        <Enum name="CAPTEST_1" description="Capture test mode is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTM" description="Fault Control Mode" start="5" size="2" access="Read/Write">
        <Enum name="FAULTM_0" description="Fault control is disabled for all channels." start="0" />
        <Enum name="FAULTM_1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." start="0x1" />
        <Enum name="FAULTM_2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." start="0x2" />
        <Enum name="FAULTM_3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." start="0x3" />
      </BitField>
      <BitField name="FAULTIE" description="Fault Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="FAULTIE_0" description="Fault control interrupt is disabled." start="0" />
        <Enum name="FAULTIE_1" description="Fault control interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNC" description="Synchronization" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNTMIN" description="Minimum Loading Point Enable" start="0" size="1" access="Read/Write">
        <Enum name="CNTMIN_0" description="The minimum loading point is disabled." start="0" />
        <Enum name="CNTMIN_1" description="The minimum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="CNTMAX" description="Maximum Loading Point Enable" start="1" size="1" access="Read/Write">
        <Enum name="CNTMAX_0" description="The maximum loading point is disabled." start="0" />
        <Enum name="CNTMAX_1" description="The maximum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)" start="2" size="1" access="Read/Write">
        <Enum name="REINIT_0" description="FTM counter continues to count normally." start="0" />
        <Enum name="REINIT_1" description="FTM counter is updated with its initial value when the selected trigger is detected." start="0x1" />
      </BitField>
      <BitField name="SYNCHOM" description="Output Mask Synchronization" start="3" size="1" access="Read/Write">
        <Enum name="SYNCHOM_0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." start="0" />
        <Enum name="SYNCHOM_1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="TRIG0" description="PWM Synchronization Hardware Trigger 0" start="4" size="1" access="Read/Write">
        <Enum name="TRIG0_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG0_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG1" description="PWM Synchronization Hardware Trigger 1" start="5" size="1" access="Read/Write">
        <Enum name="TRIG1_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG1_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG2" description="PWM Synchronization Hardware Trigger 2" start="6" size="1" access="Read/Write">
        <Enum name="TRIG2_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG2_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="SWSYNC" description="PWM Synchronization Software Trigger" start="7" size="1" access="Read/Write">
        <Enum name="SWSYNC_0" description="Software trigger is not selected." start="0" />
        <Enum name="SWSYNC_1" description="Software trigger is selected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTINIT" description="Initial State For Channels Output" start="+0x5C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OI" description="Channel 0 Output Initialization Value" start="0" size="1" access="Read/Write">
        <Enum name="CH0OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH0OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH1OI" description="Channel 1 Output Initialization Value" start="1" size="1" access="Read/Write">
        <Enum name="CH1OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH1OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH2OI" description="Channel 2 Output Initialization Value" start="2" size="1" access="Read/Write">
        <Enum name="CH2OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH2OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH3OI" description="Channel 3 Output Initialization Value" start="3" size="1" access="Read/Write">
        <Enum name="CH3OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH3OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH4OI" description="Channel 4 Output Initialization Value" start="4" size="1" access="Read/Write">
        <Enum name="CH4OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH4OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH5OI" description="Channel 5 Output Initialization Value" start="5" size="1" access="Read/Write">
        <Enum name="CH5OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH5OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH6OI" description="Channel 6 Output Initialization Value" start="6" size="1" access="Read/Write">
        <Enum name="CH6OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH6OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH7OI" description="Channel 7 Output Initialization Value" start="7" size="1" access="Read/Write">
        <Enum name="CH7OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH7OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTMASK" description="Output Mask" start="+0x60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OM" description="Channel 0 Output Mask" start="0" size="1" access="Read/Write">
        <Enum name="CH0OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH0OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH1OM" description="Channel 1 Output Mask" start="1" size="1" access="Read/Write">
        <Enum name="CH1OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH1OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH2OM" description="Channel 2 Output Mask" start="2" size="1" access="Read/Write">
        <Enum name="CH2OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH2OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH3OM" description="Channel 3 Output Mask" start="3" size="1" access="Read/Write">
        <Enum name="CH3OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH3OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH4OM" description="Channel 4 Output Mask" start="4" size="1" access="Read/Write">
        <Enum name="CH4OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH4OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH5OM" description="Channel 5 Output Mask" start="5" size="1" access="Read/Write">
        <Enum name="CH5OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH5OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH6OM" description="Channel 6 Output Mask" start="6" size="1" access="Read/Write">
        <Enum name="CH6OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH6OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH7OM" description="Channel 7 Output Mask" start="7" size="1" access="Read/Write">
        <Enum name="CH7OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH7OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_COMBINE" description="Function For Linked Channels" start="+0x64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COMBINE0" description="Combine Channels For n = 0" start="0" size="1" access="Read/Write" />
      <BitField name="COMP0" description="Complement Of Channel (n) For n = 0" start="1" size="1" access="Read/Write">
        <Enum name="COMP0_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP0_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" start="2" size="1" access="Read/Write" />
      <BitField name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0" start="3" size="1" access="Read/Write">
        <Enum name="DECAP0_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP0_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN0" description="Deadtime Enable For n = 0" start="4" size="1" access="Read/Write">
        <Enum name="DTEN0_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN0_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN0" description="Synchronization Enable For n = 0" start="5" size="1" access="Read/Write">
        <Enum name="SYNCEN0_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN0_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN0" description="Fault Control Enable For n = 0" start="6" size="1" access="Read/Write">
        <Enum name="FAULTEN0_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN0_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE1" description="Combine Channels For n = 2" start="8" size="1" access="Read/Write" />
      <BitField name="COMP1" description="Complement Of Channel (n) For n = 2" start="9" size="1" access="Read/Write">
        <Enum name="COMP1_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP1_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" start="10" size="1" access="Read/Write" />
      <BitField name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2" start="11" size="1" access="Read/Write">
        <Enum name="DECAP1_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP1_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN1" description="Deadtime Enable For n = 2" start="12" size="1" access="Read/Write">
        <Enum name="DTEN1_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN1_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN1" description="Synchronization Enable For n = 2" start="13" size="1" access="Read/Write">
        <Enum name="SYNCEN1_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN1_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN1" description="Fault Control Enable For n = 2" start="14" size="1" access="Read/Write">
        <Enum name="FAULTEN1_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN1_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE2" description="Combine Channels For n = 4" start="16" size="1" access="Read/Write" />
      <BitField name="COMP2" description="Complement Of Channel (n) For n = 4" start="17" size="1" access="Read/Write">
        <Enum name="COMP2_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP2_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" start="18" size="1" access="Read/Write" />
      <BitField name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4" start="19" size="1" access="Read/Write">
        <Enum name="DECAP2_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP2_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN2" description="Deadtime Enable For n = 4" start="20" size="1" access="Read/Write">
        <Enum name="DTEN2_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN2_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN2" description="Synchronization Enable For n = 4" start="21" size="1" access="Read/Write">
        <Enum name="SYNCEN2_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN2_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN2" description="Fault Control Enable For n = 4" start="22" size="1" access="Read/Write">
        <Enum name="FAULTEN2_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN2_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE3" description="Combine Channels For n = 6" start="24" size="1" access="Read/Write" />
      <BitField name="COMP3" description="Complement Of Channel (n) for n = 6" start="25" size="1" access="Read/Write">
        <Enum name="COMP3_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP3_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" start="26" size="1" access="Read/Write" />
      <BitField name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6" start="27" size="1" access="Read/Write">
        <Enum name="DECAP3_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP3_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN3" description="Deadtime Enable For n = 6" start="28" size="1" access="Read/Write">
        <Enum name="DTEN3_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN3_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN3" description="Synchronization Enable For n = 6" start="29" size="1" access="Read/Write">
        <Enum name="SYNCEN3_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN3_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN3" description="Fault Control Enable For n = 6" start="30" size="1" access="Read/Write">
        <Enum name="FAULTEN3_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN3_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_DEADTIME" description="Deadtime Configuration" start="+0x68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DTVAL" description="Deadtime Value" start="0" size="6" access="Read/Write" />
      <BitField name="DTPS" description="Deadtime Prescaler Value" start="6" size="2" access="Read/Write">
        <Enum name="DTPS_0" description="Divide the FTM input clock by 1." start="0x" />
        <Enum name="DTPS_2" description="Divide the FTM input clock by 4." start="0x2" />
        <Enum name="DTPS_3" description="Divide the FTM input clock by 16." start="0x3" />
      </BitField>
      <BitField name="DTVALEX" description="Extended Deadtime Value" start="16" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_EXTTRIG" description="FTM External Trigger" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH2TRIG" description="Channel 2 Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH2TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH2TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH3TRIG" description="Channel 3 Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH3TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH3TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH4TRIG" description="Channel 4 Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH4TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH4TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH5TRIG" description="Channel 5 Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH5TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH5TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH0TRIG" description="Channel 0 Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH0TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH0TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH1TRIG" description="Channel 1 Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH1TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH1TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="INITTRIGEN" description="Initialization Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="INITTRIGEN_0" description="The generation of initialization trigger is disabled." start="0" />
        <Enum name="INITTRIGEN_1" description="The generation of initialization trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIGF" description="Channel Trigger Flag" start="7" size="1" access="Read/Write">
        <Enum name="TRIGF_0" description="No channel trigger was generated." start="0" />
        <Enum name="TRIGF_1" description="A channel trigger was generated." start="0x1" />
      </BitField>
      <BitField name="CH6TRIG" description="Channel 6 Trigger Enable" start="8" size="1" access="Read/Write">
        <Enum name="CH6TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH6TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH7TRIG" description="Channel 7 Trigger Enable" start="9" size="1" access="Read/Write">
        <Enum name="CH7TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH7TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_POL" description="Channels Polarity" start="+0x70" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POL0" description="Channel 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="POL0_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL0_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL1" description="Channel 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="POL1_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL1_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL2" description="Channel 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="POL2_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL2_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL3" description="Channel 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="POL3_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL3_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL4" description="Channel 4 Polarity" start="4" size="1" access="Read/Write">
        <Enum name="POL4_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL4_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL5" description="Channel 5 Polarity" start="5" size="1" access="Read/Write">
        <Enum name="POL5_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL5_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL6" description="Channel 6 Polarity" start="6" size="1" access="Read/Write">
        <Enum name="POL6_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL6_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL7" description="Channel 7 Polarity" start="7" size="1" access="Read/Write">
        <Enum name="POL7_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL7_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FMS" description="Fault Mode Status" start="+0x74" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULTF0" description="Fault Detection Flag 0" start="0" size="1" access="Read/Write">
        <Enum name="FAULTF0_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF0_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF1" description="Fault Detection Flag 1" start="1" size="1" access="Read/Write">
        <Enum name="FAULTF1_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF1_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF2" description="Fault Detection Flag 2" start="2" size="1" access="Read/Write">
        <Enum name="FAULTF2_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF2_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF3" description="Fault Detection Flag 3" start="3" size="1" access="Read/Write">
        <Enum name="FAULTF3_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF3_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTIN" description="Fault Inputs" start="5" size="1" access="ReadOnly">
        <Enum name="FAULTIN_0" description="The logic OR of the enabled fault inputs is 0." start="0" />
        <Enum name="FAULTIN_1" description="The logic OR of the enabled fault inputs is 1." start="0x1" />
      </BitField>
      <BitField name="WPEN" description="Write Protection Enable" start="6" size="1" access="Read/Write">
        <Enum name="WPEN_0" description="Write protection is disabled. Write protected bits can be written." start="0" />
        <Enum name="WPEN_1" description="Write protection is enabled. Write protected bits cannot be written." start="0x1" />
      </BitField>
      <BitField name="FAULTF" description="Fault Detection Flag" start="7" size="1" access="Read/Write">
        <Enum name="FAULTF_0" description="No fault condition was detected." start="0" />
        <Enum name="FAULTF_1" description="A fault condition was detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FILTER" description="Input Capture Filter Control" start="+0x78" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0FVAL" description="Channel 0 Input Filter" start="0" size="4" access="Read/Write" />
      <BitField name="CH1FVAL" description="Channel 1 Input Filter" start="4" size="4" access="Read/Write" />
      <BitField name="CH2FVAL" description="Channel 2 Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="CH3FVAL" description="Channel 3 Input Filter" start="12" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_FLTCTRL" description="Fault Control" start="+0x7C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULT0EN" description="Fault Input 0 Enable" start="0" size="1" access="Read/Write">
        <Enum name="FAULT0EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT0EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT1EN" description="Fault Input 1 Enable" start="1" size="1" access="Read/Write">
        <Enum name="FAULT1EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT1EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT2EN" description="Fault Input 2 Enable" start="2" size="1" access="Read/Write">
        <Enum name="FAULT2EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT2EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT3EN" description="Fault Input 3 Enable" start="3" size="1" access="Read/Write">
        <Enum name="FAULT3EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT3EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR0EN" description="Fault Input 0 Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FFLTR0EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR0EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR1EN" description="Fault Input 1 Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="FFLTR1EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR1EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR2EN" description="Fault Input 2 Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="FFLTR2EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR2EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR3EN" description="Fault Input 3 Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="FFLTR3EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR3EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFVAL" description="Fault Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="FSTATE" description="Fault output state" start="15" size="1" access="Read/Write">
        <Enum name="FSTATE_0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." start="0" />
        <Enum name="FSTATE_1" description="FTM outputs will be tri-stated when fault event is ongoing" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_QDCTRL" description="Quadrature Decoder Control And Status" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="QUADEN" description="Quadrature Decoder Mode Enable" start="0" size="1" access="Read/Write">
        <Enum name="QUADEN_0" description="Quadrature Decoder mode is disabled." start="0" />
        <Enum name="QUADEN_1" description="Quadrature Decoder mode is enabled." start="0x1" />
      </BitField>
      <BitField name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode" start="1" size="1" access="ReadOnly">
        <Enum name="TOFDIR_0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." start="0" />
        <Enum name="TOFDIR_1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." start="0x1" />
      </BitField>
      <BitField name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode" start="2" size="1" access="ReadOnly">
        <Enum name="QUADIR_0" description="Counting direction is decreasing (FTM counter decrement)." start="0" />
        <Enum name="QUADIR_1" description="Counting direction is increasing (FTM counter increment)." start="0x1" />
      </BitField>
      <BitField name="QUADMODE" description="Quadrature Decoder Mode" start="3" size="1" access="Read/Write">
        <Enum name="QUADMODE_0" description="Phase A and phase B encoding mode." start="0" />
        <Enum name="QUADMODE_1" description="Count and direction encoding mode." start="0x1" />
      </BitField>
      <BitField name="PHBPOL" description="Phase B Input Polarity" start="4" size="1" access="Read/Write">
        <Enum name="PHBPOL_0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHBPOL_1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHAPOL" description="Phase A Input Polarity" start="5" size="1" access="Read/Write">
        <Enum name="PHAPOL_0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHAPOL_1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHBFLTREN" description="Phase B Input Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="PHBFLTREN_0" description="Phase B input filter is disabled." start="0" />
        <Enum name="PHBFLTREN_1" description="Phase B input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="PHAFLTREN" description="Phase A Input Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="PHAFLTREN_0" description="Phase A input filter is disabled." start="0" />
        <Enum name="PHAFLTREN_1" description="Phase A input filter is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_CONF" description="Configuration" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDFQ" description="Load Frequency" start="0" size="5" access="Read/Write" />
      <BitField name="BDMMODE" description="Debug Mode" start="6" size="2" access="Read/Write" />
      <BitField name="GTBEEN" description="Global Time Base Enable" start="9" size="1" access="Read/Write">
        <Enum name="GTBEEN_0" description="Use of an external global time base is disabled." start="0" />
        <Enum name="GTBEEN_1" description="Use of an external global time base is enabled." start="0x1" />
      </BitField>
      <BitField name="GTBEOUT" description="Global Time Base Output" start="10" size="1" access="Read/Write">
        <Enum name="GTBEOUT_0" description="A global time base signal generation is disabled." start="0" />
        <Enum name="GTBEOUT_1" description="A global time base signal generation is enabled." start="0x1" />
      </BitField>
      <BitField name="ITRIGR" description="Initialization trigger on Reload Point" start="11" size="1" access="Read/Write">
        <Enum name="ITRIGR_0" description="Initialization trigger is generated on counter wrap events." start="0" />
        <Enum name="ITRIGR_1" description="Initialization trigger is generated when a reload point is reached." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FLTPOL" description="FTM Fault Input Polarity" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FLT0POL" description="Fault Input 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="FLT0POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT0POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT1POL" description="Fault Input 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="FLT1POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT1POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT2POL" description="Fault Input 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="FLT2POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT2POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT3POL" description="Fault Input 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="FLT3POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT3POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNCONF" description="Synchronization Configuration" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HWTRIGMODE" description="Hardware Trigger Mode" start="0" size="1" access="Read/Write">
        <Enum name="HWTRIGMODE_0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0" />
        <Enum name="HWTRIGMODE_1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0x1" />
      </BitField>
      <BitField name="CNTINC" description="CNTIN Register Synchronization" start="2" size="1" access="Read/Write">
        <Enum name="CNTINC_0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="CNTINC_1" description="CNTIN register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="INVC" description="INVCTRL Register Synchronization" start="4" size="1" access="Read/Write">
        <Enum name="INVC_0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="INVC_1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOC" description="SWOCTRL Register Synchronization" start="5" size="1" access="Read/Write">
        <Enum name="SWOC_0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="SWOC_1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SYNCMODE" description="Synchronization Mode" start="7" size="1" access="Read/Write">
        <Enum name="SYNCMODE_0" description="Legacy PWM synchronization is selected." start="0" />
        <Enum name="SYNCMODE_1" description="Enhanced PWM synchronization is selected." start="0x1" />
      </BitField>
      <BitField name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger." start="8" size="1" access="Read/Write">
        <Enum name="SWRSTCNT_0" description="The software trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="SWRSTCNT_1" description="The software trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger." start="9" size="1" access="Read/Write">
        <Enum name="SWWRBUF_0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="SWWRBUF_1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOM" description="Output mask synchronization is activated by the software trigger." start="10" size="1" access="Read/Write">
        <Enum name="SWOM_0" description="The software trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="SWOM_1" description="The software trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWINVC" description="Inverting control synchronization is activated by the software trigger." start="11" size="1" access="Read/Write">
        <Enum name="SWINVC_0" description="The software trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="SWINVC_1" description="The software trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWSOC" description="Software output control synchronization is activated by the software trigger." start="12" size="1" access="Read/Write">
        <Enum name="SWSOC_0" description="The software trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="SWSOC_1" description="The software trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger." start="16" size="1" access="Read/Write">
        <Enum name="HWRSTCNT_0" description="A hardware trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="HWRSTCNT_1" description="A hardware trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger." start="17" size="1" access="Read/Write">
        <Enum name="HWWRBUF_0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="HWWRBUF_1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="HWOM" description="Output mask synchronization is activated by a hardware trigger." start="18" size="1" access="Read/Write">
        <Enum name="HWOM_0" description="A hardware trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="HWOM_1" description="A hardware trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger." start="19" size="1" access="Read/Write">
        <Enum name="HWINVC_0" description="A hardware trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="HWINVC_1" description="A hardware trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWSOC" description="Software output control synchronization is activated by a hardware trigger." start="20" size="1" access="Read/Write">
        <Enum name="HWSOC_0" description="A hardware trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="HWSOC_1" description="A hardware trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_INVCTRL" description="FTM Inverting Control" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INV0EN" description="Pair Channels 0 Inverting Enable" start="0" size="1" access="Read/Write">
        <Enum name="INV0EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV0EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV1EN" description="Pair Channels 1 Inverting Enable" start="1" size="1" access="Read/Write">
        <Enum name="INV1EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV1EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV2EN" description="Pair Channels 2 Inverting Enable" start="2" size="1" access="Read/Write">
        <Enum name="INV2EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV2EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV3EN" description="Pair Channels 3 Inverting Enable" start="3" size="1" access="Read/Write">
        <Enum name="INV3EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV3EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SWOCTRL" description="FTM Software Output Control" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OC" description="Channel 0 Software Output Control Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH0OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH0OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH1OC" description="Channel 1 Software Output Control Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH1OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH1OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH2OC" description="Channel 2 Software Output Control Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH2OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH2OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH3OC" description="Channel 3 Software Output Control Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH3OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH3OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH4OC" description="Channel 4 Software Output Control Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH4OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH4OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH5OC" description="Channel 5 Software Output Control Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH5OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH5OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH6OC" description="Channel 6 Software Output Control Enable" start="6" size="1" access="Read/Write">
        <Enum name="CH6OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH6OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH7OC" description="Channel 7 Software Output Control Enable" start="7" size="1" access="Read/Write">
        <Enum name="CH7OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH7OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH0OCV" description="Channel 0 Software Output Control Value" start="8" size="1" access="Read/Write">
        <Enum name="CH0OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH0OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH1OCV" description="Channel 1 Software Output Control Value" start="9" size="1" access="Read/Write">
        <Enum name="CH1OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH1OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH2OCV" description="Channel 2 Software Output Control Value" start="10" size="1" access="Read/Write">
        <Enum name="CH2OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH2OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH3OCV" description="Channel 3 Software Output Control Value" start="11" size="1" access="Read/Write">
        <Enum name="CH3OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH3OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH4OCV" description="Channel 4 Software Output Control Value" start="12" size="1" access="Read/Write">
        <Enum name="CH4OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH4OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH5OCV" description="Channel 5 Software Output Control Value" start="13" size="1" access="Read/Write">
        <Enum name="CH5OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH5OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH6OCV" description="Channel 6 Software Output Control Value" start="14" size="1" access="Read/Write">
        <Enum name="CH6OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH6OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH7OCV" description="Channel 7 Software Output Control Value" start="15" size="1" access="Read/Write">
        <Enum name="CH7OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH7OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_PWMLOAD" description="FTM PWM Load" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0SEL" description="Channel 0 Select" start="0" size="1" access="Read/Write">
        <Enum name="CH0SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH0SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH1SEL" description="Channel 1 Select" start="1" size="1" access="Read/Write">
        <Enum name="CH1SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH1SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH2SEL" description="Channel 2 Select" start="2" size="1" access="Read/Write">
        <Enum name="CH2SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH2SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH3SEL" description="Channel 3 Select" start="3" size="1" access="Read/Write">
        <Enum name="CH3SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH3SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH4SEL" description="Channel 4 Select" start="4" size="1" access="Read/Write">
        <Enum name="CH4SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH4SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH5SEL" description="Channel 5 Select" start="5" size="1" access="Read/Write">
        <Enum name="CH5SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH5SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH6SEL" description="Channel 6 Select" start="6" size="1" access="Read/Write">
        <Enum name="CH6SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH6SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH7SEL" description="Channel 7 Select" start="7" size="1" access="Read/Write">
        <Enum name="CH7SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH7SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="HCSEL" description="Half Cycle Select" start="8" size="1" access="Read/Write">
        <Enum name="HCSEL_0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." start="0" />
        <Enum name="HCSEL_1" description="Half cycle reload is enabled and it is considered as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="LDOK" description="Load Enable" start="9" size="1" access="Read/Write">
        <Enum name="LDOK_0" description="Loading updated values is disabled." start="0" />
        <Enum name="LDOK_1" description="Loading updated values is enabled." start="0x1" />
      </BitField>
      <BitField name="GLEN" description="Global Load Enable" start="10" size="1" access="Read/Write">
        <Enum name="GLEN_0" description="Global Load Ok disabled." start="0" />
        <Enum name="GLEN_1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." start="0x1" />
      </BitField>
      <BitField name="GLDOK" description="Global Load OK" start="11" size="1" access="WriteOnly">
        <Enum name="GLDOK_0" description="No action." start="0" />
        <Enum name="GLDOK_1" description="LDOK bit is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_HCR" description="Half Cycle Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HCVAL" description="Half Cycle Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD_MIRROR" description="Mirror of Modulo Value" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACMOD" description="Modulo Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="MOD" description="Mirror of the Modulo Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM1" description="FlexTimer Module" start="0x40039000">
    <Register name="FTM0_SC" description="Status And Control" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Prescale Factor Selection" start="0" size="3" access="Read/Write">
        <Enum name="PS_0" description="Divide by 1" start="0" />
        <Enum name="PS_1" description="Divide by 2" start="0x1" />
        <Enum name="PS_2" description="Divide by 4" start="0x2" />
        <Enum name="PS_3" description="Divide by 8" start="0x3" />
        <Enum name="PS_4" description="Divide by 16" start="0x4" />
        <Enum name="PS_5" description="Divide by 32" start="0x5" />
        <Enum name="PS_6" description="Divide by 64" start="0x6" />
        <Enum name="PS_7" description="Divide by 128" start="0x7" />
      </BitField>
      <BitField name="CLKS" description="Clock Source Selection" start="3" size="2" access="Read/Write">
        <Enum name="CLKS_0" description="No clock selected. This in effect disables the FTM counter." start="0" />
        <Enum name="CLKS_1" description="FTM input clock" start="0x1" />
        <Enum name="CLKS_2" description="Fixed frequency clock" start="0x2" />
        <Enum name="CLKS_3" description="External clock" start="0x3" />
      </BitField>
      <BitField name="CPWMS" description="Center-Aligned PWM Select" start="5" size="1" access="Read/Write">
        <Enum name="CPWMS_0" description="FTM counter operates in Up Counting mode." start="0" />
        <Enum name="CPWMS_1" description="FTM counter operates in Up-Down Counting mode." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Reload Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Reload interrupt is disabled." start="0" />
        <Enum name="RIE_1" description="Reload interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="RF" description="Reload Flag" start="7" size="1" access="Read/Write">
        <Enum name="RF_0" description="FTM counter did not reach a reload point." start="0" />
        <Enum name="RF_1" description="FTM counter reached a reload point." start="0x1" />
      </BitField>
      <BitField name="TOIE" description="Timer Overflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="TOIE_0" description="Disable TOF interrupts. Use software polling." start="0" />
        <Enum name="TOIE_1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." start="0x1" />
      </BitField>
      <BitField name="TOF" description="Timer Overflow Flag" start="9" size="1" access="Read/Write">
        <Enum name="TOF_0" description="FTM counter has not overflowed." start="0" />
        <Enum name="TOF_1" description="FTM counter has overflowed." start="0x1" />
      </BitField>
      <BitField name="PWMEN0" description="Channel 0 PWM enable bit" start="16" size="1" access="Read/Write">
        <Enum name="PWMEN0_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN0_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN1" description="Channel 1 PWM enable bit" start="17" size="1" access="Read/Write">
        <Enum name="PWMEN1_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN1_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN2" description="Channel 2 PWM enable bit" start="18" size="1" access="Read/Write">
        <Enum name="PWMEN2_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN2_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN3" description="Channel 3 PWM enable bit" start="19" size="1" access="Read/Write">
        <Enum name="PWMEN3_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN3_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN4" description="Channel 4 PWM enable bit" start="20" size="1" access="Read/Write">
        <Enum name="PWMEN4_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN4_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN5" description="Channel 5 PWM enable bit" start="21" size="1" access="Read/Write">
        <Enum name="PWMEN5_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN5_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN6" description="Channel 6 PWM enable bit" start="22" size="1" access="Read/Write">
        <Enum name="PWMEN6_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN6_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN7" description="Channel 7 PWM enable bit" start="23" size="1" access="Read/Write">
        <Enum name="PWMEN7_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN7_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="FLTPS" description="Filter Prescaler" start="24" size="4" access="Read/Write">
        <Enum name="FLTPS_0" description="Divide by 1" start="0" />
        <Enum name="FLTPS_1" description="Divide by 2" start="0x1" />
        <Enum name="FLTPS_2" description="Divide by 3" start="0x2" />
        <Enum name="FLTPS_3" description="Divide by 4" start="0x3" />
        <Enum name="FLTPS_4" description="Divide by 5" start="0x4" />
        <Enum name="FLTPS_5" description="Divide by 6" start="0x5" />
        <Enum name="FLTPS_6" description="Divide by 7" start="0x6" />
        <Enum name="FLTPS_7" description="Divide by 8" start="0x7" />
        <Enum name="FLTPS_8" description="Divide by 9" start="0x8" />
        <Enum name="FLTPS_9" description="Divide by 10" start="0x9" />
        <Enum name="FLTPS_10" description="Divide by 11" start="0xA" />
        <Enum name="FLTPS_11" description="Divide by 12" start="0xB" />
        <Enum name="FLTPS_12" description="Divide by 13" start="0xC" />
        <Enum name="FLTPS_13" description="Divide by 14" start="0xD" />
        <Enum name="FLTPS_14" description="Divide by 15" start="0xE" />
        <Enum name="FLTPS_15" description="Divide by 16" start="0xF" />
      </BitField>
    </Register>
    <Register name="FTM0_CNT" description="Counter" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNT" description="Counter Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD" description="Modulo" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Modulo Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0SC" description="Channel (n) Status And Control" start="+0xC+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C1SC" description="Channel (n) Status And Control" start="+0xC+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C2SC" description="Channel (n) Status And Control" start="+0xC+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C3SC" description="Channel (n) Status And Control" start="+0xC+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C4SC" description="Channel (n) Status And Control" start="+0xC+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C5SC" description="Channel (n) Status And Control" start="+0xC+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C6SC" description="Channel (n) Status And Control" start="+0xC+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C7SC" description="Channel (n) Status And Control" start="+0xC+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C0V" description="Channel (n) Value" start="+0x10+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V" description="Channel (n) Value" start="+0x10+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V" description="Channel (n) Value" start="+0x10+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V" description="Channel (n) Value" start="+0x10+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V" description="Channel (n) Value" start="+0x10+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V" description="Channel (n) Value" start="+0x10+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V" description="Channel (n) Value" start="+0x10+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V" description="Channel (n) Value" start="+0x10+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_CNTIN" description="Counter Initial Value" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INIT" description="Initial Value Of The FTM Counter" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_STATUS" description="Capture And Compare Status" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0F" description="Channel 0 Flag" start="0" size="1" access="Read/Write">
        <Enum name="CH0F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH0F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH1F" description="Channel 1 Flag" start="1" size="1" access="Read/Write">
        <Enum name="CH1F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH1F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH2F" description="Channel 2 Flag" start="2" size="1" access="Read/Write">
        <Enum name="CH2F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH2F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH3F" description="Channel 3 Flag" start="3" size="1" access="Read/Write">
        <Enum name="CH3F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH3F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH4F" description="Channel 4 Flag" start="4" size="1" access="Read/Write">
        <Enum name="CH4F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH4F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH5F" description="Channel 5 Flag" start="5" size="1" access="Read/Write">
        <Enum name="CH5F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH5F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH6F" description="Channel 6 Flag" start="6" size="1" access="Read/Write">
        <Enum name="CH6F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH6F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH7F" description="Channel 7 Flag" start="7" size="1" access="Read/Write">
        <Enum name="CH7F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH7F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_MODE" description="Features Mode Selection" start="+0x54" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="FTMEN" description="FTM Enable" start="0" size="1" access="Read/Write">
        <Enum name="FTMEN_0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." start="0" />
        <Enum name="FTMEN_1" description="Free running counter and synchronization are different from TPM behavior." start="0x1" />
      </BitField>
      <BitField name="INIT" description="Initialize The Channels Output" start="1" size="1" access="Read/Write" />
      <BitField name="WPDIS" description="Write Protection Disable" start="2" size="1" access="Read/Write">
        <Enum name="WPDIS_0" description="Write protection is enabled." start="0" />
        <Enum name="WPDIS_1" description="Write protection is disabled." start="0x1" />
      </BitField>
      <BitField name="PWMSYNC" description="PWM Synchronization Mode" start="3" size="1" access="Read/Write">
        <Enum name="PWMSYNC_0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." start="0" />
        <Enum name="PWMSYNC_1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="CAPTEST" description="Capture Test Mode Enable" start="4" size="1" access="Read/Write">
        <Enum name="CAPTEST_0" description="Capture test mode is disabled." start="0" />
        <Enum name="CAPTEST_1" description="Capture test mode is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTM" description="Fault Control Mode" start="5" size="2" access="Read/Write">
        <Enum name="FAULTM_0" description="Fault control is disabled for all channels." start="0" />
        <Enum name="FAULTM_1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." start="0x1" />
        <Enum name="FAULTM_2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." start="0x2" />
        <Enum name="FAULTM_3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." start="0x3" />
      </BitField>
      <BitField name="FAULTIE" description="Fault Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="FAULTIE_0" description="Fault control interrupt is disabled." start="0" />
        <Enum name="FAULTIE_1" description="Fault control interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNC" description="Synchronization" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNTMIN" description="Minimum Loading Point Enable" start="0" size="1" access="Read/Write">
        <Enum name="CNTMIN_0" description="The minimum loading point is disabled." start="0" />
        <Enum name="CNTMIN_1" description="The minimum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="CNTMAX" description="Maximum Loading Point Enable" start="1" size="1" access="Read/Write">
        <Enum name="CNTMAX_0" description="The maximum loading point is disabled." start="0" />
        <Enum name="CNTMAX_1" description="The maximum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)" start="2" size="1" access="Read/Write">
        <Enum name="REINIT_0" description="FTM counter continues to count normally." start="0" />
        <Enum name="REINIT_1" description="FTM counter is updated with its initial value when the selected trigger is detected." start="0x1" />
      </BitField>
      <BitField name="SYNCHOM" description="Output Mask Synchronization" start="3" size="1" access="Read/Write">
        <Enum name="SYNCHOM_0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." start="0" />
        <Enum name="SYNCHOM_1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="TRIG0" description="PWM Synchronization Hardware Trigger 0" start="4" size="1" access="Read/Write">
        <Enum name="TRIG0_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG0_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG1" description="PWM Synchronization Hardware Trigger 1" start="5" size="1" access="Read/Write">
        <Enum name="TRIG1_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG1_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG2" description="PWM Synchronization Hardware Trigger 2" start="6" size="1" access="Read/Write">
        <Enum name="TRIG2_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG2_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="SWSYNC" description="PWM Synchronization Software Trigger" start="7" size="1" access="Read/Write">
        <Enum name="SWSYNC_0" description="Software trigger is not selected." start="0" />
        <Enum name="SWSYNC_1" description="Software trigger is selected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTINIT" description="Initial State For Channels Output" start="+0x5C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OI" description="Channel 0 Output Initialization Value" start="0" size="1" access="Read/Write">
        <Enum name="CH0OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH0OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH1OI" description="Channel 1 Output Initialization Value" start="1" size="1" access="Read/Write">
        <Enum name="CH1OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH1OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH2OI" description="Channel 2 Output Initialization Value" start="2" size="1" access="Read/Write">
        <Enum name="CH2OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH2OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH3OI" description="Channel 3 Output Initialization Value" start="3" size="1" access="Read/Write">
        <Enum name="CH3OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH3OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH4OI" description="Channel 4 Output Initialization Value" start="4" size="1" access="Read/Write">
        <Enum name="CH4OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH4OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH5OI" description="Channel 5 Output Initialization Value" start="5" size="1" access="Read/Write">
        <Enum name="CH5OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH5OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH6OI" description="Channel 6 Output Initialization Value" start="6" size="1" access="Read/Write">
        <Enum name="CH6OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH6OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH7OI" description="Channel 7 Output Initialization Value" start="7" size="1" access="Read/Write">
        <Enum name="CH7OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH7OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTMASK" description="Output Mask" start="+0x60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OM" description="Channel 0 Output Mask" start="0" size="1" access="Read/Write">
        <Enum name="CH0OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH0OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH1OM" description="Channel 1 Output Mask" start="1" size="1" access="Read/Write">
        <Enum name="CH1OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH1OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH2OM" description="Channel 2 Output Mask" start="2" size="1" access="Read/Write">
        <Enum name="CH2OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH2OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH3OM" description="Channel 3 Output Mask" start="3" size="1" access="Read/Write">
        <Enum name="CH3OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH3OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH4OM" description="Channel 4 Output Mask" start="4" size="1" access="Read/Write">
        <Enum name="CH4OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH4OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH5OM" description="Channel 5 Output Mask" start="5" size="1" access="Read/Write">
        <Enum name="CH5OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH5OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH6OM" description="Channel 6 Output Mask" start="6" size="1" access="Read/Write">
        <Enum name="CH6OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH6OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH7OM" description="Channel 7 Output Mask" start="7" size="1" access="Read/Write">
        <Enum name="CH7OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH7OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_COMBINE" description="Function For Linked Channels" start="+0x64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COMBINE0" description="Combine Channels For n = 0" start="0" size="1" access="Read/Write" />
      <BitField name="COMP0" description="Complement Of Channel (n) For n = 0" start="1" size="1" access="Read/Write">
        <Enum name="COMP0_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP0_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" start="2" size="1" access="Read/Write" />
      <BitField name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0" start="3" size="1" access="Read/Write">
        <Enum name="DECAP0_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP0_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN0" description="Deadtime Enable For n = 0" start="4" size="1" access="Read/Write">
        <Enum name="DTEN0_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN0_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN0" description="Synchronization Enable For n = 0" start="5" size="1" access="Read/Write">
        <Enum name="SYNCEN0_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN0_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN0" description="Fault Control Enable For n = 0" start="6" size="1" access="Read/Write">
        <Enum name="FAULTEN0_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN0_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE1" description="Combine Channels For n = 2" start="8" size="1" access="Read/Write" />
      <BitField name="COMP1" description="Complement Of Channel (n) For n = 2" start="9" size="1" access="Read/Write">
        <Enum name="COMP1_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP1_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" start="10" size="1" access="Read/Write" />
      <BitField name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2" start="11" size="1" access="Read/Write">
        <Enum name="DECAP1_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP1_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN1" description="Deadtime Enable For n = 2" start="12" size="1" access="Read/Write">
        <Enum name="DTEN1_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN1_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN1" description="Synchronization Enable For n = 2" start="13" size="1" access="Read/Write">
        <Enum name="SYNCEN1_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN1_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN1" description="Fault Control Enable For n = 2" start="14" size="1" access="Read/Write">
        <Enum name="FAULTEN1_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN1_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE2" description="Combine Channels For n = 4" start="16" size="1" access="Read/Write" />
      <BitField name="COMP2" description="Complement Of Channel (n) For n = 4" start="17" size="1" access="Read/Write">
        <Enum name="COMP2_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP2_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" start="18" size="1" access="Read/Write" />
      <BitField name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4" start="19" size="1" access="Read/Write">
        <Enum name="DECAP2_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP2_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN2" description="Deadtime Enable For n = 4" start="20" size="1" access="Read/Write">
        <Enum name="DTEN2_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN2_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN2" description="Synchronization Enable For n = 4" start="21" size="1" access="Read/Write">
        <Enum name="SYNCEN2_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN2_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN2" description="Fault Control Enable For n = 4" start="22" size="1" access="Read/Write">
        <Enum name="FAULTEN2_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN2_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE3" description="Combine Channels For n = 6" start="24" size="1" access="Read/Write" />
      <BitField name="COMP3" description="Complement Of Channel (n) for n = 6" start="25" size="1" access="Read/Write">
        <Enum name="COMP3_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP3_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" start="26" size="1" access="Read/Write" />
      <BitField name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6" start="27" size="1" access="Read/Write">
        <Enum name="DECAP3_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP3_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN3" description="Deadtime Enable For n = 6" start="28" size="1" access="Read/Write">
        <Enum name="DTEN3_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN3_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN3" description="Synchronization Enable For n = 6" start="29" size="1" access="Read/Write">
        <Enum name="SYNCEN3_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN3_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN3" description="Fault Control Enable For n = 6" start="30" size="1" access="Read/Write">
        <Enum name="FAULTEN3_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN3_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_DEADTIME" description="Deadtime Configuration" start="+0x68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DTVAL" description="Deadtime Value" start="0" size="6" access="Read/Write" />
      <BitField name="DTPS" description="Deadtime Prescaler Value" start="6" size="2" access="Read/Write">
        <Enum name="DTPS_0" description="Divide the FTM input clock by 1." start="0x" />
        <Enum name="DTPS_2" description="Divide the FTM input clock by 4." start="0x2" />
        <Enum name="DTPS_3" description="Divide the FTM input clock by 16." start="0x3" />
      </BitField>
      <BitField name="DTVALEX" description="Extended Deadtime Value" start="16" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_EXTTRIG" description="FTM External Trigger" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH2TRIG" description="Channel 2 Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH2TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH2TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH3TRIG" description="Channel 3 Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH3TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH3TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH4TRIG" description="Channel 4 Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH4TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH4TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH5TRIG" description="Channel 5 Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH5TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH5TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH0TRIG" description="Channel 0 Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH0TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH0TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH1TRIG" description="Channel 1 Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH1TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH1TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="INITTRIGEN" description="Initialization Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="INITTRIGEN_0" description="The generation of initialization trigger is disabled." start="0" />
        <Enum name="INITTRIGEN_1" description="The generation of initialization trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIGF" description="Channel Trigger Flag" start="7" size="1" access="Read/Write">
        <Enum name="TRIGF_0" description="No channel trigger was generated." start="0" />
        <Enum name="TRIGF_1" description="A channel trigger was generated." start="0x1" />
      </BitField>
      <BitField name="CH6TRIG" description="Channel 6 Trigger Enable" start="8" size="1" access="Read/Write">
        <Enum name="CH6TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH6TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH7TRIG" description="Channel 7 Trigger Enable" start="9" size="1" access="Read/Write">
        <Enum name="CH7TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH7TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_POL" description="Channels Polarity" start="+0x70" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POL0" description="Channel 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="POL0_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL0_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL1" description="Channel 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="POL1_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL1_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL2" description="Channel 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="POL2_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL2_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL3" description="Channel 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="POL3_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL3_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL4" description="Channel 4 Polarity" start="4" size="1" access="Read/Write">
        <Enum name="POL4_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL4_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL5" description="Channel 5 Polarity" start="5" size="1" access="Read/Write">
        <Enum name="POL5_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL5_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL6" description="Channel 6 Polarity" start="6" size="1" access="Read/Write">
        <Enum name="POL6_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL6_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL7" description="Channel 7 Polarity" start="7" size="1" access="Read/Write">
        <Enum name="POL7_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL7_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FMS" description="Fault Mode Status" start="+0x74" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULTF0" description="Fault Detection Flag 0" start="0" size="1" access="Read/Write">
        <Enum name="FAULTF0_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF0_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF1" description="Fault Detection Flag 1" start="1" size="1" access="Read/Write">
        <Enum name="FAULTF1_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF1_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF2" description="Fault Detection Flag 2" start="2" size="1" access="Read/Write">
        <Enum name="FAULTF2_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF2_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF3" description="Fault Detection Flag 3" start="3" size="1" access="Read/Write">
        <Enum name="FAULTF3_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF3_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTIN" description="Fault Inputs" start="5" size="1" access="ReadOnly">
        <Enum name="FAULTIN_0" description="The logic OR of the enabled fault inputs is 0." start="0" />
        <Enum name="FAULTIN_1" description="The logic OR of the enabled fault inputs is 1." start="0x1" />
      </BitField>
      <BitField name="WPEN" description="Write Protection Enable" start="6" size="1" access="Read/Write">
        <Enum name="WPEN_0" description="Write protection is disabled. Write protected bits can be written." start="0" />
        <Enum name="WPEN_1" description="Write protection is enabled. Write protected bits cannot be written." start="0x1" />
      </BitField>
      <BitField name="FAULTF" description="Fault Detection Flag" start="7" size="1" access="Read/Write">
        <Enum name="FAULTF_0" description="No fault condition was detected." start="0" />
        <Enum name="FAULTF_1" description="A fault condition was detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FILTER" description="Input Capture Filter Control" start="+0x78" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0FVAL" description="Channel 0 Input Filter" start="0" size="4" access="Read/Write" />
      <BitField name="CH1FVAL" description="Channel 1 Input Filter" start="4" size="4" access="Read/Write" />
      <BitField name="CH2FVAL" description="Channel 2 Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="CH3FVAL" description="Channel 3 Input Filter" start="12" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_FLTCTRL" description="Fault Control" start="+0x7C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULT0EN" description="Fault Input 0 Enable" start="0" size="1" access="Read/Write">
        <Enum name="FAULT0EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT0EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT1EN" description="Fault Input 1 Enable" start="1" size="1" access="Read/Write">
        <Enum name="FAULT1EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT1EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT2EN" description="Fault Input 2 Enable" start="2" size="1" access="Read/Write">
        <Enum name="FAULT2EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT2EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT3EN" description="Fault Input 3 Enable" start="3" size="1" access="Read/Write">
        <Enum name="FAULT3EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT3EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR0EN" description="Fault Input 0 Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FFLTR0EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR0EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR1EN" description="Fault Input 1 Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="FFLTR1EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR1EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR2EN" description="Fault Input 2 Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="FFLTR2EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR2EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR3EN" description="Fault Input 3 Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="FFLTR3EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR3EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFVAL" description="Fault Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="FSTATE" description="Fault output state" start="15" size="1" access="Read/Write">
        <Enum name="FSTATE_0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." start="0" />
        <Enum name="FSTATE_1" description="FTM outputs will be tri-stated when fault event is ongoing" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_QDCTRL" description="Quadrature Decoder Control And Status" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="QUADEN" description="Quadrature Decoder Mode Enable" start="0" size="1" access="Read/Write">
        <Enum name="QUADEN_0" description="Quadrature Decoder mode is disabled." start="0" />
        <Enum name="QUADEN_1" description="Quadrature Decoder mode is enabled." start="0x1" />
      </BitField>
      <BitField name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode" start="1" size="1" access="ReadOnly">
        <Enum name="TOFDIR_0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." start="0" />
        <Enum name="TOFDIR_1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." start="0x1" />
      </BitField>
      <BitField name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode" start="2" size="1" access="ReadOnly">
        <Enum name="QUADIR_0" description="Counting direction is decreasing (FTM counter decrement)." start="0" />
        <Enum name="QUADIR_1" description="Counting direction is increasing (FTM counter increment)." start="0x1" />
      </BitField>
      <BitField name="QUADMODE" description="Quadrature Decoder Mode" start="3" size="1" access="Read/Write">
        <Enum name="QUADMODE_0" description="Phase A and phase B encoding mode." start="0" />
        <Enum name="QUADMODE_1" description="Count and direction encoding mode." start="0x1" />
      </BitField>
      <BitField name="PHBPOL" description="Phase B Input Polarity" start="4" size="1" access="Read/Write">
        <Enum name="PHBPOL_0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHBPOL_1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHAPOL" description="Phase A Input Polarity" start="5" size="1" access="Read/Write">
        <Enum name="PHAPOL_0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHAPOL_1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHBFLTREN" description="Phase B Input Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="PHBFLTREN_0" description="Phase B input filter is disabled." start="0" />
        <Enum name="PHBFLTREN_1" description="Phase B input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="PHAFLTREN" description="Phase A Input Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="PHAFLTREN_0" description="Phase A input filter is disabled." start="0" />
        <Enum name="PHAFLTREN_1" description="Phase A input filter is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_CONF" description="Configuration" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDFQ" description="Load Frequency" start="0" size="5" access="Read/Write" />
      <BitField name="BDMMODE" description="Debug Mode" start="6" size="2" access="Read/Write" />
      <BitField name="GTBEEN" description="Global Time Base Enable" start="9" size="1" access="Read/Write">
        <Enum name="GTBEEN_0" description="Use of an external global time base is disabled." start="0" />
        <Enum name="GTBEEN_1" description="Use of an external global time base is enabled." start="0x1" />
      </BitField>
      <BitField name="GTBEOUT" description="Global Time Base Output" start="10" size="1" access="Read/Write">
        <Enum name="GTBEOUT_0" description="A global time base signal generation is disabled." start="0" />
        <Enum name="GTBEOUT_1" description="A global time base signal generation is enabled." start="0x1" />
      </BitField>
      <BitField name="ITRIGR" description="Initialization trigger on Reload Point" start="11" size="1" access="Read/Write">
        <Enum name="ITRIGR_0" description="Initialization trigger is generated on counter wrap events." start="0" />
        <Enum name="ITRIGR_1" description="Initialization trigger is generated when a reload point is reached." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FLTPOL" description="FTM Fault Input Polarity" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FLT0POL" description="Fault Input 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="FLT0POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT0POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT1POL" description="Fault Input 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="FLT1POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT1POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT2POL" description="Fault Input 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="FLT2POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT2POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT3POL" description="Fault Input 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="FLT3POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT3POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNCONF" description="Synchronization Configuration" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HWTRIGMODE" description="Hardware Trigger Mode" start="0" size="1" access="Read/Write">
        <Enum name="HWTRIGMODE_0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0" />
        <Enum name="HWTRIGMODE_1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0x1" />
      </BitField>
      <BitField name="CNTINC" description="CNTIN Register Synchronization" start="2" size="1" access="Read/Write">
        <Enum name="CNTINC_0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="CNTINC_1" description="CNTIN register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="INVC" description="INVCTRL Register Synchronization" start="4" size="1" access="Read/Write">
        <Enum name="INVC_0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="INVC_1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOC" description="SWOCTRL Register Synchronization" start="5" size="1" access="Read/Write">
        <Enum name="SWOC_0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="SWOC_1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SYNCMODE" description="Synchronization Mode" start="7" size="1" access="Read/Write">
        <Enum name="SYNCMODE_0" description="Legacy PWM synchronization is selected." start="0" />
        <Enum name="SYNCMODE_1" description="Enhanced PWM synchronization is selected." start="0x1" />
      </BitField>
      <BitField name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger." start="8" size="1" access="Read/Write">
        <Enum name="SWRSTCNT_0" description="The software trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="SWRSTCNT_1" description="The software trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger." start="9" size="1" access="Read/Write">
        <Enum name="SWWRBUF_0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="SWWRBUF_1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOM" description="Output mask synchronization is activated by the software trigger." start="10" size="1" access="Read/Write">
        <Enum name="SWOM_0" description="The software trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="SWOM_1" description="The software trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWINVC" description="Inverting control synchronization is activated by the software trigger." start="11" size="1" access="Read/Write">
        <Enum name="SWINVC_0" description="The software trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="SWINVC_1" description="The software trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWSOC" description="Software output control synchronization is activated by the software trigger." start="12" size="1" access="Read/Write">
        <Enum name="SWSOC_0" description="The software trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="SWSOC_1" description="The software trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger." start="16" size="1" access="Read/Write">
        <Enum name="HWRSTCNT_0" description="A hardware trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="HWRSTCNT_1" description="A hardware trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger." start="17" size="1" access="Read/Write">
        <Enum name="HWWRBUF_0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="HWWRBUF_1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="HWOM" description="Output mask synchronization is activated by a hardware trigger." start="18" size="1" access="Read/Write">
        <Enum name="HWOM_0" description="A hardware trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="HWOM_1" description="A hardware trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger." start="19" size="1" access="Read/Write">
        <Enum name="HWINVC_0" description="A hardware trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="HWINVC_1" description="A hardware trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWSOC" description="Software output control synchronization is activated by a hardware trigger." start="20" size="1" access="Read/Write">
        <Enum name="HWSOC_0" description="A hardware trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="HWSOC_1" description="A hardware trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_INVCTRL" description="FTM Inverting Control" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INV0EN" description="Pair Channels 0 Inverting Enable" start="0" size="1" access="Read/Write">
        <Enum name="INV0EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV0EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV1EN" description="Pair Channels 1 Inverting Enable" start="1" size="1" access="Read/Write">
        <Enum name="INV1EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV1EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV2EN" description="Pair Channels 2 Inverting Enable" start="2" size="1" access="Read/Write">
        <Enum name="INV2EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV2EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV3EN" description="Pair Channels 3 Inverting Enable" start="3" size="1" access="Read/Write">
        <Enum name="INV3EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV3EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SWOCTRL" description="FTM Software Output Control" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OC" description="Channel 0 Software Output Control Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH0OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH0OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH1OC" description="Channel 1 Software Output Control Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH1OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH1OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH2OC" description="Channel 2 Software Output Control Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH2OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH2OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH3OC" description="Channel 3 Software Output Control Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH3OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH3OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH4OC" description="Channel 4 Software Output Control Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH4OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH4OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH5OC" description="Channel 5 Software Output Control Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH5OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH5OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH6OC" description="Channel 6 Software Output Control Enable" start="6" size="1" access="Read/Write">
        <Enum name="CH6OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH6OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH7OC" description="Channel 7 Software Output Control Enable" start="7" size="1" access="Read/Write">
        <Enum name="CH7OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH7OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH0OCV" description="Channel 0 Software Output Control Value" start="8" size="1" access="Read/Write">
        <Enum name="CH0OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH0OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH1OCV" description="Channel 1 Software Output Control Value" start="9" size="1" access="Read/Write">
        <Enum name="CH1OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH1OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH2OCV" description="Channel 2 Software Output Control Value" start="10" size="1" access="Read/Write">
        <Enum name="CH2OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH2OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH3OCV" description="Channel 3 Software Output Control Value" start="11" size="1" access="Read/Write">
        <Enum name="CH3OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH3OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH4OCV" description="Channel 4 Software Output Control Value" start="12" size="1" access="Read/Write">
        <Enum name="CH4OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH4OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH5OCV" description="Channel 5 Software Output Control Value" start="13" size="1" access="Read/Write">
        <Enum name="CH5OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH5OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH6OCV" description="Channel 6 Software Output Control Value" start="14" size="1" access="Read/Write">
        <Enum name="CH6OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH6OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH7OCV" description="Channel 7 Software Output Control Value" start="15" size="1" access="Read/Write">
        <Enum name="CH7OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH7OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_PWMLOAD" description="FTM PWM Load" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0SEL" description="Channel 0 Select" start="0" size="1" access="Read/Write">
        <Enum name="CH0SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH0SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH1SEL" description="Channel 1 Select" start="1" size="1" access="Read/Write">
        <Enum name="CH1SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH1SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH2SEL" description="Channel 2 Select" start="2" size="1" access="Read/Write">
        <Enum name="CH2SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH2SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH3SEL" description="Channel 3 Select" start="3" size="1" access="Read/Write">
        <Enum name="CH3SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH3SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH4SEL" description="Channel 4 Select" start="4" size="1" access="Read/Write">
        <Enum name="CH4SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH4SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH5SEL" description="Channel 5 Select" start="5" size="1" access="Read/Write">
        <Enum name="CH5SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH5SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH6SEL" description="Channel 6 Select" start="6" size="1" access="Read/Write">
        <Enum name="CH6SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH6SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH7SEL" description="Channel 7 Select" start="7" size="1" access="Read/Write">
        <Enum name="CH7SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH7SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="HCSEL" description="Half Cycle Select" start="8" size="1" access="Read/Write">
        <Enum name="HCSEL_0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." start="0" />
        <Enum name="HCSEL_1" description="Half cycle reload is enabled and it is considered as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="LDOK" description="Load Enable" start="9" size="1" access="Read/Write">
        <Enum name="LDOK_0" description="Loading updated values is disabled." start="0" />
        <Enum name="LDOK_1" description="Loading updated values is enabled." start="0x1" />
      </BitField>
      <BitField name="GLEN" description="Global Load Enable" start="10" size="1" access="Read/Write">
        <Enum name="GLEN_0" description="Global Load Ok disabled." start="0" />
        <Enum name="GLEN_1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." start="0x1" />
      </BitField>
      <BitField name="GLDOK" description="Global Load OK" start="11" size="1" access="WriteOnly">
        <Enum name="GLDOK_0" description="No action." start="0" />
        <Enum name="GLDOK_1" description="LDOK bit is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_HCR" description="Half Cycle Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HCVAL" description="Half Cycle Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD_MIRROR" description="Mirror of Modulo Value" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACMOD" description="Modulo Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="MOD" description="Mirror of the Modulo Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM2" description="FlexTimer Module" start="0x4003A000">
    <Register name="FTM0_SC" description="Status And Control" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Prescale Factor Selection" start="0" size="3" access="Read/Write">
        <Enum name="PS_0" description="Divide by 1" start="0" />
        <Enum name="PS_1" description="Divide by 2" start="0x1" />
        <Enum name="PS_2" description="Divide by 4" start="0x2" />
        <Enum name="PS_3" description="Divide by 8" start="0x3" />
        <Enum name="PS_4" description="Divide by 16" start="0x4" />
        <Enum name="PS_5" description="Divide by 32" start="0x5" />
        <Enum name="PS_6" description="Divide by 64" start="0x6" />
        <Enum name="PS_7" description="Divide by 128" start="0x7" />
      </BitField>
      <BitField name="CLKS" description="Clock Source Selection" start="3" size="2" access="Read/Write">
        <Enum name="CLKS_0" description="No clock selected. This in effect disables the FTM counter." start="0" />
        <Enum name="CLKS_1" description="FTM input clock" start="0x1" />
        <Enum name="CLKS_2" description="Fixed frequency clock" start="0x2" />
        <Enum name="CLKS_3" description="External clock" start="0x3" />
      </BitField>
      <BitField name="CPWMS" description="Center-Aligned PWM Select" start="5" size="1" access="Read/Write">
        <Enum name="CPWMS_0" description="FTM counter operates in Up Counting mode." start="0" />
        <Enum name="CPWMS_1" description="FTM counter operates in Up-Down Counting mode." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Reload Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Reload interrupt is disabled." start="0" />
        <Enum name="RIE_1" description="Reload interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="RF" description="Reload Flag" start="7" size="1" access="Read/Write">
        <Enum name="RF_0" description="FTM counter did not reach a reload point." start="0" />
        <Enum name="RF_1" description="FTM counter reached a reload point." start="0x1" />
      </BitField>
      <BitField name="TOIE" description="Timer Overflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="TOIE_0" description="Disable TOF interrupts. Use software polling." start="0" />
        <Enum name="TOIE_1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." start="0x1" />
      </BitField>
      <BitField name="TOF" description="Timer Overflow Flag" start="9" size="1" access="Read/Write">
        <Enum name="TOF_0" description="FTM counter has not overflowed." start="0" />
        <Enum name="TOF_1" description="FTM counter has overflowed." start="0x1" />
      </BitField>
      <BitField name="PWMEN0" description="Channel 0 PWM enable bit" start="16" size="1" access="Read/Write">
        <Enum name="PWMEN0_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN0_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN1" description="Channel 1 PWM enable bit" start="17" size="1" access="Read/Write">
        <Enum name="PWMEN1_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN1_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN2" description="Channel 2 PWM enable bit" start="18" size="1" access="Read/Write">
        <Enum name="PWMEN2_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN2_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN3" description="Channel 3 PWM enable bit" start="19" size="1" access="Read/Write">
        <Enum name="PWMEN3_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN3_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN4" description="Channel 4 PWM enable bit" start="20" size="1" access="Read/Write">
        <Enum name="PWMEN4_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN4_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN5" description="Channel 5 PWM enable bit" start="21" size="1" access="Read/Write">
        <Enum name="PWMEN5_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN5_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN6" description="Channel 6 PWM enable bit" start="22" size="1" access="Read/Write">
        <Enum name="PWMEN6_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN6_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="PWMEN7" description="Channel 7 PWM enable bit" start="23" size="1" access="Read/Write">
        <Enum name="PWMEN7_0" description="Channel output port is disabled" start="0" />
        <Enum name="PWMEN7_1" description="Channel output port is enabled" start="0x1" />
      </BitField>
      <BitField name="FLTPS" description="Filter Prescaler" start="24" size="4" access="Read/Write">
        <Enum name="FLTPS_0" description="Divide by 1" start="0" />
        <Enum name="FLTPS_1" description="Divide by 2" start="0x1" />
        <Enum name="FLTPS_2" description="Divide by 3" start="0x2" />
        <Enum name="FLTPS_3" description="Divide by 4" start="0x3" />
        <Enum name="FLTPS_4" description="Divide by 5" start="0x4" />
        <Enum name="FLTPS_5" description="Divide by 6" start="0x5" />
        <Enum name="FLTPS_6" description="Divide by 7" start="0x6" />
        <Enum name="FLTPS_7" description="Divide by 8" start="0x7" />
        <Enum name="FLTPS_8" description="Divide by 9" start="0x8" />
        <Enum name="FLTPS_9" description="Divide by 10" start="0x9" />
        <Enum name="FLTPS_10" description="Divide by 11" start="0xA" />
        <Enum name="FLTPS_11" description="Divide by 12" start="0xB" />
        <Enum name="FLTPS_12" description="Divide by 13" start="0xC" />
        <Enum name="FLTPS_13" description="Divide by 14" start="0xD" />
        <Enum name="FLTPS_14" description="Divide by 15" start="0xE" />
        <Enum name="FLTPS_15" description="Divide by 16" start="0xF" />
      </BitField>
    </Register>
    <Register name="FTM0_CNT" description="Counter" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNT" description="Counter Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD" description="Modulo" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Modulo Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0SC" description="Channel (n) Status And Control" start="+0xC+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C1SC" description="Channel (n) Status And Control" start="+0xC+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C2SC" description="Channel (n) Status And Control" start="+0xC+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C3SC" description="Channel (n) Status And Control" start="+0xC+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C4SC" description="Channel (n) Status And Control" start="+0xC+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C5SC" description="Channel (n) Status And Control" start="+0xC+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C6SC" description="Channel (n) Status And Control" start="+0xC+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C7SC" description="Channel (n) Status And Control" start="+0xC+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMA" description="DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="DMA_0" description="Disable DMA transfers." start="0" />
        <Enum name="DMA_1" description="Enable DMA transfers." start="0x1" />
      </BitField>
      <BitField name="ICRST" description="FTM counter reset by the selected input capture event." start="1" size="1" access="Read/Write">
        <Enum name="ICRST_0" description="FTM counter is not reset when the selected channel (n) input event is detected." start="0" />
        <Enum name="ICRST_1" description="FTM counter is reset when the selected channel (n) input event is detected." start="0x1" />
      </BitField>
      <BitField name="ELSA" description="Channel (n) Edge or Level Select" start="2" size="1" access="Read/Write" />
      <BitField name="ELSB" description="Channel (n) Edge or Level Select" start="3" size="1" access="Read/Write" />
      <BitField name="MSA" description="Channel (n) Mode Select" start="4" size="1" access="Read/Write" />
      <BitField name="MSB" description="Channel (n) Mode Select" start="5" size="1" access="Read/Write" />
      <BitField name="CHIE" description="Channel (n) Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="CHIE_0" description="Disable channel (n) interrupt. Use software polling." start="0" />
        <Enum name="CHIE_1" description="Enable channel (n) interrupt." start="0x1" />
      </BitField>
      <BitField name="CHF" description="Channel (n) Flag" start="7" size="1" access="Read/Write">
        <Enum name="CHF_0" description="No channel (n) event has occurred." start="0" />
        <Enum name="CHF_1" description="A channel (n) event has occurred." start="0x1" />
      </BitField>
      <BitField name="TRIGMODE" description="Trigger mode control" start="8" size="1" access="Read/Write">
        <Enum name="TRIGMODE_0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." start="0" />
        <Enum name="TRIGMODE_1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." start="0x1" />
      </BitField>
      <BitField name="CHIS" description="Channel (n) Input State" start="9" size="1" access="ReadOnly">
        <Enum name="CHIS_0" description="The channel (n) input is zero." start="0" />
        <Enum name="CHIS_1" description="The channel (n) input is one." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_C0V" description="Channel (n) Value" start="+0x10+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V" description="Channel (n) Value" start="+0x10+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V" description="Channel (n) Value" start="+0x10+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V" description="Channel (n) Value" start="+0x10+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V" description="Channel (n) Value" start="+0x10+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V" description="Channel (n) Value" start="+0x10+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V" description="Channel (n) Value" start="+0x10+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V" description="Channel (n) Value" start="+0x10+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VAL" description="Channel Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_CNTIN" description="Counter Initial Value" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INIT" description="Initial Value Of The FTM Counter" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_STATUS" description="Capture And Compare Status" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0F" description="Channel 0 Flag" start="0" size="1" access="Read/Write">
        <Enum name="CH0F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH0F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH1F" description="Channel 1 Flag" start="1" size="1" access="Read/Write">
        <Enum name="CH1F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH1F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH2F" description="Channel 2 Flag" start="2" size="1" access="Read/Write">
        <Enum name="CH2F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH2F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH3F" description="Channel 3 Flag" start="3" size="1" access="Read/Write">
        <Enum name="CH3F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH3F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH4F" description="Channel 4 Flag" start="4" size="1" access="Read/Write">
        <Enum name="CH4F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH4F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH5F" description="Channel 5 Flag" start="5" size="1" access="Read/Write">
        <Enum name="CH5F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH5F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH6F" description="Channel 6 Flag" start="6" size="1" access="Read/Write">
        <Enum name="CH6F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH6F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
      <BitField name="CH7F" description="Channel 7 Flag" start="7" size="1" access="Read/Write">
        <Enum name="CH7F_0" description="No channel event has occurred." start="0" />
        <Enum name="CH7F_1" description="A channel event has occurred." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_MODE" description="Features Mode Selection" start="+0x54" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="FTMEN" description="FTM Enable" start="0" size="1" access="Read/Write">
        <Enum name="FTMEN_0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." start="0" />
        <Enum name="FTMEN_1" description="Free running counter and synchronization are different from TPM behavior." start="0x1" />
      </BitField>
      <BitField name="INIT" description="Initialize The Channels Output" start="1" size="1" access="Read/Write" />
      <BitField name="WPDIS" description="Write Protection Disable" start="2" size="1" access="Read/Write">
        <Enum name="WPDIS_0" description="Write protection is enabled." start="0" />
        <Enum name="WPDIS_1" description="Write protection is disabled." start="0x1" />
      </BitField>
      <BitField name="PWMSYNC" description="PWM Synchronization Mode" start="3" size="1" access="Read/Write">
        <Enum name="PWMSYNC_0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." start="0" />
        <Enum name="PWMSYNC_1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="CAPTEST" description="Capture Test Mode Enable" start="4" size="1" access="Read/Write">
        <Enum name="CAPTEST_0" description="Capture test mode is disabled." start="0" />
        <Enum name="CAPTEST_1" description="Capture test mode is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTM" description="Fault Control Mode" start="5" size="2" access="Read/Write">
        <Enum name="FAULTM_0" description="Fault control is disabled for all channels." start="0" />
        <Enum name="FAULTM_1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." start="0x1" />
        <Enum name="FAULTM_2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." start="0x2" />
        <Enum name="FAULTM_3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." start="0x3" />
      </BitField>
      <BitField name="FAULTIE" description="Fault Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="FAULTIE_0" description="Fault control interrupt is disabled." start="0" />
        <Enum name="FAULTIE_1" description="Fault control interrupt is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNC" description="Synchronization" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNTMIN" description="Minimum Loading Point Enable" start="0" size="1" access="Read/Write">
        <Enum name="CNTMIN_0" description="The minimum loading point is disabled." start="0" />
        <Enum name="CNTMIN_1" description="The minimum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="CNTMAX" description="Maximum Loading Point Enable" start="1" size="1" access="Read/Write">
        <Enum name="CNTMAX_0" description="The maximum loading point is disabled." start="0" />
        <Enum name="CNTMAX_1" description="The maximum loading point is enabled." start="0x1" />
      </BitField>
      <BitField name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)" start="2" size="1" access="Read/Write">
        <Enum name="REINIT_0" description="FTM counter continues to count normally." start="0" />
        <Enum name="REINIT_1" description="FTM counter is updated with its initial value when the selected trigger is detected." start="0x1" />
      </BitField>
      <BitField name="SYNCHOM" description="Output Mask Synchronization" start="3" size="1" access="Read/Write">
        <Enum name="SYNCHOM_0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." start="0" />
        <Enum name="SYNCHOM_1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="TRIG0" description="PWM Synchronization Hardware Trigger 0" start="4" size="1" access="Read/Write">
        <Enum name="TRIG0_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG0_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG1" description="PWM Synchronization Hardware Trigger 1" start="5" size="1" access="Read/Write">
        <Enum name="TRIG1_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG1_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIG2" description="PWM Synchronization Hardware Trigger 2" start="6" size="1" access="Read/Write">
        <Enum name="TRIG2_0" description="Trigger is disabled." start="0" />
        <Enum name="TRIG2_1" description="Trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="SWSYNC" description="PWM Synchronization Software Trigger" start="7" size="1" access="Read/Write">
        <Enum name="SWSYNC_0" description="Software trigger is not selected." start="0" />
        <Enum name="SWSYNC_1" description="Software trigger is selected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTINIT" description="Initial State For Channels Output" start="+0x5C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OI" description="Channel 0 Output Initialization Value" start="0" size="1" access="Read/Write">
        <Enum name="CH0OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH0OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH1OI" description="Channel 1 Output Initialization Value" start="1" size="1" access="Read/Write">
        <Enum name="CH1OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH1OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH2OI" description="Channel 2 Output Initialization Value" start="2" size="1" access="Read/Write">
        <Enum name="CH2OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH2OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH3OI" description="Channel 3 Output Initialization Value" start="3" size="1" access="Read/Write">
        <Enum name="CH3OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH3OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH4OI" description="Channel 4 Output Initialization Value" start="4" size="1" access="Read/Write">
        <Enum name="CH4OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH4OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH5OI" description="Channel 5 Output Initialization Value" start="5" size="1" access="Read/Write">
        <Enum name="CH5OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH5OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH6OI" description="Channel 6 Output Initialization Value" start="6" size="1" access="Read/Write">
        <Enum name="CH6OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH6OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
      <BitField name="CH7OI" description="Channel 7 Output Initialization Value" start="7" size="1" access="Read/Write">
        <Enum name="CH7OI_0" description="The initialization value is 0." start="0" />
        <Enum name="CH7OI_1" description="The initialization value is 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_OUTMASK" description="Output Mask" start="+0x60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OM" description="Channel 0 Output Mask" start="0" size="1" access="Read/Write">
        <Enum name="CH0OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH0OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH1OM" description="Channel 1 Output Mask" start="1" size="1" access="Read/Write">
        <Enum name="CH1OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH1OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH2OM" description="Channel 2 Output Mask" start="2" size="1" access="Read/Write">
        <Enum name="CH2OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH2OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH3OM" description="Channel 3 Output Mask" start="3" size="1" access="Read/Write">
        <Enum name="CH3OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH3OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH4OM" description="Channel 4 Output Mask" start="4" size="1" access="Read/Write">
        <Enum name="CH4OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH4OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH5OM" description="Channel 5 Output Mask" start="5" size="1" access="Read/Write">
        <Enum name="CH5OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH5OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH6OM" description="Channel 6 Output Mask" start="6" size="1" access="Read/Write">
        <Enum name="CH6OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH6OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
      <BitField name="CH7OM" description="Channel 7 Output Mask" start="7" size="1" access="Read/Write">
        <Enum name="CH7OM_0" description="Channel output is not masked. It continues to operate normally." start="0" />
        <Enum name="CH7OM_1" description="Channel output is masked. It is forced to its inactive state." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_COMBINE" description="Function For Linked Channels" start="+0x64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COMBINE0" description="Combine Channels For n = 0" start="0" size="1" access="Read/Write" />
      <BitField name="COMP0" description="Complement Of Channel (n) For n = 0" start="1" size="1" access="Read/Write">
        <Enum name="COMP0_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP0_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" start="2" size="1" access="Read/Write" />
      <BitField name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0" start="3" size="1" access="Read/Write">
        <Enum name="DECAP0_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP0_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN0" description="Deadtime Enable For n = 0" start="4" size="1" access="Read/Write">
        <Enum name="DTEN0_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN0_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN0" description="Synchronization Enable For n = 0" start="5" size="1" access="Read/Write">
        <Enum name="SYNCEN0_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN0_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN0" description="Fault Control Enable For n = 0" start="6" size="1" access="Read/Write">
        <Enum name="FAULTEN0_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN0_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE1" description="Combine Channels For n = 2" start="8" size="1" access="Read/Write" />
      <BitField name="COMP1" description="Complement Of Channel (n) For n = 2" start="9" size="1" access="Read/Write">
        <Enum name="COMP1_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP1_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" start="10" size="1" access="Read/Write" />
      <BitField name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2" start="11" size="1" access="Read/Write">
        <Enum name="DECAP1_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP1_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN1" description="Deadtime Enable For n = 2" start="12" size="1" access="Read/Write">
        <Enum name="DTEN1_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN1_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN1" description="Synchronization Enable For n = 2" start="13" size="1" access="Read/Write">
        <Enum name="SYNCEN1_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN1_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN1" description="Fault Control Enable For n = 2" start="14" size="1" access="Read/Write">
        <Enum name="FAULTEN1_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN1_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE2" description="Combine Channels For n = 4" start="16" size="1" access="Read/Write" />
      <BitField name="COMP2" description="Complement Of Channel (n) For n = 4" start="17" size="1" access="Read/Write">
        <Enum name="COMP2_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP2_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" start="18" size="1" access="Read/Write" />
      <BitField name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4" start="19" size="1" access="Read/Write">
        <Enum name="DECAP2_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP2_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN2" description="Deadtime Enable For n = 4" start="20" size="1" access="Read/Write">
        <Enum name="DTEN2_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN2_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN2" description="Synchronization Enable For n = 4" start="21" size="1" access="Read/Write">
        <Enum name="SYNCEN2_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN2_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN2" description="Fault Control Enable For n = 4" start="22" size="1" access="Read/Write">
        <Enum name="FAULTEN2_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN2_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="COMBINE3" description="Combine Channels For n = 6" start="24" size="1" access="Read/Write" />
      <BitField name="COMP3" description="Complement Of Channel (n) for n = 6" start="25" size="1" access="Read/Write">
        <Enum name="COMP3_0" description="The channel (n+1) output is the same as the channel (n) output." start="0" />
        <Enum name="COMP3_1" description="The channel (n+1) output is the complement of the channel (n) output." start="0x1" />
      </BitField>
      <BitField name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" start="26" size="1" access="Read/Write" />
      <BitField name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6" start="27" size="1" access="Read/Write">
        <Enum name="DECAP3_0" description="The dual edge captures are inactive." start="0" />
        <Enum name="DECAP3_1" description="The dual edge captures are active." start="0x1" />
      </BitField>
      <BitField name="DTEN3" description="Deadtime Enable For n = 6" start="28" size="1" access="Read/Write">
        <Enum name="DTEN3_0" description="The deadtime insertion in this pair of channels is disabled." start="0" />
        <Enum name="DTEN3_1" description="The deadtime insertion in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="SYNCEN3" description="Synchronization Enable For n = 6" start="29" size="1" access="Read/Write">
        <Enum name="SYNCEN3_0" description="The PWM synchronization in this pair of channels is disabled." start="0" />
        <Enum name="SYNCEN3_1" description="The PWM synchronization in this pair of channels is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULTEN3" description="Fault Control Enable For n = 6" start="30" size="1" access="Read/Write">
        <Enum name="FAULTEN3_0" description="The fault control in this pair of channels is disabled." start="0" />
        <Enum name="FAULTEN3_1" description="The fault control in this pair of channels is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_DEADTIME" description="Deadtime Configuration" start="+0x68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DTVAL" description="Deadtime Value" start="0" size="6" access="Read/Write" />
      <BitField name="DTPS" description="Deadtime Prescaler Value" start="6" size="2" access="Read/Write">
        <Enum name="DTPS_0" description="Divide the FTM input clock by 1." start="0x" />
        <Enum name="DTPS_2" description="Divide the FTM input clock by 4." start="0x2" />
        <Enum name="DTPS_3" description="Divide the FTM input clock by 16." start="0x3" />
      </BitField>
      <BitField name="DTVALEX" description="Extended Deadtime Value" start="16" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_EXTTRIG" description="FTM External Trigger" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH2TRIG" description="Channel 2 Trigger Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH2TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH2TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH3TRIG" description="Channel 3 Trigger Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH3TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH3TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH4TRIG" description="Channel 4 Trigger Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH4TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH4TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH5TRIG" description="Channel 5 Trigger Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH5TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH5TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH0TRIG" description="Channel 0 Trigger Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH0TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH0TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH1TRIG" description="Channel 1 Trigger Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH1TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH1TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="INITTRIGEN" description="Initialization Trigger Enable" start="6" size="1" access="Read/Write">
        <Enum name="INITTRIGEN_0" description="The generation of initialization trigger is disabled." start="0" />
        <Enum name="INITTRIGEN_1" description="The generation of initialization trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="TRIGF" description="Channel Trigger Flag" start="7" size="1" access="Read/Write">
        <Enum name="TRIGF_0" description="No channel trigger was generated." start="0" />
        <Enum name="TRIGF_1" description="A channel trigger was generated." start="0x1" />
      </BitField>
      <BitField name="CH6TRIG" description="Channel 6 Trigger Enable" start="8" size="1" access="Read/Write">
        <Enum name="CH6TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH6TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
      <BitField name="CH7TRIG" description="Channel 7 Trigger Enable" start="9" size="1" access="Read/Write">
        <Enum name="CH7TRIG_0" description="The generation of the channel trigger is disabled." start="0" />
        <Enum name="CH7TRIG_1" description="The generation of the channel trigger is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_POL" description="Channels Polarity" start="+0x70" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POL0" description="Channel 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="POL0_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL0_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL1" description="Channel 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="POL1_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL1_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL2" description="Channel 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="POL2_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL2_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL3" description="Channel 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="POL3_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL3_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL4" description="Channel 4 Polarity" start="4" size="1" access="Read/Write">
        <Enum name="POL4_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL4_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL5" description="Channel 5 Polarity" start="5" size="1" access="Read/Write">
        <Enum name="POL5_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL5_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL6" description="Channel 6 Polarity" start="6" size="1" access="Read/Write">
        <Enum name="POL6_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL6_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
      <BitField name="POL7" description="Channel 7 Polarity" start="7" size="1" access="Read/Write">
        <Enum name="POL7_0" description="The channel polarity is active high." start="0" />
        <Enum name="POL7_1" description="The channel polarity is active low." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FMS" description="Fault Mode Status" start="+0x74" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULTF0" description="Fault Detection Flag 0" start="0" size="1" access="Read/Write">
        <Enum name="FAULTF0_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF0_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF1" description="Fault Detection Flag 1" start="1" size="1" access="Read/Write">
        <Enum name="FAULTF1_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF1_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF2" description="Fault Detection Flag 2" start="2" size="1" access="Read/Write">
        <Enum name="FAULTF2_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF2_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTF3" description="Fault Detection Flag 3" start="3" size="1" access="Read/Write">
        <Enum name="FAULTF3_0" description="No fault condition was detected at the fault input." start="0" />
        <Enum name="FAULTF3_1" description="A fault condition was detected at the fault input." start="0x1" />
      </BitField>
      <BitField name="FAULTIN" description="Fault Inputs" start="5" size="1" access="ReadOnly">
        <Enum name="FAULTIN_0" description="The logic OR of the enabled fault inputs is 0." start="0" />
        <Enum name="FAULTIN_1" description="The logic OR of the enabled fault inputs is 1." start="0x1" />
      </BitField>
      <BitField name="WPEN" description="Write Protection Enable" start="6" size="1" access="Read/Write">
        <Enum name="WPEN_0" description="Write protection is disabled. Write protected bits can be written." start="0" />
        <Enum name="WPEN_1" description="Write protection is enabled. Write protected bits cannot be written." start="0x1" />
      </BitField>
      <BitField name="FAULTF" description="Fault Detection Flag" start="7" size="1" access="Read/Write">
        <Enum name="FAULTF_0" description="No fault condition was detected." start="0" />
        <Enum name="FAULTF_1" description="A fault condition was detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FILTER" description="Input Capture Filter Control" start="+0x78" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0FVAL" description="Channel 0 Input Filter" start="0" size="4" access="Read/Write" />
      <BitField name="CH1FVAL" description="Channel 1 Input Filter" start="4" size="4" access="Read/Write" />
      <BitField name="CH2FVAL" description="Channel 2 Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="CH3FVAL" description="Channel 3 Input Filter" start="12" size="4" access="Read/Write" />
    </Register>
    <Register name="FTM0_FLTCTRL" description="Fault Control" start="+0x7C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FAULT0EN" description="Fault Input 0 Enable" start="0" size="1" access="Read/Write">
        <Enum name="FAULT0EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT0EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT1EN" description="Fault Input 1 Enable" start="1" size="1" access="Read/Write">
        <Enum name="FAULT1EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT1EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT2EN" description="Fault Input 2 Enable" start="2" size="1" access="Read/Write">
        <Enum name="FAULT2EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT2EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FAULT3EN" description="Fault Input 3 Enable" start="3" size="1" access="Read/Write">
        <Enum name="FAULT3EN_0" description="Fault input is disabled." start="0" />
        <Enum name="FAULT3EN_1" description="Fault input is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR0EN" description="Fault Input 0 Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FFLTR0EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR0EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR1EN" description="Fault Input 1 Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="FFLTR1EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR1EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR2EN" description="Fault Input 2 Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="FFLTR2EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR2EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFLTR3EN" description="Fault Input 3 Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="FFLTR3EN_0" description="Fault input filter is disabled." start="0" />
        <Enum name="FFLTR3EN_1" description="Fault input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="FFVAL" description="Fault Input Filter" start="8" size="4" access="Read/Write" />
      <BitField name="FSTATE" description="Fault output state" start="15" size="1" access="Read/Write">
        <Enum name="FSTATE_0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." start="0" />
        <Enum name="FSTATE_1" description="FTM outputs will be tri-stated when fault event is ongoing" start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_QDCTRL" description="Quadrature Decoder Control And Status" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="QUADEN" description="Quadrature Decoder Mode Enable" start="0" size="1" access="Read/Write">
        <Enum name="QUADEN_0" description="Quadrature Decoder mode is disabled." start="0" />
        <Enum name="QUADEN_1" description="Quadrature Decoder mode is enabled." start="0x1" />
      </BitField>
      <BitField name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode" start="1" size="1" access="ReadOnly">
        <Enum name="TOFDIR_0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." start="0" />
        <Enum name="TOFDIR_1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." start="0x1" />
      </BitField>
      <BitField name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode" start="2" size="1" access="ReadOnly">
        <Enum name="QUADIR_0" description="Counting direction is decreasing (FTM counter decrement)." start="0" />
        <Enum name="QUADIR_1" description="Counting direction is increasing (FTM counter increment)." start="0x1" />
      </BitField>
      <BitField name="QUADMODE" description="Quadrature Decoder Mode" start="3" size="1" access="Read/Write">
        <Enum name="QUADMODE_0" description="Phase A and phase B encoding mode." start="0" />
        <Enum name="QUADMODE_1" description="Count and direction encoding mode." start="0x1" />
      </BitField>
      <BitField name="PHBPOL" description="Phase B Input Polarity" start="4" size="1" access="Read/Write">
        <Enum name="PHBPOL_0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHBPOL_1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHAPOL" description="Phase A Input Polarity" start="5" size="1" access="Read/Write">
        <Enum name="PHAPOL_0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." start="0" />
        <Enum name="PHAPOL_1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." start="0x1" />
      </BitField>
      <BitField name="PHBFLTREN" description="Phase B Input Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="PHBFLTREN_0" description="Phase B input filter is disabled." start="0" />
        <Enum name="PHBFLTREN_1" description="Phase B input filter is enabled." start="0x1" />
      </BitField>
      <BitField name="PHAFLTREN" description="Phase A Input Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="PHAFLTREN_0" description="Phase A input filter is disabled." start="0" />
        <Enum name="PHAFLTREN_1" description="Phase A input filter is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_CONF" description="Configuration" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LDFQ" description="Load Frequency" start="0" size="5" access="Read/Write" />
      <BitField name="BDMMODE" description="Debug Mode" start="6" size="2" access="Read/Write" />
      <BitField name="GTBEEN" description="Global Time Base Enable" start="9" size="1" access="Read/Write">
        <Enum name="GTBEEN_0" description="Use of an external global time base is disabled." start="0" />
        <Enum name="GTBEEN_1" description="Use of an external global time base is enabled." start="0x1" />
      </BitField>
      <BitField name="GTBEOUT" description="Global Time Base Output" start="10" size="1" access="Read/Write">
        <Enum name="GTBEOUT_0" description="A global time base signal generation is disabled." start="0" />
        <Enum name="GTBEOUT_1" description="A global time base signal generation is enabled." start="0x1" />
      </BitField>
      <BitField name="ITRIGR" description="Initialization trigger on Reload Point" start="11" size="1" access="Read/Write">
        <Enum name="ITRIGR_0" description="Initialization trigger is generated on counter wrap events." start="0" />
        <Enum name="ITRIGR_1" description="Initialization trigger is generated when a reload point is reached." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_FLTPOL" description="FTM Fault Input Polarity" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FLT0POL" description="Fault Input 0 Polarity" start="0" size="1" access="Read/Write">
        <Enum name="FLT0POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT0POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT1POL" description="Fault Input 1 Polarity" start="1" size="1" access="Read/Write">
        <Enum name="FLT1POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT1POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT2POL" description="Fault Input 2 Polarity" start="2" size="1" access="Read/Write">
        <Enum name="FLT2POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT2POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
      <BitField name="FLT3POL" description="Fault Input 3 Polarity" start="3" size="1" access="Read/Write">
        <Enum name="FLT3POL_0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." start="0" />
        <Enum name="FLT3POL_1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SYNCONF" description="Synchronization Configuration" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HWTRIGMODE" description="Hardware Trigger Mode" start="0" size="1" access="Read/Write">
        <Enum name="HWTRIGMODE_0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0" />
        <Enum name="HWTRIGMODE_1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." start="0x1" />
      </BitField>
      <BitField name="CNTINC" description="CNTIN Register Synchronization" start="2" size="1" access="Read/Write">
        <Enum name="CNTINC_0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="CNTINC_1" description="CNTIN register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="INVC" description="INVCTRL Register Synchronization" start="4" size="1" access="Read/Write">
        <Enum name="INVC_0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="INVC_1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOC" description="SWOCTRL Register Synchronization" start="5" size="1" access="Read/Write">
        <Enum name="SWOC_0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." start="0" />
        <Enum name="SWOC_1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." start="0x1" />
      </BitField>
      <BitField name="SYNCMODE" description="Synchronization Mode" start="7" size="1" access="Read/Write">
        <Enum name="SYNCMODE_0" description="Legacy PWM synchronization is selected." start="0" />
        <Enum name="SYNCMODE_1" description="Enhanced PWM synchronization is selected." start="0x1" />
      </BitField>
      <BitField name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger." start="8" size="1" access="Read/Write">
        <Enum name="SWRSTCNT_0" description="The software trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="SWRSTCNT_1" description="The software trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger." start="9" size="1" access="Read/Write">
        <Enum name="SWWRBUF_0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="SWWRBUF_1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="SWOM" description="Output mask synchronization is activated by the software trigger." start="10" size="1" access="Read/Write">
        <Enum name="SWOM_0" description="The software trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="SWOM_1" description="The software trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWINVC" description="Inverting control synchronization is activated by the software trigger." start="11" size="1" access="Read/Write">
        <Enum name="SWINVC_0" description="The software trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="SWINVC_1" description="The software trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="SWSOC" description="Software output control synchronization is activated by the software trigger." start="12" size="1" access="Read/Write">
        <Enum name="SWSOC_0" description="The software trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="SWSOC_1" description="The software trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger." start="16" size="1" access="Read/Write">
        <Enum name="HWRSTCNT_0" description="A hardware trigger does not activate the FTM counter synchronization." start="0" />
        <Enum name="HWRSTCNT_1" description="A hardware trigger activates the FTM counter synchronization." start="0x1" />
      </BitField>
      <BitField name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger." start="17" size="1" access="Read/Write">
        <Enum name="HWWRBUF_0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." start="0" />
        <Enum name="HWWRBUF_1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." start="0x1" />
      </BitField>
      <BitField name="HWOM" description="Output mask synchronization is activated by a hardware trigger." start="18" size="1" access="Read/Write">
        <Enum name="HWOM_0" description="A hardware trigger does not activate the OUTMASK register synchronization." start="0" />
        <Enum name="HWOM_1" description="A hardware trigger activates the OUTMASK register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger." start="19" size="1" access="Read/Write">
        <Enum name="HWINVC_0" description="A hardware trigger does not activate the INVCTRL register synchronization." start="0" />
        <Enum name="HWINVC_1" description="A hardware trigger activates the INVCTRL register synchronization." start="0x1" />
      </BitField>
      <BitField name="HWSOC" description="Software output control synchronization is activated by a hardware trigger." start="20" size="1" access="Read/Write">
        <Enum name="HWSOC_0" description="A hardware trigger does not activate the SWOCTRL register synchronization." start="0" />
        <Enum name="HWSOC_1" description="A hardware trigger activates the SWOCTRL register synchronization." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_INVCTRL" description="FTM Inverting Control" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INV0EN" description="Pair Channels 0 Inverting Enable" start="0" size="1" access="Read/Write">
        <Enum name="INV0EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV0EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV1EN" description="Pair Channels 1 Inverting Enable" start="1" size="1" access="Read/Write">
        <Enum name="INV1EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV1EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV2EN" description="Pair Channels 2 Inverting Enable" start="2" size="1" access="Read/Write">
        <Enum name="INV2EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV2EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
      <BitField name="INV3EN" description="Pair Channels 3 Inverting Enable" start="3" size="1" access="Read/Write">
        <Enum name="INV3EN_0" description="Inverting is disabled." start="0" />
        <Enum name="INV3EN_1" description="Inverting is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_SWOCTRL" description="FTM Software Output Control" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0OC" description="Channel 0 Software Output Control Enable" start="0" size="1" access="Read/Write">
        <Enum name="CH0OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH0OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH1OC" description="Channel 1 Software Output Control Enable" start="1" size="1" access="Read/Write">
        <Enum name="CH1OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH1OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH2OC" description="Channel 2 Software Output Control Enable" start="2" size="1" access="Read/Write">
        <Enum name="CH2OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH2OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH3OC" description="Channel 3 Software Output Control Enable" start="3" size="1" access="Read/Write">
        <Enum name="CH3OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH3OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH4OC" description="Channel 4 Software Output Control Enable" start="4" size="1" access="Read/Write">
        <Enum name="CH4OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH4OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH5OC" description="Channel 5 Software Output Control Enable" start="5" size="1" access="Read/Write">
        <Enum name="CH5OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH5OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH6OC" description="Channel 6 Software Output Control Enable" start="6" size="1" access="Read/Write">
        <Enum name="CH6OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH6OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH7OC" description="Channel 7 Software Output Control Enable" start="7" size="1" access="Read/Write">
        <Enum name="CH7OC_0" description="The channel output is not affected by software output control." start="0" />
        <Enum name="CH7OC_1" description="The channel output is affected by software output control." start="0x1" />
      </BitField>
      <BitField name="CH0OCV" description="Channel 0 Software Output Control Value" start="8" size="1" access="Read/Write">
        <Enum name="CH0OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH0OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH1OCV" description="Channel 1 Software Output Control Value" start="9" size="1" access="Read/Write">
        <Enum name="CH1OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH1OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH2OCV" description="Channel 2 Software Output Control Value" start="10" size="1" access="Read/Write">
        <Enum name="CH2OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH2OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH3OCV" description="Channel 3 Software Output Control Value" start="11" size="1" access="Read/Write">
        <Enum name="CH3OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH3OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH4OCV" description="Channel 4 Software Output Control Value" start="12" size="1" access="Read/Write">
        <Enum name="CH4OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH4OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH5OCV" description="Channel 5 Software Output Control Value" start="13" size="1" access="Read/Write">
        <Enum name="CH5OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH5OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH6OCV" description="Channel 6 Software Output Control Value" start="14" size="1" access="Read/Write">
        <Enum name="CH6OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH6OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
      <BitField name="CH7OCV" description="Channel 7 Software Output Control Value" start="15" size="1" access="Read/Write">
        <Enum name="CH7OCV_0" description="The software output control forces 0 to the channel output." start="0" />
        <Enum name="CH7OCV_1" description="The software output control forces 1 to the channel output." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_PWMLOAD" description="FTM PWM Load" start="+0x98" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CH0SEL" description="Channel 0 Select" start="0" size="1" access="Read/Write">
        <Enum name="CH0SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH0SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH1SEL" description="Channel 1 Select" start="1" size="1" access="Read/Write">
        <Enum name="CH1SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH1SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH2SEL" description="Channel 2 Select" start="2" size="1" access="Read/Write">
        <Enum name="CH2SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH2SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH3SEL" description="Channel 3 Select" start="3" size="1" access="Read/Write">
        <Enum name="CH3SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH3SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH4SEL" description="Channel 4 Select" start="4" size="1" access="Read/Write">
        <Enum name="CH4SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH4SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH5SEL" description="Channel 5 Select" start="5" size="1" access="Read/Write">
        <Enum name="CH5SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH5SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH6SEL" description="Channel 6 Select" start="6" size="1" access="Read/Write">
        <Enum name="CH6SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH6SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="CH7SEL" description="Channel 7 Select" start="7" size="1" access="Read/Write">
        <Enum name="CH7SEL_0" description="Channel match is not included as a reload opportunity." start="0" />
        <Enum name="CH7SEL_1" description="Channel match is included as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="HCSEL" description="Half Cycle Select" start="8" size="1" access="Read/Write">
        <Enum name="HCSEL_0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." start="0" />
        <Enum name="HCSEL_1" description="Half cycle reload is enabled and it is considered as a reload opportunity." start="0x1" />
      </BitField>
      <BitField name="LDOK" description="Load Enable" start="9" size="1" access="Read/Write">
        <Enum name="LDOK_0" description="Loading updated values is disabled." start="0" />
        <Enum name="LDOK_1" description="Loading updated values is enabled." start="0x1" />
      </BitField>
      <BitField name="GLEN" description="Global Load Enable" start="10" size="1" access="Read/Write">
        <Enum name="GLEN_0" description="Global Load Ok disabled." start="0" />
        <Enum name="GLEN_1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." start="0x1" />
      </BitField>
      <BitField name="GLDOK" description="Global Load OK" start="11" size="1" access="WriteOnly">
        <Enum name="GLDOK_0" description="No action." start="0" />
        <Enum name="GLDOK_1" description="LDOK bit is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="FTM0_HCR" description="Half Cycle Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HCVAL" description="Half Cycle Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_MOD_MIRROR" description="Mirror of Modulo Value" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACMOD" description="Modulo Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="MOD" description="Mirror of the Modulo Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C0V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C1V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C2V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C3V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C4V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C5V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C6V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="FTM0_C7V_MIRROR" description="Mirror of Channel (n) Match Value" start="+0x204+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRACVAL" description="Channel (n) Match Fractional Value" start="11" size="5" access="Read/Write" />
      <BitField name="VAL" description="Mirror of the Channel (n) Match Integer Value" start="16" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" description="Analog-to-Digital Converter" start="0x4003B000">
    <Register name="ADC0_SC10" description="ADC Status and Control Register 1" start="+0+0" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC11" description="ADC Status and Control Register 1" start="+0+4" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC12" description="ADC Status and Control Register 1" start="+0+8" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC13" description="ADC Status and Control Register 1" start="+0+12" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC14" description="ADC Status and Control Register 1" start="+0+16" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC15" description="ADC Status and Control Register 1" start="+0+20" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC16" description="ADC Status and Control Register 1" start="+0+24" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC17" description="ADC Status and Control Register 1" start="+0+28" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG1" description="ADC Configuration Register 1" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADICLK" description="Input Clock Select" start="0" size="2" access="Read/Write">
        <Enum name="ADICLK_0" description="Alternate clock 1 (ADC_ALTCLK1)" start="0" />
        <Enum name="ADICLK_1" description="Alternate clock 2 (ADC_ALTCLK2)" start="0x1" />
        <Enum name="ADICLK_2" description="Alternate clock 3 (ADC_ALTCLK3)" start="0x2" />
        <Enum name="ADICLK_3" description="Alternate clock 4 (ADC_ALTCLK4)" start="0x3" />
      </BitField>
      <BitField name="MODE" description="Conversion mode selection" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="8-bit conversion." start="0" />
        <Enum name="MODE_1" description="12-bit conversion." start="0x1" />
        <Enum name="MODE_2" description="10-bit conversion." start="0x2" />
      </BitField>
      <BitField name="ADIV" description="Clock Divide Select" start="5" size="2" access="Read/Write">
        <Enum name="ADIV_0" description="The divide ratio is 1 and the clock rate is input clock." start="0" />
        <Enum name="ADIV_1" description="The divide ratio is 2 and the clock rate is (input clock)/2." start="0x1" />
        <Enum name="ADIV_2" description="The divide ratio is 4 and the clock rate is (input clock)/4." start="0x2" />
        <Enum name="ADIV_3" description="The divide ratio is 8 and the clock rate is (input clock)/8." start="0x3" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG2" description="ADC Configuration Register 2" start="+0x44" size="4" access="Read/Write" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField name="SMPLTS" description="Sample Time Select" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_R0" description="ADC Data Result Registers" start="+0x48+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R1" description="ADC Data Result Registers" start="+0x48+4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R2" description="ADC Data Result Registers" start="+0x48+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R3" description="ADC Data Result Registers" start="+0x48+12" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R4" description="ADC Data Result Registers" start="+0x48+16" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R5" description="ADC Data Result Registers" start="+0x48+20" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R6" description="ADC Data Result Registers" start="+0x48+24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R7" description="ADC Data Result Registers" start="+0x48+28" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_CV0" description="Compare Value Registers" start="+0x88+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_CV1" description="Compare Value Registers" start="+0x88+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_SC2" description="Status and Control Register 2" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="REFSEL" description="Voltage Reference Selection" start="0" size="2" access="Read/Write">
        <Enum name="REFSEL_0" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" start="0" />
        <Enum name="REFSEL_1" description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="2" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted." start="0x1" />
      </BitField>
      <BitField name="ACREN" description="Compare Function Range Enable" start="3" size="1" access="Read/Write" />
      <BitField name="ACFGT" description="Compare Function Greater Than Enable" start="4" size="1" access="Read/Write" />
      <BitField name="ACFE" description="Compare Function Enable" start="5" size="1" access="Read/Write">
        <Enum name="ACFE_0" description="Compare function disabled." start="0" />
        <Enum name="ACFE_1" description="Compare function enabled." start="0x1" />
      </BitField>
      <BitField name="ADTRG" description="Conversion Trigger Select" start="6" size="1" access="Read/Write">
        <Enum name="ADTRG_0" description="Software trigger selected." start="0" />
        <Enum name="ADTRG_1" description="Hardware trigger selected." start="0x1" />
      </BitField>
      <BitField name="ADACT" description="Conversion Active" start="7" size="1" access="ReadOnly">
        <Enum name="ADACT_0" description="Conversion not in progress." start="0" />
        <Enum name="ADACT_1" description="Conversion in progress." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC3" description="Status and Control Register 3" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AVGS" description="Hardware Average Select" start="0" size="2" access="Read/Write">
        <Enum name="AVGS_0" description="4 samples averaged." start="0" />
        <Enum name="AVGS_1" description="8 samples averaged." start="0x1" />
        <Enum name="AVGS_2" description="16 samples averaged." start="0x2" />
        <Enum name="AVGS_3" description="32 samples averaged." start="0x3" />
      </BitField>
      <BitField name="AVGE" description="Hardware Average Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVGE_0" description="Hardware average function disabled." start="0" />
        <Enum name="AVGE_1" description="Hardware average function enabled." start="0x1" />
      </BitField>
      <BitField name="ADCO" description="Continuous Conversion Enable" start="3" size="1" access="Read/Write">
        <Enum name="ADCO_0" description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated." start="0" />
        <Enum name="ADCO_1" description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated." start="0x1" />
      </BitField>
      <BitField name="CAL" description="Calibration" start="7" size="1" access="Read/Write" />
    </Register>
    <Register name="ADC0_BASE_OFS" description="BASE Offset Register" start="+0x98" size="4" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField name="BA_OFS" description="Base Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_OFS" description="ADC Offset Correction Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="OFS" description="Offset Error Correction Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_USR_OFS" description="USER Offset Correction Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="USR_OFS" description="USER Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_XOFS" description="ADC X Offset Correction Register" start="+0xA4" size="4" access="Read/Write" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField name="XOFS" description="X offset error correction value" start="0" size="6" access="Read/Write" />
    </Register>
    <Register name="ADC0_YOFS" description="ADC Y Offset Correction Register" start="+0xA8" size="4" access="Read/Write" reset_value="0x37" reset_mask="0xFFFFFFFF">
      <BitField name="YOFS" description="Y offset error correction value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_G" description="ADC Gain Register" start="+0xAC" size="4" access="Read/Write" reset_value="0x2F0" reset_mask="0xFFFFFFFF">
      <BitField name="G" description="Gain error adjustment factor for the overall conversion" start="0" size="11" access="Read/Write" />
    </Register>
    <Register name="ADC0_UG" description="ADC User Gain Register" start="+0xB0" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="UG" description="User gain error correction value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS" description="ADC General Calibration Value Register S" start="+0xB4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3" description="ADC Plus-Side General Calibration Value Register 3" start="+0xB8" size="4" access="Read/Write" reset_value="0x180" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2" description="ADC Plus-Side General Calibration Value Register 2" start="+0xBC" size="4" access="Read/Write" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1" description="ADC Plus-Side General Calibration Value Register 1" start="+0xC0" size="4" access="Read/Write" reset_value="0x5C" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1" description="Calibration Value" start="0" size="9" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0" description="ADC Plus-Side General Calibration Value Register 0" start="+0xC4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0" description="Calibration Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX" description="ADC Plus-Side General Calibration Value Register X" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9" description="ADC Plus-Side General Calibration Value Register 9" start="+0xCC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS_OFS" description="ADC General Calibration Offset Value Register S" start="+0xD0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS_OFS" description="CLPS Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3_OFS" description="ADC Plus-Side General Calibration Offset Value Register 3" start="+0xD4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3_OFS" description="CLP3 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2_OFS" description="ADC Plus-Side General Calibration Offset Value Register 2" start="+0xD8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2_OFS" description="CLP2 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1_OFS" description="ADC Plus-Side General Calibration Offset Value Register 1" start="+0xDC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1_OFS" description="CLP1 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0_OFS" description="ADC Plus-Side General Calibration Offset Value Register 0" start="+0xE0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0_OFS" description="CLP0 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX_OFS" description="ADC Plus-Side General Calibration Offset Value Register X" start="+0xE4" size="4" access="Read/Write" reset_value="0x440" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX_OFS" description="CLPX Offset" start="0" size="12" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9_OFS" description="ADC Plus-Side General Calibration Offset Value Register 9" start="+0xE8" size="4" access="Read/Write" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9_OFS" description="CLP9 Offset" start="0" size="12" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" description="Analog-to-Digital Converter" start="0x40027000">
    <Register name="ADC0_SC10" description="ADC Status and Control Register 1" start="+0+0" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC11" description="ADC Status and Control Register 1" start="+0+4" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC12" description="ADC Status and Control Register 1" start="+0+8" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC13" description="ADC Status and Control Register 1" start="+0+12" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC14" description="ADC Status and Control Register 1" start="+0+16" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC15" description="ADC Status and Control Register 1" start="+0+20" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC16" description="ADC Status and Control Register 1" start="+0+24" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC17" description="ADC Status and Control Register 1" start="+0+28" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG1" description="ADC Configuration Register 1" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADICLK" description="Input Clock Select" start="0" size="2" access="Read/Write">
        <Enum name="ADICLK_0" description="Alternate clock 1 (ADC_ALTCLK1)" start="0" />
        <Enum name="ADICLK_1" description="Alternate clock 2 (ADC_ALTCLK2)" start="0x1" />
        <Enum name="ADICLK_2" description="Alternate clock 3 (ADC_ALTCLK3)" start="0x2" />
        <Enum name="ADICLK_3" description="Alternate clock 4 (ADC_ALTCLK4)" start="0x3" />
      </BitField>
      <BitField name="MODE" description="Conversion mode selection" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="8-bit conversion." start="0" />
        <Enum name="MODE_1" description="12-bit conversion." start="0x1" />
        <Enum name="MODE_2" description="10-bit conversion." start="0x2" />
      </BitField>
      <BitField name="ADIV" description="Clock Divide Select" start="5" size="2" access="Read/Write">
        <Enum name="ADIV_0" description="The divide ratio is 1 and the clock rate is input clock." start="0" />
        <Enum name="ADIV_1" description="The divide ratio is 2 and the clock rate is (input clock)/2." start="0x1" />
        <Enum name="ADIV_2" description="The divide ratio is 4 and the clock rate is (input clock)/4." start="0x2" />
        <Enum name="ADIV_3" description="The divide ratio is 8 and the clock rate is (input clock)/8." start="0x3" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG2" description="ADC Configuration Register 2" start="+0x44" size="4" access="Read/Write" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField name="SMPLTS" description="Sample Time Select" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_R0" description="ADC Data Result Registers" start="+0x48+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R1" description="ADC Data Result Registers" start="+0x48+4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R2" description="ADC Data Result Registers" start="+0x48+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R3" description="ADC Data Result Registers" start="+0x48+12" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R4" description="ADC Data Result Registers" start="+0x48+16" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R5" description="ADC Data Result Registers" start="+0x48+20" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R6" description="ADC Data Result Registers" start="+0x48+24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R7" description="ADC Data Result Registers" start="+0x48+28" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_CV0" description="Compare Value Registers" start="+0x88+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_CV1" description="Compare Value Registers" start="+0x88+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_SC2" description="Status and Control Register 2" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="REFSEL" description="Voltage Reference Selection" start="0" size="2" access="Read/Write">
        <Enum name="REFSEL_0" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" start="0" />
        <Enum name="REFSEL_1" description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="2" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted." start="0x1" />
      </BitField>
      <BitField name="ACREN" description="Compare Function Range Enable" start="3" size="1" access="Read/Write" />
      <BitField name="ACFGT" description="Compare Function Greater Than Enable" start="4" size="1" access="Read/Write" />
      <BitField name="ACFE" description="Compare Function Enable" start="5" size="1" access="Read/Write">
        <Enum name="ACFE_0" description="Compare function disabled." start="0" />
        <Enum name="ACFE_1" description="Compare function enabled." start="0x1" />
      </BitField>
      <BitField name="ADTRG" description="Conversion Trigger Select" start="6" size="1" access="Read/Write">
        <Enum name="ADTRG_0" description="Software trigger selected." start="0" />
        <Enum name="ADTRG_1" description="Hardware trigger selected." start="0x1" />
      </BitField>
      <BitField name="ADACT" description="Conversion Active" start="7" size="1" access="ReadOnly">
        <Enum name="ADACT_0" description="Conversion not in progress." start="0" />
        <Enum name="ADACT_1" description="Conversion in progress." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC3" description="Status and Control Register 3" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AVGS" description="Hardware Average Select" start="0" size="2" access="Read/Write">
        <Enum name="AVGS_0" description="4 samples averaged." start="0" />
        <Enum name="AVGS_1" description="8 samples averaged." start="0x1" />
        <Enum name="AVGS_2" description="16 samples averaged." start="0x2" />
        <Enum name="AVGS_3" description="32 samples averaged." start="0x3" />
      </BitField>
      <BitField name="AVGE" description="Hardware Average Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVGE_0" description="Hardware average function disabled." start="0" />
        <Enum name="AVGE_1" description="Hardware average function enabled." start="0x1" />
      </BitField>
      <BitField name="ADCO" description="Continuous Conversion Enable" start="3" size="1" access="Read/Write">
        <Enum name="ADCO_0" description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated." start="0" />
        <Enum name="ADCO_1" description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated." start="0x1" />
      </BitField>
      <BitField name="CAL" description="Calibration" start="7" size="1" access="Read/Write" />
    </Register>
    <Register name="ADC0_BASE_OFS" description="BASE Offset Register" start="+0x98" size="4" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField name="BA_OFS" description="Base Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_OFS" description="ADC Offset Correction Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="OFS" description="Offset Error Correction Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_USR_OFS" description="USER Offset Correction Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="USR_OFS" description="USER Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_XOFS" description="ADC X Offset Correction Register" start="+0xA4" size="4" access="Read/Write" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField name="XOFS" description="X offset error correction value" start="0" size="6" access="Read/Write" />
    </Register>
    <Register name="ADC0_YOFS" description="ADC Y Offset Correction Register" start="+0xA8" size="4" access="Read/Write" reset_value="0x37" reset_mask="0xFFFFFFFF">
      <BitField name="YOFS" description="Y offset error correction value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_G" description="ADC Gain Register" start="+0xAC" size="4" access="Read/Write" reset_value="0x2F0" reset_mask="0xFFFFFFFF">
      <BitField name="G" description="Gain error adjustment factor for the overall conversion" start="0" size="11" access="Read/Write" />
    </Register>
    <Register name="ADC0_UG" description="ADC User Gain Register" start="+0xB0" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="UG" description="User gain error correction value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS" description="ADC General Calibration Value Register S" start="+0xB4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3" description="ADC Plus-Side General Calibration Value Register 3" start="+0xB8" size="4" access="Read/Write" reset_value="0x180" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2" description="ADC Plus-Side General Calibration Value Register 2" start="+0xBC" size="4" access="Read/Write" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1" description="ADC Plus-Side General Calibration Value Register 1" start="+0xC0" size="4" access="Read/Write" reset_value="0x5C" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1" description="Calibration Value" start="0" size="9" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0" description="ADC Plus-Side General Calibration Value Register 0" start="+0xC4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0" description="Calibration Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX" description="ADC Plus-Side General Calibration Value Register X" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9" description="ADC Plus-Side General Calibration Value Register 9" start="+0xCC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS_OFS" description="ADC General Calibration Offset Value Register S" start="+0xD0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS_OFS" description="CLPS Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3_OFS" description="ADC Plus-Side General Calibration Offset Value Register 3" start="+0xD4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3_OFS" description="CLP3 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2_OFS" description="ADC Plus-Side General Calibration Offset Value Register 2" start="+0xD8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2_OFS" description="CLP2 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1_OFS" description="ADC Plus-Side General Calibration Offset Value Register 1" start="+0xDC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1_OFS" description="CLP1 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0_OFS" description="ADC Plus-Side General Calibration Offset Value Register 0" start="+0xE0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0_OFS" description="CLP0 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX_OFS" description="ADC Plus-Side General Calibration Offset Value Register X" start="+0xE4" size="4" access="Read/Write" reset_value="0x440" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX_OFS" description="CLPX Offset" start="0" size="12" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9_OFS" description="ADC Plus-Side General Calibration Offset Value Register 9" start="+0xE8" size="4" access="Read/Write" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9_OFS" description="CLP9 Offset" start="0" size="12" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC2" description="Analog-to-Digital Converter" start="0x4003C000">
    <Register name="ADC0_SC10" description="ADC Status and Control Register 1" start="+0+0" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC11" description="ADC Status and Control Register 1" start="+0+4" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC12" description="ADC Status and Control Register 1" start="+0+8" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC13" description="ADC Status and Control Register 1" start="+0+12" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC14" description="ADC Status and Control Register 1" start="+0+16" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC15" description="ADC Status and Control Register 1" start="+0+20" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC16" description="ADC Status and Control Register 1" start="+0+24" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC17" description="ADC Status and Control Register 1" start="+0+28" size="4" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="ADCH" description="Input channel select" start="0" size="5" access="Read/Write">
        <Enum name="ADCH_0" description="AD0 is selected as input." start="0" />
        <Enum name="ADCH_1" description="AD1 is selected as input." start="0x1" />
        <Enum name="ADCH_2" description="AD2 is selected as input." start="0x2" />
        <Enum name="ADCH_3" description="AD3 is selected as input." start="0x3" />
        <Enum name="ADCH_4" description="AD4 is selected as input." start="0x4" />
        <Enum name="ADCH_5" description="AD5 is selected as input." start="0x5" />
        <Enum name="ADCH_6" description="AD6 is selected as input." start="0x6" />
        <Enum name="ADCH_7" description="AD7 is selected as input." start="0x7" />
        <Enum name="ADCH_8" description="AD8 is selected as input." start="0x8" />
        <Enum name="ADCH_9" description="AD9 is selected as input." start="0x9" />
        <Enum name="ADCH_10" description="AD10 is selected as input." start="0xA" />
        <Enum name="ADCH_11" description="AD11 is selected as input." start="0xB" />
        <Enum name="ADCH_12" description="AD12 is selected as input." start="0xC" />
        <Enum name="ADCH_13" description="AD13 is selected as input." start="0xD" />
        <Enum name="ADCH_14" description="AD14 is selected as input." start="0xE" />
        <Enum name="ADCH_15" description="AD15 is selected as input." start="0xF" />
        <Enum name="ADCH_18" description="AD18 is selected as input." start="0x12" />
        <Enum name="ADCH_19" description="AD19 is selected as input." start="0x13" />
        <Enum name="ADCH_21" description="AD21 is selected as input." start="0x15" />
        <Enum name="ADCH_22" description="AD22 is selected as input." start="0x16" />
        <Enum name="ADCH_23" description="AD23 is selected as input." start="0x17" />
        <Enum name="ADCH_26" description="Temp Sensor" start="0x1A" />
        <Enum name="ADCH_27" description="Band Gap" start="0x1B" />
        <Enum name="ADCH_28" description="AD28 is selected as input." start="0x1C" />
        <Enum name="ADCH_29" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1D" />
        <Enum name="ADCH_30" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." start="0x1E" />
        <Enum name="ADCH_31" description="Module is disabled" start="0x1F" />
      </BitField>
      <BitField name="AIEN" description="Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="AIEN_0" description="Conversion complete interrupt is disabled." start="0" />
        <Enum name="AIEN_1" description="Conversion complete interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="COCO" description="Conversion Complete Flag" start="7" size="1" access="ReadOnly">
        <Enum name="COCO_0" description="Conversion is not completed." start="0" />
        <Enum name="COCO_1" description="Conversion is completed." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG1" description="ADC Configuration Register 1" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADICLK" description="Input Clock Select" start="0" size="2" access="Read/Write">
        <Enum name="ADICLK_0" description="Alternate clock 1 (ADC_ALTCLK1)" start="0" />
        <Enum name="ADICLK_1" description="Alternate clock 2 (ADC_ALTCLK2)" start="0x1" />
        <Enum name="ADICLK_2" description="Alternate clock 3 (ADC_ALTCLK3)" start="0x2" />
        <Enum name="ADICLK_3" description="Alternate clock 4 (ADC_ALTCLK4)" start="0x3" />
      </BitField>
      <BitField name="MODE" description="Conversion mode selection" start="2" size="2" access="Read/Write">
        <Enum name="MODE_0" description="8-bit conversion." start="0" />
        <Enum name="MODE_1" description="12-bit conversion." start="0x1" />
        <Enum name="MODE_2" description="10-bit conversion." start="0x2" />
      </BitField>
      <BitField name="ADIV" description="Clock Divide Select" start="5" size="2" access="Read/Write">
        <Enum name="ADIV_0" description="The divide ratio is 1 and the clock rate is input clock." start="0" />
        <Enum name="ADIV_1" description="The divide ratio is 2 and the clock rate is (input clock)/2." start="0x1" />
        <Enum name="ADIV_2" description="The divide ratio is 4 and the clock rate is (input clock)/4." start="0x2" />
        <Enum name="ADIV_3" description="The divide ratio is 8 and the clock rate is (input clock)/8." start="0x3" />
      </BitField>
    </Register>
    <Register name="ADC0_CFG2" description="ADC Configuration Register 2" start="+0x44" size="4" access="Read/Write" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField name="SMPLTS" description="Sample Time Select" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_R0" description="ADC Data Result Registers" start="+0x48+0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R1" description="ADC Data Result Registers" start="+0x48+4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R2" description="ADC Data Result Registers" start="+0x48+8" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R3" description="ADC Data Result Registers" start="+0x48+12" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R4" description="ADC Data Result Registers" start="+0x48+16" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R5" description="ADC Data Result Registers" start="+0x48+20" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R6" description="ADC Data Result Registers" start="+0x48+24" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_R7" description="ADC Data Result Registers" start="+0x48+28" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="D" description="Data result" start="0" size="12" access="ReadOnly" />
    </Register>
    <Register name="ADC0_CV0" description="Compare Value Registers" start="+0x88+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_CV1" description="Compare Value Registers" start="+0x88+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CV" description="Compare Value." start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_SC2" description="Status and Control Register 2" start="+0x90" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="REFSEL" description="Voltage Reference Selection" start="0" size="2" access="Read/Write">
        <Enum name="REFSEL_0" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" start="0" />
        <Enum name="REFSEL_1" description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="2" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted." start="0x1" />
      </BitField>
      <BitField name="ACREN" description="Compare Function Range Enable" start="3" size="1" access="Read/Write" />
      <BitField name="ACFGT" description="Compare Function Greater Than Enable" start="4" size="1" access="Read/Write" />
      <BitField name="ACFE" description="Compare Function Enable" start="5" size="1" access="Read/Write">
        <Enum name="ACFE_0" description="Compare function disabled." start="0" />
        <Enum name="ACFE_1" description="Compare function enabled." start="0x1" />
      </BitField>
      <BitField name="ADTRG" description="Conversion Trigger Select" start="6" size="1" access="Read/Write">
        <Enum name="ADTRG_0" description="Software trigger selected." start="0" />
        <Enum name="ADTRG_1" description="Hardware trigger selected." start="0x1" />
      </BitField>
      <BitField name="ADACT" description="Conversion Active" start="7" size="1" access="ReadOnly">
        <Enum name="ADACT_0" description="Conversion not in progress." start="0" />
        <Enum name="ADACT_1" description="Conversion in progress." start="0x1" />
      </BitField>
    </Register>
    <Register name="ADC0_SC3" description="Status and Control Register 3" start="+0x94" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AVGS" description="Hardware Average Select" start="0" size="2" access="Read/Write">
        <Enum name="AVGS_0" description="4 samples averaged." start="0" />
        <Enum name="AVGS_1" description="8 samples averaged." start="0x1" />
        <Enum name="AVGS_2" description="16 samples averaged." start="0x2" />
        <Enum name="AVGS_3" description="32 samples averaged." start="0x3" />
      </BitField>
      <BitField name="AVGE" description="Hardware Average Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVGE_0" description="Hardware average function disabled." start="0" />
        <Enum name="AVGE_1" description="Hardware average function enabled." start="0x1" />
      </BitField>
      <BitField name="ADCO" description="Continuous Conversion Enable" start="3" size="1" access="Read/Write">
        <Enum name="ADCO_0" description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated." start="0" />
        <Enum name="ADCO_1" description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated." start="0x1" />
      </BitField>
      <BitField name="CAL" description="Calibration" start="7" size="1" access="Read/Write" />
    </Register>
    <Register name="ADC0_BASE_OFS" description="BASE Offset Register" start="+0x98" size="4" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField name="BA_OFS" description="Base Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_OFS" description="ADC Offset Correction Register" start="+0x9C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="OFS" description="Offset Error Correction Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="ADC0_USR_OFS" description="USER Offset Correction Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="USR_OFS" description="USER Offset Error Correction Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_XOFS" description="ADC X Offset Correction Register" start="+0xA4" size="4" access="Read/Write" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField name="XOFS" description="X offset error correction value" start="0" size="6" access="Read/Write" />
    </Register>
    <Register name="ADC0_YOFS" description="ADC Y Offset Correction Register" start="+0xA8" size="4" access="Read/Write" reset_value="0x37" reset_mask="0xFFFFFFFF">
      <BitField name="YOFS" description="Y offset error correction value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_G" description="ADC Gain Register" start="+0xAC" size="4" access="Read/Write" reset_value="0x2F0" reset_mask="0xFFFFFFFF">
      <BitField name="G" description="Gain error adjustment factor for the overall conversion" start="0" size="11" access="Read/Write" />
    </Register>
    <Register name="ADC0_UG" description="ADC User Gain Register" start="+0xB0" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="UG" description="User gain error correction value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS" description="ADC General Calibration Value Register S" start="+0xB4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3" description="ADC Plus-Side General Calibration Value Register 3" start="+0xB8" size="4" access="Read/Write" reset_value="0x180" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2" description="ADC Plus-Side General Calibration Value Register 2" start="+0xBC" size="4" access="Read/Write" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2" description="Calibration Value" start="0" size="10" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1" description="ADC Plus-Side General Calibration Value Register 1" start="+0xC0" size="4" access="Read/Write" reset_value="0x5C" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1" description="Calibration Value" start="0" size="9" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0" description="ADC Plus-Side General Calibration Value Register 0" start="+0xC4" size="4" access="Read/Write" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0" description="Calibration Value" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX" description="ADC Plus-Side General Calibration Value Register X" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9" description="ADC Plus-Side General Calibration Value Register 9" start="+0xCC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9" description="Calibration Value" start="0" size="7" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPS_OFS" description="ADC General Calibration Offset Value Register S" start="+0xD0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLPS_OFS" description="CLPS Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP3_OFS" description="ADC Plus-Side General Calibration Offset Value Register 3" start="+0xD4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP3_OFS" description="CLP3 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP2_OFS" description="ADC Plus-Side General Calibration Offset Value Register 2" start="+0xD8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP2_OFS" description="CLP2 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP1_OFS" description="ADC Plus-Side General Calibration Offset Value Register 1" start="+0xDC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP1_OFS" description="CLP1 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP0_OFS" description="ADC Plus-Side General Calibration Offset Value Register 0" start="+0xE0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLP0_OFS" description="CLP0 Offset" start="0" size="4" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLPX_OFS" description="ADC Plus-Side General Calibration Offset Value Register X" start="+0xE4" size="4" access="Read/Write" reset_value="0x440" reset_mask="0xFFFFFFFF">
      <BitField name="CLPX_OFS" description="CLPX Offset" start="0" size="12" access="Read/Write" />
    </Register>
    <Register name="ADC0_CLP9_OFS" description="ADC Plus-Side General Calibration Offset Value Register 9" start="+0xE8" size="4" access="Read/Write" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField name="CLP9_OFS" description="CLP9 Offset" start="0" size="12" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" description="Secure Real Time Clock" start="0x4003D000">
    <Register name="RTC_TSR" description="RTC Time Seconds Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSR" description="Time Seconds Register" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="RTC_TPR" description="RTC Time Prescaler Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TPR" description="Time Prescaler Register" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="RTC_TAR" description="RTC Time Alarm Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TAR" description="Time Alarm Register" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="RTC_TCR" description="RTC Time Compensation Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TCR" description="Time Compensation Register" start="0" size="8" access="Read/Write">
        <Enum name="TCR_0" description="Time Prescaler Register overflows every 32768 clock cycles." start="0" />
        <Enum name="TCR_1" description="Time Prescaler Register overflows every 32767 clock cycles." start="0x1" />
        <Enum name="TCR_127" description="Time Prescaler Register overflows every 32641 clock cycles." start="0x7F" />
        <Enum name="TCR_128" description="Time Prescaler Register overflows every 32896 clock cycles." start="0x80" />
        <Enum name="TCR_255" description="Time Prescaler Register overflows every 32769 clock cycles." start="0xFF" />
      </BitField>
      <BitField name="CIR" description="Compensation Interval Register" start="8" size="8" access="Read/Write" />
      <BitField name="TCV" description="Time Compensation Value" start="16" size="8" access="ReadOnly" />
      <BitField name="CIC" description="Compensation Interval Counter" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="RTC_CR" description="RTC Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SWR" description="Software Reset" start="0" size="1" access="Read/Write">
        <Enum name="NO_EFFECT" description="No effect." start="0" />
        <Enum name="RESET" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by POR and by software explicitly clearing it." start="0x1" />
      </BitField>
      <BitField name="WPE" description="Wakeup Pin Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Wakeup pin is disabled." start="0" />
        <Enum name="ENABLED" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." start="0x1" />
      </BitField>
      <BitField name="SUP" description="Supervisor Access" start="2" size="1" access="Read/Write">
        <Enum name="NON_SUPPORTED" description="Non-supervisor mode write accesses are not supported and generate a bus error." start="0" />
        <Enum name="SUPPORTED" description="Non-supervisor mode write accesses are supported." start="0x1" />
      </BitField>
      <BitField name="UM" description="Update Mode" start="3" size="1" access="Read/Write">
        <Enum name="PROTECTED" description="Registers cannot be written when locked." start="0" />
        <Enum name="WRITEABLE" description="Registers can be written when locked under limited conditions." start="0x1" />
      </BitField>
      <BitField name="CPS" description="Clock Pin Select" start="5" size="1" access="Read/Write">
        <Enum name="PRESCALER" description="The prescaler output clock (as configured by TSIC) is output on RTC_CLKOUT." start="0" />
        <Enum name="CRYSTAL" description="The RTC 32kHz crystal clock is output on RTC_CLKOUT." start="0x1" />
      </BitField>
      <BitField name="LPOS" description="LPO Select" start="7" size="1" access="Read/Write">
        <Enum name="CRYSTAL" description="RTC prescaler increments using 32 kHz crystal." start="0" />
        <Enum name="LPO" description="RTC prescaler increments using LPO, bits [4:0] of the prescaler are bypassed." start="0x1" />
      </BitField>
      <BitField name="OSCE" description="Oscillator Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="32.768 kHz oscillator is disabled." start="0" />
        <Enum name="ENABLED" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." start="0x1" />
      </BitField>
      <BitField name="CLKO" description="Clock Output" start="9" size="1" access="Read/Write">
        <Enum name="ENABLED" description="The 32 kHz clock is allowed to output on RTC_CLKOUT." start="0" />
        <Enum name="DISABLED" description="The 32 kHz clock is not allowed to output on RTC_CLKOUT." start="0x1" />
      </BitField>
      <BitField name="CPE" description="Clock Pin Enable" start="24" size="2" access="Read/Write">
        <Enum name="DISABLED" description="RTC_CLKOUT is disabled." start="0" />
        <Enum name="RTC_PTE0" description="RTC_CLKOUT is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="RTC_SR" description="RTC Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="TIF" description="Time Invalid Flag" start="0" size="1" access="ReadOnly">
        <Enum name="VALID" description="Time is valid." start="0" />
        <Enum name="INVALID" description="Time is invalid and time counter is read as zero." start="0x1" />
      </BitField>
      <BitField name="TOF" description="Time Overflow Flag" start="1" size="1" access="ReadOnly">
        <Enum name="NOT_OCCURED" description="Time overflow has not occurred." start="0" />
        <Enum name="OCCURED" description="Time overflow has occurred and time counter is read as zero." start="0x1" />
      </BitField>
      <BitField name="TAF" description="Time Alarm Flag" start="2" size="1" access="ReadOnly">
        <Enum name="NOT_OCCURED" description="Time alarm has not occurred." start="0" />
        <Enum name="OCCURED" description="Time alarm has occurred." start="0x1" />
      </BitField>
      <BitField name="TCE" description="Time Counter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Time counter is disabled." start="0" />
        <Enum name="ENABLED" description="Time counter is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="RTC_LR" description="RTC Lock Register" start="+0x18" size="4" access="Read/Write" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField name="TCL" description="Time Compensation Lock" start="3" size="1" access="Read/Write">
        <Enum name="LOCKED" description="Time Compensation Register is locked and writes are ignored." start="0" />
        <Enum name="NORMAL" description="Time Compensation Register is not locked and writes complete as normal." start="0x1" />
      </BitField>
      <BitField name="CRL" description="Control Register Lock" start="4" size="1" access="Read/Write">
        <Enum name="LOCKED" description="Control Register is locked and writes are ignored." start="0" />
        <Enum name="NORMAL" description="Control Register is not locked and writes complete as normal." start="0x1" />
      </BitField>
      <BitField name="SRL" description="Status Register Lock" start="5" size="1" access="Read/Write">
        <Enum name="LOCKED" description="Status Register is locked and writes are ignored." start="0" />
        <Enum name="NORMAL" description="Status Register is not locked and writes complete as normal." start="0x1" />
      </BitField>
      <BitField name="LRL" description="Lock Register Lock" start="6" size="1" access="Read/Write">
        <Enum name="LOCKED" description="Lock Register is locked and writes are ignored." start="0" />
        <Enum name="NORMAL" description="Lock Register is not locked and writes complete as normal." start="0x1" />
      </BitField>
    </Register>
    <Register name="RTC_IER" description="RTC Interrupt Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField name="TIIE" description="Time Invalid Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Time invalid flag does not generate an interrupt." start="0" />
        <Enum name="ENABLED" description="Time invalid flag does generate an interrupt." start="0x1" />
      </BitField>
      <BitField name="TOIE" description="Time Overflow Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Time overflow flag does not generate an interrupt." start="0" />
        <Enum name="ENABLED" description="Time overflow flag does generate an interrupt." start="0x1" />
      </BitField>
      <BitField name="TAIE" description="Time Alarm Interrupt Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Time alarm flag does not generate an interrupt." start="0" />
        <Enum name="ENABLED" description="Time alarm flag does generate an interrupt." start="0x1" />
      </BitField>
      <BitField name="TSIE" description="Time Seconds Interrupt Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Seconds interrupt is disabled." start="0" />
        <Enum name="ENABLED" description="Seconds interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="WPON" description="Wakeup Pin On" start="7" size="1" access="Read/Write">
        <Enum name="NO_EFFECT" description="No effect." start="0" />
        <Enum name="ON" description="If the wakeup pin is enabled, then the wakeup pin will assert." start="0x1" />
      </BitField>
      <BitField name="TSIC" description="Timer Seconds Interrupt Configuration" start="16" size="3" access="Read/Write">
        <Enum name="F1HZ" description="1 Hz." start="0" />
        <Enum name="F2HZ" description="2 Hz." start="0x1" />
        <Enum name="F4HZ" description="4 Hz." start="0x2" />
        <Enum name="F8HZ" description="8 Hz." start="0x3" />
        <Enum name="F16HZ" description="16 Hz." start="0x4" />
        <Enum name="F32HZ" description="32 Hz." start="0x5" />
        <Enum name="F64HZ" description="64 Hz." start="0x6" />
        <Enum name="F128HZ" description="128 Hz." start="0x7" />
      </BitField>
    </Register>
    <Register name="RTC_WAR" description="RTC Write Access Register" start="+0x800" size="4" access="Read/Write" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField name="TSRW" description="Time Seconds Register Write" start="0" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Time Seconds Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Time Seconds Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TPRW" description="Time Prescaler Register Write" start="1" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Time Prescaler Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Time Prescaler Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TARW" description="Time Alarm Register Write" start="2" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Time Alarm Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Time Alarm Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TCRW" description="Time Compensation Register Write" start="3" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Time Compensation Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Time Compensation Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="CRW" description="Control Register Write" start="4" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Control Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Control Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="SRW" description="Status Register Write" start="5" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Status Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Status Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="LRW" description="Lock Register Write" start="6" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Lock Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Lock Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="IERW" description="Interrupt Enable Register Write" start="7" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Writes to the Interupt Enable Register are ignored." start="0" />
        <Enum name="NORMAL" description="Writes to the Interrupt Enable Register complete as normal." start="0x1" />
      </BitField>
    </Register>
    <Register name="RTC_RAR" description="RTC Read Access Register" start="+0x804" size="4" access="Read/Write" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField name="TSRR" description="Time Seconds Register Read" start="0" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Time Seconds Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Time Seconds Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TPRR" description="Time Prescaler Register Read" start="1" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Time Pprescaler Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Time Prescaler Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TARR" description="Time Alarm Register Read" start="2" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Time Alarm Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Time Alarm Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="TCRR" description="Time Compensation Register Read" start="3" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Time Compensation Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Time Compensation Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="CRR" description="Control Register Read" start="4" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Control Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Control Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="SRR" description="Status Register Read" start="5" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Status Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Status Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="LRR" description="Lock Register Read" start="6" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Lock Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Lock Register complete as normal." start="0x1" />
      </BitField>
      <BitField name="IERR" description="Interrupt Enable Register Read" start="7" size="1" access="Read/Write">
        <Enum name="IGNORED" description="Reads to the Interrupt Enable Register are ignored." start="0" />
        <Enum name="NORMAL" description="Reads to the Interrupt Enable Register complete as normal." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" description="12-Bit Digital-to-Analog Converter" start="0x4003F000">
    <Register name="DAC0_DAT0" description="DAC Data Register" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT1" description="DAC Data Register" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT2" description="DAC Data Register" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT3" description="DAC Data Register" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT4" description="DAC Data Register" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT5" description="DAC Data Register" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT6" description="DAC Data Register" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_DAT7" description="DAC Data Register" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA0" description="DATA0" start="0" size="12" access="Read/Write" />
      <BitField name="DATA1" description="DATA1" start="16" size="12" access="Read/Write" />
    </Register>
    <Register name="DAC0_STATCTRL" description="DAC Status and Control Register" start="+0x20" size="4" access="Read/Write" reset_value="0xF000002" reset_mask="0xFFFFFFFF">
      <BitField name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag" start="0" size="1" access="Read/Write">
        <Enum name="DACBFRPBF_0" description="The DAC buffer read pointer is not equal to DACBFUP." start="0" />
        <Enum name="DACBFRPBF_1" description="The DAC buffer read pointer is equal to DACBFUP." start="0x1" />
      </BitField>
      <BitField name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag" start="1" size="1" access="Read/Write">
        <Enum name="DACBFRPTF_0" description="The DAC buffer read pointer is not zero." start="0" />
        <Enum name="DACBFRPTF_1" description="The DAC buffer read pointer is zero." start="0x1" />
      </BitField>
      <BitField name="DACBFWMF" description="DAC Buffer Watermark Flag" start="2" size="1" access="Read/Write">
        <Enum name="DACBFWMF_0" description="The DAC buffer read pointer has not reached the watermark level." start="0" />
        <Enum name="DACBFWMF_1" description="The DAC buffer read pointer has reached the watermark level." start="0x1" />
      </BitField>
      <BitField name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="DACBBIEN_0" description="The DAC buffer read pointer bottom flag interrupt is disabled." start="0" />
        <Enum name="DACBBIEN_1" description="The DAC buffer read pointer bottom flag interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="DACBTIEN_0" description="The DAC buffer read pointer top flag interrupt is disabled." start="0" />
        <Enum name="DACBTIEN_1" description="The DAC buffer read pointer top flag interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="DACBWIEN_0" description="The DAC buffer watermark interrupt is disabled." start="0" />
        <Enum name="DACBWIEN_1" description="The DAC buffer watermark interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="LPEN" description="DAC Low Power Control" start="11" size="1" access="Read/Write">
        <Enum name="LPEN_0" description="High-Power mode" start="0" />
        <Enum name="LPEN_1" description="Low-Power mode" start="0x1" />
      </BitField>
      <BitField name="DACSWTRG" description="DAC Software Trigger" start="12" size="1" access="WriteOnly">
        <Enum name="DACSWTRG_0" description="The DAC soft trigger is not valid." start="0" />
        <Enum name="DACSWTRG_1" description="The DAC soft trigger is valid." start="0x1" />
      </BitField>
      <BitField name="DACTRGSEL" description="DAC Trigger Select" start="13" size="1" access="Read/Write">
        <Enum name="DACTRGSEL_0" description="The DAC hardware trigger is selected." start="0" />
        <Enum name="DACTRGSEL_1" description="The DAC software trigger is selected." start="0x1" />
      </BitField>
      <BitField name="DACRFS" description="DAC Reference Select" start="14" size="1" access="Read/Write">
        <Enum name="DACRFS_0" description="The DAC selects DACREF_1 as the reference voltage." start="0" />
        <Enum name="DACRFS_1" description="The DAC selects DACREF_2 as the reference voltage." start="0x1" />
      </BitField>
      <BitField name="DACEN" description="DAC Enable" start="15" size="1" access="Read/Write">
        <Enum name="DACEN_0" description="The DAC system is disabled." start="0" />
        <Enum name="DACEN_1" description="The DAC system is enabled." start="0x1" />
      </BitField>
      <BitField name="DACBFEN" description="DAC Buffer Enable" start="16" size="1" access="Read/Write">
        <Enum name="DACBFEN_0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." start="0" />
        <Enum name="DACBFEN_1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." start="0x1" />
      </BitField>
      <BitField name="DACBFMD" description="DAC Buffer Work Mode Select" start="17" size="2" access="Read/Write">
        <Enum name="DACBFMD_0" description="Normal mode" start="0" />
        <Enum name="DACBFMD_1" description="Swing mode" start="0x1" />
        <Enum name="DACBFMD_2" description="One-Time Scan mode" start="0x2" />
        <Enum name="DACBFMD_3" description="FIFO mode" start="0x3" />
      </BitField>
      <BitField name="DACBFWM" description="DAC Buffer Watermark Select" start="19" size="2" access="Read/Write">
        <Enum name="DACBFWM_0" description="In normal mode, 1 word . In FIFO mode, 2 or less than 2 data remaining in FIFO will set watermark status bit." start="0" />
        <Enum name="DACBFWM_1" description="In normal mode, 2 words . In FIFO mode, Max/4 or less than Max/4 data remaining in FIFO will set watermark status bit." start="0x1" />
        <Enum name="DACBFWM_2" description="In normal mode, 3 words . In FIFO mode, Max/2 or less than Max/2 data remaining in FIFO will set watermark status bit." start="0x2" />
        <Enum name="DACBFWM_3" description="In normal mode, 4 words . In FIFO mode, Max-2 or less than Max-2 data remaining in FIFO will set watermark status bit. Max is equal to the FIFO depth." start="0x3" />
      </BitField>
      <BitField name="TESTOUTEN" description="DAC test output enable" start="21" size="1" access="Read/Write">
        <Enum name="TESTOUTEN_0" description="Disable DAC test output" start="0" />
        <Enum name="TESTOUTEN_1" description="Enable DAC test output" start="0x1" />
      </BitField>
      <BitField name="BFOUTEN" description="DAC output buffer enable" start="22" size="1" access="Read/Write">
        <Enum name="BFOUTEN_0" description="Disable DAC output buffer" start="0" />
        <Enum name="BFOUTEN_1" description="Enable DAC output buffer" start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable Select" start="23" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." start="0x1" />
      </BitField>
      <BitField name="DACBFUP" description="DAC Buffer Upper Limit" start="24" size="4" access="Read/Write" />
      <BitField name="DACBFRP" description="DAC Buffer Read Pointer" start="28" size="4" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" description="Low Power Timer" start="0x40040000">
    <Register name="LPTMR0_CSR" description="Low Power Timer Control Status Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TEN" description="Timer Enable" start="0" size="1" access="Read/Write">
        <Enum name="TEN_0" description="LPTMR is disabled and internal logic is reset." start="0" />
        <Enum name="TEN_1" description="LPTMR is enabled." start="0x1" />
      </BitField>
      <BitField name="TMS" description="Timer Mode Select" start="1" size="1" access="Read/Write">
        <Enum name="TMS_0" description="Time Counter mode." start="0" />
        <Enum name="TMS_1" description="Pulse Counter mode." start="0x1" />
      </BitField>
      <BitField name="TFC" description="Timer Free-Running Counter" start="2" size="1" access="Read/Write">
        <Enum name="TFC_0" description="CNR is reset whenever TCF is set." start="0" />
        <Enum name="TFC_1" description="CNR is reset on overflow." start="0x1" />
      </BitField>
      <BitField name="TPP" description="Timer Pin Polarity" start="3" size="1" access="Read/Write">
        <Enum name="TPP_0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." start="0" />
        <Enum name="TPP_1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." start="0x1" />
      </BitField>
      <BitField name="TPS" description="Timer Pin Select" start="4" size="2" access="Read/Write">
        <Enum name="TPS_0" description="Pulse counter input 0 is selected." start="0" />
        <Enum name="TPS_1" description="Pulse counter input 1 is selected." start="0x1" />
        <Enum name="TPS_2" description="Pulse counter input 2 is selected." start="0x2" />
        <Enum name="TPS_3" description="Pulse counter input 3 is selected." start="0x3" />
      </BitField>
      <BitField name="TIE" description="Timer Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="TIE_0" description="Timer interrupt disabled." start="0" />
        <Enum name="TIE_1" description="Timer interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TCF" description="Timer Compare Flag" start="7" size="1" access="Read/Write">
        <Enum name="TCF_0" description="The value of CNR is not equal to CMR and increments." start="0" />
        <Enum name="TCF_1" description="The value of CNR is equal to CMR and increments." start="0x1" />
      </BitField>
      <BitField name="TDRE" description="Timer DMA Request Enable" start="8" size="1" access="Read/Write">
        <Enum name="TDRE_0" description="Timer DMA Request disabled." start="0" />
        <Enum name="TDRE_1" description="Timer DMA Request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPTMR0_PSR" description="Low Power Timer Prescale Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Prescaler Clock Select" start="0" size="2" access="Read/Write">
        <Enum name="PCS_0" description="Prescaler/glitch filter clock 0 selected." start="0" />
        <Enum name="PCS_1" description="Prescaler/glitch filter clock 1 selected." start="0x1" />
        <Enum name="PCS_2" description="Prescaler/glitch filter clock 2 selected." start="0x2" />
        <Enum name="PCS_3" description="Prescaler/glitch filter clock 3 selected." start="0x3" />
      </BitField>
      <BitField name="PBYP" description="Prescaler Bypass" start="2" size="1" access="Read/Write">
        <Enum name="PBYP_0" description="Prescaler/glitch filter is enabled." start="0" />
        <Enum name="PBYP_1" description="Prescaler/glitch filter is bypassed." start="0x1" />
      </BitField>
      <BitField name="PRESCALE" description="Prescale Value" start="3" size="4" access="Read/Write">
        <Enum name="PRESCALE_0" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." start="0" />
        <Enum name="PRESCALE_1" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." start="0x1" />
        <Enum name="PRESCALE_2" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." start="0x2" />
        <Enum name="PRESCALE_3" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." start="0x3" />
        <Enum name="PRESCALE_4" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." start="0x4" />
        <Enum name="PRESCALE_5" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." start="0x5" />
        <Enum name="PRESCALE_6" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." start="0x6" />
        <Enum name="PRESCALE_7" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." start="0x7" />
        <Enum name="PRESCALE_8" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." start="0x8" />
        <Enum name="PRESCALE_9" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." start="0x9" />
        <Enum name="PRESCALE_10" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." start="0xA" />
        <Enum name="PRESCALE_11" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." start="0xB" />
        <Enum name="PRESCALE_12" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." start="0xC" />
        <Enum name="PRESCALE_13" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." start="0xD" />
        <Enum name="PRESCALE_14" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." start="0xE" />
        <Enum name="PRESCALE_15" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." start="0xF" />
      </BitField>
    </Register>
    <Register name="LPTMR0_CMR" description="Low Power Timer Compare Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COMPARE" description="Compare Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="LPTMR0_CNR" description="Low Power Timer Counter Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNTER" description="Counter Value" start="0" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" description="System Integration Module" start="0x40048000">
    <Register name="SIM_CHIPCTL" description="Chip Control register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADC_INTERLEAVE_EN" description="ADC interleave channel enable" start="0" size="4" access="Read/Write">
        <Enum name="DISABLED" description="No interleave channel" start="0" />
        <Enum name="PTB0" description="PTB0 to ADC0_SE4 and ADC1_SE14" start="0x1" />
        <Enum name="PTB1" description="PTB1 to ADC0_SE5 and ADC1_SE15" start="0x2" />
        <Enum name="PTB13" description="PTB13 to ADC1_SE8 and ADC2_SE8" start="0x4" />
        <Enum name="PTB14" description="PTB14 to ADC1_SE9 and ADC2_SE9" start="0x8" />
      </BitField>
      <BitField name="CLKOUTDIV" description="CLKOUT divider" start="4" size="2" access="Read/Write">
        <Enum name="DIV1" description="no divider" start="0" />
        <Enum name="DIV2" description="div 2" start="0x1" />
        <Enum name="DIV4" description="div 4" start="0x2" />
        <Enum name="DIV8" description="div 8" start="0x3" />
      </BitField>
      <BitField name="CLKOUTSEL" description="CLKOUT Select" start="6" size="2" access="Read/Write">
        <Enum name="SCGCLKOUT" description="SCGCLKOUT(SIRC/FIRC/SOSC/LPFLL), see the SCG_CLKOUTCNFG register" start="0x1" />
        <Enum name="RTC32" description="RTC oscillator (OSC32) clock (32 kHz)" start="0x2" />
        <Enum name="LPO" description="LPO clock (128 kHz)" start="0x3" />
      </BitField>
      <BitField name="TRACECLK_SEL" description="Debug trace clock select" start="12" size="1" access="Read/Write">
        <Enum name="CORECLK" description="core clock" start="0" />
        <Enum name="PLATFORM" description="platform clock" start="0x1" />
      </BitField>
      <BitField name="PDB_BB_SEL" description="PDB back-to-back select" start="13" size="1" access="Read/Write">
        <Enum name="PDB0" description="PDB0 channel 0 back-to-back operation with ADC0 COCO[7:0]; PDB1 channel 0 back-to-back operation with ADC1 COCO[7:0] ; PDB2 channel 0 back-to-back operation with ADC2 COCO[7:0]." start="0" />
        <Enum name="PDBx" description="Channel 0 of PDB0, PDB1 and PDB2 back-to-back operation with COCO[7:0] of ADC0, ADC1 and ADC2." start="0x1" />
      </BitField>
      <BitField name="CAN_FLT_CLK_SEL" description="CAN filter clock select" start="15" size="1" access="Read/Write">
        <Enum name="LPO_CLK" description="LPO clock" start="0" />
        <Enum name="SIRC_CLK" description="SIRC clock" start="0x1" />
      </BitField>
      <BitField name="PWT_CLKSEL" description="PWT clock select" start="16" size="2" access="Read/Write">
        <Enum name="TCLK0" description="TCLK0" start="0" />
        <Enum name="TCLK1" description="TCLK1" start="0x1" />
        <Enum name="TCLK2" description="TCLK2" start="0x2" />
      </BitField>
      <BitField name="RTC_CLKSEL" description="RTC clock select" start="18" size="2" access="Read/Write">
        <Enum name="OSC32K" description="OSC32_CLK" start="0" />
        <Enum name="RTC_CLKIN" description="RTC_CLKIN" start="0x1" />
        <Enum name="SOSC_CLK" description="SOSC_CLK" start="0x2" />
      </BitField>
    </Register>
    <Register name="SIM_FTMOPT0" description="FTM Option Register 0" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FTM0FLTxSEL" description="FTM0 Fault X Select" start="0" size="3" access="Read/Write" />
      <BitField name="FTM1FLTxSEL" description="FTM1 Fault X Select" start="4" size="3" access="Read/Write" />
      <BitField name="FTM2FLTxSEL" description="FTM2 Fault X Select" start="8" size="3" access="Read/Write" />
      <BitField name="FTM3FLTxSEL" description="FTM3 Fault X Select" start="12" size="3" access="Read/Write" />
      <BitField name="FTM0CLKSEL" description="FTM0 External Clock Pin Select" start="24" size="2" access="Read/Write">
        <Enum name="TCLK0" description="FTM0 external clock driven by TCLK0 pin." start="0" />
        <Enum name="TCLK1" description="FTM0 external clock driven by TCLK1 pin." start="0x1" />
        <Enum name="TCLK2" description="FTM0 external clock driven by TCLK2 pin." start="0x2" />
        <Enum name="NONE" description="No clock input" start="0x3" />
      </BitField>
      <BitField name="FTM1CLKSEL" description="FTM1 External Clock Pin Select" start="26" size="2" access="Read/Write">
        <Enum name="TCLK0" description="FTM1 external clock driven by TCLK0 pin." start="0" />
        <Enum name="TCLK1" description="FTM1 external clock driven by TCLK1 pin." start="0x1" />
        <Enum name="TCLK2" description="FTM1 external clock driven by TCLK2 pin." start="0x2" />
        <Enum name="NONE" description="No clock input" start="0x3" />
      </BitField>
      <BitField name="FTM2CLKSEL" description="FTM2 External Clock Pin Select" start="28" size="2" access="Read/Write">
        <Enum name="TCLK0" description="FTM2 external clock driven by TCLK0 pin." start="0" />
        <Enum name="TCLK1" description="FTM2 external clock driven by TCLK1 pin." start="0x1" />
        <Enum name="TCLK2" description="FTM2 external clock driven by TCLK2 pin." start="0x2" />
        <Enum name="NONE" description="No clock input" start="0x3" />
      </BitField>
      <BitField name="FTM3CLKSEL" description="FTM3 External Clock Pin Select" start="30" size="2" access="Read/Write">
        <Enum name="TCLK0" description="FTM3 external clock driven by TCLK0 pin." start="0" />
        <Enum name="TCLK1" description="FTM3 external clock driven by TCLK1 pin." start="0x1" />
        <Enum name="TCLK2" description="FTM3 external clock driven by TCLK2 pin." start="0x2" />
        <Enum name="NONE" description="No clock input" start="0x3" />
      </BitField>
    </Register>
    <Register name="SIM_ADCOPT" description="ADC Options Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADC0TRGSEL" description="ADC0 trigger source select" start="0" size="1" access="Read/Write">
        <Enum name="PDB" description="PDB output" start="0" />
        <Enum name="TRGMUX" description="TRGMUX output" start="0x1" />
      </BitField>
      <BitField name="ADC0SWPRETRG" description="ADC0 software pre-trigger sources" start="1" size="3" access="Read/Write">
        <Enum name="DISABLED" description="software pre-trigger disabled" start="0" />
        <Enum name="PRETR0" description="software pre-trigger 0" start="0x4" />
        <Enum name="PRETR1" description="software pre-trigger 1" start="0x5" />
        <Enum name="PRETR2" description="software pre-trigger 2" start="0x6" />
        <Enum name="PRETR3" description="software pre-trigger 3" start="0x7" />
      </BitField>
      <BitField name="ADC0PRETRGSEL" description="ADC0 pre-trigger source select" start="4" size="2" access="Read/Write">
        <Enum name="PDB" description="PDB pre-trigger (default)" start="0" />
        <Enum name="TRGMUX" description="TRGMUX pre-trigger" start="0x1" />
        <Enum name="SOFTWR" description="Software pre-trigger" start="0x2" />
      </BitField>
      <BitField name="ADC1TRGSEL" description="ADC1 trigger source select" start="8" size="1" access="Read/Write">
        <Enum name="PDB" description="PDB output" start="0" />
        <Enum name="TRGMUX" description="TRGMUX output" start="0x1" />
      </BitField>
      <BitField name="ADC1SWPRETRG" description="ADC1 software pre-trigger sources" start="9" size="3" access="Read/Write">
        <Enum name="DISABLED" description="software pre-trigger disabled" start="0" />
        <Enum name="PRETR0" description="software pre-trigger 0" start="0x4" />
        <Enum name="PRETR1" description="software pre-trigger 1" start="0x5" />
        <Enum name="PRETR2" description="software pre-trigger 2" start="0x6" />
        <Enum name="PRETR3" description="software pre-trigger 3" start="0x7" />
      </BitField>
      <BitField name="ADC1PRETRGSEL" description="ADC1 pre-trigger source select" start="12" size="2" access="Read/Write">
        <Enum name="PDB" description="PDB pre-trigger (default)" start="0" />
        <Enum name="TRGMUX" description="TRGMUX pre-trigger" start="0x1" />
        <Enum name="SOFTWR" description="Software pre-trigger" start="0x2" />
      </BitField>
      <BitField name="ADC2TRGSEL" description="ADC2 trigger source select" start="16" size="1" access="Read/Write">
        <Enum name="PDB" description="PDB output" start="0" />
        <Enum name="TRGMUX" description="TRGMUX output" start="0x1" />
      </BitField>
      <BitField name="ADC2SWPRETRG" description="ADC2 software pre-trigger sources" start="17" size="3" access="Read/Write">
        <Enum name="DISABLED" description="software pre-trigger disabled" start="0" />
        <Enum name="PRETR0" description="software pre-trigger 0" start="0x4" />
        <Enum name="PRETR1" description="software pre-trigger 1" start="0x5" />
        <Enum name="PRETR2" description="software pre-trigger 2" start="0x6" />
        <Enum name="PRETR3" description="software pre-trigger 3" start="0x7" />
      </BitField>
      <BitField name="ADC2PRETRGSEL" description="ADC2 pre-trigger source select" start="20" size="2" access="Read/Write">
        <Enum name="PDB" description="PDB pre-trigger (default)" start="0" />
        <Enum name="TRGMUX" description="TRGMUX pre-trigger" start="0x1" />
        <Enum name="SOFTWR" description="Software pre-trigger" start="0x2" />
      </BitField>
    </Register>
    <Register name="SIM_FTMOPT1" description="FTM Option Register 1" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FTM0SYNCBIT" description="FTM0 Sync Bit" start="0" size="1" access="Read/Write">
        <Enum name="NONE" description="No effect." start="0" />
        <Enum name="FTM0" description="Write 1 to assert the TRIG1 input to FTM0. Software must clear this bit to allow other trigger sources to assert." start="0x1" />
      </BitField>
      <BitField name="FTM1SYNCBIT" description="FTM1 Sync Bit" start="1" size="1" access="Read/Write">
        <Enum name="NONE" description="No effect." start="0" />
        <Enum name="FTM1" description="Write 1 to assert the TRIG1 input to FTM1. Software must clear this bit to allow other trigger sources to assert." start="0x1" />
      </BitField>
      <BitField name="FTM2SYNCBIT" description="FTM2 Sync Bit" start="2" size="1" access="Read/Write">
        <Enum name="NONE" description="No effect." start="0" />
        <Enum name="FTM2" description="Write 1 to assert the TRIG1 input to FTM2. Software must clear this bit to allow other trigger sources to assert." start="0x1" />
      </BitField>
      <BitField name="FTM3SYNCBIT" description="FTM3 Sync Bit" start="3" size="1" access="Read/Write">
        <Enum name="NONE" description="No effect." start="0" />
        <Enum name="FTM3" description="Write 1 to assert the TRIG1 input to FTM3. Software must clear this bit to allow other trigger sources to assert." start="0x1" />
      </BitField>
      <BitField name="FTM1CH0SEL" description="FTM1 CH0 Select" start="4" size="2" access="Read/Write">
        <Enum name="FTM1CH0" description="FTM1_CH0 input" start="0" />
        <Enum name="CMP0" description="CMP0 output" start="0x1" />
        <Enum name="CMP1" description="CMP1 output" start="0x2" />
        <Enum name="CMP2" description="CMP2 output" start="0x3" />
      </BitField>
      <BitField name="FTM2CH0SEL" description="FTM2 CH0 Select" start="6" size="2" access="Read/Write">
        <Enum name="FTM2CH0" description="FTM2_CH0 input" start="0" />
        <Enum name="CMP0" description="CMP0 output" start="0x1" />
        <Enum name="CMP1" description="CMP1 output" start="0x2" />
        <Enum name="CMP2" description="CMP2 output" start="0x3" />
      </BitField>
      <BitField name="FTM2CH1SEL" description="FTM2 CH1 Select" start="8" size="1" access="Read/Write">
        <Enum name="FTM2_CH1" description="FTM2_CH1 input" start="0" />
        <Enum name="XOR_FTMxCHx" description="exclusive OR of FTM2_CH0,FTM2_CH1, and FTM1_CH1" start="0x1" />
      </BitField>
      <BitField name="FTM0_OUTSEL" description="FTM0 channel modulation select with FTM1_CH1" start="16" size="8" access="Read/Write">
        <Enum name="NONE" description="No modulation with FTM1_CH1" start="0" />
        <Enum name="FTM1CH1" description="Modulation with FTM1_CH1" start="0x1" />
      </BitField>
      <BitField name="FTM3_OUTSEL" description="FTM3 channel modulation select with FTM2_CH1" start="24" size="8" access="Read/Write">
        <Enum name="NONE" description="No modulation with FTM2_CH1" start="0" />
        <Enum name="FTM2CH1" description="Modulation with FTM2_CH1" start="0x1" />
      </BitField>
    </Register>
    <Register name="SIM_SDID" description="System Device Identification Register" start="+0x24" size="4" access="ReadOnly" reset_value="0x80" reset_mask="0xF80">
      <BitField name="PINID" description="Pin identification" start="0" size="7" access="ReadOnly">
        <Enum name="PIN64" description="64-pin" start="0x7" />
        <Enum name="PIN100" description="100-pin" start="0xA" />
      </BitField>
      <BitField name="PROJECTID" description="Project ID" start="7" size="5" access="ReadOnly" />
      <BitField name="REVID" description="Device revision number" start="12" size="4" access="ReadOnly" />
      <BitField name="RAMSIZE" description="RAM size" start="16" size="4" access="ReadOnly">
        <Enum name="SIZE16KB" description="32 KB" start="0x5" />
        <Enum name="SIZE64KB" description="64 KB" start="0x7" />
      </BitField>
      <BitField name="SERIESID" description="Kinetis Series ID" start="20" size="4" access="ReadOnly">
        <Enum name="SERIESID_2" description="Kinetis E+ series" start="0x2" />
      </BitField>
      <BitField name="SUBFAMID" description="Kinetis E-series Sub-Family ID" start="24" size="4" access="ReadOnly" />
      <BitField name="FAMILYID" description="Kinetis E-series Family ID" start="28" size="4" access="ReadOnly">
        <Enum name="KE1x" description="KE1x Family (Enhanced features)" start="0x1" />
      </BitField>
    </Register>
    <Register name="SIM_PLATCGC" description="Platform Clock Gating Control Register" start="+0x40" size="4" access="Read/Write" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField name="CGCMSCM" description="MSCM Clock Gating Control" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Clock disabled" start="0" />
        <Enum name="ENABLED" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="CGCMPU" description="MPU Clock Gating Control" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Clock disabled" start="0" />
        <Enum name="ENABLED" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="CGCDMA" description="DMA Clock Gating Control" start="2" size="1" access="Read/Write">
        <Enum name="CGCDMA_0" description="Clock disabled" start="0" />
        <Enum name="CGCDMA_1" description="Clock enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="SIM_FCFG1" description="Flash Configuration Register 1" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xF00FFF">
      <BitField name="FLASHDIS" description="Flash Disable" start="0" size="1" access="Read/Write">
        <Enum name="FLASH_EN" description="Flash is enabled" start="0" />
        <Enum name="FLASH_DIS" description="Flash is disabled" start="0x1" />
      </BitField>
      <BitField name="FLASHDOZE" description="Flash Doze" start="1" size="1" access="Read/Write">
        <Enum name="FLASH_EN" description="Flash remains enabled during Wait mode" start="0" />
        <Enum name="FLASH_DIS" description="Flash is disabled for the duration of Wait mode" start="0x1" />
      </BitField>
      <BitField name="DEPART" description="FlexNVM partition" start="12" size="4" access="ReadOnly" />
      <BitField name="EEERAMSIZE" description="EEE SRAM SIZE" start="16" size="4" access="ReadOnly">
        <Enum name="EEERAMSIZE_2" description="4 KB" start="0x2" />
        <Enum name="EEERAMSIZE_3" description="2 KB" start="0x3" />
        <Enum name="EEERAMSIZE_4" description="1 KB" start="0x4" />
        <Enum name="EEERAMSIZE_5" description="512 Bytes" start="0x5" />
        <Enum name="EEERAMSIZE_6" description="256 Bytes" start="0x6" />
        <Enum name="EEERAMSIZE_7" description="128 Bytes" start="0x7" />
        <Enum name="EEERAMSIZE_8" description="64 Bytes" start="0x8" />
        <Enum name="EEERAMSIZE_9" description="32 Bytes" start="0x9" />
      </BitField>
      <BitField name="PFSIZE" description="Program flash size" start="24" size="4" access="ReadOnly">
        <Enum name="SIZE8K" description="8 KB of program flash memory, 0.25 KB protection region" start="0" />
        <Enum name="SIZE16K" description="16 KB of program flash memory, 0.5 KB protection region" start="0x1" />
        <Enum name="SIZE32K" description="32 KB of program flash memory, 1 KB protection region" start="0x3" />
        <Enum name="SIZE64K" description="64 KB of program flash memory, 2 KB protection region" start="0x5" />
        <Enum name="SIZE128K" description="128 KB of program flash memory, 4 KB protection region" start="0x7" />
        <Enum name="SIZE256K" description="256 KB of program flash memory, 8 KB protection region" start="0x9" />
      </BitField>
      <BitField name="NVMSIZE" description="FlexNVM size" start="28" size="4" access="ReadOnly">
        <Enum name="M0K" description="0 KB of FlexNVM" start="0" />
        <Enum name="M32K" description="32 KB of FlexNVM" start="0x3" />
        <Enum name="M64K" description="64 KB of FlexNVM" start="0x5" />
        <Enum name="MK512K" description="64 KB of FlexNVM" start="0xF" />
      </BitField>
    </Register>
    <Register name="SIM_FCFG2" description="Flash Configuration Register 2" start="+0x50" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="MAXADDR1" description="Max address block 1" start="16" size="7" access="ReadOnly" />
      <BitField name="MAXADDR0" description="Max address block 0" start="24" size="7" access="ReadOnly" />
    </Register>
    <Register name="SIM_UIDH" description="Unique Identification Register High" start="+0x54" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="UID127_96" description="Unique Identification" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="SIM_UIDMH" description="Unique Identification Register Mid-High" start="+0x58" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="UID95_64" description="Unique Identification" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="SIM_UIDML" description="Unique Identification Register Mid Low" start="+0x5C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="UID63_32" description="Unique Identification" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="SIM_UIDL" description="Unique Identification Register Low" start="+0x60" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="UID31_0" description="Unique Identification" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="SIM_CLKDIV4" description="System Clock Divider Register 4" start="+0x68" size="4" access="Read/Write" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField name="TRACEFRAC" description="Trace clock divider fraction To configure TRACEDIV and TRACEFRAC, the user must clear TRACEDIVEN at first to disable the trace clock divide function." start="0" size="1" access="Read/Write" />
      <BitField name="TRACEDIV" description="Trace clock divider divisor To configure TRACEDIV, the user must disable TRACEDIVEN at first, and then enable it after setting TRACEDIV." start="1" size="3" access="Read/Write" />
      <BitField name="TRACEDIVEN" description="Debug Trace Divider Control" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Debug trace divider disabled" start="0" />
        <Enum name="ENABLED" description="Debug trace divider enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="SIM_MISCTRL" description="Miscellaneous Control register" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SW_TRG" description="Software Trigger bit to TRGMUX" start="0" size="1" access="Read/Write" />
      <BitField name="SW_INTERRUPT" description="Software Interrupt" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Disables software interrupt." start="0" />
        <Enum name="ENABLED" description="Software can send an interrupt to CPU." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" description="Pin Control and Interrupts" start="0x40049000">
    <Register name="PORTA_PCR0" description="Pin Control Register n" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR1" description="Pin Control Register n" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR2" description="Pin Control Register n" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR3" description="Pin Control Register n" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR4" description="Pin Control Register n" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR5" description="Pin Control Register n" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR6" description="Pin Control Register n" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR7" description="Pin Control Register n" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR8" description="Pin Control Register n" start="+0+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR9" description="Pin Control Register n" start="+0+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR10" description="Pin Control Register n" start="+0+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR11" description="Pin Control Register n" start="+0+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR12" description="Pin Control Register n" start="+0+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR13" description="Pin Control Register n" start="+0+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR14" description="Pin Control Register n" start="+0+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR15" description="Pin Control Register n" start="+0+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR16" description="Pin Control Register n" start="+0+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR17" description="Pin Control Register n" start="+0+68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR18" description="Pin Control Register n" start="+0+72" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR19" description="Pin Control Register n" start="+0+76" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR20" description="Pin Control Register n" start="+0+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR21" description="Pin Control Register n" start="+0+84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR22" description="Pin Control Register n" start="+0+88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR23" description="Pin Control Register n" start="+0+92" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR24" description="Pin Control Register n" start="+0+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR25" description="Pin Control Register n" start="+0+100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR26" description="Pin Control Register n" start="+0+104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR27" description="Pin Control Register n" start="+0+108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR28" description="Pin Control Register n" start="+0+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR29" description="Pin Control Register n" start="+0+116" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR30" description="Pin Control Register n" start="+0+120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR31" description="Pin Control Register n" start="+0+124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCLR" description="Global Pin Control Low Register" start="+0x80" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCHR" description="Global Pin Control High Register" start="+0x84" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_ISFR" description="Interrupt Status Flag Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ISF0" description="Interrupt Status Flag" start="0" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF1" description="Interrupt Status Flag" start="1" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF2" description="Interrupt Status Flag" start="2" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF3" description="Interrupt Status Flag" start="3" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF4" description="Interrupt Status Flag" start="4" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF5" description="Interrupt Status Flag" start="5" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF6" description="Interrupt Status Flag" start="6" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF7" description="Interrupt Status Flag" start="7" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF8" description="Interrupt Status Flag" start="8" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF9" description="Interrupt Status Flag" start="9" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF10" description="Interrupt Status Flag" start="10" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF11" description="Interrupt Status Flag" start="11" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF12" description="Interrupt Status Flag" start="12" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF13" description="Interrupt Status Flag" start="13" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF14" description="Interrupt Status Flag" start="14" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF15" description="Interrupt Status Flag" start="15" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF16" description="Interrupt Status Flag" start="16" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF17" description="Interrupt Status Flag" start="17" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF18" description="Interrupt Status Flag" start="18" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF19" description="Interrupt Status Flag" start="19" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF20" description="Interrupt Status Flag" start="20" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF21" description="Interrupt Status Flag" start="21" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF22" description="Interrupt Status Flag" start="22" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF23" description="Interrupt Status Flag" start="23" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF24" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF25" description="Interrupt Status Flag" start="25" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF26" description="Interrupt Status Flag" start="26" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF27" description="Interrupt Status Flag" start="27" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF28" description="Interrupt Status Flag" start="28" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF29" description="Interrupt Status Flag" start="29" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF30" description="Interrupt Status Flag" start="30" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF31" description="Interrupt Status Flag" start="31" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFER" description="Digital Filter Enable Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DFE0" description="Digital Filter Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE1" description="Digital Filter Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE2" description="Digital Filter Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE3" description="Digital Filter Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE4" description="Digital Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE5" description="Digital Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE6" description="Digital Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE7" description="Digital Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE8" description="Digital Filter Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE9" description="Digital Filter Enable" start="9" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE10" description="Digital Filter Enable" start="10" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE11" description="Digital Filter Enable" start="11" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE12" description="Digital Filter Enable" start="12" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE13" description="Digital Filter Enable" start="13" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE14" description="Digital Filter Enable" start="14" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE15" description="Digital Filter Enable" start="15" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE16" description="Digital Filter Enable" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE17" description="Digital Filter Enable" start="17" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE18" description="Digital Filter Enable" start="18" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE19" description="Digital Filter Enable" start="19" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE20" description="Digital Filter Enable" start="20" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE21" description="Digital Filter Enable" start="21" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE22" description="Digital Filter Enable" start="22" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE23" description="Digital Filter Enable" start="23" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE24" description="Digital Filter Enable" start="24" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE25" description="Digital Filter Enable" start="25" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE26" description="Digital Filter Enable" start="26" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE27" description="Digital Filter Enable" start="27" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE28" description="Digital Filter Enable" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE29" description="Digital Filter Enable" start="29" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE30" description="Digital Filter Enable" start="30" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE31" description="Digital Filter Enable" start="31" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFCR" description="Digital Filter Clock Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CS" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="BUS" description="Digital filters are clocked by the bus clock." start="0" />
        <Enum name="LPO" description="Digital filters are clocked by the LPO clock." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFWR" description="Digital Filter Width Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILT" description="Filter Length" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" description="Pin Control and Interrupts" start="0x4004A000">
    <Register name="PORTA_PCR0" description="Pin Control Register n" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR1" description="Pin Control Register n" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR2" description="Pin Control Register n" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR3" description="Pin Control Register n" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR4" description="Pin Control Register n" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR5" description="Pin Control Register n" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR6" description="Pin Control Register n" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR7" description="Pin Control Register n" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR8" description="Pin Control Register n" start="+0+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR9" description="Pin Control Register n" start="+0+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR10" description="Pin Control Register n" start="+0+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR11" description="Pin Control Register n" start="+0+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR12" description="Pin Control Register n" start="+0+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR13" description="Pin Control Register n" start="+0+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR14" description="Pin Control Register n" start="+0+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR15" description="Pin Control Register n" start="+0+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR16" description="Pin Control Register n" start="+0+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR17" description="Pin Control Register n" start="+0+68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR18" description="Pin Control Register n" start="+0+72" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR19" description="Pin Control Register n" start="+0+76" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR20" description="Pin Control Register n" start="+0+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR21" description="Pin Control Register n" start="+0+84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR22" description="Pin Control Register n" start="+0+88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR23" description="Pin Control Register n" start="+0+92" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR24" description="Pin Control Register n" start="+0+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR25" description="Pin Control Register n" start="+0+100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR26" description="Pin Control Register n" start="+0+104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR27" description="Pin Control Register n" start="+0+108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR28" description="Pin Control Register n" start="+0+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR29" description="Pin Control Register n" start="+0+116" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR30" description="Pin Control Register n" start="+0+120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR31" description="Pin Control Register n" start="+0+124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCLR" description="Global Pin Control Low Register" start="+0x80" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCHR" description="Global Pin Control High Register" start="+0x84" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_ISFR" description="Interrupt Status Flag Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ISF0" description="Interrupt Status Flag" start="0" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF1" description="Interrupt Status Flag" start="1" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF2" description="Interrupt Status Flag" start="2" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF3" description="Interrupt Status Flag" start="3" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF4" description="Interrupt Status Flag" start="4" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF5" description="Interrupt Status Flag" start="5" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF6" description="Interrupt Status Flag" start="6" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF7" description="Interrupt Status Flag" start="7" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF8" description="Interrupt Status Flag" start="8" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF9" description="Interrupt Status Flag" start="9" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF10" description="Interrupt Status Flag" start="10" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF11" description="Interrupt Status Flag" start="11" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF12" description="Interrupt Status Flag" start="12" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF13" description="Interrupt Status Flag" start="13" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF14" description="Interrupt Status Flag" start="14" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF15" description="Interrupt Status Flag" start="15" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF16" description="Interrupt Status Flag" start="16" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF17" description="Interrupt Status Flag" start="17" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF18" description="Interrupt Status Flag" start="18" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF19" description="Interrupt Status Flag" start="19" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF20" description="Interrupt Status Flag" start="20" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF21" description="Interrupt Status Flag" start="21" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF22" description="Interrupt Status Flag" start="22" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF23" description="Interrupt Status Flag" start="23" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF24" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF25" description="Interrupt Status Flag" start="25" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF26" description="Interrupt Status Flag" start="26" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF27" description="Interrupt Status Flag" start="27" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF28" description="Interrupt Status Flag" start="28" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF29" description="Interrupt Status Flag" start="29" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF30" description="Interrupt Status Flag" start="30" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF31" description="Interrupt Status Flag" start="31" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFER" description="Digital Filter Enable Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DFE0" description="Digital Filter Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE1" description="Digital Filter Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE2" description="Digital Filter Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE3" description="Digital Filter Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE4" description="Digital Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE5" description="Digital Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE6" description="Digital Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE7" description="Digital Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE8" description="Digital Filter Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE9" description="Digital Filter Enable" start="9" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE10" description="Digital Filter Enable" start="10" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE11" description="Digital Filter Enable" start="11" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE12" description="Digital Filter Enable" start="12" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE13" description="Digital Filter Enable" start="13" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE14" description="Digital Filter Enable" start="14" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE15" description="Digital Filter Enable" start="15" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE16" description="Digital Filter Enable" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE17" description="Digital Filter Enable" start="17" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE18" description="Digital Filter Enable" start="18" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE19" description="Digital Filter Enable" start="19" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE20" description="Digital Filter Enable" start="20" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE21" description="Digital Filter Enable" start="21" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE22" description="Digital Filter Enable" start="22" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE23" description="Digital Filter Enable" start="23" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE24" description="Digital Filter Enable" start="24" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE25" description="Digital Filter Enable" start="25" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE26" description="Digital Filter Enable" start="26" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE27" description="Digital Filter Enable" start="27" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE28" description="Digital Filter Enable" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE29" description="Digital Filter Enable" start="29" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE30" description="Digital Filter Enable" start="30" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE31" description="Digital Filter Enable" start="31" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFCR" description="Digital Filter Clock Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CS" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="BUS" description="Digital filters are clocked by the bus clock." start="0" />
        <Enum name="LPO" description="Digital filters are clocked by the LPO clock." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFWR" description="Digital Filter Width Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILT" description="Filter Length" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" description="Pin Control and Interrupts" start="0x4004B000">
    <Register name="PORTA_PCR0" description="Pin Control Register n" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR1" description="Pin Control Register n" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR2" description="Pin Control Register n" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR3" description="Pin Control Register n" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR4" description="Pin Control Register n" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR5" description="Pin Control Register n" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR6" description="Pin Control Register n" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR7" description="Pin Control Register n" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR8" description="Pin Control Register n" start="+0+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR9" description="Pin Control Register n" start="+0+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR10" description="Pin Control Register n" start="+0+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR11" description="Pin Control Register n" start="+0+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR12" description="Pin Control Register n" start="+0+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR13" description="Pin Control Register n" start="+0+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR14" description="Pin Control Register n" start="+0+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR15" description="Pin Control Register n" start="+0+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR16" description="Pin Control Register n" start="+0+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR17" description="Pin Control Register n" start="+0+68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR18" description="Pin Control Register n" start="+0+72" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR19" description="Pin Control Register n" start="+0+76" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR20" description="Pin Control Register n" start="+0+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR21" description="Pin Control Register n" start="+0+84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR22" description="Pin Control Register n" start="+0+88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR23" description="Pin Control Register n" start="+0+92" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR24" description="Pin Control Register n" start="+0+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR25" description="Pin Control Register n" start="+0+100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR26" description="Pin Control Register n" start="+0+104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR27" description="Pin Control Register n" start="+0+108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR28" description="Pin Control Register n" start="+0+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR29" description="Pin Control Register n" start="+0+116" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR30" description="Pin Control Register n" start="+0+120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR31" description="Pin Control Register n" start="+0+124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCLR" description="Global Pin Control Low Register" start="+0x80" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCHR" description="Global Pin Control High Register" start="+0x84" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_ISFR" description="Interrupt Status Flag Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ISF0" description="Interrupt Status Flag" start="0" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF1" description="Interrupt Status Flag" start="1" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF2" description="Interrupt Status Flag" start="2" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF3" description="Interrupt Status Flag" start="3" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF4" description="Interrupt Status Flag" start="4" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF5" description="Interrupt Status Flag" start="5" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF6" description="Interrupt Status Flag" start="6" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF7" description="Interrupt Status Flag" start="7" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF8" description="Interrupt Status Flag" start="8" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF9" description="Interrupt Status Flag" start="9" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF10" description="Interrupt Status Flag" start="10" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF11" description="Interrupt Status Flag" start="11" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF12" description="Interrupt Status Flag" start="12" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF13" description="Interrupt Status Flag" start="13" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF14" description="Interrupt Status Flag" start="14" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF15" description="Interrupt Status Flag" start="15" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF16" description="Interrupt Status Flag" start="16" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF17" description="Interrupt Status Flag" start="17" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF18" description="Interrupt Status Flag" start="18" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF19" description="Interrupt Status Flag" start="19" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF20" description="Interrupt Status Flag" start="20" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF21" description="Interrupt Status Flag" start="21" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF22" description="Interrupt Status Flag" start="22" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF23" description="Interrupt Status Flag" start="23" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF24" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF25" description="Interrupt Status Flag" start="25" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF26" description="Interrupt Status Flag" start="26" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF27" description="Interrupt Status Flag" start="27" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF28" description="Interrupt Status Flag" start="28" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF29" description="Interrupt Status Flag" start="29" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF30" description="Interrupt Status Flag" start="30" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF31" description="Interrupt Status Flag" start="31" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFER" description="Digital Filter Enable Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DFE0" description="Digital Filter Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE1" description="Digital Filter Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE2" description="Digital Filter Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE3" description="Digital Filter Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE4" description="Digital Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE5" description="Digital Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE6" description="Digital Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE7" description="Digital Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE8" description="Digital Filter Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE9" description="Digital Filter Enable" start="9" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE10" description="Digital Filter Enable" start="10" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE11" description="Digital Filter Enable" start="11" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE12" description="Digital Filter Enable" start="12" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE13" description="Digital Filter Enable" start="13" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE14" description="Digital Filter Enable" start="14" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE15" description="Digital Filter Enable" start="15" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE16" description="Digital Filter Enable" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE17" description="Digital Filter Enable" start="17" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE18" description="Digital Filter Enable" start="18" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE19" description="Digital Filter Enable" start="19" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE20" description="Digital Filter Enable" start="20" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE21" description="Digital Filter Enable" start="21" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE22" description="Digital Filter Enable" start="22" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE23" description="Digital Filter Enable" start="23" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE24" description="Digital Filter Enable" start="24" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE25" description="Digital Filter Enable" start="25" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE26" description="Digital Filter Enable" start="26" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE27" description="Digital Filter Enable" start="27" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE28" description="Digital Filter Enable" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE29" description="Digital Filter Enable" start="29" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE30" description="Digital Filter Enable" start="30" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE31" description="Digital Filter Enable" start="31" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFCR" description="Digital Filter Clock Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CS" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="BUS" description="Digital filters are clocked by the bus clock." start="0" />
        <Enum name="LPO" description="Digital filters are clocked by the LPO clock." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFWR" description="Digital Filter Width Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILT" description="Filter Length" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" description="Pin Control and Interrupts" start="0x4004C000">
    <Register name="PORTA_PCR0" description="Pin Control Register n" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR1" description="Pin Control Register n" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR2" description="Pin Control Register n" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR3" description="Pin Control Register n" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR4" description="Pin Control Register n" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR5" description="Pin Control Register n" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR6" description="Pin Control Register n" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR7" description="Pin Control Register n" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR8" description="Pin Control Register n" start="+0+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR9" description="Pin Control Register n" start="+0+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR10" description="Pin Control Register n" start="+0+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR11" description="Pin Control Register n" start="+0+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR12" description="Pin Control Register n" start="+0+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR13" description="Pin Control Register n" start="+0+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR14" description="Pin Control Register n" start="+0+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR15" description="Pin Control Register n" start="+0+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR16" description="Pin Control Register n" start="+0+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR17" description="Pin Control Register n" start="+0+68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR18" description="Pin Control Register n" start="+0+72" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR19" description="Pin Control Register n" start="+0+76" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR20" description="Pin Control Register n" start="+0+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR21" description="Pin Control Register n" start="+0+84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR22" description="Pin Control Register n" start="+0+88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR23" description="Pin Control Register n" start="+0+92" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR24" description="Pin Control Register n" start="+0+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR25" description="Pin Control Register n" start="+0+100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR26" description="Pin Control Register n" start="+0+104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR27" description="Pin Control Register n" start="+0+108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR28" description="Pin Control Register n" start="+0+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR29" description="Pin Control Register n" start="+0+116" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR30" description="Pin Control Register n" start="+0+120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR31" description="Pin Control Register n" start="+0+124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCLR" description="Global Pin Control Low Register" start="+0x80" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCHR" description="Global Pin Control High Register" start="+0x84" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_ISFR" description="Interrupt Status Flag Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ISF0" description="Interrupt Status Flag" start="0" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF1" description="Interrupt Status Flag" start="1" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF2" description="Interrupt Status Flag" start="2" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF3" description="Interrupt Status Flag" start="3" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF4" description="Interrupt Status Flag" start="4" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF5" description="Interrupt Status Flag" start="5" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF6" description="Interrupt Status Flag" start="6" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF7" description="Interrupt Status Flag" start="7" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF8" description="Interrupt Status Flag" start="8" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF9" description="Interrupt Status Flag" start="9" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF10" description="Interrupt Status Flag" start="10" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF11" description="Interrupt Status Flag" start="11" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF12" description="Interrupt Status Flag" start="12" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF13" description="Interrupt Status Flag" start="13" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF14" description="Interrupt Status Flag" start="14" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF15" description="Interrupt Status Flag" start="15" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF16" description="Interrupt Status Flag" start="16" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF17" description="Interrupt Status Flag" start="17" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF18" description="Interrupt Status Flag" start="18" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF19" description="Interrupt Status Flag" start="19" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF20" description="Interrupt Status Flag" start="20" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF21" description="Interrupt Status Flag" start="21" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF22" description="Interrupt Status Flag" start="22" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF23" description="Interrupt Status Flag" start="23" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF24" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF25" description="Interrupt Status Flag" start="25" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF26" description="Interrupt Status Flag" start="26" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF27" description="Interrupt Status Flag" start="27" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF28" description="Interrupt Status Flag" start="28" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF29" description="Interrupt Status Flag" start="29" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF30" description="Interrupt Status Flag" start="30" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF31" description="Interrupt Status Flag" start="31" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFER" description="Digital Filter Enable Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DFE0" description="Digital Filter Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE1" description="Digital Filter Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE2" description="Digital Filter Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE3" description="Digital Filter Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE4" description="Digital Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE5" description="Digital Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE6" description="Digital Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE7" description="Digital Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE8" description="Digital Filter Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE9" description="Digital Filter Enable" start="9" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE10" description="Digital Filter Enable" start="10" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE11" description="Digital Filter Enable" start="11" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE12" description="Digital Filter Enable" start="12" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE13" description="Digital Filter Enable" start="13" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE14" description="Digital Filter Enable" start="14" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE15" description="Digital Filter Enable" start="15" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE16" description="Digital Filter Enable" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE17" description="Digital Filter Enable" start="17" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE18" description="Digital Filter Enable" start="18" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE19" description="Digital Filter Enable" start="19" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE20" description="Digital Filter Enable" start="20" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE21" description="Digital Filter Enable" start="21" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE22" description="Digital Filter Enable" start="22" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE23" description="Digital Filter Enable" start="23" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE24" description="Digital Filter Enable" start="24" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE25" description="Digital Filter Enable" start="25" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE26" description="Digital Filter Enable" start="26" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE27" description="Digital Filter Enable" start="27" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE28" description="Digital Filter Enable" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE29" description="Digital Filter Enable" start="29" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE30" description="Digital Filter Enable" start="30" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE31" description="Digital Filter Enable" start="31" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFCR" description="Digital Filter Clock Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CS" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="BUS" description="Digital filters are clocked by the bus clock." start="0" />
        <Enum name="LPO" description="Digital filters are clocked by the LPO clock." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFWR" description="Digital Filter Width Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILT" description="Filter Length" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" description="Pin Control and Interrupts" start="0x4004D000">
    <Register name="PORTA_PCR0" description="Pin Control Register n" start="+0+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR1" description="Pin Control Register n" start="+0+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR2" description="Pin Control Register n" start="+0+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR3" description="Pin Control Register n" start="+0+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR4" description="Pin Control Register n" start="+0+16" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR5" description="Pin Control Register n" start="+0+20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR6" description="Pin Control Register n" start="+0+24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR7" description="Pin Control Register n" start="+0+28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR8" description="Pin Control Register n" start="+0+32" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR9" description="Pin Control Register n" start="+0+36" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR10" description="Pin Control Register n" start="+0+40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR11" description="Pin Control Register n" start="+0+44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR12" description="Pin Control Register n" start="+0+48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR13" description="Pin Control Register n" start="+0+52" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR14" description="Pin Control Register n" start="+0+56" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR15" description="Pin Control Register n" start="+0+60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR16" description="Pin Control Register n" start="+0+64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR17" description="Pin Control Register n" start="+0+68" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR18" description="Pin Control Register n" start="+0+72" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR19" description="Pin Control Register n" start="+0+76" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR20" description="Pin Control Register n" start="+0+80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR21" description="Pin Control Register n" start="+0+84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR22" description="Pin Control Register n" start="+0+88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR23" description="Pin Control Register n" start="+0+92" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR24" description="Pin Control Register n" start="+0+96" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR25" description="Pin Control Register n" start="+0+100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR26" description="Pin Control Register n" start="+0+104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR27" description="Pin Control Register n" start="+0+108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR28" description="Pin Control Register n" start="+0+112" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR29" description="Pin Control Register n" start="+0+116" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR30" description="Pin Control Register n" start="+0+120" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_PCR31" description="Pin Control Register n" start="+0+124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PS" description="Pull Select" start="0" size="1" access="Read/Write">
        <Enum name="DOWN" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0" />
        <Enum name="UP" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." start="0x1" />
      </BitField>
      <BitField name="PE" description="Pull Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="PFE" description="Passive Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Passive input filter is disabled on the corresponding pin." start="0" />
        <Enum name="ENABLED" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." start="0x1" />
      </BitField>
      <BitField name="DSE" description="Drive Strength Enable" start="6" size="1" access="Read/Write">
        <Enum name="LOW" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0" />
        <Enum name="HIGH" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." start="0x1" />
      </BitField>
      <BitField name="MUX" description="Pin Mux Control" start="8" size="3" access="Read/Write">
        <Enum name="ANA_DIS" description="Pin disabled (Alternative 0) (analog)." start="0" />
        <Enum name="GPIO" description="Alternative 1 (GPIO)." start="0x1" />
        <Enum name="ALT2" description="Alternative 2 (chip-specific)." start="0x2" />
        <Enum name="ALT3" description="Alternative 3 (chip-specific)." start="0x3" />
        <Enum name="ALT4" description="Alternative 4 (chip-specific)." start="0x4" />
        <Enum name="ALT5" description="Alternative 5 (chip-specific)." start="0x5" />
        <Enum name="ALT6" description="Alternative 6 (chip-specific)." start="0x6" />
        <Enum name="ALT7" description="Alternative 7 (chip-specific)." start="0x7" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="15" size="1" access="Read/Write">
        <Enum name="NOT_LOCKED" description="Pin Control Register fields [15:0] are not locked." start="0" />
        <Enum name="LOCKED" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." start="0x1" />
      </BitField>
      <BitField name="IRQC" description="Interrupt Configuration" start="16" size="4" access="Read/Write">
        <Enum name="DISABLED" description="Interrupt Status Flag (ISF) is disabled." start="0" />
        <Enum name="DMA_RISING" description="ISF flag and DMA request on rising edge." start="0x1" />
        <Enum name="DMA_FALLING" description="ISF flag and DMA request on falling edge." start="0x2" />
        <Enum name="DMA_BOTH" description="ISF flag and DMA request on either edge." start="0x3" />
        <Enum name="INT_ZERO" description="ISF flag and Interrupt when logic 0." start="0x8" />
        <Enum name="INT_RISING" description="ISF flag and Interrupt on rising-edge." start="0x9" />
        <Enum name="INT_FALLING" description="ISF flag and Interrupt on falling-edge." start="0xA" />
        <Enum name="INT_BOTH" description="ISF flag and Interrupt on either edge." start="0xB" />
        <Enum name="INT_ONE" description="ISF flag and Interrupt when logic 1." start="0xC" />
      </BitField>
      <BitField name="ISF" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCLR" description="Global Pin Control Low Register" start="+0x80" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_GPCHR" description="Global Pin Control High Register" start="+0x84" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="GPWD" description="Global Pin Write Data" start="0" size="16" access="WriteOnly" />
      <BitField name="GPWE0" description="Global Pin Write Enable" start="16" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE1" description="Global Pin Write Enable" start="17" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE2" description="Global Pin Write Enable" start="18" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE3" description="Global Pin Write Enable" start="19" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE4" description="Global Pin Write Enable" start="20" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE5" description="Global Pin Write Enable" start="21" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE6" description="Global Pin Write Enable" start="22" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE7" description="Global Pin Write Enable" start="23" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE8" description="Global Pin Write Enable" start="24" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE9" description="Global Pin Write Enable" start="25" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE10" description="Global Pin Write Enable" start="26" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE11" description="Global Pin Write Enable" start="27" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE12" description="Global Pin Write Enable" start="28" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE13" description="Global Pin Write Enable" start="29" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE14" description="Global Pin Write Enable" start="30" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
      <BitField name="GPWE15" description="Global Pin Write Enable" start="31" size="1" access="WriteOnly">
        <Enum name="GPWE_0" description="Corresponding Pin Control Register is not updated with the value in GPWD." start="0" />
        <Enum name="GPWE_1" description="Corresponding Pin Control Register is updated with the value in GPWD." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_ISFR" description="Interrupt Status Flag Register" start="+0xA0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ISF0" description="Interrupt Status Flag" start="0" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF1" description="Interrupt Status Flag" start="1" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF2" description="Interrupt Status Flag" start="2" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF3" description="Interrupt Status Flag" start="3" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF4" description="Interrupt Status Flag" start="4" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF5" description="Interrupt Status Flag" start="5" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF6" description="Interrupt Status Flag" start="6" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF7" description="Interrupt Status Flag" start="7" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF8" description="Interrupt Status Flag" start="8" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF9" description="Interrupt Status Flag" start="9" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF10" description="Interrupt Status Flag" start="10" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF11" description="Interrupt Status Flag" start="11" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF12" description="Interrupt Status Flag" start="12" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF13" description="Interrupt Status Flag" start="13" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF14" description="Interrupt Status Flag" start="14" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF15" description="Interrupt Status Flag" start="15" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF16" description="Interrupt Status Flag" start="16" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF17" description="Interrupt Status Flag" start="17" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF18" description="Interrupt Status Flag" start="18" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF19" description="Interrupt Status Flag" start="19" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF20" description="Interrupt Status Flag" start="20" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF21" description="Interrupt Status Flag" start="21" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF22" description="Interrupt Status Flag" start="22" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF23" description="Interrupt Status Flag" start="23" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF24" description="Interrupt Status Flag" start="24" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF25" description="Interrupt Status Flag" start="25" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF26" description="Interrupt Status Flag" start="26" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF27" description="Interrupt Status Flag" start="27" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF28" description="Interrupt Status Flag" start="28" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF29" description="Interrupt Status Flag" start="29" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF30" description="Interrupt Status Flag" start="30" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
      <BitField name="ISF31" description="Interrupt Status Flag" start="31" size="1" access="Read/Write">
        <Enum name="NOT_DETECTED" description="Configured interrupt is not detected." start="0" />
        <Enum name="DETECTED" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFER" description="Digital Filter Enable Register" start="+0xC0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DFE0" description="Digital Filter Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE1" description="Digital Filter Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE2" description="Digital Filter Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE3" description="Digital Filter Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE4" description="Digital Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE5" description="Digital Filter Enable" start="5" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE6" description="Digital Filter Enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE7" description="Digital Filter Enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE8" description="Digital Filter Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE9" description="Digital Filter Enable" start="9" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE10" description="Digital Filter Enable" start="10" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE11" description="Digital Filter Enable" start="11" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE12" description="Digital Filter Enable" start="12" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE13" description="Digital Filter Enable" start="13" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE14" description="Digital Filter Enable" start="14" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE15" description="Digital Filter Enable" start="15" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE16" description="Digital Filter Enable" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE17" description="Digital Filter Enable" start="17" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE18" description="Digital Filter Enable" start="18" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE19" description="Digital Filter Enable" start="19" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE20" description="Digital Filter Enable" start="20" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE21" description="Digital Filter Enable" start="21" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE22" description="Digital Filter Enable" start="22" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE23" description="Digital Filter Enable" start="23" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE24" description="Digital Filter Enable" start="24" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE25" description="Digital Filter Enable" start="25" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE26" description="Digital Filter Enable" start="26" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE27" description="Digital Filter Enable" start="27" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE28" description="Digital Filter Enable" start="28" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE29" description="Digital Filter Enable" start="29" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE30" description="Digital Filter Enable" start="30" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
      <BitField name="DFE31" description="Digital Filter Enable" start="31" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." start="0" />
        <Enum name="ENABLED" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFCR" description="Digital Filter Clock Register" start="+0xC4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CS" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="BUS" description="Digital filters are clocked by the bus clock." start="0" />
        <Enum name="LPO" description="Digital filters are clocked by the LPO clock." start="0x1" />
      </BitField>
    </Register>
    <Register name="PORTA_DFWR" description="Digital Filter Width Register" start="+0xC8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILT" description="Filter Length" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" description="Watchdog timer" start="0x40052000">
    <Register name="WDOG_CS" description="Watchdog Control and Status Register" start="+0" size="4" access="Read/Write" reset_value="0x2980" reset_mask="0xFFFFFFFF">
      <BitField name="STOP" description="Stop Enable" start="0" size="1" access="Read/Write">
        <Enum name="STOP_0" description="Watchdog disabled in chip stop mode." start="0" />
        <Enum name="STOP_1" description="Watchdog enabled in chip stop mode." start="0x1" />
      </BitField>
      <BitField name="WAIT" description="Wait Enable" start="1" size="1" access="Read/Write">
        <Enum name="WAIT_0" description="Watchdog disabled in chip wait mode." start="0" />
        <Enum name="WAIT_1" description="Watchdog enabled in chip wait mode." start="0x1" />
      </BitField>
      <BitField name="DBG" description="Debug Enable" start="2" size="1" access="Read/Write">
        <Enum name="DBG_0" description="Watchdog disabled in chip debug mode." start="0" />
        <Enum name="DBG_1" description="Watchdog enabled in chip debug mode." start="0x1" />
      </BitField>
      <BitField name="TST" description="Watchdog Test" start="3" size="2" access="Read/Write">
        <Enum name="TST_0" description="Watchdog test mode disabled." start="0" />
        <Enum name="TST_1" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." start="0x1" />
        <Enum name="TST_2" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." start="0x2" />
        <Enum name="TST_3" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." start="0x3" />
      </BitField>
      <BitField name="UPDATE" description="Allow updates" start="5" size="1" access="Read/Write">
        <Enum name="UPDATE_0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." start="0" />
        <Enum name="UPDATE_1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." start="0x1" />
      </BitField>
      <BitField name="INT" description="Watchdog Interrupt" start="6" size="1" access="Read/Write">
        <Enum name="INT_0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." start="0" />
        <Enum name="INT_1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." start="0x1" />
      </BitField>
      <BitField name="EN" description="Watchdog Enable" start="7" size="1" access="Read/Write">
        <Enum name="EN_0" description="Watchdog disabled." start="0" />
        <Enum name="EN_1" description="Watchdog enabled." start="0x1" />
      </BitField>
      <BitField name="CLK" description="Watchdog Clock" start="8" size="2" access="Read/Write">
        <Enum name="CLK_0" description="Bus clock" start="0" />
        <Enum name="CLK_1" description="LPO clock" start="0x1" />
        <Enum name="CLK_2" description="System oscillator clock (SOSC, from SCG)" start="0x2" />
        <Enum name="CLK_3" description="Slow internal reference clock (SIRC, from SCG)" start="0x3" />
      </BitField>
      <BitField name="RCS" description="Reconfiguration Success" start="10" size="1" access="ReadOnly">
        <Enum name="RCS_0" description="Reconfiguring WDOG." start="0" />
        <Enum name="RCS_1" description="Reconfiguration is successful." start="0x1" />
      </BitField>
      <BitField name="ULK" description="Unlock status" start="11" size="1" access="ReadOnly">
        <Enum name="ULK_0" description="WDOG is locked." start="0" />
        <Enum name="ULK_1" description="WDOG is unlocked." start="0x1" />
      </BitField>
      <BitField name="PRES" description="Watchdog prescaler" start="12" size="1" access="Read/Write">
        <Enum name="PRES_0" description="256 prescaler disabled." start="0" />
        <Enum name="PRES_1" description="256 prescaler enabled." start="0x1" />
      </BitField>
      <BitField name="CMD32EN" description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words" start="13" size="1" access="Read/Write">
        <Enum name="CMD32EN_0" description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." start="0" />
        <Enum name="CMD32EN_1" description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." start="0x1" />
      </BitField>
      <BitField name="FLG" description="Watchdog Interrupt Flag" start="14" size="1" access="Read/Write">
        <Enum name="FLG_0" description="No interrupt occurred." start="0" />
        <Enum name="FLG_1" description="An interrupt occurred." start="0x1" />
      </BitField>
      <BitField name="WIN" description="Watchdog Window" start="15" size="1" access="Read/Write">
        <Enum name="WIN_0" description="Window mode disabled." start="0" />
        <Enum name="WIN_1" description="Window mode enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="WDOG_CNT" description="Watchdog Counter Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CNTLOW" description="Low byte of the Watchdog Counter" start="0" size="8" access="Read/Write" />
      <BitField name="CNTHIGH" description="High byte of the Watchdog Counter" start="8" size="8" access="Read/Write" />
    </Register>
    <Register name="WDOG_TOVAL" description="Watchdog Timeout Value Register" start="+0x8" size="4" access="Read/Write" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField name="TOVALLOW" description="Low byte of the timeout value" start="0" size="8" access="Read/Write" />
      <BitField name="TOVALHIGH" description="High byte of the timeout value" start="8" size="8" access="Read/Write" />
    </Register>
    <Register name="WDOG_WIN" description="Watchdog Window Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WINLOW" description="Low byte of Watchdog Window" start="0" size="8" access="Read/Write" />
      <BitField name="WINHIGH" description="High byte of Watchdog Window" start="8" size="8" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWT" description="Pulse Width Timer" start="0x40056000">
    <Register name="PWT_CS" description="Pulse Width Timer Control and Status Register" start="+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PWTOV" description="PWT Counter Overflow" start="0" size="1" access="Read/Write">
        <Enum name="PWTOV_0" description="PWT counter no overflow." start="0" />
        <Enum name="PWTOV_1" description="PWT counter runs from 0xFFFF to 0x0000." start="0x1" />
      </BitField>
      <BitField name="PWTRDY" description="PWT Pulse Width Valid" start="1" size="1" access="Read/Write">
        <Enum name="PWTRDY_0" description="PWT pulse width register(s) is not up-to-date." start="0" />
        <Enum name="PWTRDY_1" description="PWT pulse width register(s) has been updated." start="0x1" />
      </BitField>
      <BitField name="FCTLE" description="First counter load enable after enable" start="2" size="1" access="Read/Write">
        <Enum name="FCTLE_0" description="Do not load the first counter values to corresponding registers" start="0" />
        <Enum name="FCTLE_1" description="Load the first coutner value to corresponding registers depended by the PWTIN level" start="0x1" />
      </BitField>
      <BitField name="PWTSR" description="PWT Soft Reset" start="3" size="1" access="WriteOnly">
        <Enum name="PWTSR_0" description="No action taken." start="0" />
        <Enum name="PWTSR_1" description="Writing 1 to this field will perform soft reset to PWT." start="0x1" />
      </BitField>
      <BitField name="POVIE" description="PWT Counter Overflow Interrupt Enable" start="4" size="1" access="Read/Write">
        <Enum name="POVIE_0" description="Disable PWT to generate interrupt when PWTOV is set." start="0" />
        <Enum name="POVIE_1" description="Enable PWT to generate interrupt when PWTOV is set." start="0x1" />
      </BitField>
      <BitField name="PRDYIE" description="PWT Pulse Width Data Ready Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="PRDYIE_0" description="Disable PWT to generate interrupt when PWTRDY is set." start="0" />
        <Enum name="PRDYIE_1" description="Enable PWT to generate interrupt when PWTRDY is set." start="0x1" />
      </BitField>
      <BitField name="PWTIE" description="PWT Module Interrupt Enable" start="6" size="1" access="Read/Write">
        <Enum name="PWTIE_0" description="Disables the PWT to generate interrupt." start="0" />
        <Enum name="PWTIE_1" description="Enables the PWT to generate interrupt." start="0x1" />
      </BitField>
      <BitField name="PWTEN" description="PWT Module Enable" start="7" size="1" access="Read/Write">
        <Enum name="PWTEN_0" description="The PWT is disabled." start="0" />
        <Enum name="PWTEN_1" description="The PWT is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="PWT_CR" description="Pulse Width Timer Control Register" start="+0x1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRE" description="PWT Clock Prescaler (CLKPRE) Setting" start="0" size="3" access="Read/Write">
        <Enum name="PRE_0" description="Clock divided by 1." start="0" />
        <Enum name="PRE_1" description="Clock divided by 2." start="0x1" />
        <Enum name="PRE_2" description="Clock divided by 4." start="0x2" />
        <Enum name="PRE_3" description="Clock divided by 8." start="0x3" />
        <Enum name="PRE_4" description="Clock divided by 16." start="0x4" />
        <Enum name="PRE_5" description="Clock divided by 32." start="0x5" />
        <Enum name="PRE_6" description="Clock divided by 64." start="0x6" />
        <Enum name="PRE_7" description="Clock divided by 128." start="0x7" />
      </BitField>
      <BitField name="LVL" description="PWTIN Level when Overflows" start="3" size="1" access="ReadOnly" />
      <BitField name="TGL" description="PWTIN states Toggled from last state" start="4" size="1" access="Read/Write">
        <Enum name="TGL_0" description="The selected PWTIN hasn't changed its original states from last time." start="0" />
        <Enum name="TGL_1" description="The selected PWTIN has toggled its states." start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="PWT Pulse Inputs Selection" start="5" size="2" access="Read/Write">
        <Enum name="PINSEL_0" description="PWTIN[0] is enabled." start="0" />
        <Enum name="PINSEL_1" description="PWTIN[1] is enabled." start="0x1" />
        <Enum name="PINSEL_2" description="PWTIN[2] enabled." start="0x2" />
        <Enum name="PINSEL_3" description="PWTIN[3] enabled." start="0x3" />
      </BitField>
      <BitField name="PCLKS" description="PWT Clock Source Selection" start="7" size="1" access="Read/Write">
        <Enum name="PCLKS_0" description="BUS_CLK is selected as the clock source of PWT counter." start="0" />
        <Enum name="PCLKS_1" description="Alternative clock is selected as the clock source of PWT counter." start="0x1" />
      </BitField>
    </Register>
    <Register name="PWT_PPH" description="Pulse Width Timer Positive Pulse Width Register: High" start="+0x2" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="PPWH" description="Positive Pulse Width[15:8]" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="PWT_PPL" description="Pulse Width Timer Positive Pulse Width Register: Loq" start="+0x3" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="PPWL" description="Positive Pulse Width[7:0]" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="PWT_NPH" description="Pulse Width Timer Negative Pulse Width Register: High" start="+0x4" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="NPWH" description="Negative Pulse Width[15:8]" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="PWT_NPL" description="Pulse Width Timer Negative Pulse Width Register: Low" start="+0x5" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="NPWL" description="Negative Pulse Width[7:0]" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="PWT_CNTH" description="Pulse Width Timer Counter Register: High" start="+0x6" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="PWTH" description="PWT counter[15:8]" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="PWT_CNTL" description="Pulse Width Timer Counter Register: Low" start="+0x7" size="1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="PWTL" description="PWT counter[7:0]" start="0" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO" description="Flexible I/O - universal I/O module for communication (UART, SPI, I2C, I2S) and PWM purposes." start="0x4005A000">
    <Register name="FLEXIO_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1010000" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Specification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_0" description="Standard features implemented." start="0" />
        <Enum name="FEATURE_1" description="Supports state, logic and parallel modes." start="0x1" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="FLEXIO_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x4080404" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTER" description="Shifter Number" start="0" size="8" access="ReadOnly" />
      <BitField name="TIMER" description="Timer Number" start="8" size="8" access="ReadOnly" />
      <BitField name="PIN" description="Pin Number" start="16" size="8" access="ReadOnly" />
      <BitField name="TRIGGER" description="Trigger Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="FLEXIO_CTRL" description="FlexIO Control Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FLEXEN" description="FlexIO Enable" start="0" size="1" access="Read/Write">
        <Enum name="FLEXEN_0" description="FlexIO module is disabled." start="0" />
        <Enum name="FLEXEN_1" description="FlexIO module is enabled." start="0x1" />
      </BitField>
      <BitField name="SWRST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="SWRST_0" description="Software reset is disabled" start="0" />
        <Enum name="SWRST_1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." start="0x1" />
      </BitField>
      <BitField name="FASTACC" description="Fast Access" start="2" size="1" access="Read/Write">
        <Enum name="FASTACC_0" description="Configures for normal register accesses to FlexIO" start="0" />
        <Enum name="FASTACC_1" description="Configures for fast register accesses to FlexIO" start="0x1" />
      </BitField>
      <BitField name="DBGE" description="Debug Enable" start="30" size="1" access="Read/Write">
        <Enum name="DBGE_0" description="FlexIO is disabled in debug modes." start="0" />
        <Enum name="DBGE_1" description="FlexIO is enabled in debug modes" start="0x1" />
      </BitField>
      <BitField name="DOZEN" description="Doze Enable" start="31" size="1" access="Read/Write">
        <Enum name="DOZEN_0" description="FlexIO enabled in Doze modes." start="0" />
        <Enum name="DOZEN_1" description="FlexIO disabled in Doze modes." start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_PIN" description="Pin State Register" start="+0xC" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI" description="Pin Data Input" start="0" size="8" access="ReadOnly" />
    </Register>
    <Register name="FLEXIO_SHIFTSTAT" description="Shifter Status Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSF" description="Shifter Status Flag" start="0" size="4" access="Read/Write">
        <Enum name="SSF_0" description="Status flag is clear" start="0" />
        <Enum name="SSF_1" description="Status flag is set" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTERR" description="Shifter Error Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEF" description="Shifter Error Flags" start="0" size="4" access="Read/Write">
        <Enum name="SEF_0" description="Shifter Error Flag is clear" start="0" />
        <Enum name="SEF_1" description="Shifter Error Flag is set" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMSTAT" description="Timer Status Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSF" description="Timer Status Flags" start="0" size="4" access="Read/Write">
        <Enum name="TSF_0" description="Timer Status Flag is clear" start="0" />
        <Enum name="TSF_1" description="Timer Status Flag is set" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTSIEN" description="Shifter Status Interrupt Enable" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSIE" description="Shifter Status Interrupt Enable" start="0" size="4" access="Read/Write">
        <Enum name="SSIE_0" description="Shifter Status Flag interrupt disabled" start="0" />
        <Enum name="SSIE_1" description="Shifter Status Flag interrupt enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTEIEN" description="Shifter Error Interrupt Enable" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEIE" description="Shifter Error Interrupt Enable" start="0" size="4" access="Read/Write">
        <Enum name="SEIE_0" description="Shifter Error Flag interrupt disabled" start="0" />
        <Enum name="SEIE_1" description="Shifter Error Flag interrupt enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMIEN" description="Timer Interrupt Enable Register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TEIE" description="Timer Status Interrupt Enable" start="0" size="4" access="Read/Write">
        <Enum name="TEIE_0" description="Timer Status Flag interrupt is disabled" start="0" />
        <Enum name="TEIE_1" description="Timer Status Flag interrupt is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTSDEN" description="Shifter Status DMA Enable" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSDE" description="Shifter Status DMA Enable" start="0" size="4" access="Read/Write">
        <Enum name="SSDE_0" description="Shifter Status Flag DMA request is disabled" start="0" />
        <Enum name="SSDE_1" description="Shifter Status Flag DMA request is enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTCTL0" description="Shifter Control N Register" start="+0x80+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SMOD" description="Shifter Mode" start="0" size="3" access="Read/Write">
        <Enum name="SMOD_0" description="Disabled." start="0" />
        <Enum name="SMOD_1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." start="0x1" />
        <Enum name="SMOD_2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." start="0x2" />
        <Enum name="SMOD_4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." start="0x4" />
        <Enum name="SMOD_5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." start="0x5" />
      </BitField>
      <BitField name="PINPOL" description="Shifter Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Shifter Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Shifter Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Shifter pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Shifter pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Shifter pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Shifter pin output" start="0x3" />
      </BitField>
      <BitField name="TIMPOL" description="Timer Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TIMPOL_0" description="Shift on posedge of Shift clock" start="0" />
        <Enum name="TIMPOL_1" description="Shift on negedge of Shift clock" start="0x1" />
      </BitField>
      <BitField name="TIMSEL" description="Timer Select" start="24" size="2" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTCTL1" description="Shifter Control N Register" start="+0x80+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SMOD" description="Shifter Mode" start="0" size="3" access="Read/Write">
        <Enum name="SMOD_0" description="Disabled." start="0" />
        <Enum name="SMOD_1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." start="0x1" />
        <Enum name="SMOD_2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." start="0x2" />
        <Enum name="SMOD_4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." start="0x4" />
        <Enum name="SMOD_5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." start="0x5" />
      </BitField>
      <BitField name="PINPOL" description="Shifter Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Shifter Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Shifter Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Shifter pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Shifter pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Shifter pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Shifter pin output" start="0x3" />
      </BitField>
      <BitField name="TIMPOL" description="Timer Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TIMPOL_0" description="Shift on posedge of Shift clock" start="0" />
        <Enum name="TIMPOL_1" description="Shift on negedge of Shift clock" start="0x1" />
      </BitField>
      <BitField name="TIMSEL" description="Timer Select" start="24" size="2" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTCTL2" description="Shifter Control N Register" start="+0x80+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SMOD" description="Shifter Mode" start="0" size="3" access="Read/Write">
        <Enum name="SMOD_0" description="Disabled." start="0" />
        <Enum name="SMOD_1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." start="0x1" />
        <Enum name="SMOD_2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." start="0x2" />
        <Enum name="SMOD_4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." start="0x4" />
        <Enum name="SMOD_5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." start="0x5" />
      </BitField>
      <BitField name="PINPOL" description="Shifter Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Shifter Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Shifter Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Shifter pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Shifter pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Shifter pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Shifter pin output" start="0x3" />
      </BitField>
      <BitField name="TIMPOL" description="Timer Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TIMPOL_0" description="Shift on posedge of Shift clock" start="0" />
        <Enum name="TIMPOL_1" description="Shift on negedge of Shift clock" start="0x1" />
      </BitField>
      <BitField name="TIMSEL" description="Timer Select" start="24" size="2" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTCTL3" description="Shifter Control N Register" start="+0x80+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SMOD" description="Shifter Mode" start="0" size="3" access="Read/Write">
        <Enum name="SMOD_0" description="Disabled." start="0" />
        <Enum name="SMOD_1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." start="0x1" />
        <Enum name="SMOD_2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." start="0x2" />
        <Enum name="SMOD_4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." start="0x4" />
        <Enum name="SMOD_5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." start="0x5" />
      </BitField>
      <BitField name="PINPOL" description="Shifter Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Shifter Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Shifter Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Shifter pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Shifter pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Shifter pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Shifter pin output" start="0x3" />
      </BitField>
      <BitField name="TIMPOL" description="Timer Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TIMPOL_0" description="Shift on posedge of Shift clock" start="0" />
        <Enum name="TIMPOL_1" description="Shift on negedge of Shift clock" start="0x1" />
      </BitField>
      <BitField name="TIMSEL" description="Timer Select" start="24" size="2" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTCFG0" description="Shifter Configuration N Register" start="+0x100+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSTART" description="Shifter Start bit" start="0" size="2" access="Read/Write">
        <Enum name="SSTART_0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" start="0" />
        <Enum name="SSTART_1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" start="0x1" />
        <Enum name="SSTART_2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" start="0x2" />
        <Enum name="SSTART_3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" start="0x3" />
      </BitField>
      <BitField name="SSTOP" description="Shifter Stop bit" start="4" size="2" access="Read/Write">
        <Enum name="SSTOP_0" description="Stop bit disabled for transmitter/receiver/match store" start="0" />
        <Enum name="SSTOP_2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" start="0x2" />
        <Enum name="SSTOP_3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" start="0x3" />
      </BitField>
      <BitField name="INSRC" description="Input Source" start="8" size="1" access="Read/Write">
        <Enum name="INSRC_0" description="Pin" start="0" />
        <Enum name="INSRC_1" description="Shifter N+1 Output" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTCFG1" description="Shifter Configuration N Register" start="+0x100+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSTART" description="Shifter Start bit" start="0" size="2" access="Read/Write">
        <Enum name="SSTART_0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" start="0" />
        <Enum name="SSTART_1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" start="0x1" />
        <Enum name="SSTART_2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" start="0x2" />
        <Enum name="SSTART_3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" start="0x3" />
      </BitField>
      <BitField name="SSTOP" description="Shifter Stop bit" start="4" size="2" access="Read/Write">
        <Enum name="SSTOP_0" description="Stop bit disabled for transmitter/receiver/match store" start="0" />
        <Enum name="SSTOP_2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" start="0x2" />
        <Enum name="SSTOP_3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" start="0x3" />
      </BitField>
      <BitField name="INSRC" description="Input Source" start="8" size="1" access="Read/Write">
        <Enum name="INSRC_0" description="Pin" start="0" />
        <Enum name="INSRC_1" description="Shifter N+1 Output" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTCFG2" description="Shifter Configuration N Register" start="+0x100+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSTART" description="Shifter Start bit" start="0" size="2" access="Read/Write">
        <Enum name="SSTART_0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" start="0" />
        <Enum name="SSTART_1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" start="0x1" />
        <Enum name="SSTART_2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" start="0x2" />
        <Enum name="SSTART_3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" start="0x3" />
      </BitField>
      <BitField name="SSTOP" description="Shifter Stop bit" start="4" size="2" access="Read/Write">
        <Enum name="SSTOP_0" description="Stop bit disabled for transmitter/receiver/match store" start="0" />
        <Enum name="SSTOP_2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" start="0x2" />
        <Enum name="SSTOP_3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" start="0x3" />
      </BitField>
      <BitField name="INSRC" description="Input Source" start="8" size="1" access="Read/Write">
        <Enum name="INSRC_0" description="Pin" start="0" />
        <Enum name="INSRC_1" description="Shifter N+1 Output" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTCFG3" description="Shifter Configuration N Register" start="+0x100+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SSTART" description="Shifter Start bit" start="0" size="2" access="Read/Write">
        <Enum name="SSTART_0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" start="0" />
        <Enum name="SSTART_1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" start="0x1" />
        <Enum name="SSTART_2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" start="0x2" />
        <Enum name="SSTART_3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" start="0x3" />
      </BitField>
      <BitField name="SSTOP" description="Shifter Stop bit" start="4" size="2" access="Read/Write">
        <Enum name="SSTOP_0" description="Stop bit disabled for transmitter/receiver/match store" start="0" />
        <Enum name="SSTOP_2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" start="0x2" />
        <Enum name="SSTOP_3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" start="0x3" />
      </BitField>
      <BitField name="INSRC" description="Input Source" start="8" size="1" access="Read/Write">
        <Enum name="INSRC_0" description="Pin" start="0" />
        <Enum name="INSRC_1" description="Shifter N+1 Output" start="0x1" />
      </BitField>
    </Register>
    <Register name="FLEXIO_SHIFTBUF0" description="Shifter Buffer N Register" start="+0x200+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUF" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUF1" description="Shifter Buffer N Register" start="+0x200+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUF" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUF2" description="Shifter Buffer N Register" start="+0x200+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUF" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUF3" description="Shifter Buffer N Register" start="+0x200+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUF" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBIS0" description="Shifter Buffer N Bit Swapped Register" start="+0x280+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBIS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBIS1" description="Shifter Buffer N Bit Swapped Register" start="+0x280+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBIS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBIS2" description="Shifter Buffer N Bit Swapped Register" start="+0x280+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBIS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBIS3" description="Shifter Buffer N Bit Swapped Register" start="+0x280+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBIS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBYS0" description="Shifter Buffer N Byte Swapped Register" start="+0x300+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBYS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBYS1" description="Shifter Buffer N Byte Swapped Register" start="+0x300+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBYS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBYS2" description="Shifter Buffer N Byte Swapped Register" start="+0x300+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBYS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBYS3" description="Shifter Buffer N Byte Swapped Register" start="+0x300+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBYS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBBS0" description="Shifter Buffer N Bit Byte Swapped Register" start="+0x380+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBBS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBBS1" description="Shifter Buffer N Bit Byte Swapped Register" start="+0x380+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBBS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBBS2" description="Shifter Buffer N Bit Byte Swapped Register" start="+0x380+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBBS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_SHIFTBUFBBS3" description="Shifter Buffer N Bit Byte Swapped Register" start="+0x380+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SHIFTBUFBBS" description="Shift Buffer" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCTL0" description="Timer Control N Register" start="+0x400+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMOD" description="Timer Mode" start="0" size="2" access="Read/Write">
        <Enum name="TIMOD_0" description="Timer Disabled." start="0" />
        <Enum name="TIMOD_1" description="Dual 8-bit counters baud/bit mode." start="0x1" />
        <Enum name="TIMOD_2" description="Dual 8-bit counters PWM mode." start="0x2" />
        <Enum name="TIMOD_3" description="Single 16-bit counter mode." start="0x3" />
      </BitField>
      <BitField name="PINPOL" description="Timer Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Timer Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Timer Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Timer pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Timer pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Timer pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Timer pin output" start="0x3" />
      </BitField>
      <BitField name="TRGSRC" description="Trigger Source" start="22" size="1" access="Read/Write">
        <Enum name="TRGSRC_0" description="External trigger selected" start="0" />
        <Enum name="TRGSRC_1" description="Internal trigger selected" start="0x1" />
      </BitField>
      <BitField name="TRGPOL" description="Trigger Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TRGPOL_0" description="Trigger active high" start="0" />
        <Enum name="TRGPOL_1" description="Trigger active low" start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Select" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCTL1" description="Timer Control N Register" start="+0x400+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMOD" description="Timer Mode" start="0" size="2" access="Read/Write">
        <Enum name="TIMOD_0" description="Timer Disabled." start="0" />
        <Enum name="TIMOD_1" description="Dual 8-bit counters baud/bit mode." start="0x1" />
        <Enum name="TIMOD_2" description="Dual 8-bit counters PWM mode." start="0x2" />
        <Enum name="TIMOD_3" description="Single 16-bit counter mode." start="0x3" />
      </BitField>
      <BitField name="PINPOL" description="Timer Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Timer Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Timer Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Timer pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Timer pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Timer pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Timer pin output" start="0x3" />
      </BitField>
      <BitField name="TRGSRC" description="Trigger Source" start="22" size="1" access="Read/Write">
        <Enum name="TRGSRC_0" description="External trigger selected" start="0" />
        <Enum name="TRGSRC_1" description="Internal trigger selected" start="0x1" />
      </BitField>
      <BitField name="TRGPOL" description="Trigger Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TRGPOL_0" description="Trigger active high" start="0" />
        <Enum name="TRGPOL_1" description="Trigger active low" start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Select" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCTL2" description="Timer Control N Register" start="+0x400+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMOD" description="Timer Mode" start="0" size="2" access="Read/Write">
        <Enum name="TIMOD_0" description="Timer Disabled." start="0" />
        <Enum name="TIMOD_1" description="Dual 8-bit counters baud/bit mode." start="0x1" />
        <Enum name="TIMOD_2" description="Dual 8-bit counters PWM mode." start="0x2" />
        <Enum name="TIMOD_3" description="Single 16-bit counter mode." start="0x3" />
      </BitField>
      <BitField name="PINPOL" description="Timer Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Timer Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Timer Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Timer pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Timer pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Timer pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Timer pin output" start="0x3" />
      </BitField>
      <BitField name="TRGSRC" description="Trigger Source" start="22" size="1" access="Read/Write">
        <Enum name="TRGSRC_0" description="External trigger selected" start="0" />
        <Enum name="TRGSRC_1" description="Internal trigger selected" start="0x1" />
      </BitField>
      <BitField name="TRGPOL" description="Trigger Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TRGPOL_0" description="Trigger active high" start="0" />
        <Enum name="TRGPOL_1" description="Trigger active low" start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Select" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCTL3" description="Timer Control N Register" start="+0x400+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TIMOD" description="Timer Mode" start="0" size="2" access="Read/Write">
        <Enum name="TIMOD_0" description="Timer Disabled." start="0" />
        <Enum name="TIMOD_1" description="Dual 8-bit counters baud/bit mode." start="0x1" />
        <Enum name="TIMOD_2" description="Dual 8-bit counters PWM mode." start="0x2" />
        <Enum name="TIMOD_3" description="Single 16-bit counter mode." start="0x3" />
      </BitField>
      <BitField name="PINPOL" description="Timer Pin Polarity" start="7" size="1" access="Read/Write">
        <Enum name="PINPOL_0" description="Pin is active high" start="0" />
        <Enum name="PINPOL_1" description="Pin is active low" start="0x1" />
      </BitField>
      <BitField name="PINSEL" description="Timer Pin Select" start="8" size="3" access="Read/Write" />
      <BitField name="PINCFG" description="Timer Pin Configuration" start="16" size="2" access="Read/Write">
        <Enum name="PINCFG_0" description="Timer pin output disabled" start="0" />
        <Enum name="PINCFG_1" description="Timer pin open drain or bidirectional output enable" start="0x1" />
        <Enum name="PINCFG_2" description="Timer pin bidirectional output data" start="0x2" />
        <Enum name="PINCFG_3" description="Timer pin output" start="0x3" />
      </BitField>
      <BitField name="TRGSRC" description="Trigger Source" start="22" size="1" access="Read/Write">
        <Enum name="TRGSRC_0" description="External trigger selected" start="0" />
        <Enum name="TRGSRC_1" description="Internal trigger selected" start="0x1" />
      </BitField>
      <BitField name="TRGPOL" description="Trigger Polarity" start="23" size="1" access="Read/Write">
        <Enum name="TRGPOL_0" description="Trigger active high" start="0" />
        <Enum name="TRGPOL_1" description="Trigger active low" start="0x1" />
      </BitField>
      <BitField name="TRGSEL" description="Trigger Select" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCFG0" description="Timer Configuration N Register" start="+0x480+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSTART" description="Timer Start Bit" start="1" size="1" access="Read/Write">
        <Enum name="TSTART_0" description="Start bit disabled" start="0" />
        <Enum name="TSTART_1" description="Start bit enabled" start="0x1" />
      </BitField>
      <BitField name="TSTOP" description="Timer Stop Bit" start="4" size="2" access="Read/Write">
        <Enum name="TSTOP_0" description="Stop bit disabled" start="0" />
        <Enum name="TSTOP_1" description="Stop bit is enabled on timer compare" start="0x1" />
        <Enum name="TSTOP_2" description="Stop bit is enabled on timer disable" start="0x2" />
        <Enum name="TSTOP_3" description="Stop bit is enabled on timer compare and timer disable" start="0x3" />
      </BitField>
      <BitField name="TIMENA" description="Timer Enable" start="8" size="3" access="Read/Write">
        <Enum name="TIMENA_0" description="Timer always enabled" start="0" />
        <Enum name="TIMENA_1" description="Timer enabled on Timer N-1 enable" start="0x1" />
        <Enum name="TIMENA_2" description="Timer enabled on Trigger high" start="0x2" />
        <Enum name="TIMENA_3" description="Timer enabled on Trigger high and Pin high" start="0x3" />
        <Enum name="TIMENA_4" description="Timer enabled on Pin rising edge" start="0x4" />
        <Enum name="TIMENA_5" description="Timer enabled on Pin rising edge and Trigger high" start="0x5" />
        <Enum name="TIMENA_6" description="Timer enabled on Trigger rising edge" start="0x6" />
        <Enum name="TIMENA_7" description="Timer enabled on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDIS" description="Timer Disable" start="12" size="3" access="Read/Write">
        <Enum name="TIMDIS_0" description="Timer never disabled" start="0" />
        <Enum name="TIMDIS_1" description="Timer disabled on Timer N-1 disable" start="0x1" />
        <Enum name="TIMDIS_2" description="Timer disabled on Timer compare" start="0x2" />
        <Enum name="TIMDIS_3" description="Timer disabled on Timer compare and Trigger Low" start="0x3" />
        <Enum name="TIMDIS_4" description="Timer disabled on Pin rising or falling edge" start="0x4" />
        <Enum name="TIMDIS_5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" start="0x5" />
        <Enum name="TIMDIS_6" description="Timer disabled on Trigger falling edge" start="0x6" />
      </BitField>
      <BitField name="TIMRST" description="Timer Reset" start="16" size="3" access="Read/Write">
        <Enum name="TIMRST_0" description="Timer never reset" start="0" />
        <Enum name="TIMRST_2" description="Timer reset on Timer Pin equal to Timer Output" start="0x2" />
        <Enum name="TIMRST_3" description="Timer reset on Timer Trigger equal to Timer Output" start="0x3" />
        <Enum name="TIMRST_4" description="Timer reset on Timer Pin rising edge" start="0x4" />
        <Enum name="TIMRST_6" description="Timer reset on Trigger rising edge" start="0x6" />
        <Enum name="TIMRST_7" description="Timer reset on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDEC" description="Timer Decrement" start="20" size="2" access="Read/Write">
        <Enum name="TIMDEC_0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." start="0" />
        <Enum name="TIMDEC_1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." start="0x1" />
        <Enum name="TIMDEC_2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." start="0x2" />
        <Enum name="TIMDEC_3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." start="0x3" />
      </BitField>
      <BitField name="TIMOUT" description="Timer Output" start="24" size="2" access="Read/Write">
        <Enum name="TIMOUT_0" description="Timer output is logic one when enabled and is not affected by timer reset" start="0" />
        <Enum name="TIMOUT_1" description="Timer output is logic zero when enabled and is not affected by timer reset" start="0x1" />
        <Enum name="TIMOUT_2" description="Timer output is logic one when enabled and on timer reset" start="0x2" />
        <Enum name="TIMOUT_3" description="Timer output is logic zero when enabled and on timer reset" start="0x3" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMCFG1" description="Timer Configuration N Register" start="+0x480+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSTART" description="Timer Start Bit" start="1" size="1" access="Read/Write">
        <Enum name="TSTART_0" description="Start bit disabled" start="0" />
        <Enum name="TSTART_1" description="Start bit enabled" start="0x1" />
      </BitField>
      <BitField name="TSTOP" description="Timer Stop Bit" start="4" size="2" access="Read/Write">
        <Enum name="TSTOP_0" description="Stop bit disabled" start="0" />
        <Enum name="TSTOP_1" description="Stop bit is enabled on timer compare" start="0x1" />
        <Enum name="TSTOP_2" description="Stop bit is enabled on timer disable" start="0x2" />
        <Enum name="TSTOP_3" description="Stop bit is enabled on timer compare and timer disable" start="0x3" />
      </BitField>
      <BitField name="TIMENA" description="Timer Enable" start="8" size="3" access="Read/Write">
        <Enum name="TIMENA_0" description="Timer always enabled" start="0" />
        <Enum name="TIMENA_1" description="Timer enabled on Timer N-1 enable" start="0x1" />
        <Enum name="TIMENA_2" description="Timer enabled on Trigger high" start="0x2" />
        <Enum name="TIMENA_3" description="Timer enabled on Trigger high and Pin high" start="0x3" />
        <Enum name="TIMENA_4" description="Timer enabled on Pin rising edge" start="0x4" />
        <Enum name="TIMENA_5" description="Timer enabled on Pin rising edge and Trigger high" start="0x5" />
        <Enum name="TIMENA_6" description="Timer enabled on Trigger rising edge" start="0x6" />
        <Enum name="TIMENA_7" description="Timer enabled on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDIS" description="Timer Disable" start="12" size="3" access="Read/Write">
        <Enum name="TIMDIS_0" description="Timer never disabled" start="0" />
        <Enum name="TIMDIS_1" description="Timer disabled on Timer N-1 disable" start="0x1" />
        <Enum name="TIMDIS_2" description="Timer disabled on Timer compare" start="0x2" />
        <Enum name="TIMDIS_3" description="Timer disabled on Timer compare and Trigger Low" start="0x3" />
        <Enum name="TIMDIS_4" description="Timer disabled on Pin rising or falling edge" start="0x4" />
        <Enum name="TIMDIS_5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" start="0x5" />
        <Enum name="TIMDIS_6" description="Timer disabled on Trigger falling edge" start="0x6" />
      </BitField>
      <BitField name="TIMRST" description="Timer Reset" start="16" size="3" access="Read/Write">
        <Enum name="TIMRST_0" description="Timer never reset" start="0" />
        <Enum name="TIMRST_2" description="Timer reset on Timer Pin equal to Timer Output" start="0x2" />
        <Enum name="TIMRST_3" description="Timer reset on Timer Trigger equal to Timer Output" start="0x3" />
        <Enum name="TIMRST_4" description="Timer reset on Timer Pin rising edge" start="0x4" />
        <Enum name="TIMRST_6" description="Timer reset on Trigger rising edge" start="0x6" />
        <Enum name="TIMRST_7" description="Timer reset on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDEC" description="Timer Decrement" start="20" size="2" access="Read/Write">
        <Enum name="TIMDEC_0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." start="0" />
        <Enum name="TIMDEC_1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." start="0x1" />
        <Enum name="TIMDEC_2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." start="0x2" />
        <Enum name="TIMDEC_3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." start="0x3" />
      </BitField>
      <BitField name="TIMOUT" description="Timer Output" start="24" size="2" access="Read/Write">
        <Enum name="TIMOUT_0" description="Timer output is logic one when enabled and is not affected by timer reset" start="0" />
        <Enum name="TIMOUT_1" description="Timer output is logic zero when enabled and is not affected by timer reset" start="0x1" />
        <Enum name="TIMOUT_2" description="Timer output is logic one when enabled and on timer reset" start="0x2" />
        <Enum name="TIMOUT_3" description="Timer output is logic zero when enabled and on timer reset" start="0x3" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMCFG2" description="Timer Configuration N Register" start="+0x480+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSTART" description="Timer Start Bit" start="1" size="1" access="Read/Write">
        <Enum name="TSTART_0" description="Start bit disabled" start="0" />
        <Enum name="TSTART_1" description="Start bit enabled" start="0x1" />
      </BitField>
      <BitField name="TSTOP" description="Timer Stop Bit" start="4" size="2" access="Read/Write">
        <Enum name="TSTOP_0" description="Stop bit disabled" start="0" />
        <Enum name="TSTOP_1" description="Stop bit is enabled on timer compare" start="0x1" />
        <Enum name="TSTOP_2" description="Stop bit is enabled on timer disable" start="0x2" />
        <Enum name="TSTOP_3" description="Stop bit is enabled on timer compare and timer disable" start="0x3" />
      </BitField>
      <BitField name="TIMENA" description="Timer Enable" start="8" size="3" access="Read/Write">
        <Enum name="TIMENA_0" description="Timer always enabled" start="0" />
        <Enum name="TIMENA_1" description="Timer enabled on Timer N-1 enable" start="0x1" />
        <Enum name="TIMENA_2" description="Timer enabled on Trigger high" start="0x2" />
        <Enum name="TIMENA_3" description="Timer enabled on Trigger high and Pin high" start="0x3" />
        <Enum name="TIMENA_4" description="Timer enabled on Pin rising edge" start="0x4" />
        <Enum name="TIMENA_5" description="Timer enabled on Pin rising edge and Trigger high" start="0x5" />
        <Enum name="TIMENA_6" description="Timer enabled on Trigger rising edge" start="0x6" />
        <Enum name="TIMENA_7" description="Timer enabled on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDIS" description="Timer Disable" start="12" size="3" access="Read/Write">
        <Enum name="TIMDIS_0" description="Timer never disabled" start="0" />
        <Enum name="TIMDIS_1" description="Timer disabled on Timer N-1 disable" start="0x1" />
        <Enum name="TIMDIS_2" description="Timer disabled on Timer compare" start="0x2" />
        <Enum name="TIMDIS_3" description="Timer disabled on Timer compare and Trigger Low" start="0x3" />
        <Enum name="TIMDIS_4" description="Timer disabled on Pin rising or falling edge" start="0x4" />
        <Enum name="TIMDIS_5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" start="0x5" />
        <Enum name="TIMDIS_6" description="Timer disabled on Trigger falling edge" start="0x6" />
      </BitField>
      <BitField name="TIMRST" description="Timer Reset" start="16" size="3" access="Read/Write">
        <Enum name="TIMRST_0" description="Timer never reset" start="0" />
        <Enum name="TIMRST_2" description="Timer reset on Timer Pin equal to Timer Output" start="0x2" />
        <Enum name="TIMRST_3" description="Timer reset on Timer Trigger equal to Timer Output" start="0x3" />
        <Enum name="TIMRST_4" description="Timer reset on Timer Pin rising edge" start="0x4" />
        <Enum name="TIMRST_6" description="Timer reset on Trigger rising edge" start="0x6" />
        <Enum name="TIMRST_7" description="Timer reset on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDEC" description="Timer Decrement" start="20" size="2" access="Read/Write">
        <Enum name="TIMDEC_0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." start="0" />
        <Enum name="TIMDEC_1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." start="0x1" />
        <Enum name="TIMDEC_2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." start="0x2" />
        <Enum name="TIMDEC_3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." start="0x3" />
      </BitField>
      <BitField name="TIMOUT" description="Timer Output" start="24" size="2" access="Read/Write">
        <Enum name="TIMOUT_0" description="Timer output is logic one when enabled and is not affected by timer reset" start="0" />
        <Enum name="TIMOUT_1" description="Timer output is logic zero when enabled and is not affected by timer reset" start="0x1" />
        <Enum name="TIMOUT_2" description="Timer output is logic one when enabled and on timer reset" start="0x2" />
        <Enum name="TIMOUT_3" description="Timer output is logic zero when enabled and on timer reset" start="0x3" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMCFG3" description="Timer Configuration N Register" start="+0x480+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TSTART" description="Timer Start Bit" start="1" size="1" access="Read/Write">
        <Enum name="TSTART_0" description="Start bit disabled" start="0" />
        <Enum name="TSTART_1" description="Start bit enabled" start="0x1" />
      </BitField>
      <BitField name="TSTOP" description="Timer Stop Bit" start="4" size="2" access="Read/Write">
        <Enum name="TSTOP_0" description="Stop bit disabled" start="0" />
        <Enum name="TSTOP_1" description="Stop bit is enabled on timer compare" start="0x1" />
        <Enum name="TSTOP_2" description="Stop bit is enabled on timer disable" start="0x2" />
        <Enum name="TSTOP_3" description="Stop bit is enabled on timer compare and timer disable" start="0x3" />
      </BitField>
      <BitField name="TIMENA" description="Timer Enable" start="8" size="3" access="Read/Write">
        <Enum name="TIMENA_0" description="Timer always enabled" start="0" />
        <Enum name="TIMENA_1" description="Timer enabled on Timer N-1 enable" start="0x1" />
        <Enum name="TIMENA_2" description="Timer enabled on Trigger high" start="0x2" />
        <Enum name="TIMENA_3" description="Timer enabled on Trigger high and Pin high" start="0x3" />
        <Enum name="TIMENA_4" description="Timer enabled on Pin rising edge" start="0x4" />
        <Enum name="TIMENA_5" description="Timer enabled on Pin rising edge and Trigger high" start="0x5" />
        <Enum name="TIMENA_6" description="Timer enabled on Trigger rising edge" start="0x6" />
        <Enum name="TIMENA_7" description="Timer enabled on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDIS" description="Timer Disable" start="12" size="3" access="Read/Write">
        <Enum name="TIMDIS_0" description="Timer never disabled" start="0" />
        <Enum name="TIMDIS_1" description="Timer disabled on Timer N-1 disable" start="0x1" />
        <Enum name="TIMDIS_2" description="Timer disabled on Timer compare" start="0x2" />
        <Enum name="TIMDIS_3" description="Timer disabled on Timer compare and Trigger Low" start="0x3" />
        <Enum name="TIMDIS_4" description="Timer disabled on Pin rising or falling edge" start="0x4" />
        <Enum name="TIMDIS_5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" start="0x5" />
        <Enum name="TIMDIS_6" description="Timer disabled on Trigger falling edge" start="0x6" />
      </BitField>
      <BitField name="TIMRST" description="Timer Reset" start="16" size="3" access="Read/Write">
        <Enum name="TIMRST_0" description="Timer never reset" start="0" />
        <Enum name="TIMRST_2" description="Timer reset on Timer Pin equal to Timer Output" start="0x2" />
        <Enum name="TIMRST_3" description="Timer reset on Timer Trigger equal to Timer Output" start="0x3" />
        <Enum name="TIMRST_4" description="Timer reset on Timer Pin rising edge" start="0x4" />
        <Enum name="TIMRST_6" description="Timer reset on Trigger rising edge" start="0x6" />
        <Enum name="TIMRST_7" description="Timer reset on Trigger rising or falling edge" start="0x7" />
      </BitField>
      <BitField name="TIMDEC" description="Timer Decrement" start="20" size="2" access="Read/Write">
        <Enum name="TIMDEC_0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." start="0" />
        <Enum name="TIMDEC_1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." start="0x1" />
        <Enum name="TIMDEC_2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." start="0x2" />
        <Enum name="TIMDEC_3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." start="0x3" />
      </BitField>
      <BitField name="TIMOUT" description="Timer Output" start="24" size="2" access="Read/Write">
        <Enum name="TIMOUT_0" description="Timer output is logic one when enabled and is not affected by timer reset" start="0" />
        <Enum name="TIMOUT_1" description="Timer output is logic zero when enabled and is not affected by timer reset" start="0x1" />
        <Enum name="TIMOUT_2" description="Timer output is logic one when enabled and on timer reset" start="0x2" />
        <Enum name="TIMOUT_3" description="Timer output is logic zero when enabled and on timer reset" start="0x3" />
      </BitField>
    </Register>
    <Register name="FLEXIO_TIMCMP0" description="Timer Compare N Register" start="+0x500+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMP" description="Timer Compare Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCMP1" description="Timer Compare N Register" start="+0x500+4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMP" description="Timer Compare Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCMP2" description="Timer Compare N Register" start="+0x500+8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMP" description="Timer Compare Value" start="0" size="16" access="Read/Write" />
    </Register>
    <Register name="FLEXIO_TIMCMP3" description="Timer Compare N Register" start="+0x500+12" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMP" description="Timer Compare Value" start="0" size="16" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC32" description="RTC Oscillator" start="0x40060000">
    <Register name="OSC32_CR" description="RTC Oscillator Control Register" start="+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="ROSCEREFS" description="RTC 32k Oscillator external reference clcok selection" start="4" size="1" access="Read/Write">
        <Enum name="EXTERNAL" description="Bypass mode. RTC oscillator selects the external 32k clock." start="0" />
        <Enum name="CRYSTAL" description="Crystal mode." start="0x1" />
      </BitField>
      <BitField name="ROSCSTB" description="RTC 32k Oscillator stable flag" start="5" size="1" access="ReadOnly">
        <Enum name="STABLE" description="RTC 32k oscillator is unstable now and no clock will go out of the block." start="0" />
        <Enum name="UNSTABLE" description="RTC 32k oscillator is stable." start="0x1" />
      </BitField>
      <BitField name="ROSCSTPEN" description="RTC 32k Oscillator stop mode enable" start="6" size="1" access="Read/Write">
        <Enum name="DISABLE" description="Oscillator is disabled regardless the state of ROSCEN." start="0" />
        <Enum name="ENABLE" description="Oscillator is enabled in Stop mode when ROSCEN is set." start="0x1" />
      </BitField>
      <BitField name="ROSCEN" description="RTC 32k Oscillator enable" start="7" size="1" access="Read/Write">
        <Enum name="DISABLE" description="Oscillator is disabled." start="0" />
        <Enum name="ENABLE" description="Oscillator is enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" description="External Watchdog Monitor" start="0x40061000">
    <Register name="EWM_CTRL" description="Control Register" start="+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="EWMEN" description="EWM enable." start="0" size="1" access="Read/Write" />
      <BitField name="ASSIN" description="EWM_in's Assertion State Select." start="1" size="1" access="Read/Write" />
      <BitField name="INEN" description="Input Enable." start="2" size="1" access="Read/Write" />
      <BitField name="INTEN" description="Interrupt Enable." start="3" size="1" access="Read/Write" />
    </Register>
    <Register name="EWM_SERV" description="Service Register" start="+0x1" size="1" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField name="SERVICE" description="The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" start="0" size="8" access="WriteOnly" />
    </Register>
    <Register name="EWM_CMPL" description="Compare Low Register" start="+0x2" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="EWM_CMPH" description="Compare High Register" start="+0x3" size="1" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="EWM_CLKPRESCALER" description="Clock Prescaler Register" start="+0x5" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="CLK_DIV" description="Selected low power clock source for running the EWM counter can be prescaled as below" start="0" size="8" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX0" description="Trigger MUX Control" start="0x40062000">
    <Register name="TRGMUX_DMAMUX0" description="TRGMUX Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_EXTOUT0" description="TRGMUX Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_EXTOUT1" description="TRGMUX Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_ADC0" description="TRGMUX Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_ADC1" description="TRGMUX Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_ADC2" description="TRGMUX Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_DAC0" description="TRGMUX Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_CMP0" description="TRGMUX Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_CMP1" description="TRGMUX Register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_CMP2" description="TRGMUX Register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_FTM0" description="TRGMUX Register" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_FTM1" description="TRGMUX Register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_FTM2" description="TRGMUX Register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_FTM3" description="TRGMUX Register" start="+0x34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_PDB0" description="TRGMUX Register" start="+0x38" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_PDB1" description="TRGMUX Register" start="+0x3C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_PDB2" description="TRGMUX Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_FLEXIO" description="TRGMUX Register" start="+0x44" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPIT0" description="TRGMUX Register" start="+0x48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPUART0" description="TRGMUX Register" start="+0x4C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPUART1" description="TRGMUX Register" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPI2C0" description="TRGMUX Register" start="+0x54" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPI2C1" description="TRGMUX Register" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPSPI0" description="TRGMUX Register" start="+0x5C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPSPI1" description="TRGMUX Register" start="+0x60" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_LPTMR0" description="TRGMUX Register" start="+0x64" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_PWT" description="TRGMUX Register" start="+0x6C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX1" description="Trigger MUX Control" start="0x40063000">
    <Register name="TRGMUX_CTRL0" description="TRGMUX Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="TRGMUX_CTRL1" description="TRGMUX Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEL0" description="Trigger MUX Input 0 Source Select" start="0" size="6" access="Read/Write" />
      <BitField name="SEL1" description="Trigger MUX Input 1 Source Select" start="8" size="6" access="Read/Write" />
      <BitField name="SEL2" description="Trigger MUX Input 2 Source Select" start="16" size="6" access="Read/Write" />
      <BitField name="SEL3" description="Trigger MUX Input 3 Source Select" start="24" size="6" access="Read/Write" />
      <BitField name="LK" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="LK_0" description="Register can be written." start="0" />
        <Enum name="LK_1" description="Register cannot be written until the next system Reset." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCG" description="System Clock Generator" start="0x40064000">
    <Register name="SCG_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField name="VERSION" description="SCG Version Number" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="SCG_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0xF80000FE" reset_mask="0xFFFFFFFF">
      <BitField name="CLKPRES" description="Clock Present" start="0" size="8" access="ReadOnly" />
      <BitField name="DIVPRES" description="Divider Present" start="27" size="5" access="ReadOnly" />
    </Register>
    <Register name="SCG_CSR" description="Clock Status Register" start="+0x10" size="4" access="ReadOnly" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField name="DIVSLOW" description="Slow Clock Divide Ratio" start="0" size="4" access="ReadOnly">
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
      </BitField>
      <BitField name="DIVBUS" description="Bus Clock Divide Ratio" start="4" size="4" access="ReadOnly">
        <Enum name="DIVBUS_0" description="Divide-by-1" start="0" />
        <Enum name="DIVBUS_1" description="Divide-by-2" start="0x1" />
        <Enum name="DIVBUS_2" description="Divide-by-3" start="0x2" />
        <Enum name="DIVBUS_3" description="Divide-by-4" start="0x3" />
        <Enum name="DIVBUS_4" description="Divide-by-5" start="0x4" />
        <Enum name="DIVBUS_5" description="Divide-by-6" start="0x5" />
        <Enum name="DIVBUS_6" description="Divide-by-7" start="0x6" />
        <Enum name="DIVBUS_7" description="Divide-by-8" start="0x7" />
        <Enum name="DIVBUS_8" description="Divide-by-9" start="0x8" />
        <Enum name="DIVBUS_9" description="Divide-by-10" start="0x9" />
        <Enum name="DIVBUS_10" description="Divide-by-11" start="0xA" />
        <Enum name="DIVBUS_11" description="Divide-by-12" start="0xB" />
        <Enum name="DIVBUS_12" description="Divide-by-13" start="0xC" />
        <Enum name="DIVBUS_13" description="Divide-by-14" start="0xD" />
        <Enum name="DIVBUS_14" description="Divide-by-15" start="0xE" />
        <Enum name="DIVBUS_15" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="DIVCORE" description="Core Clock Divide Ratio" start="16" size="4" access="ReadOnly">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="SCS" description="System Clock Source" start="24" size="4" access="ReadOnly">
        <Enum name="SOCS" description="System OSC (SOSC_CLK)" start="0x1" />
        <Enum name="SIRC" description="Slow IRC (SIRC_CLK)" start="0x2" />
        <Enum name="FIRC" description="Fast IRC (FIRC_CLK)" start="0x3" />
        <Enum name="PLL" description="System PLL (SPLL_CLK)" start="0x6" />
      </BitField>
    </Register>
    <Register name="SCG_RCCR" description="Run Clock Control Register" start="+0x14" size="4" access="Read/Write" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField name="DIVSLOW" description="Slow Clock Divide Ratio" start="0" size="4" access="Read/Write">
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
      </BitField>
      <BitField name="DIVBUS" description="Bus Clock Divide Ratio" start="4" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="DIVCORE" description="Core Clock Divide Ratio" start="16" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="SCS" description="System Clock Source" start="24" size="4" access="Read/Write">
        <Enum name="SOCS" description="System OSC (SOSC_CLK)" start="0x1" />
        <Enum name="SIRC" description="Slow IRC (SIRC_CLK)" start="0x2" />
        <Enum name="FIRC" description="Fast IRC (FIRC_CLK)" start="0x3" />
        <Enum name="SPLL" description="System PLL (SPLL_CLK)" start="0x6" />
      </BitField>
    </Register>
    <Register name="SCG_VCCR" description="VLPR Clock Control Register" start="+0x18" size="4" access="Read/Write" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField name="DIVSLOW" description="Slow Clock Divide Ratio" start="0" size="4" access="Read/Write">
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
      </BitField>
      <BitField name="DIVBUS" description="Bus Clock Divide Ratio" start="4" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="DIVCORE" description="Core Clock Divide Ratio" start="16" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="SCS" description="System Clock Source" start="24" size="4" access="Read/Write">
        <Enum name="SOCS" description="System OSC (SOSC_CLK)" start="0x1" />
        <Enum name="SIRC" description="Slow IRC (SIRC_CLK)" start="0x2" />
      </BitField>
    </Register>
    <Register name="SCG_HCCR" description="HSRUN Clock Control Register" start="+0x1C" size="4" access="Read/Write" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField name="DIVSLOW" description="Slow Clock Divide Ratio" start="0" size="4" access="Read/Write">
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
      </BitField>
      <BitField name="DIVBUS" description="Bus Clock Divide Ratio" start="4" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="DIVCORE" description="Core Clock Divide Ratio" start="16" size="4" access="Read/Write">
        <Enum name="DIV1" description="Divide-by-1" start="0" />
        <Enum name="DIV2" description="Divide-by-2" start="0x1" />
        <Enum name="DIV3" description="Divide-by-3" start="0x2" />
        <Enum name="DIV4" description="Divide-by-4" start="0x3" />
        <Enum name="DIV5" description="Divide-by-5" start="0x4" />
        <Enum name="DIV6" description="Divide-by-6" start="0x5" />
        <Enum name="DIV7" description="Divide-by-7" start="0x6" />
        <Enum name="DIV8" description="Divide-by-8" start="0x7" />
        <Enum name="DIV9" description="Divide-by-9" start="0x8" />
        <Enum name="DIV10" description="Divide-by-10" start="0x9" />
        <Enum name="DIV11" description="Divide-by-11" start="0xA" />
        <Enum name="DIV12" description="Divide-by-12" start="0xB" />
        <Enum name="DIV13" description="Divide-by-13" start="0xC" />
        <Enum name="DIV14" description="Divide-by-14" start="0xD" />
        <Enum name="DIV15" description="Divide-by-15" start="0xE" />
        <Enum name="DIV16" description="Divide-by-16" start="0xF" />
      </BitField>
      <BitField name="SCS" description="System Clock Source" start="24" size="4" access="Read/Write">
        <Enum name="SOCS" description="System OSC (SOSC_CLK)" start="0x1" />
        <Enum name="SIRC" description="Slow IRC (SIRC_CLK)" start="0x2" />
        <Enum name="FIRC" description="Fast IRC (FIRC_CLK)" start="0x3" />
        <Enum name="PLL" description="System PLL (SPLL_CLK)" start="0x6" />
      </BitField>
    </Register>
    <Register name="SCG_CLKOUTCNFG" description="SCG CLKOUT Configuration Register" start="+0x20" size="4" access="Read/Write" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField name="CLKOUTSEL" description="SCG Clkout Select" start="24" size="4" access="Read/Write">
        <Enum name="SLOW" description="SCG SLOW Clock" start="0" />
        <Enum name="SOCS" description="System OSC (SOSC_CLK)" start="0x1" />
        <Enum name="SIRC" description="Slow IRC (SIRC_CLK)" start="0x2" />
        <Enum name="FIRC" description="Fast IRC (FIRC_CLK)" start="0x3" />
        <Enum name="PLL" description="System PLL (SPLL_CLK)" start="0x6" />
      </BitField>
    </Register>
    <Register name="SCG_SOSCCSR" description="System OSC Control Status Register" start="+0x100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOSCEN" description="System OSC Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System OSC is disabled" start="0" />
        <Enum name="ENABLED" description="System OSC is enabled" start="0x1" />
      </BitField>
      <BitField name="SOSCSTEN" description="System OSC Stop Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System OSC is disabled in Stop modes" start="0" />
        <Enum name="ENABLED" description="System OSC is enabled in Stop modes if SOSCEN=1." start="0x1" />
      </BitField>
      <BitField name="SOSCLPEN" description="System OSC Low Power Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System OSC is disabled in VLP modes" start="0" />
        <Enum name="ENABLED" description="System OSC is enabled in VLP modes" start="0x1" />
      </BitField>
      <BitField name="SOSCERCLKEN" description="System OSC 3V ERCLK Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System OSC 3V ERCLK output clock is disabled." start="0" />
        <Enum name="ENABLED" description="System OSC 3V ERCLK output clock is enabled when SYSOSC is enabled." start="0x1" />
      </BitField>
      <BitField name="SOSCCM" description="System OSC Clock Monitor" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System OSC Clock Monitor is disabled" start="0" />
        <Enum name="ENABLED" description="System OSC Clock Monitor is enabled" start="0x1" />
      </BitField>
      <BitField name="SOSCCMRE" description="System OSC Clock Monitor Reset Enable" start="17" size="1" access="Read/Write">
        <Enum name="IRQ" description="Clock Monitor generates interrupt when error detected" start="0" />
        <Enum name="RESET" description="Clock Monitor generates reset when error detected" start="0x1" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="23" size="1" access="Read/Write">
        <Enum name="WRITEABLE" description="This Control Status Register can be written." start="0" />
        <Enum name="PROTECTED" description="This Control Status Register cannot be written." start="0x1" />
      </BitField>
      <BitField name="SOSCVLD" description="System OSC Valid" start="24" size="1" access="ReadOnly">
        <Enum name="INVALID" description="System OSC is not enabled or clock is not valid" start="0" />
        <Enum name="VALID" description="System OSC is enabled and output clock is valid" start="0x1" />
      </BitField>
      <BitField name="SOSCSEL" description="System OSC Selected" start="25" size="1" access="ReadOnly">
        <Enum name="NOT_SYSTEM" description="System OSC is not the system clock source" start="0" />
        <Enum name="SYSTEM" description="System OSC is the system clock source" start="0x1" />
      </BitField>
      <BitField name="SOSCERR" description="System OSC Clock Error" start="26" size="1" access="Read/Write">
        <Enum name="NOT_ERROR" description="System OSC Clock Monitor is disabled or has not detected an error" start="0" />
        <Enum name="ERROR" description="System OSC Clock Monitor is enabled and detected an error" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCG_SOSCDIV" description="System OSC Divide Register" start="+0x104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOSCDIV1" description="System OSC Clock Divide 1" start="0" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
      <BitField name="SOSCDIV2" description="System OSC Clock Divide 2" start="8" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
    </Register>
    <Register name="SCG_SOSCCFG" description="System Oscillator Configuration Register" start="+0x108" size="4" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="EREFS" description="External Reference Select" start="2" size="1" access="Read/Write">
        <Enum name="ERC" description="External reference clock selected" start="0" />
        <Enum name="OSC" description="Internal crystal oscillator of OSC requested." start="0x1" />
      </BitField>
      <BitField name="HGO" description="High Gain Oscillator Select" start="3" size="1" access="Read/Write">
        <Enum name="LOW_POWER" description="Configure crystal oscillator for low-power operation" start="0" />
        <Enum name="HIGH_GAIN" description="Configure crystal oscillator for high-gain operation" start="0x1" />
      </BitField>
      <BitField name="RANGE" description="System OSC Range Select" start="4" size="2" access="Read/Write">
        <Enum name="LOW" description="Low frequency range selected for the crystal oscillator of 32 kHz to 40 kHz." start="0x1" />
        <Enum name="MEDIUM" description="Medium frequency range selected for the crytstal oscillator of 1 Mhz to 8 Mhz." start="0x2" />
        <Enum name="HIGH" description="High frequency range selected for the crystal oscillator of 8 Mhz to 32 Mhz." start="0x3" />
      </BitField>
    </Register>
    <Register name="SCG_SIRCCSR" description="Slow IRC Control Status Register" start="+0x200" size="4" access="Read/Write" reset_value="0x1000005" reset_mask="0xFFFFFFFF">
      <BitField name="SIRCEN" description="Slow IRC Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Slow IRC is disabled" start="0" />
        <Enum name="ENABLED" description="Slow IRC is enabled" start="0x1" />
      </BitField>
      <BitField name="SIRCSTEN" description="Slow IRC Stop Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Slow IRC is disabled in supported Stop modes" start="0" />
        <Enum name="ENABLED" description="Slow IRC is enabled in supported Stop modes" start="0x1" />
      </BitField>
      <BitField name="SIRCLPEN" description="Slow IRC Low Power Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Slow IRC is disabled in VLP modes" start="0" />
        <Enum name="ENABLED" description="Slow IRC is enabled in VLP modes" start="0x1" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="23" size="1" access="Read/Write">
        <Enum name="WRITEABLE" description="Control Status Register can be written." start="0" />
        <Enum name="PROTECTED" description="Control Status Register cannot be written." start="0x1" />
      </BitField>
      <BitField name="SIRCVLD" description="Slow IRC Valid" start="24" size="1" access="ReadOnly">
        <Enum name="INVALID" description="Slow IRC is not enabled or clock is not valid" start="0" />
        <Enum name="VALID" description="Slow IRC is enabled and output clock is valid" start="0x1" />
      </BitField>
      <BitField name="SIRCSEL" description="Slow IRC Selected" start="25" size="1" access="ReadOnly">
        <Enum name="NOT_SYSTEM" description="Slow IRC is not the system clock source" start="0" />
        <Enum name="SYSTEM" description="Slow IRC is the system clock source" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCG_SIRCDIV" description="Slow IRC Divide Register" start="+0x204" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SIRCDIV1" description="Slow IRC Clock Divide 1" start="0" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
      <BitField name="SIRCDIV2" description="Slow IRC Clock Divide 2" start="8" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
    </Register>
    <Register name="SCG_SIRCCFG" description="Slow IRC Configuration Register" start="+0x208" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="RANGE" description="Frequency Range" start="0" size="1" access="Read/Write">
        <Enum name="LOW" description="Slow IRC low range clock (2 MHz)" start="0" />
        <Enum name="HIGH" description="Slow IRC high range clock (8 MHz )" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCG_FIRCCSR" description="Fast IRC Control Status Register" start="+0x300" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="FIRCEN" description="Fast IRC Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Fast IRC is disabled" start="0" />
        <Enum name="ENABLED" description="Fast IRC is enabled" start="0x1" />
      </BitField>
      <BitField name="FIRCSTEN" description="Fast IRC Stop Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Fast IRC is disabled in Stop modes. When selected as the reference clock to the System PLL and if the System PLL is enabled in STOP mode, the Fast IRC will stay enabled even if FIRCSTEN=0." start="0" />
        <Enum name="ENABLED" description="Fast IRC is enabled in Stop modes" start="0x1" />
      </BitField>
      <BitField name="FIRCLPEN" description="Fast IRC Low Power Enable" start="2" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Fast IRC is disabled in VLP modes" start="0" />
        <Enum name="ENABLED" description="Fast IRC is enabled in VLP modes" start="0x1" />
      </BitField>
      <BitField name="FIRCREGOFF" description="Fast IRC Regulator Enable" start="3" size="1" access="Read/Write">
        <Enum name="DISABLED" description="Fast IRC Regulator is enabled." start="0" />
        <Enum name="ENABLED" description="Fast IRC Regulator is disabled." start="0x1" />
      </BitField>
      <BitField name="FIRCTREN" description="Fast IRC Trim Enable" start="8" size="1" access="Read/Write">
        <Enum name="DISABLE" description="Disable trimming Fast IRC to an external clock source" start="0" />
        <Enum name="ENABLE" description="Enable trimming Fast IRC to an external clock source" start="0x1" />
      </BitField>
      <BitField name="FIRCTRUP" description="Fast IRC Trim Update" start="9" size="1" access="Read/Write">
        <Enum name="DISABLE" description="Disable Fast IRC trimming updates" start="0" />
        <Enum name="ENABLE" description="Enable Fast IRC trimming updates" start="0x1" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="23" size="1" access="Read/Write">
        <Enum name="WRITEABLE" description="Control Status Register can be written." start="0" />
        <Enum name="PROTECTED" description="Control Status Register cannot be written." start="0x1" />
      </BitField>
      <BitField name="FIRCVLD" description="Fast IRC Valid status" start="24" size="1" access="ReadOnly">
        <Enum name="INVALID" description="Fast IRC is not enabled or clock is not valid." start="0" />
        <Enum name="VALID" description="Fast IRC is enabled and output clock is valid. The clock is valid once there is an output clock from the FIRC analog." start="0x1" />
      </BitField>
      <BitField name="FIRCSEL" description="Fast IRC Selected status" start="25" size="1" access="ReadOnly">
        <Enum name="NOT_SYSTEM" description="Fast IRC is not the system clock source" start="0" />
        <Enum name="SYSTEM" description="Fast IRC is the system clock source" start="0x1" />
      </BitField>
      <BitField name="FIRCERR" description="Fast IRC Clock Error" start="26" size="1" access="Read/Write">
        <Enum name="NOT_ERROR" description="Error not detected with the Fast IRC trimming." start="0" />
        <Enum name="ERROR" description="Error detected with the Fast IRC trimming." start="0x1" />
      </BitField>
    </Register>
    <Register name="SCG_FIRCDIV" description="Fast IRC Divide Register" start="+0x304" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIRCDIV1" description="Fast IRC Clock Divide 1" start="0" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
      <BitField name="FIRCDIV2" description="Fast IRC Clock Divide 2" start="8" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Output disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
    </Register>
    <Register name="SCG_FIRCCFG" description="Fast IRC Configuration Register" start="+0x308" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RANGE" description="Frequency Range" start="0" size="2" access="Read/Write">
        <Enum name="F48MHZ" description="Fast IRC is trimmed to 48 MHz" start="0" />
        <Enum name="F52MHZ" description="Fast IRC is trimmed to 52 MHz" start="0x1" />
        <Enum name="F56MHZ" description="Fast IRC is trimmed to 56 MHz" start="0x2" />
        <Enum name="F60MHZ" description="Fast IRC is trimmed to 60 MHz" start="0x3" />
      </BitField>
    </Register>
    <Register name="SCG_FIRCTCFG" description="Fast IRC Trim Configuration Register" start="+0x30C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRIMSRC" description="Trim Source" start="0" size="2" access="Read/Write">
        <Enum name="SOCS" description="System OSC" start="0x2" />
      </BitField>
      <BitField name="TRIMDIV" description="Fast IRC Trim Predivide" start="8" size="3" access="Read/Write">
        <Enum name="DIV1" description="Divide by 1" start="0" />
        <Enum name="DIV128" description="Divide by 128" start="0x1" />
        <Enum name="DIV256" description="Divide by 256" start="0x2" />
        <Enum name="DIV512" description="Divide by 512" start="0x3" />
        <Enum name="DIV1024" description="Divide by 1024" start="0x4" />
        <Enum name="DIV2048" description="Divide by 2048" start="0x5" />
      </BitField>
    </Register>
    <Register name="SCG_FIRCSTAT" description="Fast IRC Status Register" start="+0x318" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRIMFINE" description="Trim Fine Status" start="0" size="7" access="Read/Write" />
      <BitField name="TRIMCOAR" description="Trim Coarse" start="8" size="6" access="Read/Write" />
    </Register>
    <Register name="SCG_SPLLCSR" description="System PLL Control Status Register" start="+0x600" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SPLLEN" description="System PLL Enable" start="0" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System PLL is disabled" start="0" />
        <Enum name="ENABLED" description="System PLL is enabled" start="0x1" />
      </BitField>
      <BitField name="SPLLSTEN" description="System PLL Stop Enable" start="1" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System PLL is disabled in Stop modes" start="0" />
        <Enum name="ENABLED" description="System PLL is enabled in Stop modes" start="0x1" />
      </BitField>
      <BitField name="SPLLCM" description="System PLL Clock Monitor" start="16" size="1" access="Read/Write">
        <Enum name="DISABLED" description="System PLL Clock Monitor is disabled" start="0" />
        <Enum name="ENABLED" description="System PLL Clock Monitor is enabled" start="0x1" />
      </BitField>
      <BitField name="SPLLCMRE" description="System PLL Clock Monitor Reset Enable" start="17" size="1" access="Read/Write">
        <Enum name="IRQ" description="Clock Monitor generates interrupt when error detected" start="0" />
        <Enum name="RESET" description="Clock Monitor generates reset when error detected" start="0x1" />
      </BitField>
      <BitField name="LK" description="Lock Register" start="23" size="1" access="Read/Write">
        <Enum name="WRITEABLE" description="Control Status Register can be written." start="0" />
        <Enum name="PROTECTED" description="Control Status Register cannot be written." start="0x1" />
      </BitField>
      <BitField name="SPLLVLD" description="System PLL Valid" start="24" size="1" access="ReadOnly">
        <Enum name="INVALID" description="System PLL is not enabled or clock is not valid" start="0" />
        <Enum name="VALID" description="System PLL is enabled and output clock is valid" start="0x1" />
      </BitField>
      <BitField name="SPLLSEL" description="System PLL Selected" start="25" size="1" access="ReadOnly">
        <Enum name="NOT_SYSTEM" description="System PLL is not the system clock source" start="0" />
        <Enum name="SYSTEM" description="System PLL is the system clock source" start="0x1" />
      </BitField>
      <BitField name="SPLLERR" description="System PLL Clock Error" start="26" size="1" access="Read/Write">
        <Enum name="NOT_ERROR" description="System PLL Clock Monitor is disabled or has not detected an error" start="0" />
        <Enum name="ERROR" description="System PLL Clock Monitor is enabled and detected an error. System PLL Clock Error flag will not set when System OSC is selected as its source and SOSCERR has set." start="0x1" />
      </BitField>
    </Register>
    <Register name="SCG_SPLLDIV" description="System PLL Divide Register" start="+0x604" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SPLLDIV1" description="System PLL Clock Divide 1" start="0" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Clock disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
      <BitField name="SPLLDIV2" description="System PLL Clock Divide 2" start="8" size="3" access="Read/Write">
        <Enum name="DISABLED" description="Clock disabled" start="0" />
        <Enum name="DIV1" description="Divide by 1" start="0x1" />
        <Enum name="DIV2" description="Divide by 2" start="0x2" />
        <Enum name="DIV4" description="Divide by 4" start="0x3" />
        <Enum name="DIV8" description="Divide by 8" start="0x4" />
        <Enum name="DIV16" description="Divide by 16" start="0x5" />
        <Enum name="DIV32" description="Divide by 32" start="0x6" />
        <Enum name="DIV64" description="Divide by 64" start="0x7" />
      </BitField>
    </Register>
    <Register name="SCG_SPLLCFG" description="System PLL Configuration Register" start="+0x608" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOURCE" description="Clock Source" start="0" size="1" access="Read/Write">
        <Enum name="SOCS" description="System OSC (SOSC)" start="0" />
        <Enum name="FIRC" description="Fast IRC (FIRC)" start="0x1" />
      </BitField>
      <BitField name="PREDIV" description="PLL Reference Clock Divider" start="8" size="3" access="Read/Write" />
      <BitField name="MULT" description="System PLL Multiplier" start="16" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC" description="PCC" start="0x40065000">
    <Register name="PCC_DMA0" description="PCC Register" start="+0x20" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_MPU" description="PCC Register" start="+0x34" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLASH" description="PCC Register" start="+0x80" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_DMAMUX0" description="PCC Register" start="+0x84" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CAN0" description="PCC Register" start="+0x90" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CAN1" description="PCC Register" start="+0x94" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLEXTMR3" description="PCC Register" start="+0x98" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_ADC1" description="PCC Register" start="+0x9C" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPSPI0" description="PCC Register" start="+0xB0" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPSPI1" description="PCC Register" start="+0xB4" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PDB1" description="PCC Register" start="+0xC4" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CRC" description="PCC Register" start="+0xC8" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PDB2" description="PCC Register" start="+0xCC" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PDB0" description="PCC Register" start="+0xD8" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPIT0" description="PCC Register" start="+0xDC" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLEXTMR0" description="PCC Register" start="+0xE0" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLEXTMR1" description="PCC Register" start="+0xE4" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLEXTMR2" description="PCC Register" start="+0xE8" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_ADC0" description="PCC Register" start="+0xEC" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_ADC2" description="PCC Register" start="+0xF0" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_RTC" description="PCC Register" start="+0xF4" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_DAC0" description="PCC Register" start="+0xFC" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPTMR0" description="PCC Register" start="+0x100" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PORTA" description="PCC Register" start="+0x124" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PORTB" description="PCC Register" start="+0x128" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PORTC" description="PCC Register" start="+0x12C" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PORTD" description="PCC Register" start="+0x130" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PORTE" description="PCC Register" start="+0x134" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_PWT" description="PCC Register" start="+0x158" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_FLEXIO" description="PCC Register" start="+0x168" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_OSC32" description="PCC Register" start="+0x180" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_EWM" description="PCC Register" start="+0x184" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPI2C0" description="PCC Register" start="+0x198" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPI2C1" description="PCC Register" start="+0x19C" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPUART0" description="PCC Register" start="+0x1A8" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPUART1" description="PCC Register" start="+0x1AC" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_LPUART2" description="PCC Register" start="+0x1B0" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="PCS" description="Peripheral Clock Source Select" start="24" size="3" access="Read/Write">
        <Enum name="PCS_0" description="Clock is off (or test clock is enabled)." start="0" />
        <Enum name="PCS_1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." start="0x1" />
        <Enum name="PCS_2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." start="0x2" />
        <Enum name="PCS_3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." start="0x3" />
        <Enum name="PCS_6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." start="0x6" />
      </BitField>
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CMP0" description="PCC Register" start="+0x1CC" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CMP1" description="PCC Register" start="+0x1D0" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="PCC_CMP2" description="PCC Register" start="+0x1D4" size="4" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="INUSE" description="Clock Gate Control" start="29" size="1" access="ReadOnly">
        <Enum name="INUSE_0" description="Peripheral is not being used." start="0" />
        <Enum name="INUSE_1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." start="0x1" />
      </BitField>
      <BitField name="CGC" description="Clock Control" start="30" size="1" access="Read/Write">
        <Enum name="CGC_0" description="Clock disabled" start="0" />
        <Enum name="CGC_1" description="Clock enabled" start="0x1" />
      </BitField>
      <BitField name="PR" description="Enable" start="31" size="1" access="ReadOnly">
        <Enum name="PR_0" description="Peripheral is not present." start="0" />
        <Enum name="PR_1" description="Peripheral is present." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C0" description="Low Power Inter-Integrated Circuit" start="0x40066000">
    <Register name="LPI2C0_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Specification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_2" description="Master only with standard feature set." start="0x2" />
        <Enum name="FEATURE_3" description="Master and slave with standard feature set." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="MTXFIFO" description="Master Transmit FIFO Size" start="0" size="4" access="ReadOnly" />
      <BitField name="MRXFIFO" description="Master Receive FIFO Size" start="8" size="4" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_MCR" description="Master Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MEN" description="Master Enable" start="0" size="1" access="Read/Write">
        <Enum name="MEN_0" description="Master logic is disabled." start="0" />
        <Enum name="MEN_1" description="Master logic is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Master logic is not reset." start="0" />
        <Enum name="RST_1" description="Master logic is reset." start="0x1" />
      </BitField>
      <BitField name="DOZEN" description="Doze mode enable" start="2" size="1" access="Read/Write">
        <Enum name="DOZEN_0" description="Master is enabled in Doze mode." start="0" />
        <Enum name="DOZEN_1" description="Master is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="DBGEN" description="Debug Enable" start="3" size="1" access="Read/Write">
        <Enum name="DBGEN_0" description="Master is disabled in debug mode." start="0" />
        <Enum name="DBGEN_1" description="Master is enabled in debug mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit FIFO is reset." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive FIFO is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MSR" description="Master Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="EPF" description="End Packet Flag" start="8" size="1" access="Read/Write">
        <Enum name="EPF_0" description="Master has not generated a STOP or Repeated START condition." start="0" />
        <Enum name="EPF_1" description="Master has generated a STOP or Repeated START condition." start="0x1" />
      </BitField>
      <BitField name="SDF" description="STOP Detect Flag" start="9" size="1" access="Read/Write">
        <Enum name="SDF_0" description="Master has not generated a STOP condition." start="0" />
        <Enum name="SDF_1" description="Master has generated a STOP condition." start="0x1" />
      </BitField>
      <BitField name="NDF" description="NACK Detect Flag" start="10" size="1" access="Read/Write">
        <Enum name="NDF_0" description="Unexpected NACK not detected." start="0" />
        <Enum name="NDF_1" description="Unexpected NACK was detected." start="0x1" />
      </BitField>
      <BitField name="ALF" description="Arbitration Lost Flag" start="11" size="1" access="Read/Write">
        <Enum name="ALF_0" description="Master has not lost arbitration." start="0" />
        <Enum name="ALF_1" description="Master has lost arbitration." start="0x1" />
      </BitField>
      <BitField name="FEF" description="FIFO Error Flag" start="12" size="1" access="Read/Write">
        <Enum name="FEF_0" description="No error." start="0" />
        <Enum name="FEF_1" description="Master sending or receiving data without START condition." start="0x1" />
      </BitField>
      <BitField name="PLTF" description="Pin Low Timeout Flag" start="13" size="1" access="Read/Write">
        <Enum name="PLTF_0" description="Pin low timeout has not occurred or is disabled." start="0" />
        <Enum name="PLTF_1" description="Pin low timeout has occurred." start="0x1" />
      </BitField>
      <BitField name="DMF" description="Data Match Flag" start="14" size="1" access="Read/Write">
        <Enum name="DMF_0" description="Have not received matching data." start="0" />
        <Enum name="DMF_1" description="Have received matching data." start="0x1" />
      </BitField>
      <BitField name="MBF" description="Master Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="MBF_0" description="I2C Master is idle." start="0" />
        <Enum name="MBF_1" description="I2C Master is busy." start="0x1" />
      </BitField>
      <BitField name="BBF" description="Bus Busy Flag" start="25" size="1" access="ReadOnly">
        <Enum name="BBF_0" description="I2C Bus is idle." start="0" />
        <Enum name="BBF_1" description="I2C Bus is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MIER" description="Master Interrupt Enable Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="EPIE" description="End Packet Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="EPIE_0" description="Interrupt disabled." start="0" />
        <Enum name="EPIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SDIE" description="STOP Detect Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="SDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="NDIE" description="NACK Detect Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="NDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="NDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="ALIE" description="Arbitration Lost Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="ALIE_0" description="Interrupt disabled." start="0" />
        <Enum name="ALIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="FIFO Error Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PLTIE" description="Pin Low Timeout Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="PLTIE_0" description="Interrupt disabled." start="0" />
        <Enum name="PLTIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="DMIE" description="Data Match Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="DMIE_0" description="Interrupt disabled." start="0" />
        <Enum name="DMIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MDER" description="Master DMA Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR0" description="Master Configuration Register 0" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HREN" description="Host Request Enable" start="0" size="1" access="Read/Write">
        <Enum name="HREN_0" description="Host request input is disabled." start="0" />
        <Enum name="HREN_1" description="Host request input is enabled." start="0x1" />
      </BitField>
      <BitField name="HRPOL" description="Host Request Polarity" start="1" size="1" access="Read/Write">
        <Enum name="HRPOL_0" description="Active low." start="0" />
        <Enum name="HRPOL_1" description="Active high." start="0x1" />
      </BitField>
      <BitField name="HRSEL" description="Host Request Select" start="2" size="1" access="Read/Write">
        <Enum name="HRSEL_0" description="Host request input is pin LPI2C_HREQ." start="0" />
        <Enum name="HRSEL_1" description="Host request input is input trigger." start="0x1" />
      </BitField>
      <BitField name="CIRFIFO" description="Circular FIFO Enable" start="8" size="1" access="Read/Write">
        <Enum name="CIRFIFO_0" description="Circular FIFO is disabled." start="0" />
        <Enum name="CIRFIFO_1" description="Circular FIFO is enabled." start="0x1" />
      </BitField>
      <BitField name="RDMO" description="Receive Data Match Only" start="9" size="1" access="Read/Write">
        <Enum name="RDMO_0" description="Received data is stored in the receive FIFO as normal." start="0" />
        <Enum name="RDMO_1" description="Received data is discarded unless the RMF is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR1" description="Master Configuration Register 1" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRESCALE" description="Prescaler" start="0" size="3" access="Read/Write">
        <Enum name="PRESCALE_0" description="Divide by 1." start="0" />
        <Enum name="PRESCALE_1" description="Divide by 2." start="0x1" />
        <Enum name="PRESCALE_2" description="Divide by 4." start="0x2" />
        <Enum name="PRESCALE_3" description="Divide by 8." start="0x3" />
        <Enum name="PRESCALE_4" description="Divide by 16." start="0x4" />
        <Enum name="PRESCALE_5" description="Divide by 32." start="0x5" />
        <Enum name="PRESCALE_6" description="Divide by 64." start="0x6" />
        <Enum name="PRESCALE_7" description="Divide by 128." start="0x7" />
      </BitField>
      <BitField name="AUTOSTOP" description="Automatic STOP Generation" start="8" size="1" access="Read/Write">
        <Enum name="AUTOSTOP_0" description="No effect." start="0" />
        <Enum name="AUTOSTOP_1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." start="0x1" />
      </BitField>
      <BitField name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK" start="9" size="1" access="Read/Write">
        <Enum name="IGNACK_0" description="LPI2C Master will receive ACK and NACK normally." start="0" />
        <Enum name="IGNACK_1" description="LPI2C Master will treat a received NACK as if it was an ACK." start="0x1" />
      </BitField>
      <BitField name="TIMECFG" description="Timeout Configuration" start="10" size="1" access="Read/Write">
        <Enum name="TIMECFG_0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." start="0" />
        <Enum name="TIMECFG_1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="16" size="3" access="Read/Write">
        <Enum name="MATCFG_0" description="Match disabled." start="0" />
        <Enum name="MATCFG_2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." start="0x2" />
        <Enum name="MATCFG_3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." start="0x3" />
        <Enum name="MATCFG_4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." start="0x4" />
        <Enum name="MATCFG_5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." start="0x5" />
        <Enum name="MATCFG_6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x6" />
        <Enum name="MATCFG_7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x7" />
      </BitField>
      <BitField name="PINCFG" description="Pin Configuration" start="24" size="3" access="Read/Write">
        <Enum name="PINCFG_0" description="LPI2C configured for 2-pin open drain mode." start="0" />
        <Enum name="PINCFG_1" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." start="0x1" />
        <Enum name="PINCFG_2" description="LPI2C configured for 2-pin push-pull mode." start="0x2" />
        <Enum name="PINCFG_3" description="LPI2C configured for 4-pin push-pull mode." start="0x3" />
        <Enum name="PINCFG_4" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." start="0x4" />
        <Enum name="PINCFG_5" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." start="0x5" />
        <Enum name="PINCFG_6" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." start="0x6" />
        <Enum name="PINCFG_7" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR2" description="Master Configuration Register 2" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUSIDLE" description="Bus Idle Timeout" start="0" size="12" access="Read/Write" />
      <BitField name="FILTSCL" description="Glitch Filter SCL" start="16" size="4" access="Read/Write" />
      <BitField name="FILTSDA" description="Glitch Filter SDA" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCFGR3" description="Master Configuration Register 3" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINLOW" description="Pin Low Timeout" start="8" size="12" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MDMR" description="Master Data Match Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH0" description="Match 0 Value" start="0" size="8" access="Read/Write" />
      <BitField name="MATCH1" description="Match 1 Value" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCCR0" description="Master Clock Configuration Register 0" start="+0x48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKLO" description="Clock Low Period" start="0" size="6" access="Read/Write" />
      <BitField name="CLKHI" description="Clock High Period" start="8" size="6" access="Read/Write" />
      <BitField name="SETHOLD" description="Setup Hold Delay" start="16" size="6" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="24" size="6" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCCR1" description="Master Clock Configuration Register 1" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKLO" description="Clock Low Period" start="0" size="6" access="Read/Write" />
      <BitField name="CLKHI" description="Clock High Period" start="8" size="6" access="Read/Write" />
      <BitField name="SETHOLD" description="Setup Hold Delay" start="16" size="6" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="24" size="6" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MFCR" description="Master FIFO Control Register" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit FIFO Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="RXWATER" description="Receive FIFO Watermark" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MFSR" description="Master FIFO Status Register" start="+0x5C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCOUNT" description="Transmit FIFO Count" start="0" size="8" access="ReadOnly" />
      <BitField name="RXCOUNT" description="Receive FIFO Count" start="16" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_MTDR" description="Master Transmit Data Register" start="+0x60" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="8" access="WriteOnly" />
      <BitField name="CMD" description="Command Data" start="8" size="3" access="WriteOnly">
        <Enum name="CMD_0" description="Transmit DATA[7:0]." start="0" />
        <Enum name="CMD_1" description="Receive (DATA[7:0] + 1) bytes." start="0x1" />
        <Enum name="CMD_2" description="Generate STOP condition." start="0x2" />
        <Enum name="CMD_3" description="Receive and discard (DATA[7:0] + 1) bytes." start="0x3" />
        <Enum name="CMD_4" description="Generate (repeated) START and transmit address in DATA[7:0]." start="0x4" />
        <Enum name="CMD_5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." start="0x5" />
        <Enum name="CMD_6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." start="0x6" />
        <Enum name="CMD_7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MRDR" description="Master Receive Data Register" start="+0x70" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="8" access="ReadOnly" />
      <BitField name="RXEMPTY" description="RX Empty" start="14" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="Receive FIFO is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="Receive FIFO is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCR" description="Slave Control Register" start="+0x110" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEN" description="Slave Enable" start="0" size="1" access="Read/Write">
        <Enum name="SEN_0" description="Slave mode is disabled." start="0" />
        <Enum name="SEN_1" description="Slave mode is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Slave logic is not reset." start="0" />
        <Enum name="RST_1" description="Slave logic is reset." start="0x1" />
      </BitField>
      <BitField name="FILTEN" description="Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FILTEN_0" description="Disable digital filter and output delay counter for slave mode." start="0" />
        <Enum name="FILTEN_1" description="Enable digital filter and output delay counter for slave mode." start="0x1" />
      </BitField>
      <BitField name="FILTDZ" description="Filter Doze Enable" start="5" size="1" access="Read/Write">
        <Enum name="FILTDZ_0" description="Filter remains enabled in Doze mode." start="0" />
        <Enum name="FILTDZ_1" description="Filter is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit Data Register is now empty." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive Data Register is now empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SSR" description="Slave Status Register" start="+0x114" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="AVF" description="Address Valid Flag" start="2" size="1" access="ReadOnly">
        <Enum name="AVF_0" description="Address Status Register is not valid." start="0" />
        <Enum name="AVF_1" description="Address Status Register is valid." start="0x1" />
      </BitField>
      <BitField name="TAF" description="Transmit ACK Flag" start="3" size="1" access="ReadOnly">
        <Enum name="TAF_0" description="Transmit ACK/NACK is not required." start="0" />
        <Enum name="TAF_1" description="Transmit ACK/NACK is required." start="0x1" />
      </BitField>
      <BitField name="RSF" description="Repeated Start Flag" start="8" size="1" access="Read/Write">
        <Enum name="RSF_0" description="Slave has not detected a Repeated START condition." start="0" />
        <Enum name="RSF_1" description="Slave has detected a Repeated START condition." start="0x1" />
      </BitField>
      <BitField name="SDF" description="STOP Detect Flag" start="9" size="1" access="Read/Write">
        <Enum name="SDF_0" description="Slave has not detected a STOP condition." start="0" />
        <Enum name="SDF_1" description="Slave has detected a STOP condition." start="0x1" />
      </BitField>
      <BitField name="BEF" description="Bit Error Flag" start="10" size="1" access="Read/Write">
        <Enum name="BEF_0" description="Slave has not detected a bit error." start="0" />
        <Enum name="BEF_1" description="Slave has detected a bit error." start="0x1" />
      </BitField>
      <BitField name="FEF" description="FIFO Error Flag" start="11" size="1" access="Read/Write">
        <Enum name="FEF_0" description="FIFO underflow or overflow not detected." start="0" />
        <Enum name="FEF_1" description="FIFO underflow or overflow detected." start="0x1" />
      </BitField>
      <BitField name="AM0F" description="Address Match 0 Flag" start="12" size="1" access="ReadOnly">
        <Enum name="AM0F_0" description="Have not received ADDR0 matching address." start="0" />
        <Enum name="AM0F_1" description="Have received ADDR0 matching address." start="0x1" />
      </BitField>
      <BitField name="AM1F" description="Address Match 1 Flag" start="13" size="1" access="ReadOnly">
        <Enum name="AM1F_0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." start="0" />
        <Enum name="AM1F_1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." start="0x1" />
      </BitField>
      <BitField name="GCF" description="General Call Flag" start="14" size="1" access="ReadOnly">
        <Enum name="GCF_0" description="Slave has not detected the General Call Address or General Call Address disabled." start="0" />
        <Enum name="GCF_1" description="Slave has detected the General Call Address." start="0x1" />
      </BitField>
      <BitField name="SARF" description="SMBus Alert Response Flag" start="15" size="1" access="ReadOnly">
        <Enum name="SARF_0" description="SMBus Alert Response disabled or not detected." start="0" />
        <Enum name="SARF_1" description="SMBus Alert Response enabled and detected." start="0x1" />
      </BitField>
      <BitField name="SBF" description="Slave Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="SBF_0" description="I2C Slave is idle." start="0" />
        <Enum name="SBF_1" description="I2C Slave is busy." start="0x1" />
      </BitField>
      <BitField name="BBF" description="Bus Busy Flag" start="25" size="1" access="ReadOnly">
        <Enum name="BBF_0" description="I2C Bus is idle." start="0" />
        <Enum name="BBF_1" description="I2C Bus is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SIER" description="Slave Interrupt Enable Register" start="+0x118" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="AVIE" description="Address Valid Interrupt Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVIE_0" description="Interrupt disabled." start="0" />
        <Enum name="AVIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TAIE" description="Transmit ACK Interrupt Enable" start="3" size="1" access="Read/Write">
        <Enum name="TAIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TAIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="RSIE" description="Repeated Start Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="RSIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RSIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SDIE" description="STOP Detect Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="SDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="BEIE" description="Bit Error Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="BEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="BEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="FIFO Error Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="AM0IE" description="Address Match 0 Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="AM0IE_0" description="Interrupt enabled." start="0" />
        <Enum name="AM0IE_1" description="Interrupt disabled." start="0x1" />
      </BitField>
      <BitField name="AM1F" description="Address Match 1 Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="AM1F_0" description="Interrupt disabled." start="0" />
        <Enum name="AM1F_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="GCIE" description="General Call Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="GCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="GCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SARIE" description="SMBus Alert Response Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="SARIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SARIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SDER" description="Slave DMA Enable Register" start="+0x11C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="AVDE" description="Address Valid DMA Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVDE_0" description="DMA request disabled." start="0" />
        <Enum name="AVDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCFGR1" description="Slave Configuration Register 1" start="+0x124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRSTALL" description="Address SCL Stall" start="0" size="1" access="Read/Write">
        <Enum name="ADRSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="ADRSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="RXSTALL" description="RX SCL Stall" start="1" size="1" access="Read/Write">
        <Enum name="RXSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="RXSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="TXDSTALL" description="TX Data SCL Stall" start="2" size="1" access="Read/Write">
        <Enum name="TXDSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="TXDSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="ACKSTALL" description="ACK SCL Stall" start="3" size="1" access="Read/Write">
        <Enum name="ACKSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="ACKSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="GCEN" description="General Call Enable" start="8" size="1" access="Read/Write">
        <Enum name="GCEN_0" description="General Call address is disabled." start="0" />
        <Enum name="GCEN_1" description="General call address is enabled." start="0x1" />
      </BitField>
      <BitField name="SAEN" description="SMBus Alert Enable" start="9" size="1" access="Read/Write">
        <Enum name="SAEN_0" description="Disables match on SMBus Alert." start="0" />
        <Enum name="SAEN_1" description="Enables match on SMBus Alert." start="0x1" />
      </BitField>
      <BitField name="TXCFG" description="Transmit Flag Configuration" start="10" size="1" access="Read/Write">
        <Enum name="TXCFG_0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." start="0" />
        <Enum name="TXCFG_1" description="Transmit Data Flag will assert whenever the transmit data register is empty." start="0x1" />
      </BitField>
      <BitField name="RXCFG" description="Receive Data Configuration" start="11" size="1" access="Read/Write">
        <Enum name="RXCFG_0" description="Reading the receive data register will return receive data and clear the receive data flag." start="0" />
        <Enum name="RXCFG_1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." start="0x1" />
      </BitField>
      <BitField name="IGNACK" description="Ignore NACK" start="12" size="1" access="Read/Write">
        <Enum name="IGNACK_0" description="Slave will end transfer when NACK detected." start="0" />
        <Enum name="IGNACK_1" description="Slave will not end transfer when NACK detected." start="0x1" />
      </BitField>
      <BitField name="HSMEN" description="High Speed Mode Enable" start="13" size="1" access="Read/Write">
        <Enum name="HSMEN_0" description="Disables detection of Hs-mode master code." start="0" />
        <Enum name="HSMEN_1" description="Enables detection of Hs-mode master code." start="0x1" />
      </BitField>
      <BitField name="ADDRCFG" description="Address Configuration" start="16" size="3" access="Read/Write">
        <Enum name="ADDRCFG_0" description="Address match 0 (7-bit)." start="0" />
        <Enum name="ADDRCFG_1" description="Address match 0 (10-bit)." start="0x1" />
        <Enum name="ADDRCFG_2" description="Address match 0 (7-bit) or Address match 1 (7-bit)." start="0x2" />
        <Enum name="ADDRCFG_3" description="Address match 0 (10-bit) or Address match 1 (10-bit)." start="0x3" />
        <Enum name="ADDRCFG_4" description="Address match 0 (7-bit) or Address match 1 (10-bit)." start="0x4" />
        <Enum name="ADDRCFG_5" description="Address match 0 (10-bit) or Address match 1 (7-bit)." start="0x5" />
        <Enum name="ADDRCFG_6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." start="0x6" />
        <Enum name="ADDRCFG_7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCFGR2" description="Slave Configuration Register 2" start="+0x128" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKHOLD" description="Clock Hold Time" start="0" size="4" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="8" size="6" access="Read/Write" />
      <BitField name="FILTSCL" description="Glitch Filter SCL" start="16" size="4" access="Read/Write" />
      <BitField name="FILTSDA" description="Glitch Filter SDA" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_SAMR" description="Slave Address Match Register" start="+0x140" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADDR0" description="Address 0 Value" start="1" size="10" access="Read/Write" />
      <BitField name="ADDR1" description="Address 1 Value" start="17" size="10" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_SASR" description="Slave Address Status Register" start="+0x150" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="RADDR" description="Received Address" start="0" size="11" access="ReadOnly" />
      <BitField name="ANV" description="Address Not Valid" start="14" size="1" access="ReadOnly">
        <Enum name="ANV_0" description="RADDR is valid." start="0" />
        <Enum name="ANV_1" description="RADDR is not valid." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_STAR" description="Slave Transmit ACK Register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXNACK" description="Transmit NACK" start="0" size="1" access="Read/Write">
        <Enum name="TXNACK_0" description="Transmit ACK for received word." start="0" />
        <Enum name="TXNACK_1" description="Transmit NACK for received word." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_STDR" description="Slave Transmit Data Register" start="+0x160" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="8" access="WriteOnly" />
    </Register>
    <Register name="LPI2C0_SRDR" description="Slave Receive Data Register" start="+0x170" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="8" access="ReadOnly" />
      <BitField name="RXEMPTY" description="RX Empty" start="14" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="The Receive Data Register is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="The Receive Data Register is empty." start="0x1" />
      </BitField>
      <BitField name="SOF" description="Start Of Frame" start="15" size="1" access="ReadOnly">
        <Enum name="SOF_0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." start="0" />
        <Enum name="SOF_1" description="Indicates this is the first data word since a (repeated) START or STOP condition." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C1" description="Low Power Inter-Integrated Circuit" start="0x40067000">
    <Register name="LPI2C0_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Specification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_2" description="Master only with standard feature set." start="0x2" />
        <Enum name="FEATURE_3" description="Master and slave with standard feature set." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="MTXFIFO" description="Master Transmit FIFO Size" start="0" size="4" access="ReadOnly" />
      <BitField name="MRXFIFO" description="Master Receive FIFO Size" start="8" size="4" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_MCR" description="Master Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MEN" description="Master Enable" start="0" size="1" access="Read/Write">
        <Enum name="MEN_0" description="Master logic is disabled." start="0" />
        <Enum name="MEN_1" description="Master logic is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Master logic is not reset." start="0" />
        <Enum name="RST_1" description="Master logic is reset." start="0x1" />
      </BitField>
      <BitField name="DOZEN" description="Doze mode enable" start="2" size="1" access="Read/Write">
        <Enum name="DOZEN_0" description="Master is enabled in Doze mode." start="0" />
        <Enum name="DOZEN_1" description="Master is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="DBGEN" description="Debug Enable" start="3" size="1" access="Read/Write">
        <Enum name="DBGEN_0" description="Master is disabled in debug mode." start="0" />
        <Enum name="DBGEN_1" description="Master is enabled in debug mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit FIFO is reset." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive FIFO is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MSR" description="Master Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="EPF" description="End Packet Flag" start="8" size="1" access="Read/Write">
        <Enum name="EPF_0" description="Master has not generated a STOP or Repeated START condition." start="0" />
        <Enum name="EPF_1" description="Master has generated a STOP or Repeated START condition." start="0x1" />
      </BitField>
      <BitField name="SDF" description="STOP Detect Flag" start="9" size="1" access="Read/Write">
        <Enum name="SDF_0" description="Master has not generated a STOP condition." start="0" />
        <Enum name="SDF_1" description="Master has generated a STOP condition." start="0x1" />
      </BitField>
      <BitField name="NDF" description="NACK Detect Flag" start="10" size="1" access="Read/Write">
        <Enum name="NDF_0" description="Unexpected NACK not detected." start="0" />
        <Enum name="NDF_1" description="Unexpected NACK was detected." start="0x1" />
      </BitField>
      <BitField name="ALF" description="Arbitration Lost Flag" start="11" size="1" access="Read/Write">
        <Enum name="ALF_0" description="Master has not lost arbitration." start="0" />
        <Enum name="ALF_1" description="Master has lost arbitration." start="0x1" />
      </BitField>
      <BitField name="FEF" description="FIFO Error Flag" start="12" size="1" access="Read/Write">
        <Enum name="FEF_0" description="No error." start="0" />
        <Enum name="FEF_1" description="Master sending or receiving data without START condition." start="0x1" />
      </BitField>
      <BitField name="PLTF" description="Pin Low Timeout Flag" start="13" size="1" access="Read/Write">
        <Enum name="PLTF_0" description="Pin low timeout has not occurred or is disabled." start="0" />
        <Enum name="PLTF_1" description="Pin low timeout has occurred." start="0x1" />
      </BitField>
      <BitField name="DMF" description="Data Match Flag" start="14" size="1" access="Read/Write">
        <Enum name="DMF_0" description="Have not received matching data." start="0" />
        <Enum name="DMF_1" description="Have received matching data." start="0x1" />
      </BitField>
      <BitField name="MBF" description="Master Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="MBF_0" description="I2C Master is idle." start="0" />
        <Enum name="MBF_1" description="I2C Master is busy." start="0x1" />
      </BitField>
      <BitField name="BBF" description="Bus Busy Flag" start="25" size="1" access="ReadOnly">
        <Enum name="BBF_0" description="I2C Bus is idle." start="0" />
        <Enum name="BBF_1" description="I2C Bus is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MIER" description="Master Interrupt Enable Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="EPIE" description="End Packet Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="EPIE_0" description="Interrupt disabled." start="0" />
        <Enum name="EPIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SDIE" description="STOP Detect Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="SDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="NDIE" description="NACK Detect Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="NDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="NDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="ALIE" description="Arbitration Lost Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="ALIE_0" description="Interrupt disabled." start="0" />
        <Enum name="ALIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="FIFO Error Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PLTIE" description="Pin Low Timeout Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="PLTIE_0" description="Interrupt disabled." start="0" />
        <Enum name="PLTIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="DMIE" description="Data Match Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="DMIE_0" description="Interrupt disabled." start="0" />
        <Enum name="DMIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MDER" description="Master DMA Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR0" description="Master Configuration Register 0" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HREN" description="Host Request Enable" start="0" size="1" access="Read/Write">
        <Enum name="HREN_0" description="Host request input is disabled." start="0" />
        <Enum name="HREN_1" description="Host request input is enabled." start="0x1" />
      </BitField>
      <BitField name="HRPOL" description="Host Request Polarity" start="1" size="1" access="Read/Write">
        <Enum name="HRPOL_0" description="Active low." start="0" />
        <Enum name="HRPOL_1" description="Active high." start="0x1" />
      </BitField>
      <BitField name="HRSEL" description="Host Request Select" start="2" size="1" access="Read/Write">
        <Enum name="HRSEL_0" description="Host request input is pin LPI2C_HREQ." start="0" />
        <Enum name="HRSEL_1" description="Host request input is input trigger." start="0x1" />
      </BitField>
      <BitField name="CIRFIFO" description="Circular FIFO Enable" start="8" size="1" access="Read/Write">
        <Enum name="CIRFIFO_0" description="Circular FIFO is disabled." start="0" />
        <Enum name="CIRFIFO_1" description="Circular FIFO is enabled." start="0x1" />
      </BitField>
      <BitField name="RDMO" description="Receive Data Match Only" start="9" size="1" access="Read/Write">
        <Enum name="RDMO_0" description="Received data is stored in the receive FIFO as normal." start="0" />
        <Enum name="RDMO_1" description="Received data is discarded unless the RMF is set." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR1" description="Master Configuration Register 1" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRESCALE" description="Prescaler" start="0" size="3" access="Read/Write">
        <Enum name="PRESCALE_0" description="Divide by 1." start="0" />
        <Enum name="PRESCALE_1" description="Divide by 2." start="0x1" />
        <Enum name="PRESCALE_2" description="Divide by 4." start="0x2" />
        <Enum name="PRESCALE_3" description="Divide by 8." start="0x3" />
        <Enum name="PRESCALE_4" description="Divide by 16." start="0x4" />
        <Enum name="PRESCALE_5" description="Divide by 32." start="0x5" />
        <Enum name="PRESCALE_6" description="Divide by 64." start="0x6" />
        <Enum name="PRESCALE_7" description="Divide by 128." start="0x7" />
      </BitField>
      <BitField name="AUTOSTOP" description="Automatic STOP Generation" start="8" size="1" access="Read/Write">
        <Enum name="AUTOSTOP_0" description="No effect." start="0" />
        <Enum name="AUTOSTOP_1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." start="0x1" />
      </BitField>
      <BitField name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK" start="9" size="1" access="Read/Write">
        <Enum name="IGNACK_0" description="LPI2C Master will receive ACK and NACK normally." start="0" />
        <Enum name="IGNACK_1" description="LPI2C Master will treat a received NACK as if it was an ACK." start="0x1" />
      </BitField>
      <BitField name="TIMECFG" description="Timeout Configuration" start="10" size="1" access="Read/Write">
        <Enum name="TIMECFG_0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." start="0" />
        <Enum name="TIMECFG_1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="16" size="3" access="Read/Write">
        <Enum name="MATCFG_0" description="Match disabled." start="0" />
        <Enum name="MATCFG_2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." start="0x2" />
        <Enum name="MATCFG_3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." start="0x3" />
        <Enum name="MATCFG_4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." start="0x4" />
        <Enum name="MATCFG_5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." start="0x5" />
        <Enum name="MATCFG_6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x6" />
        <Enum name="MATCFG_7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." start="0x7" />
      </BitField>
      <BitField name="PINCFG" description="Pin Configuration" start="24" size="3" access="Read/Write">
        <Enum name="PINCFG_0" description="LPI2C configured for 2-pin open drain mode." start="0" />
        <Enum name="PINCFG_1" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." start="0x1" />
        <Enum name="PINCFG_2" description="LPI2C configured for 2-pin push-pull mode." start="0x2" />
        <Enum name="PINCFG_3" description="LPI2C configured for 4-pin push-pull mode." start="0x3" />
        <Enum name="PINCFG_4" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." start="0x4" />
        <Enum name="PINCFG_5" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." start="0x5" />
        <Enum name="PINCFG_6" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." start="0x6" />
        <Enum name="PINCFG_7" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MCFGR2" description="Master Configuration Register 2" start="+0x28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUSIDLE" description="Bus Idle Timeout" start="0" size="12" access="Read/Write" />
      <BitField name="FILTSCL" description="Glitch Filter SCL" start="16" size="4" access="Read/Write" />
      <BitField name="FILTSDA" description="Glitch Filter SDA" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCFGR3" description="Master Configuration Register 3" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINLOW" description="Pin Low Timeout" start="8" size="12" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MDMR" description="Master Data Match Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH0" description="Match 0 Value" start="0" size="8" access="Read/Write" />
      <BitField name="MATCH1" description="Match 1 Value" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCCR0" description="Master Clock Configuration Register 0" start="+0x48" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKLO" description="Clock Low Period" start="0" size="6" access="Read/Write" />
      <BitField name="CLKHI" description="Clock High Period" start="8" size="6" access="Read/Write" />
      <BitField name="SETHOLD" description="Setup Hold Delay" start="16" size="6" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="24" size="6" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MCCR1" description="Master Clock Configuration Register 1" start="+0x50" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKLO" description="Clock Low Period" start="0" size="6" access="Read/Write" />
      <BitField name="CLKHI" description="Clock High Period" start="8" size="6" access="Read/Write" />
      <BitField name="SETHOLD" description="Setup Hold Delay" start="16" size="6" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="24" size="6" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MFCR" description="Master FIFO Control Register" start="+0x58" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit FIFO Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="RXWATER" description="Receive FIFO Watermark" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_MFSR" description="Master FIFO Status Register" start="+0x5C" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCOUNT" description="Transmit FIFO Count" start="0" size="8" access="ReadOnly" />
      <BitField name="RXCOUNT" description="Receive FIFO Count" start="16" size="8" access="ReadOnly" />
    </Register>
    <Register name="LPI2C0_MTDR" description="Master Transmit Data Register" start="+0x60" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="8" access="WriteOnly" />
      <BitField name="CMD" description="Command Data" start="8" size="3" access="WriteOnly">
        <Enum name="CMD_0" description="Transmit DATA[7:0]." start="0" />
        <Enum name="CMD_1" description="Receive (DATA[7:0] + 1) bytes." start="0x1" />
        <Enum name="CMD_2" description="Generate STOP condition." start="0x2" />
        <Enum name="CMD_3" description="Receive and discard (DATA[7:0] + 1) bytes." start="0x3" />
        <Enum name="CMD_4" description="Generate (repeated) START and transmit address in DATA[7:0]." start="0x4" />
        <Enum name="CMD_5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." start="0x5" />
        <Enum name="CMD_6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." start="0x6" />
        <Enum name="CMD_7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_MRDR" description="Master Receive Data Register" start="+0x70" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="8" access="ReadOnly" />
      <BitField name="RXEMPTY" description="RX Empty" start="14" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="Receive FIFO is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="Receive FIFO is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCR" description="Slave Control Register" start="+0x110" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SEN" description="Slave Enable" start="0" size="1" access="Read/Write">
        <Enum name="SEN_0" description="Slave mode is disabled." start="0" />
        <Enum name="SEN_1" description="Slave mode is enabled." start="0x1" />
      </BitField>
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Slave logic is not reset." start="0" />
        <Enum name="RST_1" description="Slave logic is reset." start="0x1" />
      </BitField>
      <BitField name="FILTEN" description="Filter Enable" start="4" size="1" access="Read/Write">
        <Enum name="FILTEN_0" description="Disable digital filter and output delay counter for slave mode." start="0" />
        <Enum name="FILTEN_1" description="Enable digital filter and output delay counter for slave mode." start="0x1" />
      </BitField>
      <BitField name="FILTDZ" description="Filter Doze Enable" start="5" size="1" access="Read/Write">
        <Enum name="FILTDZ_0" description="Filter remains enabled in Doze mode." start="0" />
        <Enum name="FILTDZ_1" description="Filter is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="RTF" description="Reset Transmit FIFO" start="8" size="1" access="WriteOnly">
        <Enum name="RTF_0" description="No effect." start="0" />
        <Enum name="RTF_1" description="Transmit Data Register is now empty." start="0x1" />
      </BitField>
      <BitField name="RRF" description="Reset Receive FIFO" start="9" size="1" access="WriteOnly">
        <Enum name="RRF_0" description="No effect." start="0" />
        <Enum name="RRF_1" description="Receive Data Register is now empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SSR" description="Slave Status Register" start="+0x114" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDF" description="Transmit Data Flag" start="0" size="1" access="ReadOnly">
        <Enum name="TDF_0" description="Transmit data not requested." start="0" />
        <Enum name="TDF_1" description="Transmit data is requested." start="0x1" />
      </BitField>
      <BitField name="RDF" description="Receive Data Flag" start="1" size="1" access="ReadOnly">
        <Enum name="RDF_0" description="Receive Data is not ready." start="0" />
        <Enum name="RDF_1" description="Receive data is ready." start="0x1" />
      </BitField>
      <BitField name="AVF" description="Address Valid Flag" start="2" size="1" access="ReadOnly">
        <Enum name="AVF_0" description="Address Status Register is not valid." start="0" />
        <Enum name="AVF_1" description="Address Status Register is valid." start="0x1" />
      </BitField>
      <BitField name="TAF" description="Transmit ACK Flag" start="3" size="1" access="ReadOnly">
        <Enum name="TAF_0" description="Transmit ACK/NACK is not required." start="0" />
        <Enum name="TAF_1" description="Transmit ACK/NACK is required." start="0x1" />
      </BitField>
      <BitField name="RSF" description="Repeated Start Flag" start="8" size="1" access="Read/Write">
        <Enum name="RSF_0" description="Slave has not detected a Repeated START condition." start="0" />
        <Enum name="RSF_1" description="Slave has detected a Repeated START condition." start="0x1" />
      </BitField>
      <BitField name="SDF" description="STOP Detect Flag" start="9" size="1" access="Read/Write">
        <Enum name="SDF_0" description="Slave has not detected a STOP condition." start="0" />
        <Enum name="SDF_1" description="Slave has detected a STOP condition." start="0x1" />
      </BitField>
      <BitField name="BEF" description="Bit Error Flag" start="10" size="1" access="Read/Write">
        <Enum name="BEF_0" description="Slave has not detected a bit error." start="0" />
        <Enum name="BEF_1" description="Slave has detected a bit error." start="0x1" />
      </BitField>
      <BitField name="FEF" description="FIFO Error Flag" start="11" size="1" access="Read/Write">
        <Enum name="FEF_0" description="FIFO underflow or overflow not detected." start="0" />
        <Enum name="FEF_1" description="FIFO underflow or overflow detected." start="0x1" />
      </BitField>
      <BitField name="AM0F" description="Address Match 0 Flag" start="12" size="1" access="ReadOnly">
        <Enum name="AM0F_0" description="Have not received ADDR0 matching address." start="0" />
        <Enum name="AM0F_1" description="Have received ADDR0 matching address." start="0x1" />
      </BitField>
      <BitField name="AM1F" description="Address Match 1 Flag" start="13" size="1" access="ReadOnly">
        <Enum name="AM1F_0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." start="0" />
        <Enum name="AM1F_1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." start="0x1" />
      </BitField>
      <BitField name="GCF" description="General Call Flag" start="14" size="1" access="ReadOnly">
        <Enum name="GCF_0" description="Slave has not detected the General Call Address or General Call Address disabled." start="0" />
        <Enum name="GCF_1" description="Slave has detected the General Call Address." start="0x1" />
      </BitField>
      <BitField name="SARF" description="SMBus Alert Response Flag" start="15" size="1" access="ReadOnly">
        <Enum name="SARF_0" description="SMBus Alert Response disabled or not detected." start="0" />
        <Enum name="SARF_1" description="SMBus Alert Response enabled and detected." start="0x1" />
      </BitField>
      <BitField name="SBF" description="Slave Busy Flag" start="24" size="1" access="ReadOnly">
        <Enum name="SBF_0" description="I2C Slave is idle." start="0" />
        <Enum name="SBF_1" description="I2C Slave is busy." start="0x1" />
      </BitField>
      <BitField name="BBF" description="Bus Busy Flag" start="25" size="1" access="ReadOnly">
        <Enum name="BBF_0" description="I2C Bus is idle." start="0" />
        <Enum name="BBF_1" description="I2C Bus is busy." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SIER" description="Slave Interrupt Enable Register" start="+0x118" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Data Interrupt Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TDIE_1" description="Interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="RDIE" description="Receive Data Interrupt Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="AVIE" description="Address Valid Interrupt Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVIE_0" description="Interrupt disabled." start="0" />
        <Enum name="AVIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="TAIE" description="Transmit ACK Interrupt Enable" start="3" size="1" access="Read/Write">
        <Enum name="TAIE_0" description="Interrupt disabled." start="0" />
        <Enum name="TAIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="RSIE" description="Repeated Start Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="RSIE_0" description="Interrupt disabled." start="0" />
        <Enum name="RSIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SDIE" description="STOP Detect Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="SDIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SDIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="BEIE" description="Bit Error Interrupt Enable" start="10" size="1" access="Read/Write">
        <Enum name="BEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="BEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="FIFO Error Interrupt Enable" start="11" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="Interrupt disabled." start="0" />
        <Enum name="FEIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="AM0IE" description="Address Match 0 Interrupt Enable" start="12" size="1" access="Read/Write">
        <Enum name="AM0IE_0" description="Interrupt enabled." start="0" />
        <Enum name="AM0IE_1" description="Interrupt disabled." start="0x1" />
      </BitField>
      <BitField name="AM1F" description="Address Match 1 Interrupt Enable" start="13" size="1" access="Read/Write">
        <Enum name="AM1F_0" description="Interrupt disabled." start="0" />
        <Enum name="AM1F_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="GCIE" description="General Call Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="GCIE_0" description="Interrupt disabled." start="0" />
        <Enum name="GCIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SARIE" description="SMBus Alert Response Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="SARIE_0" description="Interrupt disabled." start="0" />
        <Enum name="SARIE_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SDER" description="Slave DMA Enable Register" start="+0x11C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDDE" description="Transmit Data DMA Enable" start="0" size="1" access="Read/Write">
        <Enum name="TDDE_0" description="DMA request disabled." start="0" />
        <Enum name="TDDE_1" description="DMA request enabled" start="0x1" />
      </BitField>
      <BitField name="RDDE" description="Receive Data DMA Enable" start="1" size="1" access="Read/Write">
        <Enum name="RDDE_0" description="DMA request disabled." start="0" />
        <Enum name="RDDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="AVDE" description="Address Valid DMA Enable" start="2" size="1" access="Read/Write">
        <Enum name="AVDE_0" description="DMA request disabled." start="0" />
        <Enum name="AVDE_1" description="DMA request enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCFGR1" description="Slave Configuration Register 1" start="+0x124" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRSTALL" description="Address SCL Stall" start="0" size="1" access="Read/Write">
        <Enum name="ADRSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="ADRSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="RXSTALL" description="RX SCL Stall" start="1" size="1" access="Read/Write">
        <Enum name="RXSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="RXSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="TXDSTALL" description="TX Data SCL Stall" start="2" size="1" access="Read/Write">
        <Enum name="TXDSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="TXDSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="ACKSTALL" description="ACK SCL Stall" start="3" size="1" access="Read/Write">
        <Enum name="ACKSTALL_0" description="Clock stretching disabled." start="0" />
        <Enum name="ACKSTALL_1" description="Clock stretching enabled." start="0x1" />
      </BitField>
      <BitField name="GCEN" description="General Call Enable" start="8" size="1" access="Read/Write">
        <Enum name="GCEN_0" description="General Call address is disabled." start="0" />
        <Enum name="GCEN_1" description="General call address is enabled." start="0x1" />
      </BitField>
      <BitField name="SAEN" description="SMBus Alert Enable" start="9" size="1" access="Read/Write">
        <Enum name="SAEN_0" description="Disables match on SMBus Alert." start="0" />
        <Enum name="SAEN_1" description="Enables match on SMBus Alert." start="0x1" />
      </BitField>
      <BitField name="TXCFG" description="Transmit Flag Configuration" start="10" size="1" access="Read/Write">
        <Enum name="TXCFG_0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." start="0" />
        <Enum name="TXCFG_1" description="Transmit Data Flag will assert whenever the transmit data register is empty." start="0x1" />
      </BitField>
      <BitField name="RXCFG" description="Receive Data Configuration" start="11" size="1" access="Read/Write">
        <Enum name="RXCFG_0" description="Reading the receive data register will return receive data and clear the receive data flag." start="0" />
        <Enum name="RXCFG_1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." start="0x1" />
      </BitField>
      <BitField name="IGNACK" description="Ignore NACK" start="12" size="1" access="Read/Write">
        <Enum name="IGNACK_0" description="Slave will end transfer when NACK detected." start="0" />
        <Enum name="IGNACK_1" description="Slave will not end transfer when NACK detected." start="0x1" />
      </BitField>
      <BitField name="HSMEN" description="High Speed Mode Enable" start="13" size="1" access="Read/Write">
        <Enum name="HSMEN_0" description="Disables detection of Hs-mode master code." start="0" />
        <Enum name="HSMEN_1" description="Enables detection of Hs-mode master code." start="0x1" />
      </BitField>
      <BitField name="ADDRCFG" description="Address Configuration" start="16" size="3" access="Read/Write">
        <Enum name="ADDRCFG_0" description="Address match 0 (7-bit)." start="0" />
        <Enum name="ADDRCFG_1" description="Address match 0 (10-bit)." start="0x1" />
        <Enum name="ADDRCFG_2" description="Address match 0 (7-bit) or Address match 1 (7-bit)." start="0x2" />
        <Enum name="ADDRCFG_3" description="Address match 0 (10-bit) or Address match 1 (10-bit)." start="0x3" />
        <Enum name="ADDRCFG_4" description="Address match 0 (7-bit) or Address match 1 (10-bit)." start="0x4" />
        <Enum name="ADDRCFG_5" description="Address match 0 (10-bit) or Address match 1 (7-bit)." start="0x5" />
        <Enum name="ADDRCFG_6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." start="0x6" />
        <Enum name="ADDRCFG_7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." start="0x7" />
      </BitField>
    </Register>
    <Register name="LPI2C0_SCFGR2" description="Slave Configuration Register 2" start="+0x128" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKHOLD" description="Clock Hold Time" start="0" size="4" access="Read/Write" />
      <BitField name="DATAVD" description="Data Valid Delay" start="8" size="6" access="Read/Write" />
      <BitField name="FILTSCL" description="Glitch Filter SCL" start="16" size="4" access="Read/Write" />
      <BitField name="FILTSDA" description="Glitch Filter SDA" start="24" size="4" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_SAMR" description="Slave Address Match Register" start="+0x140" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADDR0" description="Address 0 Value" start="1" size="10" access="Read/Write" />
      <BitField name="ADDR1" description="Address 1 Value" start="17" size="10" access="Read/Write" />
    </Register>
    <Register name="LPI2C0_SASR" description="Slave Address Status Register" start="+0x150" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="RADDR" description="Received Address" start="0" size="11" access="ReadOnly" />
      <BitField name="ANV" description="Address Not Valid" start="14" size="1" access="ReadOnly">
        <Enum name="ANV_0" description="RADDR is valid." start="0" />
        <Enum name="ANV_1" description="RADDR is not valid." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_STAR" description="Slave Transmit ACK Register" start="+0x154" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXNACK" description="Transmit NACK" start="0" size="1" access="Read/Write">
        <Enum name="TXNACK_0" description="Transmit ACK for received word." start="0" />
        <Enum name="TXNACK_1" description="Transmit NACK for received word." start="0x1" />
      </BitField>
    </Register>
    <Register name="LPI2C0_STDR" description="Slave Transmit Data Register" start="+0x160" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Transmit Data" start="0" size="8" access="WriteOnly" />
    </Register>
    <Register name="LPI2C0_SRDR" description="Slave Receive Data Register" start="+0x170" size="4" access="ReadOnly" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Receive Data" start="0" size="8" access="ReadOnly" />
      <BitField name="RXEMPTY" description="RX Empty" start="14" size="1" access="ReadOnly">
        <Enum name="RXEMPTY_0" description="The Receive Data Register is not empty." start="0" />
        <Enum name="RXEMPTY_1" description="The Receive Data Register is empty." start="0x1" />
      </BitField>
      <BitField name="SOF" description="Start Of Frame" start="15" size="1" access="ReadOnly">
        <Enum name="SOF_0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." start="0" />
        <Enum name="SOF_1" description="Indicates this is the first data word since a (repeated) START or STOP condition." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" description="Low Power Universal Asynchronous Receiver/Transmitter" start="0x4006A000">
    <Register name="VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Identification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_1" description="Standard feature set." start="0x1" />
        <Enum name="FEATURE_3" description="Standard feature set with MODEM/IrDA support." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="TXFIFO" description="Transmit FIFO Size" start="0" size="8" access="ReadOnly" />
      <BitField name="RXFIFO" description="Receive FIFO Size" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="GLOBAL" description="LPUART Global Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Module is not reset." start="0" />
        <Enum name="RST_1" description="Module is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="PINCFG" description="LPUART Pin Configuration Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRGSEL" description="Trigger Select" start="0" size="2" access="Read/Write">
        <Enum name="TRGSEL_0" description="Input trigger is disabled." start="0" />
        <Enum name="TRGSEL_1" description="Input trigger is used instead of RXD pin input." start="0x1" />
        <Enum name="TRGSEL_2" description="Input trigger is used instead of CTS_B pin input." start="0x2" />
        <Enum name="TRGSEL_3" description="Input trigger is used to modulate the TXD pin output." start="0x3" />
      </BitField>
    </Register>
    <Register name="BAUD" description="LPUART Baud Rate Register" start="+0x10" size="4" access="Read/Write" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField name="SBR" description="Baud Rate Modulo Divisor." start="0" size="13" access="Read/Write" />
      <BitField name="SBNS" description="Stop Bit Number Select" start="13" size="1" access="Read/Write">
        <Enum name="SBNS_0" description="One stop bit." start="0" />
        <Enum name="SBNS_1" description="Two stop bits." start="0x1" />
      </BitField>
      <BitField name="RXEDGIE" description="RX Input Active Edge Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="RXEDGIE_0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." start="0" />
        <Enum name="RXEDGIE_1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="LBKDIE" description="LIN Break Detect Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="LBKDIE_0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." start="0" />
        <Enum name="LBKDIE_1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="RESYNCDIS" description="Resynchronization Disable" start="16" size="1" access="Read/Write">
        <Enum name="RESYNCDIS_0" description="Resynchronization during received data word is supported" start="0" />
        <Enum name="RESYNCDIS_1" description="Resynchronization during received data word is disabled" start="0x1" />
      </BitField>
      <BitField name="BOTHEDGE" description="Both Edge Sampling" start="17" size="1" access="Read/Write">
        <Enum name="BOTHEDGE_0" description="Receiver samples input data using the rising edge of the baud rate clock." start="0" />
        <Enum name="BOTHEDGE_1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="18" size="2" access="Read/Write">
        <Enum name="MATCFG_0" description="Address Match Wakeup" start="0" />
        <Enum name="MATCFG_1" description="Idle Match Wakeup" start="0x1" />
        <Enum name="MATCFG_2" description="Match On and Match Off" start="0x2" />
        <Enum name="MATCFG_3" description="no description available" start="0x3" />
      </BitField>
      <BitField name="RIDMAE" description="Receiver Idle DMA Enable" start="20" size="1" access="Read/Write">
        <Enum name="RIDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RIDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="RDMAE" description="Receiver Full DMA Enable" start="21" size="1" access="Read/Write">
        <Enum name="RDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="TDMAE" description="Transmitter DMA Enable" start="23" size="1" access="Read/Write">
        <Enum name="TDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="TDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="OSR" description="Oversampling Ratio" start="24" size="5" access="Read/Write" />
      <BitField name="M10" description="10-bit Mode select" start="29" size="1" access="Read/Write">
        <Enum name="M10_0" description="Receiver and transmitter use 7-bit to 9-bit data characters." start="0" />
        <Enum name="M10_1" description="Receiver and transmitter use 10-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MAEN2" description="Match Address Mode Enable 2" start="30" size="1" access="Read/Write">
        <Enum name="MAEN2_0" description="Normal operation." start="0" />
        <Enum name="MAEN2_1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." start="0x1" />
      </BitField>
      <BitField name="MAEN1" description="Match Address Mode Enable 1" start="31" size="1" access="Read/Write">
        <Enum name="MAEN1_0" description="Normal operation." start="0" />
        <Enum name="MAEN1_1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." start="0x1" />
      </BitField>
    </Register>
    <Register name="STAT" description="LPUART Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField name="MA2F" description="Match 2 Flag" start="14" size="1" access="Read/Write">
        <Enum name="MA2F_0" description="Received data is not equal to MA2" start="0" />
        <Enum name="MA2F_1" description="Received data is equal to MA2" start="0x1" />
      </BitField>
      <BitField name="MA1F" description="Match 1 Flag" start="15" size="1" access="Read/Write">
        <Enum name="MA1F_0" description="Received data is not equal to MA1" start="0" />
        <Enum name="MA1F_1" description="Received data is equal to MA1" start="0x1" />
      </BitField>
      <BitField name="PF" description="Parity Error Flag" start="16" size="1" access="Read/Write">
        <Enum name="PF_0" description="No parity error." start="0" />
        <Enum name="PF_1" description="Parity error." start="0x1" />
      </BitField>
      <BitField name="FE" description="Framing Error Flag" start="17" size="1" access="Read/Write">
        <Enum name="FE_0" description="No framing error detected. This does not guarantee the framing is correct." start="0" />
        <Enum name="FE_1" description="Framing error." start="0x1" />
      </BitField>
      <BitField name="NF" description="Noise Flag" start="18" size="1" access="Read/Write">
        <Enum name="NF_0" description="No noise detected." start="0" />
        <Enum name="NF_1" description="Noise detected in the received character in LPUART_DATA." start="0x1" />
      </BitField>
      <BitField name="OR" description="Receiver Overrun Flag" start="19" size="1" access="Read/Write">
        <Enum name="OR_0" description="No overrun." start="0" />
        <Enum name="OR_1" description="Receive overrun (new LPUART data lost)." start="0x1" />
      </BitField>
      <BitField name="IDLE" description="Idle Line Flag" start="20" size="1" access="Read/Write">
        <Enum name="IDLE_0" description="No idle line detected." start="0" />
        <Enum name="IDLE_1" description="Idle line was detected." start="0x1" />
      </BitField>
      <BitField name="RDRF" description="Receive Data Register Full Flag" start="21" size="1" access="ReadOnly">
        <Enum name="RDRF_0" description="Receive data buffer empty." start="0" />
        <Enum name="RDRF_1" description="Receive data buffer full." start="0x1" />
      </BitField>
      <BitField name="TC" description="Transmission Complete Flag" start="22" size="1" access="ReadOnly">
        <Enum name="TC_0" description="Transmitter active (sending data, a preamble, or a break)." start="0" />
        <Enum name="TC_1" description="Transmitter idle (transmission activity complete)." start="0x1" />
      </BitField>
      <BitField name="TDRE" description="Transmit Data Register Empty Flag" start="23" size="1" access="ReadOnly">
        <Enum name="TDRE_0" description="Transmit data buffer full." start="0" />
        <Enum name="TDRE_1" description="Transmit data buffer empty." start="0x1" />
      </BitField>
      <BitField name="RAF" description="Receiver Active Flag" start="24" size="1" access="ReadOnly">
        <Enum name="RAF_0" description="LPUART receiver idle waiting for a start bit." start="0" />
        <Enum name="RAF_1" description="LPUART receiver active (RXD input not idle)." start="0x1" />
      </BitField>
      <BitField name="LBKDE" description="LIN Break Detection Enable" start="25" size="1" access="Read/Write">
        <Enum name="LBKDE_0" description="LIN break detect is disabled, normal break character can be detected." start="0" />
        <Enum name="LBKDE_1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." start="0x1" />
      </BitField>
      <BitField name="BRK13" description="Break Character Generation Length" start="26" size="1" access="Read/Write">
        <Enum name="BRK13_0" description="Break character is transmitted with length of 9 to 13 bit times." start="0" />
        <Enum name="BRK13_1" description="Break character is transmitted with length of 12 to 15 bit times." start="0x1" />
      </BitField>
      <BitField name="RWUID" description="Receive Wake Up Idle Detect" start="27" size="1" access="Read/Write">
        <Enum name="RWUID_0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." start="0" />
        <Enum name="RWUID_1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." start="0x1" />
      </BitField>
      <BitField name="RXINV" description="Receive Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="RXINV_0" description="Receive data not inverted." start="0" />
        <Enum name="RXINV_1" description="Receive data inverted." start="0x1" />
      </BitField>
      <BitField name="MSBF" description="MSB First" start="29" size="1" access="Read/Write">
        <Enum name="MSBF_0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." start="0" />
        <Enum name="MSBF_1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." start="0x1" />
      </BitField>
      <BitField name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag" start="30" size="1" access="Read/Write">
        <Enum name="RXEDGIF_0" description="No active edge on the receive pin has occurred." start="0" />
        <Enum name="RXEDGIF_1" description="An active edge on the receive pin has occurred." start="0x1" />
      </BitField>
      <BitField name="LBKDIF" description="LIN Break Detect Interrupt Flag" start="31" size="1" access="Read/Write">
        <Enum name="LBKDIF_0" description="No LIN break character has been detected." start="0" />
        <Enum name="LBKDIF_1" description="LIN break character has been detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="CTRL" description="LPUART Control Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PT" description="Parity Type" start="0" size="1" access="Read/Write">
        <Enum name="PT_0" description="Even parity." start="0" />
        <Enum name="PT_1" description="Odd parity." start="0x1" />
      </BitField>
      <BitField name="PE" description="Parity Enable" start="1" size="1" access="Read/Write">
        <Enum name="PE_0" description="No hardware parity generation or checking." start="0" />
        <Enum name="PE_1" description="Parity enabled." start="0x1" />
      </BitField>
      <BitField name="ILT" description="Idle Line Type Select" start="2" size="1" access="Read/Write">
        <Enum name="ILT_0" description="Idle character bit count starts after start bit." start="0" />
        <Enum name="ILT_1" description="Idle character bit count starts after stop bit." start="0x1" />
      </BitField>
      <BitField name="WAKE" description="Receiver Wakeup Method Select" start="3" size="1" access="Read/Write">
        <Enum name="WAKE_0" description="Configures RWU for idle-line wakeup." start="0" />
        <Enum name="WAKE_1" description="Configures RWU with address-mark wakeup." start="0x1" />
      </BitField>
      <BitField name="M" description="9-Bit or 8-Bit Mode Select" start="4" size="1" access="Read/Write">
        <Enum name="M_0" description="Receiver and transmitter use 8-bit data characters." start="0" />
        <Enum name="M_1" description="Receiver and transmitter use 9-bit data characters." start="0x1" />
      </BitField>
      <BitField name="RSRC" description="Receiver Source Select" start="5" size="1" access="Read/Write">
        <Enum name="RSRC_0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." start="0" />
        <Enum name="RSRC_1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." start="0x1" />
      </BitField>
      <BitField name="DOZEEN" description="Doze Enable" start="6" size="1" access="Read/Write">
        <Enum name="DOZEEN_0" description="LPUART is enabled in Doze mode." start="0" />
        <Enum name="DOZEEN_1" description="LPUART is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="LOOPS" description="Loop Mode Select" start="7" size="1" access="Read/Write">
        <Enum name="LOOPS_0" description="Normal operation - RXD and TXD use separate pins." start="0" />
        <Enum name="LOOPS_1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." start="0x1" />
      </BitField>
      <BitField name="IDLECFG" description="Idle Configuration" start="8" size="3" access="Read/Write">
        <Enum name="IDLECFG_0" description="1 idle character" start="0" />
        <Enum name="IDLECFG_1" description="2 idle characters" start="0x1" />
        <Enum name="IDLECFG_2" description="4 idle characters" start="0x2" />
        <Enum name="IDLECFG_3" description="8 idle characters" start="0x3" />
        <Enum name="IDLECFG_4" description="16 idle characters" start="0x4" />
        <Enum name="IDLECFG_5" description="32 idle characters" start="0x5" />
        <Enum name="IDLECFG_6" description="64 idle characters" start="0x6" />
        <Enum name="IDLECFG_7" description="128 idle characters" start="0x7" />
      </BitField>
      <BitField name="M7" description="7-Bit Mode Select" start="11" size="1" access="Read/Write">
        <Enum name="M7_0" description="Receiver and transmitter use 8-bit to 10-bit data characters." start="0" />
        <Enum name="M7_1" description="Receiver and transmitter use 7-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MA2IE" description="Match 2 Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="MA2IE_0" description="MA2F interrupt disabled" start="0" />
        <Enum name="MA2IE_1" description="MA2F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="MA1IE" description="Match 1 Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="MA1IE_0" description="MA1F interrupt disabled" start="0" />
        <Enum name="MA1IE_1" description="MA1F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="SBK" description="Send Break" start="16" size="1" access="Read/Write">
        <Enum name="SBK_0" description="Normal transmitter operation." start="0" />
        <Enum name="SBK_1" description="Queue break character(s) to be sent." start="0x1" />
      </BitField>
      <BitField name="RWU" description="Receiver Wakeup Control" start="17" size="1" access="Read/Write">
        <Enum name="RWU_0" description="Normal receiver operation." start="0" />
        <Enum name="RWU_1" description="LPUART receiver in standby waiting for wakeup condition." start="0x1" />
      </BitField>
      <BitField name="RE" description="Receiver Enable" start="18" size="1" access="Read/Write">
        <Enum name="RE_0" description="Receiver disabled." start="0" />
        <Enum name="RE_1" description="Receiver enabled." start="0x1" />
      </BitField>
      <BitField name="TE" description="Transmitter Enable" start="19" size="1" access="Read/Write">
        <Enum name="TE_0" description="Transmitter disabled." start="0" />
        <Enum name="TE_1" description="Transmitter enabled." start="0x1" />
      </BitField>
      <BitField name="ILIE" description="Idle Line Interrupt Enable" start="20" size="1" access="Read/Write">
        <Enum name="ILIE_0" description="Hardware interrupts from IDLE disabled; use polling." start="0" />
        <Enum name="ILIE_1" description="Hardware interrupt requested when IDLE flag is 1." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Receiver Interrupt Enable" start="21" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Hardware interrupts from RDRF disabled; use polling." start="0" />
        <Enum name="RIE_1" description="Hardware interrupt requested when RDRF flag is 1." start="0x1" />
      </BitField>
      <BitField name="TCIE" description="Transmission Complete Interrupt Enable for" start="22" size="1" access="Read/Write">
        <Enum name="TCIE_0" description="Hardware interrupts from TC disabled; use polling." start="0" />
        <Enum name="TCIE_1" description="Hardware interrupt requested when TC flag is 1." start="0x1" />
      </BitField>
      <BitField name="TIE" description="Transmit Interrupt Enable" start="23" size="1" access="Read/Write">
        <Enum name="TIE_0" description="Hardware interrupts from TDRE disabled; use polling." start="0" />
        <Enum name="TIE_1" description="Hardware interrupt requested when TDRE flag is 1." start="0x1" />
      </BitField>
      <BitField name="PEIE" description="Parity Error Interrupt Enable" start="24" size="1" access="Read/Write">
        <Enum name="PEIE_0" description="PF interrupts disabled; use polling)." start="0" />
        <Enum name="PEIE_1" description="Hardware interrupt requested when PF is set." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="Framing Error Interrupt Enable" start="25" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="FE interrupts disabled; use polling." start="0" />
        <Enum name="FEIE_1" description="Hardware interrupt requested when FE is set." start="0x1" />
      </BitField>
      <BitField name="NEIE" description="Noise Error Interrupt Enable" start="26" size="1" access="Read/Write">
        <Enum name="NEIE_0" description="NF interrupts disabled; use polling." start="0" />
        <Enum name="NEIE_1" description="Hardware interrupt requested when NF is set." start="0x1" />
      </BitField>
      <BitField name="ORIE" description="Overrun Interrupt Enable" start="27" size="1" access="Read/Write">
        <Enum name="ORIE_0" description="OR interrupts disabled; use polling." start="0" />
        <Enum name="ORIE_1" description="Hardware interrupt requested when OR is set." start="0x1" />
      </BitField>
      <BitField name="TXINV" description="Transmit Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="TXINV_0" description="Transmit data not inverted." start="0" />
        <Enum name="TXINV_1" description="Transmit data inverted." start="0x1" />
      </BitField>
      <BitField name="TXDIR" description="TXD Pin Direction in Single-Wire Mode" start="29" size="1" access="Read/Write">
        <Enum name="TXDIR_0" description="TXD pin is an input in single-wire mode." start="0" />
        <Enum name="TXDIR_1" description="TXD pin is an output in single-wire mode." start="0x1" />
      </BitField>
      <BitField name="R9T8" description="Receive Bit 9 / Transmit Bit 8" start="30" size="1" access="Read/Write" />
      <BitField name="R8T9" description="Receive Bit 8 / Transmit Bit 9" start="31" size="1" access="Read/Write" />
    </Register>
    <Register name="DATA" description="LPUART Data Register" start="+0x1C" size="4" access="Read/Write" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField name="R0T0" description="R0T0" start="0" size="1" access="Read/Write" />
      <BitField name="R1T1" description="R1T1" start="1" size="1" access="Read/Write" />
      <BitField name="R2T2" description="R2T2" start="2" size="1" access="Read/Write" />
      <BitField name="R3T3" description="R3T3" start="3" size="1" access="Read/Write" />
      <BitField name="R4T4" description="R4T4" start="4" size="1" access="Read/Write" />
      <BitField name="R5T5" description="R5T5" start="5" size="1" access="Read/Write" />
      <BitField name="R6T6" description="R6T6" start="6" size="1" access="Read/Write" />
      <BitField name="R7T7" description="R7T7" start="7" size="1" access="Read/Write" />
      <BitField name="R8T8" description="R8T8" start="8" size="1" access="Read/Write" />
      <BitField name="R9T9" description="R9T9" start="9" size="1" access="Read/Write" />
      <BitField name="IDLINE" description="Idle Line" start="11" size="1" access="ReadOnly">
        <Enum name="IDLINE_0" description="Receiver was not idle before receiving this character." start="0" />
        <Enum name="IDLINE_1" description="Receiver was idle before receiving this character." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer Empty" start="12" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer contains valid data." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty, data returned on read is not valid." start="0x1" />
      </BitField>
      <BitField name="FRETSC" description="Frame Error / Transmit Special Character" start="13" size="1" access="Read/Write">
        <Enum name="FRETSC_0" description="The dataword was received without a frame error on read, transmit a normal character on write." start="0" />
        <Enum name="FRETSC_1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." start="0x1" />
      </BitField>
      <BitField name="PARITYE" description="PARITYE" start="14" size="1" access="ReadOnly">
        <Enum name="PARITYE_0" description="The dataword was received without a parity error." start="0" />
        <Enum name="PARITYE_1" description="The dataword was received with a parity error." start="0x1" />
      </BitField>
      <BitField name="NOISY" description="NOISY" start="15" size="1" access="ReadOnly">
        <Enum name="NOISY_0" description="The dataword was received without noise." start="0" />
        <Enum name="NOISY_1" description="The data was received with noise." start="0x1" />
      </BitField>
    </Register>
    <Register name="MATCH" description="LPUART Match Address Register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MA1" description="Match Address 1" start="0" size="10" access="Read/Write" />
      <BitField name="MA2" description="Match Address 2" start="16" size="10" access="Read/Write" />
    </Register>
    <Register name="MODIR" description="LPUART Modem IrDA Register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCTSE" description="Transmitter clear-to-send enable" start="0" size="1" access="Read/Write">
        <Enum name="TXCTSE_0" description="CTS has no effect on the transmitter." start="0" />
        <Enum name="TXCTSE_1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." start="0x1" />
      </BitField>
      <BitField name="TXRTSE" description="Transmitter request-to-send enable" start="1" size="1" access="Read/Write">
        <Enum name="TXRTSE_0" description="The transmitter has no effect on RTS." start="0" />
        <Enum name="TXRTSE_1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." start="0x1" />
      </BitField>
      <BitField name="TXRTSPOL" description="Transmitter request-to-send polarity" start="2" size="1" access="Read/Write">
        <Enum name="TXRTSPOL_0" description="Transmitter RTS is active low." start="0" />
        <Enum name="TXRTSPOL_1" description="Transmitter RTS is active high." start="0x1" />
      </BitField>
      <BitField name="RXRTSE" description="Receiver request-to-send enable" start="3" size="1" access="Read/Write">
        <Enum name="RXRTSE_0" description="The receiver has no effect on RTS." start="0" />
        <Enum name="RXRTSE_1" description="no description available" start="0x1" />
      </BitField>
      <BitField name="TXCTSC" description="Transmit CTS Configuration" start="4" size="1" access="Read/Write">
        <Enum name="TXCTSC_0" description="CTS input is sampled at the start of each character." start="0" />
        <Enum name="TXCTSC_1" description="CTS input is sampled when the transmitter is idle." start="0x1" />
      </BitField>
      <BitField name="TXCTSSRC" description="Transmit CTS Source" start="5" size="1" access="Read/Write">
        <Enum name="TXCTSSRC_0" description="CTS input is the CTS_B pin." start="0" />
        <Enum name="TXCTSSRC_1" description="CTS input is the inverted Receiver Match result." start="0x1" />
      </BitField>
      <BitField name="RTSWATER" description="Receive RTS Configuration" start="8" size="8" access="Read/Write" />
      <BitField name="TNP" description="Transmitter narrow pulse" start="16" size="2" access="Read/Write">
        <Enum name="TNP_0" description="1/OSR." start="0" />
        <Enum name="TNP_1" description="2/OSR." start="0x1" />
        <Enum name="TNP_2" description="3/OSR." start="0x2" />
        <Enum name="TNP_3" description="4/OSR." start="0x3" />
      </BitField>
      <BitField name="IREN" description="Infrared enable" start="18" size="1" access="Read/Write">
        <Enum name="IREN_0" description="IR disabled." start="0" />
        <Enum name="IREN_1" description="IR enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FIFO" description="LPUART FIFO Register" start="+0x28" size="4" access="Read/Write" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth" start="0" size="3" access="ReadOnly">
        <Enum name="RXFIFOSIZE_0" description="Receive FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="RXFIFOSIZE_1" description="Receive FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="RXFIFOSIZE_2" description="Receive FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="RXFIFOSIZE_3" description="Receive FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="RXFIFOSIZE_4" description="Receive FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="RXFIFOSIZE_5" description="Receive FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="RXFIFOSIZE_6" description="Receive FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="RXFIFOSIZE_7" description="Receive FIFO/Buffer depth = 256 datawords." start="0x7" />
      </BitField>
      <BitField name="RXFE" description="Receive FIFO Enable" start="3" size="1" access="Read/Write">
        <Enum name="RXFE_0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" start="0" />
        <Enum name="RXFE_1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth" start="4" size="3" access="ReadOnly">
        <Enum name="TXFIFOSIZE_0" description="Transmit FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="TXFIFOSIZE_1" description="Transmit FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="TXFIFOSIZE_2" description="Transmit FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="TXFIFOSIZE_3" description="Transmit FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="TXFIFOSIZE_4" description="Transmit FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="TXFIFOSIZE_5" description="Transmit FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="TXFIFOSIZE_6" description="Transmit FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="TXFIFOSIZE_7" description="Transmit FIFO/Buffer depth = 256 datawords" start="0x7" />
      </BitField>
      <BitField name="TXFE" description="Transmit FIFO Enable" start="7" size="1" access="Read/Write">
        <Enum name="TXFE_0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." start="0" />
        <Enum name="TXFE_1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="RXUFE" description="Receive FIFO Underflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="RXUFE_0" description="RXUF flag does not generate an interrupt to the host." start="0" />
        <Enum name="RXUFE_1" description="RXUF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="TXOFE_0" description="TXOF flag does not generate an interrupt to the host." start="0" />
        <Enum name="TXOFE_1" description="TXOF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="RXIDEN" description="Receiver Idle Empty Enable" start="10" size="3" access="Read/Write">
        <Enum name="RXIDEN_0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." start="0" />
        <Enum name="RXIDEN_1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." start="0x1" />
        <Enum name="RXIDEN_2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." start="0x2" />
        <Enum name="RXIDEN_3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." start="0x3" />
        <Enum name="RXIDEN_4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." start="0x4" />
        <Enum name="RXIDEN_5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." start="0x5" />
        <Enum name="RXIDEN_6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." start="0x6" />
        <Enum name="RXIDEN_7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." start="0x7" />
      </BitField>
      <BitField name="RXFLUSH" description="Receive FIFO/Buffer Flush" start="14" size="1" access="WriteOnly">
        <Enum name="RXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="RXFLUSH_1" description="All data in the receive FIFO/buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="TXFLUSH" description="Transmit FIFO/Buffer Flush" start="15" size="1" access="WriteOnly">
        <Enum name="TXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="TXFLUSH_1" description="All data in the transmit FIFO/Buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="RXUF" description="Receiver Buffer Underflow Flag" start="16" size="1" access="Read/Write">
        <Enum name="RXUF_0" description="No receive buffer underflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="RXUF_1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="TXOF" description="Transmitter Buffer Overflow Flag" start="17" size="1" access="Read/Write">
        <Enum name="TXOF_0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="TXOF_1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer/FIFO Empty" start="22" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer is not empty." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty." start="0x1" />
      </BitField>
      <BitField name="TXEMPT" description="Transmit Buffer/FIFO Empty" start="23" size="1" access="ReadOnly">
        <Enum name="TXEMPT_0" description="Transmit buffer is not empty." start="0" />
        <Enum name="TXEMPT_1" description="Transmit buffer is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="WATER" description="LPUART Watermark Register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="TXCOUNT" description="Transmit Counter" start="8" size="8" access="ReadOnly" />
      <BitField name="RXWATER" description="Receive Watermark" start="16" size="8" access="Read/Write" />
      <BitField name="RXCOUNT" description="Receive Counter" start="24" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" description="Low Power Universal Asynchronous Receiver/Transmitter" start="0x4006B000">
    <Register name="VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Identification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_1" description="Standard feature set." start="0x1" />
        <Enum name="FEATURE_3" description="Standard feature set with MODEM/IrDA support." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="TXFIFO" description="Transmit FIFO Size" start="0" size="8" access="ReadOnly" />
      <BitField name="RXFIFO" description="Receive FIFO Size" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="GLOBAL" description="LPUART Global Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Module is not reset." start="0" />
        <Enum name="RST_1" description="Module is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="PINCFG" description="LPUART Pin Configuration Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRGSEL" description="Trigger Select" start="0" size="2" access="Read/Write">
        <Enum name="TRGSEL_0" description="Input trigger is disabled." start="0" />
        <Enum name="TRGSEL_1" description="Input trigger is used instead of RXD pin input." start="0x1" />
        <Enum name="TRGSEL_2" description="Input trigger is used instead of CTS_B pin input." start="0x2" />
        <Enum name="TRGSEL_3" description="Input trigger is used to modulate the TXD pin output." start="0x3" />
      </BitField>
    </Register>
    <Register name="BAUD" description="LPUART Baud Rate Register" start="+0x10" size="4" access="Read/Write" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField name="SBR" description="Baud Rate Modulo Divisor." start="0" size="13" access="Read/Write" />
      <BitField name="SBNS" description="Stop Bit Number Select" start="13" size="1" access="Read/Write">
        <Enum name="SBNS_0" description="One stop bit." start="0" />
        <Enum name="SBNS_1" description="Two stop bits." start="0x1" />
      </BitField>
      <BitField name="RXEDGIE" description="RX Input Active Edge Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="RXEDGIE_0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." start="0" />
        <Enum name="RXEDGIE_1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="LBKDIE" description="LIN Break Detect Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="LBKDIE_0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." start="0" />
        <Enum name="LBKDIE_1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="RESYNCDIS" description="Resynchronization Disable" start="16" size="1" access="Read/Write">
        <Enum name="RESYNCDIS_0" description="Resynchronization during received data word is supported" start="0" />
        <Enum name="RESYNCDIS_1" description="Resynchronization during received data word is disabled" start="0x1" />
      </BitField>
      <BitField name="BOTHEDGE" description="Both Edge Sampling" start="17" size="1" access="Read/Write">
        <Enum name="BOTHEDGE_0" description="Receiver samples input data using the rising edge of the baud rate clock." start="0" />
        <Enum name="BOTHEDGE_1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="18" size="2" access="Read/Write">
        <Enum name="MATCFG_0" description="Address Match Wakeup" start="0" />
        <Enum name="MATCFG_1" description="Idle Match Wakeup" start="0x1" />
        <Enum name="MATCFG_2" description="Match On and Match Off" start="0x2" />
        <Enum name="MATCFG_3" description="no description available" start="0x3" />
      </BitField>
      <BitField name="RIDMAE" description="Receiver Idle DMA Enable" start="20" size="1" access="Read/Write">
        <Enum name="RIDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RIDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="RDMAE" description="Receiver Full DMA Enable" start="21" size="1" access="Read/Write">
        <Enum name="RDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="TDMAE" description="Transmitter DMA Enable" start="23" size="1" access="Read/Write">
        <Enum name="TDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="TDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="OSR" description="Oversampling Ratio" start="24" size="5" access="Read/Write" />
      <BitField name="M10" description="10-bit Mode select" start="29" size="1" access="Read/Write">
        <Enum name="M10_0" description="Receiver and transmitter use 7-bit to 9-bit data characters." start="0" />
        <Enum name="M10_1" description="Receiver and transmitter use 10-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MAEN2" description="Match Address Mode Enable 2" start="30" size="1" access="Read/Write">
        <Enum name="MAEN2_0" description="Normal operation." start="0" />
        <Enum name="MAEN2_1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." start="0x1" />
      </BitField>
      <BitField name="MAEN1" description="Match Address Mode Enable 1" start="31" size="1" access="Read/Write">
        <Enum name="MAEN1_0" description="Normal operation." start="0" />
        <Enum name="MAEN1_1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." start="0x1" />
      </BitField>
    </Register>
    <Register name="STAT" description="LPUART Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField name="MA2F" description="Match 2 Flag" start="14" size="1" access="Read/Write">
        <Enum name="MA2F_0" description="Received data is not equal to MA2" start="0" />
        <Enum name="MA2F_1" description="Received data is equal to MA2" start="0x1" />
      </BitField>
      <BitField name="MA1F" description="Match 1 Flag" start="15" size="1" access="Read/Write">
        <Enum name="MA1F_0" description="Received data is not equal to MA1" start="0" />
        <Enum name="MA1F_1" description="Received data is equal to MA1" start="0x1" />
      </BitField>
      <BitField name="PF" description="Parity Error Flag" start="16" size="1" access="Read/Write">
        <Enum name="PF_0" description="No parity error." start="0" />
        <Enum name="PF_1" description="Parity error." start="0x1" />
      </BitField>
      <BitField name="FE" description="Framing Error Flag" start="17" size="1" access="Read/Write">
        <Enum name="FE_0" description="No framing error detected. This does not guarantee the framing is correct." start="0" />
        <Enum name="FE_1" description="Framing error." start="0x1" />
      </BitField>
      <BitField name="NF" description="Noise Flag" start="18" size="1" access="Read/Write">
        <Enum name="NF_0" description="No noise detected." start="0" />
        <Enum name="NF_1" description="Noise detected in the received character in LPUART_DATA." start="0x1" />
      </BitField>
      <BitField name="OR" description="Receiver Overrun Flag" start="19" size="1" access="Read/Write">
        <Enum name="OR_0" description="No overrun." start="0" />
        <Enum name="OR_1" description="Receive overrun (new LPUART data lost)." start="0x1" />
      </BitField>
      <BitField name="IDLE" description="Idle Line Flag" start="20" size="1" access="Read/Write">
        <Enum name="IDLE_0" description="No idle line detected." start="0" />
        <Enum name="IDLE_1" description="Idle line was detected." start="0x1" />
      </BitField>
      <BitField name="RDRF" description="Receive Data Register Full Flag" start="21" size="1" access="ReadOnly">
        <Enum name="RDRF_0" description="Receive data buffer empty." start="0" />
        <Enum name="RDRF_1" description="Receive data buffer full." start="0x1" />
      </BitField>
      <BitField name="TC" description="Transmission Complete Flag" start="22" size="1" access="ReadOnly">
        <Enum name="TC_0" description="Transmitter active (sending data, a preamble, or a break)." start="0" />
        <Enum name="TC_1" description="Transmitter idle (transmission activity complete)." start="0x1" />
      </BitField>
      <BitField name="TDRE" description="Transmit Data Register Empty Flag" start="23" size="1" access="ReadOnly">
        <Enum name="TDRE_0" description="Transmit data buffer full." start="0" />
        <Enum name="TDRE_1" description="Transmit data buffer empty." start="0x1" />
      </BitField>
      <BitField name="RAF" description="Receiver Active Flag" start="24" size="1" access="ReadOnly">
        <Enum name="RAF_0" description="LPUART receiver idle waiting for a start bit." start="0" />
        <Enum name="RAF_1" description="LPUART receiver active (RXD input not idle)." start="0x1" />
      </BitField>
      <BitField name="LBKDE" description="LIN Break Detection Enable" start="25" size="1" access="Read/Write">
        <Enum name="LBKDE_0" description="LIN break detect is disabled, normal break character can be detected." start="0" />
        <Enum name="LBKDE_1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." start="0x1" />
      </BitField>
      <BitField name="BRK13" description="Break Character Generation Length" start="26" size="1" access="Read/Write">
        <Enum name="BRK13_0" description="Break character is transmitted with length of 9 to 13 bit times." start="0" />
        <Enum name="BRK13_1" description="Break character is transmitted with length of 12 to 15 bit times." start="0x1" />
      </BitField>
      <BitField name="RWUID" description="Receive Wake Up Idle Detect" start="27" size="1" access="Read/Write">
        <Enum name="RWUID_0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." start="0" />
        <Enum name="RWUID_1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." start="0x1" />
      </BitField>
      <BitField name="RXINV" description="Receive Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="RXINV_0" description="Receive data not inverted." start="0" />
        <Enum name="RXINV_1" description="Receive data inverted." start="0x1" />
      </BitField>
      <BitField name="MSBF" description="MSB First" start="29" size="1" access="Read/Write">
        <Enum name="MSBF_0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." start="0" />
        <Enum name="MSBF_1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." start="0x1" />
      </BitField>
      <BitField name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag" start="30" size="1" access="Read/Write">
        <Enum name="RXEDGIF_0" description="No active edge on the receive pin has occurred." start="0" />
        <Enum name="RXEDGIF_1" description="An active edge on the receive pin has occurred." start="0x1" />
      </BitField>
      <BitField name="LBKDIF" description="LIN Break Detect Interrupt Flag" start="31" size="1" access="Read/Write">
        <Enum name="LBKDIF_0" description="No LIN break character has been detected." start="0" />
        <Enum name="LBKDIF_1" description="LIN break character has been detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="CTRL" description="LPUART Control Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PT" description="Parity Type" start="0" size="1" access="Read/Write">
        <Enum name="PT_0" description="Even parity." start="0" />
        <Enum name="PT_1" description="Odd parity." start="0x1" />
      </BitField>
      <BitField name="PE" description="Parity Enable" start="1" size="1" access="Read/Write">
        <Enum name="PE_0" description="No hardware parity generation or checking." start="0" />
        <Enum name="PE_1" description="Parity enabled." start="0x1" />
      </BitField>
      <BitField name="ILT" description="Idle Line Type Select" start="2" size="1" access="Read/Write">
        <Enum name="ILT_0" description="Idle character bit count starts after start bit." start="0" />
        <Enum name="ILT_1" description="Idle character bit count starts after stop bit." start="0x1" />
      </BitField>
      <BitField name="WAKE" description="Receiver Wakeup Method Select" start="3" size="1" access="Read/Write">
        <Enum name="WAKE_0" description="Configures RWU for idle-line wakeup." start="0" />
        <Enum name="WAKE_1" description="Configures RWU with address-mark wakeup." start="0x1" />
      </BitField>
      <BitField name="M" description="9-Bit or 8-Bit Mode Select" start="4" size="1" access="Read/Write">
        <Enum name="M_0" description="Receiver and transmitter use 8-bit data characters." start="0" />
        <Enum name="M_1" description="Receiver and transmitter use 9-bit data characters." start="0x1" />
      </BitField>
      <BitField name="RSRC" description="Receiver Source Select" start="5" size="1" access="Read/Write">
        <Enum name="RSRC_0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." start="0" />
        <Enum name="RSRC_1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." start="0x1" />
      </BitField>
      <BitField name="DOZEEN" description="Doze Enable" start="6" size="1" access="Read/Write">
        <Enum name="DOZEEN_0" description="LPUART is enabled in Doze mode." start="0" />
        <Enum name="DOZEEN_1" description="LPUART is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="LOOPS" description="Loop Mode Select" start="7" size="1" access="Read/Write">
        <Enum name="LOOPS_0" description="Normal operation - RXD and TXD use separate pins." start="0" />
        <Enum name="LOOPS_1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." start="0x1" />
      </BitField>
      <BitField name="IDLECFG" description="Idle Configuration" start="8" size="3" access="Read/Write">
        <Enum name="IDLECFG_0" description="1 idle character" start="0" />
        <Enum name="IDLECFG_1" description="2 idle characters" start="0x1" />
        <Enum name="IDLECFG_2" description="4 idle characters" start="0x2" />
        <Enum name="IDLECFG_3" description="8 idle characters" start="0x3" />
        <Enum name="IDLECFG_4" description="16 idle characters" start="0x4" />
        <Enum name="IDLECFG_5" description="32 idle characters" start="0x5" />
        <Enum name="IDLECFG_6" description="64 idle characters" start="0x6" />
        <Enum name="IDLECFG_7" description="128 idle characters" start="0x7" />
      </BitField>
      <BitField name="M7" description="7-Bit Mode Select" start="11" size="1" access="Read/Write">
        <Enum name="M7_0" description="Receiver and transmitter use 8-bit to 10-bit data characters." start="0" />
        <Enum name="M7_1" description="Receiver and transmitter use 7-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MA2IE" description="Match 2 Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="MA2IE_0" description="MA2F interrupt disabled" start="0" />
        <Enum name="MA2IE_1" description="MA2F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="MA1IE" description="Match 1 Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="MA1IE_0" description="MA1F interrupt disabled" start="0" />
        <Enum name="MA1IE_1" description="MA1F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="SBK" description="Send Break" start="16" size="1" access="Read/Write">
        <Enum name="SBK_0" description="Normal transmitter operation." start="0" />
        <Enum name="SBK_1" description="Queue break character(s) to be sent." start="0x1" />
      </BitField>
      <BitField name="RWU" description="Receiver Wakeup Control" start="17" size="1" access="Read/Write">
        <Enum name="RWU_0" description="Normal receiver operation." start="0" />
        <Enum name="RWU_1" description="LPUART receiver in standby waiting for wakeup condition." start="0x1" />
      </BitField>
      <BitField name="RE" description="Receiver Enable" start="18" size="1" access="Read/Write">
        <Enum name="RE_0" description="Receiver disabled." start="0" />
        <Enum name="RE_1" description="Receiver enabled." start="0x1" />
      </BitField>
      <BitField name="TE" description="Transmitter Enable" start="19" size="1" access="Read/Write">
        <Enum name="TE_0" description="Transmitter disabled." start="0" />
        <Enum name="TE_1" description="Transmitter enabled." start="0x1" />
      </BitField>
      <BitField name="ILIE" description="Idle Line Interrupt Enable" start="20" size="1" access="Read/Write">
        <Enum name="ILIE_0" description="Hardware interrupts from IDLE disabled; use polling." start="0" />
        <Enum name="ILIE_1" description="Hardware interrupt requested when IDLE flag is 1." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Receiver Interrupt Enable" start="21" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Hardware interrupts from RDRF disabled; use polling." start="0" />
        <Enum name="RIE_1" description="Hardware interrupt requested when RDRF flag is 1." start="0x1" />
      </BitField>
      <BitField name="TCIE" description="Transmission Complete Interrupt Enable for" start="22" size="1" access="Read/Write">
        <Enum name="TCIE_0" description="Hardware interrupts from TC disabled; use polling." start="0" />
        <Enum name="TCIE_1" description="Hardware interrupt requested when TC flag is 1." start="0x1" />
      </BitField>
      <BitField name="TIE" description="Transmit Interrupt Enable" start="23" size="1" access="Read/Write">
        <Enum name="TIE_0" description="Hardware interrupts from TDRE disabled; use polling." start="0" />
        <Enum name="TIE_1" description="Hardware interrupt requested when TDRE flag is 1." start="0x1" />
      </BitField>
      <BitField name="PEIE" description="Parity Error Interrupt Enable" start="24" size="1" access="Read/Write">
        <Enum name="PEIE_0" description="PF interrupts disabled; use polling)." start="0" />
        <Enum name="PEIE_1" description="Hardware interrupt requested when PF is set." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="Framing Error Interrupt Enable" start="25" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="FE interrupts disabled; use polling." start="0" />
        <Enum name="FEIE_1" description="Hardware interrupt requested when FE is set." start="0x1" />
      </BitField>
      <BitField name="NEIE" description="Noise Error Interrupt Enable" start="26" size="1" access="Read/Write">
        <Enum name="NEIE_0" description="NF interrupts disabled; use polling." start="0" />
        <Enum name="NEIE_1" description="Hardware interrupt requested when NF is set." start="0x1" />
      </BitField>
      <BitField name="ORIE" description="Overrun Interrupt Enable" start="27" size="1" access="Read/Write">
        <Enum name="ORIE_0" description="OR interrupts disabled; use polling." start="0" />
        <Enum name="ORIE_1" description="Hardware interrupt requested when OR is set." start="0x1" />
      </BitField>
      <BitField name="TXINV" description="Transmit Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="TXINV_0" description="Transmit data not inverted." start="0" />
        <Enum name="TXINV_1" description="Transmit data inverted." start="0x1" />
      </BitField>
      <BitField name="TXDIR" description="TXD Pin Direction in Single-Wire Mode" start="29" size="1" access="Read/Write">
        <Enum name="TXDIR_0" description="TXD pin is an input in single-wire mode." start="0" />
        <Enum name="TXDIR_1" description="TXD pin is an output in single-wire mode." start="0x1" />
      </BitField>
      <BitField name="R9T8" description="Receive Bit 9 / Transmit Bit 8" start="30" size="1" access="Read/Write" />
      <BitField name="R8T9" description="Receive Bit 8 / Transmit Bit 9" start="31" size="1" access="Read/Write" />
    </Register>
    <Register name="DATA" description="LPUART Data Register" start="+0x1C" size="4" access="Read/Write" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField name="R0T0" description="R0T0" start="0" size="1" access="Read/Write" />
      <BitField name="R1T1" description="R1T1" start="1" size="1" access="Read/Write" />
      <BitField name="R2T2" description="R2T2" start="2" size="1" access="Read/Write" />
      <BitField name="R3T3" description="R3T3" start="3" size="1" access="Read/Write" />
      <BitField name="R4T4" description="R4T4" start="4" size="1" access="Read/Write" />
      <BitField name="R5T5" description="R5T5" start="5" size="1" access="Read/Write" />
      <BitField name="R6T6" description="R6T6" start="6" size="1" access="Read/Write" />
      <BitField name="R7T7" description="R7T7" start="7" size="1" access="Read/Write" />
      <BitField name="R8T8" description="R8T8" start="8" size="1" access="Read/Write" />
      <BitField name="R9T9" description="R9T9" start="9" size="1" access="Read/Write" />
      <BitField name="IDLINE" description="Idle Line" start="11" size="1" access="ReadOnly">
        <Enum name="IDLINE_0" description="Receiver was not idle before receiving this character." start="0" />
        <Enum name="IDLINE_1" description="Receiver was idle before receiving this character." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer Empty" start="12" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer contains valid data." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty, data returned on read is not valid." start="0x1" />
      </BitField>
      <BitField name="FRETSC" description="Frame Error / Transmit Special Character" start="13" size="1" access="Read/Write">
        <Enum name="FRETSC_0" description="The dataword was received without a frame error on read, transmit a normal character on write." start="0" />
        <Enum name="FRETSC_1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." start="0x1" />
      </BitField>
      <BitField name="PARITYE" description="PARITYE" start="14" size="1" access="ReadOnly">
        <Enum name="PARITYE_0" description="The dataword was received without a parity error." start="0" />
        <Enum name="PARITYE_1" description="The dataword was received with a parity error." start="0x1" />
      </BitField>
      <BitField name="NOISY" description="NOISY" start="15" size="1" access="ReadOnly">
        <Enum name="NOISY_0" description="The dataword was received without noise." start="0" />
        <Enum name="NOISY_1" description="The data was received with noise." start="0x1" />
      </BitField>
    </Register>
    <Register name="MATCH" description="LPUART Match Address Register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MA1" description="Match Address 1" start="0" size="10" access="Read/Write" />
      <BitField name="MA2" description="Match Address 2" start="16" size="10" access="Read/Write" />
    </Register>
    <Register name="MODIR" description="LPUART Modem IrDA Register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCTSE" description="Transmitter clear-to-send enable" start="0" size="1" access="Read/Write">
        <Enum name="TXCTSE_0" description="CTS has no effect on the transmitter." start="0" />
        <Enum name="TXCTSE_1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." start="0x1" />
      </BitField>
      <BitField name="TXRTSE" description="Transmitter request-to-send enable" start="1" size="1" access="Read/Write">
        <Enum name="TXRTSE_0" description="The transmitter has no effect on RTS." start="0" />
        <Enum name="TXRTSE_1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." start="0x1" />
      </BitField>
      <BitField name="TXRTSPOL" description="Transmitter request-to-send polarity" start="2" size="1" access="Read/Write">
        <Enum name="TXRTSPOL_0" description="Transmitter RTS is active low." start="0" />
        <Enum name="TXRTSPOL_1" description="Transmitter RTS is active high." start="0x1" />
      </BitField>
      <BitField name="RXRTSE" description="Receiver request-to-send enable" start="3" size="1" access="Read/Write">
        <Enum name="RXRTSE_0" description="The receiver has no effect on RTS." start="0" />
        <Enum name="RXRTSE_1" description="no description available" start="0x1" />
      </BitField>
      <BitField name="TXCTSC" description="Transmit CTS Configuration" start="4" size="1" access="Read/Write">
        <Enum name="TXCTSC_0" description="CTS input is sampled at the start of each character." start="0" />
        <Enum name="TXCTSC_1" description="CTS input is sampled when the transmitter is idle." start="0x1" />
      </BitField>
      <BitField name="TXCTSSRC" description="Transmit CTS Source" start="5" size="1" access="Read/Write">
        <Enum name="TXCTSSRC_0" description="CTS input is the CTS_B pin." start="0" />
        <Enum name="TXCTSSRC_1" description="CTS input is the inverted Receiver Match result." start="0x1" />
      </BitField>
      <BitField name="RTSWATER" description="Receive RTS Configuration" start="8" size="8" access="Read/Write" />
      <BitField name="TNP" description="Transmitter narrow pulse" start="16" size="2" access="Read/Write">
        <Enum name="TNP_0" description="1/OSR." start="0" />
        <Enum name="TNP_1" description="2/OSR." start="0x1" />
        <Enum name="TNP_2" description="3/OSR." start="0x2" />
        <Enum name="TNP_3" description="4/OSR." start="0x3" />
      </BitField>
      <BitField name="IREN" description="Infrared enable" start="18" size="1" access="Read/Write">
        <Enum name="IREN_0" description="IR disabled." start="0" />
        <Enum name="IREN_1" description="IR enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FIFO" description="LPUART FIFO Register" start="+0x28" size="4" access="Read/Write" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth" start="0" size="3" access="ReadOnly">
        <Enum name="RXFIFOSIZE_0" description="Receive FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="RXFIFOSIZE_1" description="Receive FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="RXFIFOSIZE_2" description="Receive FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="RXFIFOSIZE_3" description="Receive FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="RXFIFOSIZE_4" description="Receive FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="RXFIFOSIZE_5" description="Receive FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="RXFIFOSIZE_6" description="Receive FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="RXFIFOSIZE_7" description="Receive FIFO/Buffer depth = 256 datawords." start="0x7" />
      </BitField>
      <BitField name="RXFE" description="Receive FIFO Enable" start="3" size="1" access="Read/Write">
        <Enum name="RXFE_0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" start="0" />
        <Enum name="RXFE_1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth" start="4" size="3" access="ReadOnly">
        <Enum name="TXFIFOSIZE_0" description="Transmit FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="TXFIFOSIZE_1" description="Transmit FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="TXFIFOSIZE_2" description="Transmit FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="TXFIFOSIZE_3" description="Transmit FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="TXFIFOSIZE_4" description="Transmit FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="TXFIFOSIZE_5" description="Transmit FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="TXFIFOSIZE_6" description="Transmit FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="TXFIFOSIZE_7" description="Transmit FIFO/Buffer depth = 256 datawords" start="0x7" />
      </BitField>
      <BitField name="TXFE" description="Transmit FIFO Enable" start="7" size="1" access="Read/Write">
        <Enum name="TXFE_0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." start="0" />
        <Enum name="TXFE_1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="RXUFE" description="Receive FIFO Underflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="RXUFE_0" description="RXUF flag does not generate an interrupt to the host." start="0" />
        <Enum name="RXUFE_1" description="RXUF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="TXOFE_0" description="TXOF flag does not generate an interrupt to the host." start="0" />
        <Enum name="TXOFE_1" description="TXOF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="RXIDEN" description="Receiver Idle Empty Enable" start="10" size="3" access="Read/Write">
        <Enum name="RXIDEN_0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." start="0" />
        <Enum name="RXIDEN_1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." start="0x1" />
        <Enum name="RXIDEN_2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." start="0x2" />
        <Enum name="RXIDEN_3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." start="0x3" />
        <Enum name="RXIDEN_4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." start="0x4" />
        <Enum name="RXIDEN_5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." start="0x5" />
        <Enum name="RXIDEN_6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." start="0x6" />
        <Enum name="RXIDEN_7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." start="0x7" />
      </BitField>
      <BitField name="RXFLUSH" description="Receive FIFO/Buffer Flush" start="14" size="1" access="WriteOnly">
        <Enum name="RXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="RXFLUSH_1" description="All data in the receive FIFO/buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="TXFLUSH" description="Transmit FIFO/Buffer Flush" start="15" size="1" access="WriteOnly">
        <Enum name="TXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="TXFLUSH_1" description="All data in the transmit FIFO/Buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="RXUF" description="Receiver Buffer Underflow Flag" start="16" size="1" access="Read/Write">
        <Enum name="RXUF_0" description="No receive buffer underflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="RXUF_1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="TXOF" description="Transmitter Buffer Overflow Flag" start="17" size="1" access="Read/Write">
        <Enum name="TXOF_0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="TXOF_1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer/FIFO Empty" start="22" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer is not empty." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty." start="0x1" />
      </BitField>
      <BitField name="TXEMPT" description="Transmit Buffer/FIFO Empty" start="23" size="1" access="ReadOnly">
        <Enum name="TXEMPT_0" description="Transmit buffer is not empty." start="0" />
        <Enum name="TXEMPT_1" description="Transmit buffer is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="WATER" description="LPUART Watermark Register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="TXCOUNT" description="Transmit Counter" start="8" size="8" access="ReadOnly" />
      <BitField name="RXWATER" description="Receive Watermark" start="16" size="8" access="Read/Write" />
      <BitField name="RXCOUNT" description="Receive Counter" start="24" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" description="Low Power Universal Asynchronous Receiver/Transmitter" start="0x4006C000">
    <Register name="VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Identification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_1" description="Standard feature set." start="0x1" />
        <Enum name="FEATURE_3" description="Standard feature set with MODEM/IrDA support." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField name="TXFIFO" description="Transmit FIFO Size" start="0" size="8" access="ReadOnly" />
      <BitField name="RXFIFO" description="Receive FIFO Size" start="8" size="8" access="ReadOnly" />
    </Register>
    <Register name="GLOBAL" description="LPUART Global Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RST" description="Software Reset" start="1" size="1" access="Read/Write">
        <Enum name="RST_0" description="Module is not reset." start="0" />
        <Enum name="RST_1" description="Module is reset." start="0x1" />
      </BitField>
    </Register>
    <Register name="PINCFG" description="LPUART Pin Configuration Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRGSEL" description="Trigger Select" start="0" size="2" access="Read/Write">
        <Enum name="TRGSEL_0" description="Input trigger is disabled." start="0" />
        <Enum name="TRGSEL_1" description="Input trigger is used instead of RXD pin input." start="0x1" />
        <Enum name="TRGSEL_2" description="Input trigger is used instead of CTS_B pin input." start="0x2" />
        <Enum name="TRGSEL_3" description="Input trigger is used to modulate the TXD pin output." start="0x3" />
      </BitField>
    </Register>
    <Register name="BAUD" description="LPUART Baud Rate Register" start="+0x10" size="4" access="Read/Write" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField name="SBR" description="Baud Rate Modulo Divisor." start="0" size="13" access="Read/Write" />
      <BitField name="SBNS" description="Stop Bit Number Select" start="13" size="1" access="Read/Write">
        <Enum name="SBNS_0" description="One stop bit." start="0" />
        <Enum name="SBNS_1" description="Two stop bits." start="0x1" />
      </BitField>
      <BitField name="RXEDGIE" description="RX Input Active Edge Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="RXEDGIE_0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." start="0" />
        <Enum name="RXEDGIE_1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="LBKDIE" description="LIN Break Detect Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="LBKDIE_0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." start="0" />
        <Enum name="LBKDIE_1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." start="0x1" />
      </BitField>
      <BitField name="RESYNCDIS" description="Resynchronization Disable" start="16" size="1" access="Read/Write">
        <Enum name="RESYNCDIS_0" description="Resynchronization during received data word is supported" start="0" />
        <Enum name="RESYNCDIS_1" description="Resynchronization during received data word is disabled" start="0x1" />
      </BitField>
      <BitField name="BOTHEDGE" description="Both Edge Sampling" start="17" size="1" access="Read/Write">
        <Enum name="BOTHEDGE_0" description="Receiver samples input data using the rising edge of the baud rate clock." start="0" />
        <Enum name="BOTHEDGE_1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." start="0x1" />
      </BitField>
      <BitField name="MATCFG" description="Match Configuration" start="18" size="2" access="Read/Write">
        <Enum name="MATCFG_0" description="Address Match Wakeup" start="0" />
        <Enum name="MATCFG_1" description="Idle Match Wakeup" start="0x1" />
        <Enum name="MATCFG_2" description="Match On and Match Off" start="0x2" />
        <Enum name="MATCFG_3" description="no description available" start="0x3" />
      </BitField>
      <BitField name="RIDMAE" description="Receiver Idle DMA Enable" start="20" size="1" access="Read/Write">
        <Enum name="RIDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RIDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="RDMAE" description="Receiver Full DMA Enable" start="21" size="1" access="Read/Write">
        <Enum name="RDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="RDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="TDMAE" description="Transmitter DMA Enable" start="23" size="1" access="Read/Write">
        <Enum name="TDMAE_0" description="DMA request disabled." start="0" />
        <Enum name="TDMAE_1" description="DMA request enabled." start="0x1" />
      </BitField>
      <BitField name="OSR" description="Oversampling Ratio" start="24" size="5" access="Read/Write" />
      <BitField name="M10" description="10-bit Mode select" start="29" size="1" access="Read/Write">
        <Enum name="M10_0" description="Receiver and transmitter use 7-bit to 9-bit data characters." start="0" />
        <Enum name="M10_1" description="Receiver and transmitter use 10-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MAEN2" description="Match Address Mode Enable 2" start="30" size="1" access="Read/Write">
        <Enum name="MAEN2_0" description="Normal operation." start="0" />
        <Enum name="MAEN2_1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." start="0x1" />
      </BitField>
      <BitField name="MAEN1" description="Match Address Mode Enable 1" start="31" size="1" access="Read/Write">
        <Enum name="MAEN1_0" description="Normal operation." start="0" />
        <Enum name="MAEN1_1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." start="0x1" />
      </BitField>
    </Register>
    <Register name="STAT" description="LPUART Status Register" start="+0x14" size="4" access="Read/Write" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField name="MA2F" description="Match 2 Flag" start="14" size="1" access="Read/Write">
        <Enum name="MA2F_0" description="Received data is not equal to MA2" start="0" />
        <Enum name="MA2F_1" description="Received data is equal to MA2" start="0x1" />
      </BitField>
      <BitField name="MA1F" description="Match 1 Flag" start="15" size="1" access="Read/Write">
        <Enum name="MA1F_0" description="Received data is not equal to MA1" start="0" />
        <Enum name="MA1F_1" description="Received data is equal to MA1" start="0x1" />
      </BitField>
      <BitField name="PF" description="Parity Error Flag" start="16" size="1" access="Read/Write">
        <Enum name="PF_0" description="No parity error." start="0" />
        <Enum name="PF_1" description="Parity error." start="0x1" />
      </BitField>
      <BitField name="FE" description="Framing Error Flag" start="17" size="1" access="Read/Write">
        <Enum name="FE_0" description="No framing error detected. This does not guarantee the framing is correct." start="0" />
        <Enum name="FE_1" description="Framing error." start="0x1" />
      </BitField>
      <BitField name="NF" description="Noise Flag" start="18" size="1" access="Read/Write">
        <Enum name="NF_0" description="No noise detected." start="0" />
        <Enum name="NF_1" description="Noise detected in the received character in LPUART_DATA." start="0x1" />
      </BitField>
      <BitField name="OR" description="Receiver Overrun Flag" start="19" size="1" access="Read/Write">
        <Enum name="OR_0" description="No overrun." start="0" />
        <Enum name="OR_1" description="Receive overrun (new LPUART data lost)." start="0x1" />
      </BitField>
      <BitField name="IDLE" description="Idle Line Flag" start="20" size="1" access="Read/Write">
        <Enum name="IDLE_0" description="No idle line detected." start="0" />
        <Enum name="IDLE_1" description="Idle line was detected." start="0x1" />
      </BitField>
      <BitField name="RDRF" description="Receive Data Register Full Flag" start="21" size="1" access="ReadOnly">
        <Enum name="RDRF_0" description="Receive data buffer empty." start="0" />
        <Enum name="RDRF_1" description="Receive data buffer full." start="0x1" />
      </BitField>
      <BitField name="TC" description="Transmission Complete Flag" start="22" size="1" access="ReadOnly">
        <Enum name="TC_0" description="Transmitter active (sending data, a preamble, or a break)." start="0" />
        <Enum name="TC_1" description="Transmitter idle (transmission activity complete)." start="0x1" />
      </BitField>
      <BitField name="TDRE" description="Transmit Data Register Empty Flag" start="23" size="1" access="ReadOnly">
        <Enum name="TDRE_0" description="Transmit data buffer full." start="0" />
        <Enum name="TDRE_1" description="Transmit data buffer empty." start="0x1" />
      </BitField>
      <BitField name="RAF" description="Receiver Active Flag" start="24" size="1" access="ReadOnly">
        <Enum name="RAF_0" description="LPUART receiver idle waiting for a start bit." start="0" />
        <Enum name="RAF_1" description="LPUART receiver active (RXD input not idle)." start="0x1" />
      </BitField>
      <BitField name="LBKDE" description="LIN Break Detection Enable" start="25" size="1" access="Read/Write">
        <Enum name="LBKDE_0" description="LIN break detect is disabled, normal break character can be detected." start="0" />
        <Enum name="LBKDE_1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." start="0x1" />
      </BitField>
      <BitField name="BRK13" description="Break Character Generation Length" start="26" size="1" access="Read/Write">
        <Enum name="BRK13_0" description="Break character is transmitted with length of 9 to 13 bit times." start="0" />
        <Enum name="BRK13_1" description="Break character is transmitted with length of 12 to 15 bit times." start="0x1" />
      </BitField>
      <BitField name="RWUID" description="Receive Wake Up Idle Detect" start="27" size="1" access="Read/Write">
        <Enum name="RWUID_0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." start="0" />
        <Enum name="RWUID_1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." start="0x1" />
      </BitField>
      <BitField name="RXINV" description="Receive Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="RXINV_0" description="Receive data not inverted." start="0" />
        <Enum name="RXINV_1" description="Receive data inverted." start="0x1" />
      </BitField>
      <BitField name="MSBF" description="MSB First" start="29" size="1" access="Read/Write">
        <Enum name="MSBF_0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." start="0" />
        <Enum name="MSBF_1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." start="0x1" />
      </BitField>
      <BitField name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag" start="30" size="1" access="Read/Write">
        <Enum name="RXEDGIF_0" description="No active edge on the receive pin has occurred." start="0" />
        <Enum name="RXEDGIF_1" description="An active edge on the receive pin has occurred." start="0x1" />
      </BitField>
      <BitField name="LBKDIF" description="LIN Break Detect Interrupt Flag" start="31" size="1" access="Read/Write">
        <Enum name="LBKDIF_0" description="No LIN break character has been detected." start="0" />
        <Enum name="LBKDIF_1" description="LIN break character has been detected." start="0x1" />
      </BitField>
    </Register>
    <Register name="CTRL" description="LPUART Control Register" start="+0x18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PT" description="Parity Type" start="0" size="1" access="Read/Write">
        <Enum name="PT_0" description="Even parity." start="0" />
        <Enum name="PT_1" description="Odd parity." start="0x1" />
      </BitField>
      <BitField name="PE" description="Parity Enable" start="1" size="1" access="Read/Write">
        <Enum name="PE_0" description="No hardware parity generation or checking." start="0" />
        <Enum name="PE_1" description="Parity enabled." start="0x1" />
      </BitField>
      <BitField name="ILT" description="Idle Line Type Select" start="2" size="1" access="Read/Write">
        <Enum name="ILT_0" description="Idle character bit count starts after start bit." start="0" />
        <Enum name="ILT_1" description="Idle character bit count starts after stop bit." start="0x1" />
      </BitField>
      <BitField name="WAKE" description="Receiver Wakeup Method Select" start="3" size="1" access="Read/Write">
        <Enum name="WAKE_0" description="Configures RWU for idle-line wakeup." start="0" />
        <Enum name="WAKE_1" description="Configures RWU with address-mark wakeup." start="0x1" />
      </BitField>
      <BitField name="M" description="9-Bit or 8-Bit Mode Select" start="4" size="1" access="Read/Write">
        <Enum name="M_0" description="Receiver and transmitter use 8-bit data characters." start="0" />
        <Enum name="M_1" description="Receiver and transmitter use 9-bit data characters." start="0x1" />
      </BitField>
      <BitField name="RSRC" description="Receiver Source Select" start="5" size="1" access="Read/Write">
        <Enum name="RSRC_0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." start="0" />
        <Enum name="RSRC_1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." start="0x1" />
      </BitField>
      <BitField name="DOZEEN" description="Doze Enable" start="6" size="1" access="Read/Write">
        <Enum name="DOZEEN_0" description="LPUART is enabled in Doze mode." start="0" />
        <Enum name="DOZEEN_1" description="LPUART is disabled in Doze mode." start="0x1" />
      </BitField>
      <BitField name="LOOPS" description="Loop Mode Select" start="7" size="1" access="Read/Write">
        <Enum name="LOOPS_0" description="Normal operation - RXD and TXD use separate pins." start="0" />
        <Enum name="LOOPS_1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." start="0x1" />
      </BitField>
      <BitField name="IDLECFG" description="Idle Configuration" start="8" size="3" access="Read/Write">
        <Enum name="IDLECFG_0" description="1 idle character" start="0" />
        <Enum name="IDLECFG_1" description="2 idle characters" start="0x1" />
        <Enum name="IDLECFG_2" description="4 idle characters" start="0x2" />
        <Enum name="IDLECFG_3" description="8 idle characters" start="0x3" />
        <Enum name="IDLECFG_4" description="16 idle characters" start="0x4" />
        <Enum name="IDLECFG_5" description="32 idle characters" start="0x5" />
        <Enum name="IDLECFG_6" description="64 idle characters" start="0x6" />
        <Enum name="IDLECFG_7" description="128 idle characters" start="0x7" />
      </BitField>
      <BitField name="M7" description="7-Bit Mode Select" start="11" size="1" access="Read/Write">
        <Enum name="M7_0" description="Receiver and transmitter use 8-bit to 10-bit data characters." start="0" />
        <Enum name="M7_1" description="Receiver and transmitter use 7-bit data characters." start="0x1" />
      </BitField>
      <BitField name="MA2IE" description="Match 2 Interrupt Enable" start="14" size="1" access="Read/Write">
        <Enum name="MA2IE_0" description="MA2F interrupt disabled" start="0" />
        <Enum name="MA2IE_1" description="MA2F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="MA1IE" description="Match 1 Interrupt Enable" start="15" size="1" access="Read/Write">
        <Enum name="MA1IE_0" description="MA1F interrupt disabled" start="0" />
        <Enum name="MA1IE_1" description="MA1F interrupt enabled" start="0x1" />
      </BitField>
      <BitField name="SBK" description="Send Break" start="16" size="1" access="Read/Write">
        <Enum name="SBK_0" description="Normal transmitter operation." start="0" />
        <Enum name="SBK_1" description="Queue break character(s) to be sent." start="0x1" />
      </BitField>
      <BitField name="RWU" description="Receiver Wakeup Control" start="17" size="1" access="Read/Write">
        <Enum name="RWU_0" description="Normal receiver operation." start="0" />
        <Enum name="RWU_1" description="LPUART receiver in standby waiting for wakeup condition." start="0x1" />
      </BitField>
      <BitField name="RE" description="Receiver Enable" start="18" size="1" access="Read/Write">
        <Enum name="RE_0" description="Receiver disabled." start="0" />
        <Enum name="RE_1" description="Receiver enabled." start="0x1" />
      </BitField>
      <BitField name="TE" description="Transmitter Enable" start="19" size="1" access="Read/Write">
        <Enum name="TE_0" description="Transmitter disabled." start="0" />
        <Enum name="TE_1" description="Transmitter enabled." start="0x1" />
      </BitField>
      <BitField name="ILIE" description="Idle Line Interrupt Enable" start="20" size="1" access="Read/Write">
        <Enum name="ILIE_0" description="Hardware interrupts from IDLE disabled; use polling." start="0" />
        <Enum name="ILIE_1" description="Hardware interrupt requested when IDLE flag is 1." start="0x1" />
      </BitField>
      <BitField name="RIE" description="Receiver Interrupt Enable" start="21" size="1" access="Read/Write">
        <Enum name="RIE_0" description="Hardware interrupts from RDRF disabled; use polling." start="0" />
        <Enum name="RIE_1" description="Hardware interrupt requested when RDRF flag is 1." start="0x1" />
      </BitField>
      <BitField name="TCIE" description="Transmission Complete Interrupt Enable for" start="22" size="1" access="Read/Write">
        <Enum name="TCIE_0" description="Hardware interrupts from TC disabled; use polling." start="0" />
        <Enum name="TCIE_1" description="Hardware interrupt requested when TC flag is 1." start="0x1" />
      </BitField>
      <BitField name="TIE" description="Transmit Interrupt Enable" start="23" size="1" access="Read/Write">
        <Enum name="TIE_0" description="Hardware interrupts from TDRE disabled; use polling." start="0" />
        <Enum name="TIE_1" description="Hardware interrupt requested when TDRE flag is 1." start="0x1" />
      </BitField>
      <BitField name="PEIE" description="Parity Error Interrupt Enable" start="24" size="1" access="Read/Write">
        <Enum name="PEIE_0" description="PF interrupts disabled; use polling)." start="0" />
        <Enum name="PEIE_1" description="Hardware interrupt requested when PF is set." start="0x1" />
      </BitField>
      <BitField name="FEIE" description="Framing Error Interrupt Enable" start="25" size="1" access="Read/Write">
        <Enum name="FEIE_0" description="FE interrupts disabled; use polling." start="0" />
        <Enum name="FEIE_1" description="Hardware interrupt requested when FE is set." start="0x1" />
      </BitField>
      <BitField name="NEIE" description="Noise Error Interrupt Enable" start="26" size="1" access="Read/Write">
        <Enum name="NEIE_0" description="NF interrupts disabled; use polling." start="0" />
        <Enum name="NEIE_1" description="Hardware interrupt requested when NF is set." start="0x1" />
      </BitField>
      <BitField name="ORIE" description="Overrun Interrupt Enable" start="27" size="1" access="Read/Write">
        <Enum name="ORIE_0" description="OR interrupts disabled; use polling." start="0" />
        <Enum name="ORIE_1" description="Hardware interrupt requested when OR is set." start="0x1" />
      </BitField>
      <BitField name="TXINV" description="Transmit Data Inversion" start="28" size="1" access="Read/Write">
        <Enum name="TXINV_0" description="Transmit data not inverted." start="0" />
        <Enum name="TXINV_1" description="Transmit data inverted." start="0x1" />
      </BitField>
      <BitField name="TXDIR" description="TXD Pin Direction in Single-Wire Mode" start="29" size="1" access="Read/Write">
        <Enum name="TXDIR_0" description="TXD pin is an input in single-wire mode." start="0" />
        <Enum name="TXDIR_1" description="TXD pin is an output in single-wire mode." start="0x1" />
      </BitField>
      <BitField name="R9T8" description="Receive Bit 9 / Transmit Bit 8" start="30" size="1" access="Read/Write" />
      <BitField name="R8T9" description="Receive Bit 8 / Transmit Bit 9" start="31" size="1" access="Read/Write" />
    </Register>
    <Register name="DATA" description="LPUART Data Register" start="+0x1C" size="4" access="Read/Write" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField name="R0T0" description="R0T0" start="0" size="1" access="Read/Write" />
      <BitField name="R1T1" description="R1T1" start="1" size="1" access="Read/Write" />
      <BitField name="R2T2" description="R2T2" start="2" size="1" access="Read/Write" />
      <BitField name="R3T3" description="R3T3" start="3" size="1" access="Read/Write" />
      <BitField name="R4T4" description="R4T4" start="4" size="1" access="Read/Write" />
      <BitField name="R5T5" description="R5T5" start="5" size="1" access="Read/Write" />
      <BitField name="R6T6" description="R6T6" start="6" size="1" access="Read/Write" />
      <BitField name="R7T7" description="R7T7" start="7" size="1" access="Read/Write" />
      <BitField name="R8T8" description="R8T8" start="8" size="1" access="Read/Write" />
      <BitField name="R9T9" description="R9T9" start="9" size="1" access="Read/Write" />
      <BitField name="IDLINE" description="Idle Line" start="11" size="1" access="ReadOnly">
        <Enum name="IDLINE_0" description="Receiver was not idle before receiving this character." start="0" />
        <Enum name="IDLINE_1" description="Receiver was idle before receiving this character." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer Empty" start="12" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer contains valid data." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty, data returned on read is not valid." start="0x1" />
      </BitField>
      <BitField name="FRETSC" description="Frame Error / Transmit Special Character" start="13" size="1" access="Read/Write">
        <Enum name="FRETSC_0" description="The dataword was received without a frame error on read, transmit a normal character on write." start="0" />
        <Enum name="FRETSC_1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." start="0x1" />
      </BitField>
      <BitField name="PARITYE" description="PARITYE" start="14" size="1" access="ReadOnly">
        <Enum name="PARITYE_0" description="The dataword was received without a parity error." start="0" />
        <Enum name="PARITYE_1" description="The dataword was received with a parity error." start="0x1" />
      </BitField>
      <BitField name="NOISY" description="NOISY" start="15" size="1" access="ReadOnly">
        <Enum name="NOISY_0" description="The dataword was received without noise." start="0" />
        <Enum name="NOISY_1" description="The data was received with noise." start="0x1" />
      </BitField>
    </Register>
    <Register name="MATCH" description="LPUART Match Address Register" start="+0x20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MA1" description="Match Address 1" start="0" size="10" access="Read/Write" />
      <BitField name="MA2" description="Match Address 2" start="16" size="10" access="Read/Write" />
    </Register>
    <Register name="MODIR" description="LPUART Modem IrDA Register" start="+0x24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCTSE" description="Transmitter clear-to-send enable" start="0" size="1" access="Read/Write">
        <Enum name="TXCTSE_0" description="CTS has no effect on the transmitter." start="0" />
        <Enum name="TXCTSE_1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." start="0x1" />
      </BitField>
      <BitField name="TXRTSE" description="Transmitter request-to-send enable" start="1" size="1" access="Read/Write">
        <Enum name="TXRTSE_0" description="The transmitter has no effect on RTS." start="0" />
        <Enum name="TXRTSE_1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." start="0x1" />
      </BitField>
      <BitField name="TXRTSPOL" description="Transmitter request-to-send polarity" start="2" size="1" access="Read/Write">
        <Enum name="TXRTSPOL_0" description="Transmitter RTS is active low." start="0" />
        <Enum name="TXRTSPOL_1" description="Transmitter RTS is active high." start="0x1" />
      </BitField>
      <BitField name="RXRTSE" description="Receiver request-to-send enable" start="3" size="1" access="Read/Write">
        <Enum name="RXRTSE_0" description="The receiver has no effect on RTS." start="0" />
        <Enum name="RXRTSE_1" description="no description available" start="0x1" />
      </BitField>
      <BitField name="TXCTSC" description="Transmit CTS Configuration" start="4" size="1" access="Read/Write">
        <Enum name="TXCTSC_0" description="CTS input is sampled at the start of each character." start="0" />
        <Enum name="TXCTSC_1" description="CTS input is sampled when the transmitter is idle." start="0x1" />
      </BitField>
      <BitField name="TXCTSSRC" description="Transmit CTS Source" start="5" size="1" access="Read/Write">
        <Enum name="TXCTSSRC_0" description="CTS input is the CTS_B pin." start="0" />
        <Enum name="TXCTSSRC_1" description="CTS input is the inverted Receiver Match result." start="0x1" />
      </BitField>
      <BitField name="RTSWATER" description="Receive RTS Configuration" start="8" size="8" access="Read/Write" />
      <BitField name="TNP" description="Transmitter narrow pulse" start="16" size="2" access="Read/Write">
        <Enum name="TNP_0" description="1/OSR." start="0" />
        <Enum name="TNP_1" description="2/OSR." start="0x1" />
        <Enum name="TNP_2" description="3/OSR." start="0x2" />
        <Enum name="TNP_3" description="4/OSR." start="0x3" />
      </BitField>
      <BitField name="IREN" description="Infrared enable" start="18" size="1" access="Read/Write">
        <Enum name="IREN_0" description="IR disabled." start="0" />
        <Enum name="IREN_1" description="IR enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="FIFO" description="LPUART FIFO Register" start="+0x28" size="4" access="Read/Write" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth" start="0" size="3" access="ReadOnly">
        <Enum name="RXFIFOSIZE_0" description="Receive FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="RXFIFOSIZE_1" description="Receive FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="RXFIFOSIZE_2" description="Receive FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="RXFIFOSIZE_3" description="Receive FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="RXFIFOSIZE_4" description="Receive FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="RXFIFOSIZE_5" description="Receive FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="RXFIFOSIZE_6" description="Receive FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="RXFIFOSIZE_7" description="Receive FIFO/Buffer depth = 256 datawords." start="0x7" />
      </BitField>
      <BitField name="RXFE" description="Receive FIFO Enable" start="3" size="1" access="Read/Write">
        <Enum name="RXFE_0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" start="0" />
        <Enum name="RXFE_1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth" start="4" size="3" access="ReadOnly">
        <Enum name="TXFIFOSIZE_0" description="Transmit FIFO/Buffer depth = 1 dataword." start="0" />
        <Enum name="TXFIFOSIZE_1" description="Transmit FIFO/Buffer depth = 4 datawords." start="0x1" />
        <Enum name="TXFIFOSIZE_2" description="Transmit FIFO/Buffer depth = 8 datawords." start="0x2" />
        <Enum name="TXFIFOSIZE_3" description="Transmit FIFO/Buffer depth = 16 datawords." start="0x3" />
        <Enum name="TXFIFOSIZE_4" description="Transmit FIFO/Buffer depth = 32 datawords." start="0x4" />
        <Enum name="TXFIFOSIZE_5" description="Transmit FIFO/Buffer depth = 64 datawords." start="0x5" />
        <Enum name="TXFIFOSIZE_6" description="Transmit FIFO/Buffer depth = 128 datawords." start="0x6" />
        <Enum name="TXFIFOSIZE_7" description="Transmit FIFO/Buffer depth = 256 datawords" start="0x7" />
      </BitField>
      <BitField name="TXFE" description="Transmit FIFO Enable" start="7" size="1" access="Read/Write">
        <Enum name="TXFE_0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." start="0" />
        <Enum name="TXFE_1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." start="0x1" />
      </BitField>
      <BitField name="RXUFE" description="Receive FIFO Underflow Interrupt Enable" start="8" size="1" access="Read/Write">
        <Enum name="RXUFE_0" description="RXUF flag does not generate an interrupt to the host." start="0" />
        <Enum name="RXUFE_1" description="RXUF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable" start="9" size="1" access="Read/Write">
        <Enum name="TXOFE_0" description="TXOF flag does not generate an interrupt to the host." start="0" />
        <Enum name="TXOFE_1" description="TXOF flag generates an interrupt to the host." start="0x1" />
      </BitField>
      <BitField name="RXIDEN" description="Receiver Idle Empty Enable" start="10" size="3" access="Read/Write">
        <Enum name="RXIDEN_0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." start="0" />
        <Enum name="RXIDEN_1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." start="0x1" />
        <Enum name="RXIDEN_2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." start="0x2" />
        <Enum name="RXIDEN_3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." start="0x3" />
        <Enum name="RXIDEN_4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." start="0x4" />
        <Enum name="RXIDEN_5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." start="0x5" />
        <Enum name="RXIDEN_6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." start="0x6" />
        <Enum name="RXIDEN_7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." start="0x7" />
      </BitField>
      <BitField name="RXFLUSH" description="Receive FIFO/Buffer Flush" start="14" size="1" access="WriteOnly">
        <Enum name="RXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="RXFLUSH_1" description="All data in the receive FIFO/buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="TXFLUSH" description="Transmit FIFO/Buffer Flush" start="15" size="1" access="WriteOnly">
        <Enum name="TXFLUSH_0" description="No flush operation occurs." start="0" />
        <Enum name="TXFLUSH_1" description="All data in the transmit FIFO/Buffer is cleared out." start="0x1" />
      </BitField>
      <BitField name="RXUF" description="Receiver Buffer Underflow Flag" start="16" size="1" access="Read/Write">
        <Enum name="RXUF_0" description="No receive buffer underflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="RXUF_1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="TXOF" description="Transmitter Buffer Overflow Flag" start="17" size="1" access="Read/Write">
        <Enum name="TXOF_0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." start="0" />
        <Enum name="TXOF_1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." start="0x1" />
      </BitField>
      <BitField name="RXEMPT" description="Receive Buffer/FIFO Empty" start="22" size="1" access="ReadOnly">
        <Enum name="RXEMPT_0" description="Receive buffer is not empty." start="0" />
        <Enum name="RXEMPT_1" description="Receive buffer is empty." start="0x1" />
      </BitField>
      <BitField name="TXEMPT" description="Transmit Buffer/FIFO Empty" start="23" size="1" access="ReadOnly">
        <Enum name="TXEMPT_0" description="Transmit buffer is not empty." start="0" />
        <Enum name="TXEMPT_1" description="Transmit buffer is empty." start="0x1" />
      </BitField>
    </Register>
    <Register name="WATER" description="LPUART Watermark Register" start="+0x2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXWATER" description="Transmit Watermark" start="0" size="8" access="Read/Write" />
      <BitField name="TXCOUNT" description="Transmit Counter" start="8" size="8" access="ReadOnly" />
      <BitField name="RXWATER" description="Receive Watermark" start="16" size="8" access="Read/Write" />
      <BitField name="RXCOUNT" description="Receive Counter" start="24" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)" start="0x40073000">
    <Register name="CMP0_C0" description="CMP Control Register 0" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level" start="0" size="2" access="Read/Write">
        <Enum name="HYSTCTR_0" description="The hard block output has level 0 hysteresis internally." start="0" />
        <Enum name="HYSTCTR_1" description="The hard block output has level 1 hysteresis internally." start="0x1" />
        <Enum name="HYSTCTR_2" description="The hard block output has level 2 hysteresis internally." start="0x2" />
        <Enum name="HYSTCTR_3" description="The hard block output has level 3 hysteresis internally." start="0x3" />
      </BitField>
      <BitField name="OFFSET" description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level" start="2" size="1" access="Read/Write">
        <Enum name="OFFSET_0" description="The comparator hard block output has level 0 offset internally." start="0" />
        <Enum name="OFFSET_1" description="The comparator hard block output has level 1 offset internally." start="0x1" />
      </BitField>
      <BitField name="FILTER_CNT" description="Filter Sample Count" start="4" size="3" access="Read/Write">
        <Enum name="FILTER_CNT_0" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA." start="0" />
        <Enum name="FILTER_CNT_1" description="1 consecutive sample must agree (comparator output is simply sampled)." start="0x1" />
        <Enum name="FILTER_CNT_2" description="2 consecutive samples must agree." start="0x2" />
        <Enum name="FILTER_CNT_3" description="3 consecutive samples must agree." start="0x3" />
        <Enum name="FILTER_CNT_4" description="4 consecutive samples must agree." start="0x4" />
        <Enum name="FILTER_CNT_5" description="5 consecutive samples must agree." start="0x5" />
        <Enum name="FILTER_CNT_6" description="6 consecutive samples must agree." start="0x6" />
        <Enum name="FILTER_CNT_7" description="7 consecutive samples must agree." start="0x7" />
      </BitField>
      <BitField name="EN" description="Comparator Module Enable" start="8" size="1" access="Read/Write">
        <Enum name="EN_0" description="Analog Comparator is disabled." start="0" />
        <Enum name="EN_1" description="Analog Comparator is enabled." start="0x1" />
      </BitField>
      <BitField name="OPE" description="Comparator Output Pin Enable" start="9" size="1" access="Read/Write">
        <Enum name="OPE_0" description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." start="0" />
        <Enum name="OPE_1" description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin." start="0x1" />
      </BitField>
      <BitField name="COS" description="Comparator Output Select" start="10" size="1" access="Read/Write">
        <Enum name="COS_0" description="Set CMPO to equal COUT (filtered comparator output)." start="0" />
        <Enum name="COS_1" description="Set CMPO to equal COUTA (unfiltered comparator output)." start="0x1" />
      </BitField>
      <BitField name="INVT" description="Comparator invert" start="11" size="1" access="Read/Write">
        <Enum name="INVT_0" description="Does not invert the comparator output." start="0" />
        <Enum name="INVT_1" description="Inverts the comparator output." start="0x1" />
      </BitField>
      <BitField name="PMODE" description="Power Mode Select" start="12" size="1" access="Read/Write">
        <Enum name="PMODE_0" description="Low Speed (LS) comparison mode is selected." start="0" />
        <Enum name="PMODE_1" description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode." start="0x1" />
      </BitField>
      <BitField name="WE" description="Windowing Enable" start="14" size="1" access="Read/Write">
        <Enum name="WE_0" description="Windowing mode is not selected." start="0" />
        <Enum name="WE_1" description="Windowing mode is selected." start="0x1" />
      </BitField>
      <BitField name="SE" description="Sample Enable" start="15" size="1" access="Read/Write">
        <Enum name="SE_0" description="Sampling mode is not selected." start="0" />
        <Enum name="SE_1" description="Sampling mode is selected." start="0x1" />
      </BitField>
      <BitField name="FPR" description="Filter Sample Period" start="16" size="8" access="Read/Write" />
      <BitField name="COUT" description="Analog Comparator Output" start="24" size="1" access="ReadOnly" />
      <BitField name="CFF" description="Analog Comparator Flag Falling" start="25" size="1" access="Read/Write">
        <Enum name="CFF_0" description="A falling edge has not been detected on COUT." start="0" />
        <Enum name="CFF_1" description="A falling edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="CFR" description="Analog Comparator Flag Rising" start="26" size="1" access="Read/Write">
        <Enum name="CFR_0" description="A rising edge has not been detected on COUT." start="0" />
        <Enum name="CFR_1" description="A rising edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="IEF" description="Comparator Interrupt Enable Falling" start="27" size="1" access="Read/Write">
        <Enum name="IEF_0" description="Interrupt is disabled." start="0" />
        <Enum name="IEF_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="IER" description="Comparator Interrupt Enable Rising" start="28" size="1" access="Read/Write">
        <Enum name="IER_0" description="Interrupt is disabled." start="0" />
        <Enum name="IER_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="30" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C1" description="CMP Control Register 1" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VOSEL" description="DAC Output Voltage Select" start="0" size="8" access="Read/Write" />
      <BitField name="MSEL" description="Minus Input MUX Control" start="8" size="3" access="Read/Write">
        <Enum name="MSEL_0" description="IN0" start="0" />
        <Enum name="MSEL_1" description="IN1" start="0x1" />
        <Enum name="MSEL_2" description="IN2" start="0x2" />
        <Enum name="MSEL_3" description="IN3" start="0x3" />
        <Enum name="MSEL_4" description="IN4" start="0x4" />
        <Enum name="MSEL_5" description="IN5" start="0x5" />
        <Enum name="MSEL_6" description="IN6" start="0x6" />
        <Enum name="MSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="PSEL" description="Plus Input MUX Control" start="11" size="3" access="Read/Write">
        <Enum name="PSEL_0" description="IN0" start="0" />
        <Enum name="PSEL_1" description="IN1" start="0x1" />
        <Enum name="PSEL_2" description="IN2" start="0x2" />
        <Enum name="PSEL_3" description="IN3" start="0x3" />
        <Enum name="PSEL_4" description="IN4" start="0x4" />
        <Enum name="PSEL_5" description="IN5" start="0x5" />
        <Enum name="PSEL_6" description="IN6" start="0x6" />
        <Enum name="PSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="VRSEL" description="Supply Voltage Reference Source Select" start="14" size="1" access="Read/Write">
        <Enum name="VRSEL_0" description="Vin1 is selected as resistor ladder network supply reference Vin." start="0" />
        <Enum name="VRSEL_1" description="Vin2 is selected as resistor ladder network supply reference Vin." start="0x1" />
      </BitField>
      <BitField name="DACEN" description="DAC Enable" start="15" size="1" access="Read/Write">
        <Enum name="DACEN_0" description="DAC is disabled." start="0" />
        <Enum name="DACEN_1" description="DAC is enabled." start="0x1" />
      </BitField>
      <BitField name="CHN0" description="Channel 0 input enable" start="16" size="1" access="Read/Write" />
      <BitField name="CHN1" description="Channel 1 input enable" start="17" size="1" access="Read/Write" />
      <BitField name="CHN2" description="Channel 2 input enable" start="18" size="1" access="Read/Write" />
      <BitField name="CHN3" description="Channel 3 input enable" start="19" size="1" access="Read/Write" />
      <BitField name="CHN4" description="Channel 4 input enable" start="20" size="1" access="Read/Write" />
      <BitField name="CHN5" description="Channel 5 input enable" start="21" size="1" access="Read/Write" />
      <BitField name="CHN6" description="Channel 6 input enable" start="22" size="1" access="Read/Write" />
      <BitField name="CHN7" description="Channel 7 input enable" start="23" size="1" access="Read/Write" />
      <BitField name="INNSEL" description="Selection of the input to the negative port of the comparator" start="24" size="2" access="Read/Write">
        <Enum name="INNSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INNSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
      <BitField name="INPSEL" description="Selection of the input to the positive port of the comparator" start="27" size="2" access="Read/Write">
        <Enum name="INPSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INPSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C2" description="CMP Control Register 2" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACOn" description="The result of the input comparison for channel n" start="0" size="8" access="Read/Write" />
      <BitField name="INITMOD" description="Comparator and DAC initialization delay modulus." start="8" size="6" access="Read/Write">
        <Enum name="INITMOD_0" description="The modulus is set to 64(same with 111111)." start="0" />
      </BitField>
      <BitField name="NSAM" description="Number of sample clocks" start="14" size="2" access="Read/Write">
        <Enum name="NSAM_0" description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock." start="0" />
        <Enum name="NSAM_1" description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock." start="0x1" />
        <Enum name="NSAM_2" description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock." start="0x2" />
        <Enum name="NSAM_3" description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock." start="0x3" />
      </BitField>
      <BitField name="CH0F" description="Channel 0 input changed flag" start="16" size="1" access="Read/Write" />
      <BitField name="CH1F" description="Channel 1 input changed flag" start="17" size="1" access="Read/Write" />
      <BitField name="CH2F" description="Channel 2 input changed flag" start="18" size="1" access="Read/Write" />
      <BitField name="CH3F" description="Channel 3 input changed flag" start="19" size="1" access="Read/Write" />
      <BitField name="CH4F" description="Channel 4 input changed flag" start="20" size="1" access="Read/Write" />
      <BitField name="CH5F" description="Channel 5 input changed flag" start="21" size="1" access="Read/Write" />
      <BitField name="CH6F" description="Channel 6 input changed flag" start="22" size="1" access="Read/Write" />
      <BitField name="CH7F" description="Channel 7 input changed flag" start="23" size="1" access="Read/Write" />
      <BitField name="FXMXCH" description="Fixed channel selection" start="25" size="3" access="Read/Write">
        <Enum name="FXMXCH_0" description="Channel 0 is selected as the fixed reference input for the fixed mux port." start="0" />
        <Enum name="FXMXCH_1" description="Channel 1 is selected as the fixed reference input for the fixed mux port." start="0x1" />
        <Enum name="FXMXCH_2" description="Channel 2 is selected as the fixed reference input for the fixed mux port." start="0x2" />
        <Enum name="FXMXCH_3" description="Channel 3 is selected as the fixed reference input for the fixed mux port." start="0x3" />
        <Enum name="FXMXCH_4" description="Channel 4 is selected as the fixed reference input for the fixed mux port." start="0x4" />
        <Enum name="FXMXCH_5" description="Channel 5 is selected as the fixed reference input for the fixed mux port." start="0x5" />
        <Enum name="FXMXCH_6" description="Channel 6 is selected as the fixed reference input for the fixed mux port." start="0x6" />
        <Enum name="FXMXCH_7" description="Channel 7 is selected as the fixed reference input for the fixed mux port." start="0x7" />
      </BitField>
      <BitField name="FXMP" description="Fixed MUX Port" start="29" size="1" access="Read/Write">
        <Enum name="FXMP_0" description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round." start="0" />
        <Enum name="FXMP_1" description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round." start="0x1" />
      </BitField>
      <BitField name="RRIE" description="Round-Robin interrupt enable" start="30" size="1" access="Read/Write">
        <Enum name="RRIE_0" description="The round-robin interrupt is disabled." start="0" />
        <Enum name="RRIE_1" description="The round-robin interrupt is enabled when a comparison result changes from the last sample." start="0x1" />
      </BitField>
      <BitField name="RRE" description="Round-Robin Enable" start="31" size="1" access="Read/Write">
        <Enum name="RRE_0" description="Round-robin operation is disabled." start="0" />
        <Enum name="RRE_1" description="Round-robin operation is enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)" start="0x40074000">
    <Register name="CMP0_C0" description="CMP Control Register 0" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level" start="0" size="2" access="Read/Write">
        <Enum name="HYSTCTR_0" description="The hard block output has level 0 hysteresis internally." start="0" />
        <Enum name="HYSTCTR_1" description="The hard block output has level 1 hysteresis internally." start="0x1" />
        <Enum name="HYSTCTR_2" description="The hard block output has level 2 hysteresis internally." start="0x2" />
        <Enum name="HYSTCTR_3" description="The hard block output has level 3 hysteresis internally." start="0x3" />
      </BitField>
      <BitField name="OFFSET" description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level" start="2" size="1" access="Read/Write">
        <Enum name="OFFSET_0" description="The comparator hard block output has level 0 offset internally." start="0" />
        <Enum name="OFFSET_1" description="The comparator hard block output has level 1 offset internally." start="0x1" />
      </BitField>
      <BitField name="FILTER_CNT" description="Filter Sample Count" start="4" size="3" access="Read/Write">
        <Enum name="FILTER_CNT_0" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA." start="0" />
        <Enum name="FILTER_CNT_1" description="1 consecutive sample must agree (comparator output is simply sampled)." start="0x1" />
        <Enum name="FILTER_CNT_2" description="2 consecutive samples must agree." start="0x2" />
        <Enum name="FILTER_CNT_3" description="3 consecutive samples must agree." start="0x3" />
        <Enum name="FILTER_CNT_4" description="4 consecutive samples must agree." start="0x4" />
        <Enum name="FILTER_CNT_5" description="5 consecutive samples must agree." start="0x5" />
        <Enum name="FILTER_CNT_6" description="6 consecutive samples must agree." start="0x6" />
        <Enum name="FILTER_CNT_7" description="7 consecutive samples must agree." start="0x7" />
      </BitField>
      <BitField name="EN" description="Comparator Module Enable" start="8" size="1" access="Read/Write">
        <Enum name="EN_0" description="Analog Comparator is disabled." start="0" />
        <Enum name="EN_1" description="Analog Comparator is enabled." start="0x1" />
      </BitField>
      <BitField name="OPE" description="Comparator Output Pin Enable" start="9" size="1" access="Read/Write">
        <Enum name="OPE_0" description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." start="0" />
        <Enum name="OPE_1" description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin." start="0x1" />
      </BitField>
      <BitField name="COS" description="Comparator Output Select" start="10" size="1" access="Read/Write">
        <Enum name="COS_0" description="Set CMPO to equal COUT (filtered comparator output)." start="0" />
        <Enum name="COS_1" description="Set CMPO to equal COUTA (unfiltered comparator output)." start="0x1" />
      </BitField>
      <BitField name="INVT" description="Comparator invert" start="11" size="1" access="Read/Write">
        <Enum name="INVT_0" description="Does not invert the comparator output." start="0" />
        <Enum name="INVT_1" description="Inverts the comparator output." start="0x1" />
      </BitField>
      <BitField name="PMODE" description="Power Mode Select" start="12" size="1" access="Read/Write">
        <Enum name="PMODE_0" description="Low Speed (LS) comparison mode is selected." start="0" />
        <Enum name="PMODE_1" description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode." start="0x1" />
      </BitField>
      <BitField name="WE" description="Windowing Enable" start="14" size="1" access="Read/Write">
        <Enum name="WE_0" description="Windowing mode is not selected." start="0" />
        <Enum name="WE_1" description="Windowing mode is selected." start="0x1" />
      </BitField>
      <BitField name="SE" description="Sample Enable" start="15" size="1" access="Read/Write">
        <Enum name="SE_0" description="Sampling mode is not selected." start="0" />
        <Enum name="SE_1" description="Sampling mode is selected." start="0x1" />
      </BitField>
      <BitField name="FPR" description="Filter Sample Period" start="16" size="8" access="Read/Write" />
      <BitField name="COUT" description="Analog Comparator Output" start="24" size="1" access="ReadOnly" />
      <BitField name="CFF" description="Analog Comparator Flag Falling" start="25" size="1" access="Read/Write">
        <Enum name="CFF_0" description="A falling edge has not been detected on COUT." start="0" />
        <Enum name="CFF_1" description="A falling edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="CFR" description="Analog Comparator Flag Rising" start="26" size="1" access="Read/Write">
        <Enum name="CFR_0" description="A rising edge has not been detected on COUT." start="0" />
        <Enum name="CFR_1" description="A rising edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="IEF" description="Comparator Interrupt Enable Falling" start="27" size="1" access="Read/Write">
        <Enum name="IEF_0" description="Interrupt is disabled." start="0" />
        <Enum name="IEF_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="IER" description="Comparator Interrupt Enable Rising" start="28" size="1" access="Read/Write">
        <Enum name="IER_0" description="Interrupt is disabled." start="0" />
        <Enum name="IER_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="30" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C1" description="CMP Control Register 1" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VOSEL" description="DAC Output Voltage Select" start="0" size="8" access="Read/Write" />
      <BitField name="MSEL" description="Minus Input MUX Control" start="8" size="3" access="Read/Write">
        <Enum name="MSEL_0" description="IN0" start="0" />
        <Enum name="MSEL_1" description="IN1" start="0x1" />
        <Enum name="MSEL_2" description="IN2" start="0x2" />
        <Enum name="MSEL_3" description="IN3" start="0x3" />
        <Enum name="MSEL_4" description="IN4" start="0x4" />
        <Enum name="MSEL_5" description="IN5" start="0x5" />
        <Enum name="MSEL_6" description="IN6" start="0x6" />
        <Enum name="MSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="PSEL" description="Plus Input MUX Control" start="11" size="3" access="Read/Write">
        <Enum name="PSEL_0" description="IN0" start="0" />
        <Enum name="PSEL_1" description="IN1" start="0x1" />
        <Enum name="PSEL_2" description="IN2" start="0x2" />
        <Enum name="PSEL_3" description="IN3" start="0x3" />
        <Enum name="PSEL_4" description="IN4" start="0x4" />
        <Enum name="PSEL_5" description="IN5" start="0x5" />
        <Enum name="PSEL_6" description="IN6" start="0x6" />
        <Enum name="PSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="VRSEL" description="Supply Voltage Reference Source Select" start="14" size="1" access="Read/Write">
        <Enum name="VRSEL_0" description="Vin1 is selected as resistor ladder network supply reference Vin." start="0" />
        <Enum name="VRSEL_1" description="Vin2 is selected as resistor ladder network supply reference Vin." start="0x1" />
      </BitField>
      <BitField name="DACEN" description="DAC Enable" start="15" size="1" access="Read/Write">
        <Enum name="DACEN_0" description="DAC is disabled." start="0" />
        <Enum name="DACEN_1" description="DAC is enabled." start="0x1" />
      </BitField>
      <BitField name="CHN0" description="Channel 0 input enable" start="16" size="1" access="Read/Write" />
      <BitField name="CHN1" description="Channel 1 input enable" start="17" size="1" access="Read/Write" />
      <BitField name="CHN2" description="Channel 2 input enable" start="18" size="1" access="Read/Write" />
      <BitField name="CHN3" description="Channel 3 input enable" start="19" size="1" access="Read/Write" />
      <BitField name="CHN4" description="Channel 4 input enable" start="20" size="1" access="Read/Write" />
      <BitField name="CHN5" description="Channel 5 input enable" start="21" size="1" access="Read/Write" />
      <BitField name="CHN6" description="Channel 6 input enable" start="22" size="1" access="Read/Write" />
      <BitField name="CHN7" description="Channel 7 input enable" start="23" size="1" access="Read/Write" />
      <BitField name="INNSEL" description="Selection of the input to the negative port of the comparator" start="24" size="2" access="Read/Write">
        <Enum name="INNSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INNSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
      <BitField name="INPSEL" description="Selection of the input to the positive port of the comparator" start="27" size="2" access="Read/Write">
        <Enum name="INPSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INPSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C2" description="CMP Control Register 2" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACOn" description="The result of the input comparison for channel n" start="0" size="8" access="Read/Write" />
      <BitField name="INITMOD" description="Comparator and DAC initialization delay modulus." start="8" size="6" access="Read/Write">
        <Enum name="INITMOD_0" description="The modulus is set to 64(same with 111111)." start="0" />
      </BitField>
      <BitField name="NSAM" description="Number of sample clocks" start="14" size="2" access="Read/Write">
        <Enum name="NSAM_0" description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock." start="0" />
        <Enum name="NSAM_1" description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock." start="0x1" />
        <Enum name="NSAM_2" description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock." start="0x2" />
        <Enum name="NSAM_3" description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock." start="0x3" />
      </BitField>
      <BitField name="CH0F" description="Channel 0 input changed flag" start="16" size="1" access="Read/Write" />
      <BitField name="CH1F" description="Channel 1 input changed flag" start="17" size="1" access="Read/Write" />
      <BitField name="CH2F" description="Channel 2 input changed flag" start="18" size="1" access="Read/Write" />
      <BitField name="CH3F" description="Channel 3 input changed flag" start="19" size="1" access="Read/Write" />
      <BitField name="CH4F" description="Channel 4 input changed flag" start="20" size="1" access="Read/Write" />
      <BitField name="CH5F" description="Channel 5 input changed flag" start="21" size="1" access="Read/Write" />
      <BitField name="CH6F" description="Channel 6 input changed flag" start="22" size="1" access="Read/Write" />
      <BitField name="CH7F" description="Channel 7 input changed flag" start="23" size="1" access="Read/Write" />
      <BitField name="FXMXCH" description="Fixed channel selection" start="25" size="3" access="Read/Write">
        <Enum name="FXMXCH_0" description="Channel 0 is selected as the fixed reference input for the fixed mux port." start="0" />
        <Enum name="FXMXCH_1" description="Channel 1 is selected as the fixed reference input for the fixed mux port." start="0x1" />
        <Enum name="FXMXCH_2" description="Channel 2 is selected as the fixed reference input for the fixed mux port." start="0x2" />
        <Enum name="FXMXCH_3" description="Channel 3 is selected as the fixed reference input for the fixed mux port." start="0x3" />
        <Enum name="FXMXCH_4" description="Channel 4 is selected as the fixed reference input for the fixed mux port." start="0x4" />
        <Enum name="FXMXCH_5" description="Channel 5 is selected as the fixed reference input for the fixed mux port." start="0x5" />
        <Enum name="FXMXCH_6" description="Channel 6 is selected as the fixed reference input for the fixed mux port." start="0x6" />
        <Enum name="FXMXCH_7" description="Channel 7 is selected as the fixed reference input for the fixed mux port." start="0x7" />
      </BitField>
      <BitField name="FXMP" description="Fixed MUX Port" start="29" size="1" access="Read/Write">
        <Enum name="FXMP_0" description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round." start="0" />
        <Enum name="FXMP_1" description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round." start="0x1" />
      </BitField>
      <BitField name="RRIE" description="Round-Robin interrupt enable" start="30" size="1" access="Read/Write">
        <Enum name="RRIE_0" description="The round-robin interrupt is disabled." start="0" />
        <Enum name="RRIE_1" description="The round-robin interrupt is enabled when a comparison result changes from the last sample." start="0x1" />
      </BitField>
      <BitField name="RRE" description="Round-Robin Enable" start="31" size="1" access="Read/Write">
        <Enum name="RRE_0" description="Round-robin operation is disabled." start="0" />
        <Enum name="RRE_1" description="Round-robin operation is enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP2" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)" start="0x40075000">
    <Register name="CMP0_C0" description="CMP Control Register 0" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level" start="0" size="2" access="Read/Write">
        <Enum name="HYSTCTR_0" description="The hard block output has level 0 hysteresis internally." start="0" />
        <Enum name="HYSTCTR_1" description="The hard block output has level 1 hysteresis internally." start="0x1" />
        <Enum name="HYSTCTR_2" description="The hard block output has level 2 hysteresis internally." start="0x2" />
        <Enum name="HYSTCTR_3" description="The hard block output has level 3 hysteresis internally." start="0x3" />
      </BitField>
      <BitField name="OFFSET" description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level" start="2" size="1" access="Read/Write">
        <Enum name="OFFSET_0" description="The comparator hard block output has level 0 offset internally." start="0" />
        <Enum name="OFFSET_1" description="The comparator hard block output has level 1 offset internally." start="0x1" />
      </BitField>
      <BitField name="FILTER_CNT" description="Filter Sample Count" start="4" size="3" access="Read/Write">
        <Enum name="FILTER_CNT_0" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA." start="0" />
        <Enum name="FILTER_CNT_1" description="1 consecutive sample must agree (comparator output is simply sampled)." start="0x1" />
        <Enum name="FILTER_CNT_2" description="2 consecutive samples must agree." start="0x2" />
        <Enum name="FILTER_CNT_3" description="3 consecutive samples must agree." start="0x3" />
        <Enum name="FILTER_CNT_4" description="4 consecutive samples must agree." start="0x4" />
        <Enum name="FILTER_CNT_5" description="5 consecutive samples must agree." start="0x5" />
        <Enum name="FILTER_CNT_6" description="6 consecutive samples must agree." start="0x6" />
        <Enum name="FILTER_CNT_7" description="7 consecutive samples must agree." start="0x7" />
      </BitField>
      <BitField name="EN" description="Comparator Module Enable" start="8" size="1" access="Read/Write">
        <Enum name="EN_0" description="Analog Comparator is disabled." start="0" />
        <Enum name="EN_1" description="Analog Comparator is enabled." start="0x1" />
      </BitField>
      <BitField name="OPE" description="Comparator Output Pin Enable" start="9" size="1" access="Read/Write">
        <Enum name="OPE_0" description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." start="0" />
        <Enum name="OPE_1" description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin." start="0x1" />
      </BitField>
      <BitField name="COS" description="Comparator Output Select" start="10" size="1" access="Read/Write">
        <Enum name="COS_0" description="Set CMPO to equal COUT (filtered comparator output)." start="0" />
        <Enum name="COS_1" description="Set CMPO to equal COUTA (unfiltered comparator output)." start="0x1" />
      </BitField>
      <BitField name="INVT" description="Comparator invert" start="11" size="1" access="Read/Write">
        <Enum name="INVT_0" description="Does not invert the comparator output." start="0" />
        <Enum name="INVT_1" description="Inverts the comparator output." start="0x1" />
      </BitField>
      <BitField name="PMODE" description="Power Mode Select" start="12" size="1" access="Read/Write">
        <Enum name="PMODE_0" description="Low Speed (LS) comparison mode is selected." start="0" />
        <Enum name="PMODE_1" description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode." start="0x1" />
      </BitField>
      <BitField name="WE" description="Windowing Enable" start="14" size="1" access="Read/Write">
        <Enum name="WE_0" description="Windowing mode is not selected." start="0" />
        <Enum name="WE_1" description="Windowing mode is selected." start="0x1" />
      </BitField>
      <BitField name="SE" description="Sample Enable" start="15" size="1" access="Read/Write">
        <Enum name="SE_0" description="Sampling mode is not selected." start="0" />
        <Enum name="SE_1" description="Sampling mode is selected." start="0x1" />
      </BitField>
      <BitField name="FPR" description="Filter Sample Period" start="16" size="8" access="Read/Write" />
      <BitField name="COUT" description="Analog Comparator Output" start="24" size="1" access="ReadOnly" />
      <BitField name="CFF" description="Analog Comparator Flag Falling" start="25" size="1" access="Read/Write">
        <Enum name="CFF_0" description="A falling edge has not been detected on COUT." start="0" />
        <Enum name="CFF_1" description="A falling edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="CFR" description="Analog Comparator Flag Rising" start="26" size="1" access="Read/Write">
        <Enum name="CFR_0" description="A rising edge has not been detected on COUT." start="0" />
        <Enum name="CFR_1" description="A rising edge on COUT has occurred." start="0x1" />
      </BitField>
      <BitField name="IEF" description="Comparator Interrupt Enable Falling" start="27" size="1" access="Read/Write">
        <Enum name="IEF_0" description="Interrupt is disabled." start="0" />
        <Enum name="IEF_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="IER" description="Comparator Interrupt Enable Rising" start="28" size="1" access="Read/Write">
        <Enum name="IER_0" description="Interrupt is disabled." start="0" />
        <Enum name="IER_1" description="Interrupt is enabled." start="0x1" />
      </BitField>
      <BitField name="DMAEN" description="DMA Enable" start="30" size="1" access="Read/Write">
        <Enum name="DMAEN_0" description="DMA is disabled." start="0" />
        <Enum name="DMAEN_1" description="DMA is enabled." start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C1" description="CMP Control Register 1" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VOSEL" description="DAC Output Voltage Select" start="0" size="8" access="Read/Write" />
      <BitField name="MSEL" description="Minus Input MUX Control" start="8" size="3" access="Read/Write">
        <Enum name="MSEL_0" description="IN0" start="0" />
        <Enum name="MSEL_1" description="IN1" start="0x1" />
        <Enum name="MSEL_2" description="IN2" start="0x2" />
        <Enum name="MSEL_3" description="IN3" start="0x3" />
        <Enum name="MSEL_4" description="IN4" start="0x4" />
        <Enum name="MSEL_5" description="IN5" start="0x5" />
        <Enum name="MSEL_6" description="IN6" start="0x6" />
        <Enum name="MSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="PSEL" description="Plus Input MUX Control" start="11" size="3" access="Read/Write">
        <Enum name="PSEL_0" description="IN0" start="0" />
        <Enum name="PSEL_1" description="IN1" start="0x1" />
        <Enum name="PSEL_2" description="IN2" start="0x2" />
        <Enum name="PSEL_3" description="IN3" start="0x3" />
        <Enum name="PSEL_4" description="IN4" start="0x4" />
        <Enum name="PSEL_5" description="IN5" start="0x5" />
        <Enum name="PSEL_6" description="IN6" start="0x6" />
        <Enum name="PSEL_7" description="IN7" start="0x7" />
      </BitField>
      <BitField name="VRSEL" description="Supply Voltage Reference Source Select" start="14" size="1" access="Read/Write">
        <Enum name="VRSEL_0" description="Vin1 is selected as resistor ladder network supply reference Vin." start="0" />
        <Enum name="VRSEL_1" description="Vin2 is selected as resistor ladder network supply reference Vin." start="0x1" />
      </BitField>
      <BitField name="DACEN" description="DAC Enable" start="15" size="1" access="Read/Write">
        <Enum name="DACEN_0" description="DAC is disabled." start="0" />
        <Enum name="DACEN_1" description="DAC is enabled." start="0x1" />
      </BitField>
      <BitField name="CHN0" description="Channel 0 input enable" start="16" size="1" access="Read/Write" />
      <BitField name="CHN1" description="Channel 1 input enable" start="17" size="1" access="Read/Write" />
      <BitField name="CHN2" description="Channel 2 input enable" start="18" size="1" access="Read/Write" />
      <BitField name="CHN3" description="Channel 3 input enable" start="19" size="1" access="Read/Write" />
      <BitField name="CHN4" description="Channel 4 input enable" start="20" size="1" access="Read/Write" />
      <BitField name="CHN5" description="Channel 5 input enable" start="21" size="1" access="Read/Write" />
      <BitField name="CHN6" description="Channel 6 input enable" start="22" size="1" access="Read/Write" />
      <BitField name="CHN7" description="Channel 7 input enable" start="23" size="1" access="Read/Write" />
      <BitField name="INNSEL" description="Selection of the input to the negative port of the comparator" start="24" size="2" access="Read/Write">
        <Enum name="INNSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INNSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
      <BitField name="INPSEL" description="Selection of the input to the positive port of the comparator" start="27" size="2" access="Read/Write">
        <Enum name="INPSEL_0" description="IN0, from the 8-bit DAC output" start="0" />
        <Enum name="INPSEL_1" description="IN1, from the analog 8-1 mux" start="0x1" />
      </BitField>
    </Register>
    <Register name="CMP0_C2" description="CMP Control Register 2" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACOn" description="The result of the input comparison for channel n" start="0" size="8" access="Read/Write" />
      <BitField name="INITMOD" description="Comparator and DAC initialization delay modulus." start="8" size="6" access="Read/Write">
        <Enum name="INITMOD_0" description="The modulus is set to 64(same with 111111)." start="0" />
      </BitField>
      <BitField name="NSAM" description="Number of sample clocks" start="14" size="2" access="Read/Write">
        <Enum name="NSAM_0" description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock." start="0" />
        <Enum name="NSAM_1" description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock." start="0x1" />
        <Enum name="NSAM_2" description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock." start="0x2" />
        <Enum name="NSAM_3" description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock." start="0x3" />
      </BitField>
      <BitField name="CH0F" description="Channel 0 input changed flag" start="16" size="1" access="Read/Write" />
      <BitField name="CH1F" description="Channel 1 input changed flag" start="17" size="1" access="Read/Write" />
      <BitField name="CH2F" description="Channel 2 input changed flag" start="18" size="1" access="Read/Write" />
      <BitField name="CH3F" description="Channel 3 input changed flag" start="19" size="1" access="Read/Write" />
      <BitField name="CH4F" description="Channel 4 input changed flag" start="20" size="1" access="Read/Write" />
      <BitField name="CH5F" description="Channel 5 input changed flag" start="21" size="1" access="Read/Write" />
      <BitField name="CH6F" description="Channel 6 input changed flag" start="22" size="1" access="Read/Write" />
      <BitField name="CH7F" description="Channel 7 input changed flag" start="23" size="1" access="Read/Write" />
      <BitField name="FXMXCH" description="Fixed channel selection" start="25" size="3" access="Read/Write">
        <Enum name="FXMXCH_0" description="Channel 0 is selected as the fixed reference input for the fixed mux port." start="0" />
        <Enum name="FXMXCH_1" description="Channel 1 is selected as the fixed reference input for the fixed mux port." start="0x1" />
        <Enum name="FXMXCH_2" description="Channel 2 is selected as the fixed reference input for the fixed mux port." start="0x2" />
        <Enum name="FXMXCH_3" description="Channel 3 is selected as the fixed reference input for the fixed mux port." start="0x3" />
        <Enum name="FXMXCH_4" description="Channel 4 is selected as the fixed reference input for the fixed mux port." start="0x4" />
        <Enum name="FXMXCH_5" description="Channel 5 is selected as the fixed reference input for the fixed mux port." start="0x5" />
        <Enum name="FXMXCH_6" description="Channel 6 is selected as the fixed reference input for the fixed mux port." start="0x6" />
        <Enum name="FXMXCH_7" description="Channel 7 is selected as the fixed reference input for the fixed mux port." start="0x7" />
      </BitField>
      <BitField name="FXMP" description="Fixed MUX Port" start="29" size="1" access="Read/Write">
        <Enum name="FXMP_0" description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round." start="0" />
        <Enum name="FXMP_1" description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round." start="0x1" />
      </BitField>
      <BitField name="RRIE" description="Round-Robin interrupt enable" start="30" size="1" access="Read/Write">
        <Enum name="RRIE_0" description="The round-robin interrupt is disabled." start="0" />
        <Enum name="RRIE_1" description="The round-robin interrupt is enabled when a comparison result changes from the last sample." start="0x1" />
      </BitField>
      <BitField name="RRE" description="Round-Robin Enable" start="31" size="1" access="Read/Write">
        <Enum name="RRE_0" description="Round-robin operation is disabled." start="0" />
        <Enum name="RRE_1" description="Round-robin operation is enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" description="PMC" start="0x4007D000">
    <Register name="PMC_LVDSC1" description="Low Voltage Detect Status and Control 1 Register" start="+0" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="LVDRE" description="Low Voltage Detect Reset Enable" start="4" size="1" access="Read/Write">
        <Enum name="LVDRE_0" description="No system resets on low voltage detect events." start="0" />
        <Enum name="LVDRE_1" description="If the supply voltage falls below VLVD, a system reset will be generated." start="0x1" />
      </BitField>
      <BitField name="LVDIE" description="Low Voltage Detect Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="LVDIE_0" description="Hardware interrupt disabled (use polling)" start="0" />
        <Enum name="LVDIE_1" description="Request a hardware interrupt when LVDF = 1" start="0x1" />
      </BitField>
      <BitField name="LVDACK" description="Low Voltage Detect Acknowledge" start="6" size="1" access="WriteOnly" />
      <BitField name="LVDF" description="Low Voltage Detect Flag" start="7" size="1" access="ReadOnly">
        <Enum name="LVDF_0" description="Low-voltage event not detected" start="0" />
        <Enum name="LVDF_1" description="Low-voltage event detected" start="0x1" />
      </BitField>
    </Register>
    <Register name="PMC_LVDSC2" description="Low Voltage Detect Status and Control 2 Register" start="+0x1" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="LVWIE" description="Low-Voltage Warning Interrupt Enable" start="5" size="1" access="Read/Write">
        <Enum name="LVWIE_0" description="Hardware interrupt disabled (use polling)" start="0" />
        <Enum name="LVWIE_1" description="Request a hardware interrupt when LVWF=1" start="0x1" />
      </BitField>
      <BitField name="LVWACK" description="Low-Voltage Warning Acknowledge" start="6" size="1" access="WriteOnly" />
      <BitField name="LVWF" description="Low-Voltage Warning Flag" start="7" size="1" access="ReadOnly">
        <Enum name="LVWF_0" description="Low-voltage warning event not detected" start="0" />
        <Enum name="LVWF_1" description="Low-voltage warning event detected" start="0x1" />
      </BitField>
    </Register>
    <Register name="PMC_REGSC" description="Regulator Status and Control Register" start="+0x2" size="1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField name="BIASEN" description="Bias Enable Bit" start="0" size="1" access="Read/Write">
        <Enum name="BIASEN_0" description="Biasing disabled, core logic can run in full performance" start="0" />
        <Enum name="BIASEN_1" description="Biasing enabled, core logic is slower and there are restrictions in allowed system clock speed (see Data Sheet for details)" start="0x1" />
      </BitField>
      <BitField name="CLKBIASDIS" description="Clock Bias Disable Bit" start="1" size="1" access="Read/Write">
        <Enum name="CLKBIASDIS_0" description="No effect" start="0" />
        <Enum name="CLKBIASDIS_1" description="In STOP or VLPS mode the bias currents and reference voltages for the following clock modules are disabled: SIRC, FIRC, PLL. (if available on device)" start="0x1" />
      </BitField>
      <BitField name="REGFPM" description="Regulator in Full Performance Mode Status Bit" start="2" size="1" access="ReadOnly">
        <Enum name="REGFPM_0" description="Regulator is in low power mode or transition to/from" start="0" />
        <Enum name="REGFPM_1" description="Regulator is in full performance mode" start="0x1" />
      </BitField>
      <BitField name="LPOSTAT" description="LPO Status Bit" start="6" size="1" access="ReadOnly">
        <Enum name="LPOSTAT_0" description="Low power oscillator in low phase" start="0" />
        <Enum name="LPOSTAT_1" description="Low power oscillator in high phase" start="0x1" />
      </BitField>
      <BitField name="LPODIS" description="LPO Disable Bit" start="7" size="1" access="Read/Write">
        <Enum name="LPODIS_0" description="Low power oscillator enabled" start="0" />
        <Enum name="LPODIS_1" description="Low power oscillator disabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="PMC_LPOTRIM" description="Low Power Oscillator Trim Register" start="+0x4" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="LPOTRIM" description="LPO trimming bits" start="0" size="5" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" description="System Mode Controller" start="0x4007E000">
    <Register name="SMC_VERID" description="SMC Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Specification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_0" description="Standard features implemented" start="0" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="SMC_PARAM" description="SMC Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="EHSRUN" description="Existence of HSRUN feature" start="0" size="1" access="ReadOnly">
        <Enum name="EHSRUN_0" description="The feature is not available." start="0" />
        <Enum name="EHSRUN_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ELLS" description="Existence of LLS feature" start="3" size="1" access="ReadOnly">
        <Enum name="ELLS_0" description="The feature is not available." start="0" />
        <Enum name="ELLS_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ELLS2" description="Existence of LLS2 feature" start="5" size="1" access="ReadOnly">
        <Enum name="ELLS2_0" description="The feature is not available." start="0" />
        <Enum name="ELLS2_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="EVLLS0" description="Existence of VLLS0 feature" start="6" size="1" access="ReadOnly">
        <Enum name="EVLLS0_0" description="The feature is not available." start="0" />
        <Enum name="EVLLS0_1" description="The feature is available." start="0x1" />
      </BitField>
    </Register>
    <Register name="SMC_PMPROT" description="Power Mode Protection register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AVLP" description="Allow Very-Low-Power Modes" start="5" size="1" access="Read/Write">
        <Enum name="AVLP_0" description="VLPR, VLPW, and VLPS are not allowed." start="0" />
        <Enum name="AVLP_1" description="VLPR, VLPW, and VLPS are allowed." start="0x1" />
      </BitField>
      <BitField name="AHSRUN" description="Allow High Speed Run mode" start="7" size="1" access="Read/Write">
        <Enum name="AHSRUN_0" description="HSRUN is not allowed" start="0" />
        <Enum name="AHSRUN_1" description="HSRUN is allowed" start="0x1" />
      </BitField>
    </Register>
    <Register name="SMC_PMCTRL" description="Power Mode Control register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STOPM" description="Stop Mode Control" start="0" size="3" access="Read/Write">
        <Enum name="STOPM_0" description="Normal Stop (STOP)" start="0" />
        <Enum name="STOPM_2" description="Very-Low-Power Stop (VLPS)" start="0x2" />
        <Enum name="STOPM_6" description="Reseved" start="0x6" />
      </BitField>
      <BitField name="STOPA" description="Stop Aborted" start="3" size="1" access="ReadOnly">
        <Enum name="STOPA_0" description="The previous stop mode entry was successful." start="0" />
        <Enum name="STOPA_1" description="The previous stop mode entry was aborted." start="0x1" />
      </BitField>
      <BitField name="RUNM" description="Run Mode Control" start="5" size="2" access="Read/Write">
        <Enum name="RUNM_0" description="Normal Run mode (RUN)" start="0" />
        <Enum name="RUNM_2" description="Very-Low-Power Run mode (VLPR)" start="0x2" />
        <Enum name="RUNM_3" description="High Speed Run mode (HSRUN)" start="0x3" />
      </BitField>
    </Register>
    <Register name="SMC_STOPCTRL" description="Stop Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField name="PSTOPO" description="Partial Stop Option" start="6" size="2" access="Read/Write">
        <Enum name="PSTOPO_0" description="STOP - Normal Stop mode" start="0" />
        <Enum name="PSTOPO_1" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" start="0x1" />
        <Enum name="PSTOPO_2" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" start="0x2" />
      </BitField>
    </Register>
    <Register name="SMC_PMSTAT" description="Power Mode Status register" start="+0x14" size="4" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField name="PMSTAT" description="Power Mode Status" start="0" size="8" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" description="Reset Control Module" start="0x4007F000">
    <Register name="RCM_VERID" description="Version ID Register" start="+0" size="4" access="ReadOnly" reset_value="0x3000003" reset_mask="0xFFFFFFFF">
      <BitField name="FEATURE" description="Feature Specification Number" start="0" size="16" access="ReadOnly">
        <Enum name="FEATURE_3" description="Standard feature set." start="0x3" />
      </BitField>
      <BitField name="MINOR" description="Minor Version Number" start="16" size="8" access="ReadOnly" />
      <BitField name="MAJOR" description="Major Version Number" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="RCM_PARAM" description="Parameter Register" start="+0x4" size="4" access="ReadOnly" reset_value="0x26EF" reset_mask="0xFFFFFFFF">
      <BitField name="ELVD" description="Existence of SRS[LVD] status indication feature" start="1" size="1" access="ReadOnly">
        <Enum name="ELVD_0" description="The feature is not available." start="0" />
        <Enum name="ELVD_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ELOC" description="Existence of SRS[LOC] status indication feature" start="2" size="1" access="ReadOnly">
        <Enum name="ELOC_0" description="The feature is not available." start="0" />
        <Enum name="ELOC_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ELOL" description="Existence of SRS[LOL] status indication feature" start="3" size="1" access="ReadOnly">
        <Enum name="ELOL_0" description="The feature is not available." start="0" />
        <Enum name="ELOL_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="EWDOG" description="Existence of SRS[WDOG] status indication feature" start="5" size="1" access="ReadOnly">
        <Enum name="EWDOG_0" description="The feature is not available." start="0" />
        <Enum name="EWDOG_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="EPIN" description="Existence of SRS[PIN] status indication feature" start="6" size="1" access="ReadOnly">
        <Enum name="EPIN_0" description="The feature is not available." start="0" />
        <Enum name="EPIN_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="EPOR" description="Existence of SRS[POR] status indication feature" start="7" size="1" access="ReadOnly">
        <Enum name="EPOR_0" description="The feature is not available." start="0" />
        <Enum name="EPOR_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ELOCKUP" description="Existence of SRS[LOCKUP] status indication feature" start="9" size="1" access="ReadOnly">
        <Enum name="ELOCKUP_0" description="The feature is not available." start="0" />
        <Enum name="ELOCKUP_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ESW" description="Existence of SRS[SW] status indication feature" start="10" size="1" access="ReadOnly">
        <Enum name="ESW_0" description="The feature is not available." start="0" />
        <Enum name="ESW_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ESACKERR" description="Existence of SRS[SACKERR] status indication feature" start="13" size="1" access="ReadOnly">
        <Enum name="ESACKERR_0" description="The feature is not available." start="0" />
        <Enum name="ESACKERR_1" description="The feature is available." start="0x1" />
      </BitField>
      <BitField name="ECORE1" description="Existence of SRS[CORE1] status indication feature" start="16" size="1" access="ReadOnly">
        <Enum name="ECORE1_0" description="The feature is not available." start="0" />
        <Enum name="ECORE1_1" description="The feature is available." start="0x1" />
      </BitField>
    </Register>
    <Register name="RCM_SRS" description="System Reset Status Register" start="+0x8" size="4" access="ReadOnly" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField name="LVD" description="Low-Voltage Detect Reset or High-Voltage Detect Reset" start="1" size="1" access="ReadOnly">
        <Enum name="LVD_0" description="Reset not caused by LVD trip, HVD trip or POR" start="0" />
        <Enum name="LVD_1" description="Reset caused by LVD trip, HVD trip or POR" start="0x1" />
      </BitField>
      <BitField name="LOC" description="Loss-of-Clock Reset" start="2" size="1" access="ReadOnly">
        <Enum name="LOC_0" description="Reset not caused by a loss of external clock." start="0" />
        <Enum name="LOC_1" description="Reset caused by a loss of external clock." start="0x1" />
      </BitField>
      <BitField name="LOL" description="Loss-of-Lock Reset" start="3" size="1" access="ReadOnly">
        <Enum name="LOL_0" description="Reset not caused by a loss of lock in the PLL/FLL" start="0" />
        <Enum name="LOL_1" description="Reset caused by a loss of lock in the PLL/FLL" start="0x1" />
      </BitField>
      <BitField name="WDOG" description="Watchdog" start="5" size="1" access="ReadOnly">
        <Enum name="WDOG_0" description="Reset not caused by watchdog timeout" start="0" />
        <Enum name="WDOG_1" description="Reset caused by watchdog timeout" start="0x1" />
      </BitField>
      <BitField name="PIN" description="External Reset Pin" start="6" size="1" access="ReadOnly">
        <Enum name="PIN_0" description="Reset not caused by external reset pin" start="0" />
        <Enum name="PIN_1" description="Reset caused by external reset pin" start="0x1" />
      </BitField>
      <BitField name="POR" description="Power-On Reset" start="7" size="1" access="ReadOnly">
        <Enum name="POR_0" description="Reset not caused by POR" start="0" />
        <Enum name="POR_1" description="Reset caused by POR" start="0x1" />
      </BitField>
      <BitField name="JTAG" description="JTAG generated reset" start="8" size="1" access="ReadOnly">
        <Enum name="JTAG_0" description="Reset not caused by JTAG" start="0" />
        <Enum name="JTAG_1" description="Reset caused by JTAG" start="0x1" />
      </BitField>
      <BitField name="LOCKUP" description="Core Lockup" start="9" size="1" access="ReadOnly">
        <Enum name="LOCKUP_0" description="Reset not caused by core LOCKUP event" start="0" />
        <Enum name="LOCKUP_1" description="Reset caused by core LOCKUP event" start="0x1" />
      </BitField>
      <BitField name="SW" description="Software" start="10" size="1" access="ReadOnly">
        <Enum name="SW_0" description="Reset not caused by software setting of SYSRESETREQ bit" start="0" />
        <Enum name="SW_1" description="Reset caused by software setting of SYSRESETREQ bit" start="0x1" />
      </BitField>
      <BitField name="MDM_AP" description="MDM-AP System Reset Request" start="11" size="1" access="ReadOnly">
        <Enum name="MDM_AP_0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" start="0" />
        <Enum name="MDM_AP_1" description="Reset was caused by host debugger system setting of the System Reset Request bit" start="0x1" />
      </BitField>
      <BitField name="SACKERR" description="Stop Acknowledge Error" start="13" size="1" access="ReadOnly">
        <Enum name="SACKERR_0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" start="0" />
        <Enum name="SACKERR_1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="RCM_RPC" description="Reset Pin Control register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes" start="0" size="2" access="Read/Write">
        <Enum name="RSTFLTSRW_0" description="All filtering disabled" start="0" />
        <Enum name="RSTFLTSRW_1" description="Bus clock filter enabled for normal operation" start="0x1" />
        <Enum name="RSTFLTSRW_2" description="LPO clock filter enabled for normal operation" start="0x2" />
      </BitField>
      <BitField name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode" start="2" size="1" access="Read/Write">
        <Enum name="RSTFLTSS_0" description="All filtering disabled" start="0" />
        <Enum name="RSTFLTSS_1" description="LPO clock filter enabled" start="0x1" />
      </BitField>
      <BitField name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select" start="8" size="5" access="Read/Write" />
    </Register>
    <Register name="RCM_MR" description="Mode Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BOOTROM" description="Boot ROM Configuration" start="1" size="2" access="Read/Write">
        <Enum name="BOOTROM_0" description="Boot from Flash" start="0" />
        <Enum name="BOOTROM_1" description="Boot from ROM due to BOOTCFG0 pin assertion / Reserved if no Boot pin" start="0x1" />
        <Enum name="BOOTROM_2" description="Boot form ROM due to FOPT[7] configuration" start="0x2" />
        <Enum name="BOOTROM_3" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration" start="0x3" />
      </BitField>
    </Register>
    <Register name="RCM_FM" description="Force Mode Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FORCEROM" description="Force ROM Boot" start="1" size="2" access="Read/Write">
        <Enum name="FORCEROM_0" description="No effect" start="0" />
        <Enum name="FORCEROM_1" description="Force boot from ROM with RCM_MR[1] set." start="0x1" />
        <Enum name="FORCEROM_2" description="Force boot from ROM with RCM_MR[2] set." start="0x2" />
        <Enum name="FORCEROM_3" description="Force boot from ROM with RCM_MR[2:1] set." start="0x3" />
      </BitField>
    </Register>
    <Register name="RCM_SSRS" description="Sticky System Reset Status Register" start="+0x18" size="4" access="Read/Write" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField name="SLVD" description="Sticky Low-Voltage Detect Reset" start="1" size="1" access="Read/Write">
        <Enum name="SLVD_0" description="Reset not caused by LVD trip or POR" start="0" />
        <Enum name="SLVD_1" description="Reset caused by LVD trip or POR" start="0x1" />
      </BitField>
      <BitField name="SLOC" description="Sticky Loss-of-Clock Reset" start="2" size="1" access="Read/Write">
        <Enum name="SLOC_0" description="Reset not caused by a loss of external clock." start="0" />
        <Enum name="SLOC_1" description="Reset caused by a loss of external clock." start="0x1" />
      </BitField>
      <BitField name="SLOL" description="Sticky Loss-of-Lock Reset" start="3" size="1" access="Read/Write">
        <Enum name="SLOL_0" description="Reset not caused by a loss of lock in the PLL/FLL" start="0" />
        <Enum name="SLOL_1" description="Reset caused by a loss of lock in the PLL/FLL" start="0x1" />
      </BitField>
      <BitField name="SWDOG" description="Sticky Watchdog" start="5" size="1" access="Read/Write">
        <Enum name="SWDOG_0" description="Reset not caused by watchdog timeout" start="0" />
        <Enum name="SWDOG_1" description="Reset caused by watchdog timeout" start="0x1" />
      </BitField>
      <BitField name="SPIN" description="Sticky External Reset Pin" start="6" size="1" access="Read/Write">
        <Enum name="SPIN_0" description="Reset not caused by external reset pin" start="0" />
        <Enum name="SPIN_1" description="Reset caused by external reset pin" start="0x1" />
      </BitField>
      <BitField name="SPOR" description="Sticky Power-On Reset" start="7" size="1" access="Read/Write">
        <Enum name="SPOR_0" description="Reset not caused by POR" start="0" />
        <Enum name="SPOR_1" description="Reset caused by POR" start="0x1" />
      </BitField>
      <BitField name="SJTAG" description="Sticky JTAG generated reset" start="8" size="1" access="Read/Write">
        <Enum name="SJTAG_0" description="Reset not caused by JTAG" start="0" />
        <Enum name="SJTAG_1" description="Reset caused by JTAG" start="0x1" />
      </BitField>
      <BitField name="SLOCKUP" description="Sticky Core Lockup" start="9" size="1" access="Read/Write">
        <Enum name="SLOCKUP_0" description="Reset not caused by core LOCKUP event" start="0" />
        <Enum name="SLOCKUP_1" description="Reset caused by core LOCKUP event" start="0x1" />
      </BitField>
      <BitField name="SSW" description="Sticky Software" start="10" size="1" access="Read/Write">
        <Enum name="SSW_0" description="Reset not caused by software setting of SYSRESETREQ bit" start="0" />
        <Enum name="SSW_1" description="Reset caused by software setting of SYSRESETREQ bit" start="0x1" />
      </BitField>
      <BitField name="SMDM_AP" description="Sticky MDM-AP System Reset Request" start="11" size="1" access="Read/Write">
        <Enum name="SMDM_AP_0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" start="0" />
        <Enum name="SMDM_AP_1" description="Reset was caused by host debugger system setting of the System Reset Request bit" start="0x1" />
      </BitField>
      <BitField name="SSACKERR" description="Sticky Stop Acknowledge Error" start="13" size="1" access="Read/Write">
        <Enum name="SSACKERR_0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" start="0" />
        <Enum name="SSACKERR_1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" start="0x1" />
      </BitField>
    </Register>
    <Register name="RCM_SRIE" description="System Reset Interrupt Enable Register" start="+0x1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DELAY" description="Reset Delay Time" start="0" size="2" access="Read/Write">
        <Enum name="DELAY_0" description="10 LPO cycles" start="0" />
        <Enum name="DELAY_1" description="34 LPO cycles" start="0x1" />
        <Enum name="DELAY_2" description="130 LPO cycles" start="0x2" />
        <Enum name="DELAY_3" description="514 LPO cycles" start="0x3" />
      </BitField>
      <BitField name="LOC" description="Loss-of-Clock Interrupt" start="2" size="1" access="Read/Write">
        <Enum name="LOC_0" description="Interrupt disabled." start="0" />
        <Enum name="LOC_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LOL" description="Loss-of-Lock Interrupt" start="3" size="1" access="Read/Write">
        <Enum name="LOL_0" description="Interrupt disabled." start="0" />
        <Enum name="LOL_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="WDOG" description="Watchdog Interrupt" start="5" size="1" access="Read/Write">
        <Enum name="WDOG_0" description="Interrupt disabled." start="0" />
        <Enum name="WDOG_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="PIN" description="External Reset Pin Interrupt" start="6" size="1" access="Read/Write">
        <Enum name="PIN_0" description="Reset not caused by external reset pin" start="0" />
        <Enum name="PIN_1" description="Reset caused by external reset pin" start="0x1" />
      </BitField>
      <BitField name="GIE" description="Global Interrupt Enable" start="7" size="1" access="Read/Write">
        <Enum name="GIE_0" description="All interrupt sources disabled." start="0" />
        <Enum name="GIE_1" description="All interrupt sources enabled. Note that the individual interrupt-enable bits still need to be set to generate interrupts." start="0x1" />
      </BitField>
      <BitField name="JTAG" description="JTAG generated reset" start="8" size="1" access="Read/Write">
        <Enum name="JTAG_0" description="Interrupt disabled." start="0" />
        <Enum name="JTAG_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="LOCKUP" description="Core Lockup Interrupt" start="9" size="1" access="Read/Write">
        <Enum name="LOCKUP_0" description="Interrupt disabled." start="0" />
        <Enum name="LOCKUP_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SW" description="Software Interrupt" start="10" size="1" access="Read/Write">
        <Enum name="SW_0" description="Interrupt disabled." start="0" />
        <Enum name="SW_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="MDM_AP" description="MDM-AP System Reset Request" start="11" size="1" access="Read/Write">
        <Enum name="MDM_AP_0" description="Interrupt disabled." start="0" />
        <Enum name="MDM_AP_1" description="Interrupt enabled." start="0x1" />
      </BitField>
      <BitField name="SACKERR" description="Stop Acknowledge Error Interrupt" start="13" size="1" access="Read/Write">
        <Enum name="SACKERR_0" description="Interrupt disabled." start="0" />
        <Enum name="SACKERR_1" description="Interrupt enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" description="General Purpose Input/Output" start="0x400FF000">
    <Register name="GPIOA_PDOR" description="Port Data Output Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDO0" description="Port Data Output" start="0" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO1" description="Port Data Output" start="1" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO2" description="Port Data Output" start="2" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO3" description="Port Data Output" start="3" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO4" description="Port Data Output" start="4" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO5" description="Port Data Output" start="5" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO6" description="Port Data Output" start="6" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO7" description="Port Data Output" start="7" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO8" description="Port Data Output" start="8" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO9" description="Port Data Output" start="9" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO10" description="Port Data Output" start="10" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO11" description="Port Data Output" start="11" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO12" description="Port Data Output" start="12" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO13" description="Port Data Output" start="13" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO14" description="Port Data Output" start="14" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO15" description="Port Data Output" start="15" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO16" description="Port Data Output" start="16" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO17" description="Port Data Output" start="17" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO18" description="Port Data Output" start="18" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO19" description="Port Data Output" start="19" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO20" description="Port Data Output" start="20" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO21" description="Port Data Output" start="21" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO22" description="Port Data Output" start="22" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO23" description="Port Data Output" start="23" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO24" description="Port Data Output" start="24" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO25" description="Port Data Output" start="25" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO26" description="Port Data Output" start="26" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO27" description="Port Data Output" start="27" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO28" description="Port Data Output" start="28" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO29" description="Port Data Output" start="29" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO30" description="Port Data Output" start="30" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO31" description="Port Data Output" start="31" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOA_PSOR" description="Port Set Output Register" start="+0x4" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTSO0" description="Port Set Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO1" description="Port Set Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO2" description="Port Set Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO3" description="Port Set Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO4" description="Port Set Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO5" description="Port Set Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO6" description="Port Set Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO7" description="Port Set Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO8" description="Port Set Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO9" description="Port Set Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO10" description="Port Set Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO11" description="Port Set Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO12" description="Port Set Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO13" description="Port Set Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO14" description="Port Set Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO15" description="Port Set Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO16" description="Port Set Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO17" description="Port Set Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO18" description="Port Set Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO19" description="Port Set Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO20" description="Port Set Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO21" description="Port Set Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO22" description="Port Set Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO23" description="Port Set Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO24" description="Port Set Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO25" description="Port Set Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO26" description="Port Set Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO27" description="Port Set Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO28" description="Port Set Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO29" description="Port Set Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO30" description="Port Set Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO31" description="Port Set Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOA_PCOR" description="Port Clear Output Register" start="+0x8" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTCO0" description="Port Clear Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO1" description="Port Clear Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO2" description="Port Clear Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO3" description="Port Clear Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO4" description="Port Clear Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO5" description="Port Clear Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO6" description="Port Clear Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO7" description="Port Clear Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO8" description="Port Clear Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO9" description="Port Clear Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO10" description="Port Clear Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO11" description="Port Clear Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO12" description="Port Clear Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO13" description="Port Clear Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO14" description="Port Clear Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO15" description="Port Clear Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO16" description="Port Clear Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO17" description="Port Clear Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO18" description="Port Clear Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO19" description="Port Clear Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO20" description="Port Clear Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO21" description="Port Clear Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO22" description="Port Clear Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO23" description="Port Clear Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO24" description="Port Clear Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO25" description="Port Clear Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO26" description="Port Clear Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO27" description="Port Clear Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO28" description="Port Clear Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO29" description="Port Clear Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO30" description="Port Clear Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO31" description="Port Clear Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOA_PTOR" description="Port Toggle Output Register" start="+0xC" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTTO0" description="Port Toggle Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO1" description="Port Toggle Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO2" description="Port Toggle Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO3" description="Port Toggle Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO4" description="Port Toggle Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO5" description="Port Toggle Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO6" description="Port Toggle Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO7" description="Port Toggle Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO8" description="Port Toggle Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO9" description="Port Toggle Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO10" description="Port Toggle Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO11" description="Port Toggle Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO12" description="Port Toggle Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO13" description="Port Toggle Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO14" description="Port Toggle Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO15" description="Port Toggle Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO16" description="Port Toggle Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO17" description="Port Toggle Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO18" description="Port Toggle Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO19" description="Port Toggle Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO20" description="Port Toggle Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO21" description="Port Toggle Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO22" description="Port Toggle Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO23" description="Port Toggle Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO24" description="Port Toggle Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO25" description="Port Toggle Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO26" description="Port Toggle Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO27" description="Port Toggle Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO28" description="Port Toggle Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO29" description="Port Toggle Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO30" description="Port Toggle Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO31" description="Port Toggle Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOA_PDIR" description="Port Data Input Register" start="+0x10" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI0" description="Port Data Input" start="0" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI1" description="Port Data Input" start="1" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI2" description="Port Data Input" start="2" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI3" description="Port Data Input" start="3" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI4" description="Port Data Input" start="4" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI5" description="Port Data Input" start="5" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI6" description="Port Data Input" start="6" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI7" description="Port Data Input" start="7" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI8" description="Port Data Input" start="8" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI9" description="Port Data Input" start="9" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI10" description="Port Data Input" start="10" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI11" description="Port Data Input" start="11" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI12" description="Port Data Input" start="12" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI13" description="Port Data Input" start="13" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI14" description="Port Data Input" start="14" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI15" description="Port Data Input" start="15" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI16" description="Port Data Input" start="16" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI17" description="Port Data Input" start="17" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI18" description="Port Data Input" start="18" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI19" description="Port Data Input" start="19" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI20" description="Port Data Input" start="20" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI21" description="Port Data Input" start="21" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI22" description="Port Data Input" start="22" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI23" description="Port Data Input" start="23" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI24" description="Port Data Input" start="24" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI25" description="Port Data Input" start="25" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI26" description="Port Data Input" start="26" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI27" description="Port Data Input" start="27" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI28" description="Port Data Input" start="28" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI29" description="Port Data Input" start="29" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI30" description="Port Data Input" start="30" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI31" description="Port Data Input" start="31" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOA_PDDR" description="Port Data Direction Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDD0" description="Port Data Direction" start="0" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD1" description="Port Data Direction" start="1" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD2" description="Port Data Direction" start="2" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD3" description="Port Data Direction" start="3" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD4" description="Port Data Direction" start="4" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD5" description="Port Data Direction" start="5" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD6" description="Port Data Direction" start="6" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD7" description="Port Data Direction" start="7" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD8" description="Port Data Direction" start="8" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD9" description="Port Data Direction" start="9" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD10" description="Port Data Direction" start="10" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD11" description="Port Data Direction" start="11" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD12" description="Port Data Direction" start="12" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD13" description="Port Data Direction" start="13" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD14" description="Port Data Direction" start="14" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD15" description="Port Data Direction" start="15" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD16" description="Port Data Direction" start="16" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD17" description="Port Data Direction" start="17" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD18" description="Port Data Direction" start="18" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD19" description="Port Data Direction" start="19" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD20" description="Port Data Direction" start="20" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD21" description="Port Data Direction" start="21" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD22" description="Port Data Direction" start="22" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD23" description="Port Data Direction" start="23" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD24" description="Port Data Direction" start="24" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD25" description="Port Data Direction" start="25" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD26" description="Port Data Direction" start="26" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD27" description="Port Data Direction" start="27" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD28" description="Port Data Direction" start="28" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD29" description="Port Data Direction" start="29" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD30" description="Port Data Direction" start="30" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD31" description="Port Data Direction" start="31" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" description="General Purpose Input/Output" start="0x400FF040">
    <Register name="GPIOB_PDOR" description="Port Data Output Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDO0" description="Port Data Output" start="0" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO1" description="Port Data Output" start="1" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO2" description="Port Data Output" start="2" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO3" description="Port Data Output" start="3" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO4" description="Port Data Output" start="4" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO5" description="Port Data Output" start="5" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO6" description="Port Data Output" start="6" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO7" description="Port Data Output" start="7" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO8" description="Port Data Output" start="8" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO9" description="Port Data Output" start="9" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO10" description="Port Data Output" start="10" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO11" description="Port Data Output" start="11" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO12" description="Port Data Output" start="12" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO13" description="Port Data Output" start="13" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO14" description="Port Data Output" start="14" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO15" description="Port Data Output" start="15" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO16" description="Port Data Output" start="16" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO17" description="Port Data Output" start="17" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO18" description="Port Data Output" start="18" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO19" description="Port Data Output" start="19" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO20" description="Port Data Output" start="20" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO21" description="Port Data Output" start="21" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO22" description="Port Data Output" start="22" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO23" description="Port Data Output" start="23" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO24" description="Port Data Output" start="24" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO25" description="Port Data Output" start="25" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO26" description="Port Data Output" start="26" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO27" description="Port Data Output" start="27" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO28" description="Port Data Output" start="28" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO29" description="Port Data Output" start="29" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO30" description="Port Data Output" start="30" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO31" description="Port Data Output" start="31" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOB_PSOR" description="Port Set Output Register" start="+0x4" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTSO0" description="Port Set Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO1" description="Port Set Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO2" description="Port Set Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO3" description="Port Set Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO4" description="Port Set Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO5" description="Port Set Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO6" description="Port Set Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO7" description="Port Set Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO8" description="Port Set Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO9" description="Port Set Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO10" description="Port Set Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO11" description="Port Set Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO12" description="Port Set Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO13" description="Port Set Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO14" description="Port Set Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO15" description="Port Set Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO16" description="Port Set Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO17" description="Port Set Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO18" description="Port Set Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO19" description="Port Set Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO20" description="Port Set Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO21" description="Port Set Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO22" description="Port Set Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO23" description="Port Set Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO24" description="Port Set Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO25" description="Port Set Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO26" description="Port Set Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO27" description="Port Set Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO28" description="Port Set Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO29" description="Port Set Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO30" description="Port Set Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO31" description="Port Set Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOB_PCOR" description="Port Clear Output Register" start="+0x8" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTCO0" description="Port Clear Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO1" description="Port Clear Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO2" description="Port Clear Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO3" description="Port Clear Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO4" description="Port Clear Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO5" description="Port Clear Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO6" description="Port Clear Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO7" description="Port Clear Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO8" description="Port Clear Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO9" description="Port Clear Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO10" description="Port Clear Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO11" description="Port Clear Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO12" description="Port Clear Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO13" description="Port Clear Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO14" description="Port Clear Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO15" description="Port Clear Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO16" description="Port Clear Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO17" description="Port Clear Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO18" description="Port Clear Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO19" description="Port Clear Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO20" description="Port Clear Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO21" description="Port Clear Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO22" description="Port Clear Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO23" description="Port Clear Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO24" description="Port Clear Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO25" description="Port Clear Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO26" description="Port Clear Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO27" description="Port Clear Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO28" description="Port Clear Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO29" description="Port Clear Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO30" description="Port Clear Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO31" description="Port Clear Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOB_PTOR" description="Port Toggle Output Register" start="+0xC" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTTO0" description="Port Toggle Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO1" description="Port Toggle Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO2" description="Port Toggle Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO3" description="Port Toggle Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO4" description="Port Toggle Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO5" description="Port Toggle Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO6" description="Port Toggle Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO7" description="Port Toggle Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO8" description="Port Toggle Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO9" description="Port Toggle Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO10" description="Port Toggle Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO11" description="Port Toggle Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO12" description="Port Toggle Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO13" description="Port Toggle Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO14" description="Port Toggle Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO15" description="Port Toggle Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO16" description="Port Toggle Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO17" description="Port Toggle Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO18" description="Port Toggle Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO19" description="Port Toggle Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO20" description="Port Toggle Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO21" description="Port Toggle Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO22" description="Port Toggle Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO23" description="Port Toggle Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO24" description="Port Toggle Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO25" description="Port Toggle Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO26" description="Port Toggle Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO27" description="Port Toggle Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO28" description="Port Toggle Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO29" description="Port Toggle Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO30" description="Port Toggle Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO31" description="Port Toggle Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOB_PDIR" description="Port Data Input Register" start="+0x10" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI0" description="Port Data Input" start="0" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI1" description="Port Data Input" start="1" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI2" description="Port Data Input" start="2" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI3" description="Port Data Input" start="3" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI4" description="Port Data Input" start="4" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI5" description="Port Data Input" start="5" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI6" description="Port Data Input" start="6" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI7" description="Port Data Input" start="7" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI8" description="Port Data Input" start="8" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI9" description="Port Data Input" start="9" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI10" description="Port Data Input" start="10" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI11" description="Port Data Input" start="11" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI12" description="Port Data Input" start="12" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI13" description="Port Data Input" start="13" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI14" description="Port Data Input" start="14" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI15" description="Port Data Input" start="15" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI16" description="Port Data Input" start="16" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI17" description="Port Data Input" start="17" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI18" description="Port Data Input" start="18" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI19" description="Port Data Input" start="19" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI20" description="Port Data Input" start="20" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI21" description="Port Data Input" start="21" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI22" description="Port Data Input" start="22" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI23" description="Port Data Input" start="23" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI24" description="Port Data Input" start="24" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI25" description="Port Data Input" start="25" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI26" description="Port Data Input" start="26" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI27" description="Port Data Input" start="27" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI28" description="Port Data Input" start="28" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI29" description="Port Data Input" start="29" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI30" description="Port Data Input" start="30" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI31" description="Port Data Input" start="31" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOB_PDDR" description="Port Data Direction Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDD0" description="Port Data Direction" start="0" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD1" description="Port Data Direction" start="1" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD2" description="Port Data Direction" start="2" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD3" description="Port Data Direction" start="3" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD4" description="Port Data Direction" start="4" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD5" description="Port Data Direction" start="5" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD6" description="Port Data Direction" start="6" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD7" description="Port Data Direction" start="7" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD8" description="Port Data Direction" start="8" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD9" description="Port Data Direction" start="9" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD10" description="Port Data Direction" start="10" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD11" description="Port Data Direction" start="11" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD12" description="Port Data Direction" start="12" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD13" description="Port Data Direction" start="13" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD14" description="Port Data Direction" start="14" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD15" description="Port Data Direction" start="15" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD16" description="Port Data Direction" start="16" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD17" description="Port Data Direction" start="17" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD18" description="Port Data Direction" start="18" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD19" description="Port Data Direction" start="19" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD20" description="Port Data Direction" start="20" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD21" description="Port Data Direction" start="21" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD22" description="Port Data Direction" start="22" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD23" description="Port Data Direction" start="23" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD24" description="Port Data Direction" start="24" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD25" description="Port Data Direction" start="25" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD26" description="Port Data Direction" start="26" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD27" description="Port Data Direction" start="27" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD28" description="Port Data Direction" start="28" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD29" description="Port Data Direction" start="29" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD30" description="Port Data Direction" start="30" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD31" description="Port Data Direction" start="31" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" description="General Purpose Input/Output" start="0x400FF080">
    <Register name="GPIOC_PDOR" description="Port Data Output Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDO0" description="Port Data Output" start="0" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO1" description="Port Data Output" start="1" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO2" description="Port Data Output" start="2" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO3" description="Port Data Output" start="3" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO4" description="Port Data Output" start="4" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO5" description="Port Data Output" start="5" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO6" description="Port Data Output" start="6" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO7" description="Port Data Output" start="7" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO8" description="Port Data Output" start="8" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO9" description="Port Data Output" start="9" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO10" description="Port Data Output" start="10" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO11" description="Port Data Output" start="11" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO12" description="Port Data Output" start="12" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO13" description="Port Data Output" start="13" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO14" description="Port Data Output" start="14" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO15" description="Port Data Output" start="15" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO16" description="Port Data Output" start="16" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO17" description="Port Data Output" start="17" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO18" description="Port Data Output" start="18" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO19" description="Port Data Output" start="19" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO20" description="Port Data Output" start="20" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO21" description="Port Data Output" start="21" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO22" description="Port Data Output" start="22" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO23" description="Port Data Output" start="23" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO24" description="Port Data Output" start="24" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO25" description="Port Data Output" start="25" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO26" description="Port Data Output" start="26" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO27" description="Port Data Output" start="27" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO28" description="Port Data Output" start="28" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO29" description="Port Data Output" start="29" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO30" description="Port Data Output" start="30" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO31" description="Port Data Output" start="31" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOC_PSOR" description="Port Set Output Register" start="+0x4" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTSO0" description="Port Set Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO1" description="Port Set Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO2" description="Port Set Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO3" description="Port Set Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO4" description="Port Set Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO5" description="Port Set Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO6" description="Port Set Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO7" description="Port Set Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO8" description="Port Set Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO9" description="Port Set Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO10" description="Port Set Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO11" description="Port Set Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO12" description="Port Set Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO13" description="Port Set Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO14" description="Port Set Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO15" description="Port Set Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO16" description="Port Set Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO17" description="Port Set Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO18" description="Port Set Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO19" description="Port Set Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO20" description="Port Set Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO21" description="Port Set Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO22" description="Port Set Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO23" description="Port Set Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO24" description="Port Set Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO25" description="Port Set Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO26" description="Port Set Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO27" description="Port Set Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO28" description="Port Set Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO29" description="Port Set Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO30" description="Port Set Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO31" description="Port Set Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOC_PCOR" description="Port Clear Output Register" start="+0x8" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTCO0" description="Port Clear Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO1" description="Port Clear Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO2" description="Port Clear Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO3" description="Port Clear Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO4" description="Port Clear Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO5" description="Port Clear Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO6" description="Port Clear Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO7" description="Port Clear Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO8" description="Port Clear Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO9" description="Port Clear Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO10" description="Port Clear Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO11" description="Port Clear Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO12" description="Port Clear Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO13" description="Port Clear Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO14" description="Port Clear Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO15" description="Port Clear Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO16" description="Port Clear Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO17" description="Port Clear Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO18" description="Port Clear Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO19" description="Port Clear Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO20" description="Port Clear Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO21" description="Port Clear Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO22" description="Port Clear Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO23" description="Port Clear Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO24" description="Port Clear Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO25" description="Port Clear Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO26" description="Port Clear Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO27" description="Port Clear Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO28" description="Port Clear Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO29" description="Port Clear Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO30" description="Port Clear Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO31" description="Port Clear Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOC_PTOR" description="Port Toggle Output Register" start="+0xC" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTTO0" description="Port Toggle Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO1" description="Port Toggle Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO2" description="Port Toggle Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO3" description="Port Toggle Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO4" description="Port Toggle Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO5" description="Port Toggle Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO6" description="Port Toggle Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO7" description="Port Toggle Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO8" description="Port Toggle Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO9" description="Port Toggle Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO10" description="Port Toggle Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO11" description="Port Toggle Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO12" description="Port Toggle Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO13" description="Port Toggle Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO14" description="Port Toggle Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO15" description="Port Toggle Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO16" description="Port Toggle Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO17" description="Port Toggle Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO18" description="Port Toggle Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO19" description="Port Toggle Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO20" description="Port Toggle Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO21" description="Port Toggle Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO22" description="Port Toggle Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO23" description="Port Toggle Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO24" description="Port Toggle Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO25" description="Port Toggle Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO26" description="Port Toggle Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO27" description="Port Toggle Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO28" description="Port Toggle Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO29" description="Port Toggle Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO30" description="Port Toggle Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO31" description="Port Toggle Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOC_PDIR" description="Port Data Input Register" start="+0x10" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI0" description="Port Data Input" start="0" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI1" description="Port Data Input" start="1" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI2" description="Port Data Input" start="2" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI3" description="Port Data Input" start="3" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI4" description="Port Data Input" start="4" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI5" description="Port Data Input" start="5" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI6" description="Port Data Input" start="6" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI7" description="Port Data Input" start="7" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI8" description="Port Data Input" start="8" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI9" description="Port Data Input" start="9" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI10" description="Port Data Input" start="10" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI11" description="Port Data Input" start="11" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI12" description="Port Data Input" start="12" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI13" description="Port Data Input" start="13" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI14" description="Port Data Input" start="14" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI15" description="Port Data Input" start="15" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI16" description="Port Data Input" start="16" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI17" description="Port Data Input" start="17" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI18" description="Port Data Input" start="18" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI19" description="Port Data Input" start="19" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI20" description="Port Data Input" start="20" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI21" description="Port Data Input" start="21" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI22" description="Port Data Input" start="22" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI23" description="Port Data Input" start="23" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI24" description="Port Data Input" start="24" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI25" description="Port Data Input" start="25" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI26" description="Port Data Input" start="26" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI27" description="Port Data Input" start="27" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI28" description="Port Data Input" start="28" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI29" description="Port Data Input" start="29" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI30" description="Port Data Input" start="30" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI31" description="Port Data Input" start="31" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOC_PDDR" description="Port Data Direction Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDD0" description="Port Data Direction" start="0" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD1" description="Port Data Direction" start="1" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD2" description="Port Data Direction" start="2" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD3" description="Port Data Direction" start="3" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD4" description="Port Data Direction" start="4" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD5" description="Port Data Direction" start="5" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD6" description="Port Data Direction" start="6" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD7" description="Port Data Direction" start="7" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD8" description="Port Data Direction" start="8" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD9" description="Port Data Direction" start="9" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD10" description="Port Data Direction" start="10" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD11" description="Port Data Direction" start="11" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD12" description="Port Data Direction" start="12" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD13" description="Port Data Direction" start="13" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD14" description="Port Data Direction" start="14" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD15" description="Port Data Direction" start="15" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD16" description="Port Data Direction" start="16" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD17" description="Port Data Direction" start="17" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD18" description="Port Data Direction" start="18" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD19" description="Port Data Direction" start="19" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD20" description="Port Data Direction" start="20" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD21" description="Port Data Direction" start="21" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD22" description="Port Data Direction" start="22" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD23" description="Port Data Direction" start="23" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD24" description="Port Data Direction" start="24" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD25" description="Port Data Direction" start="25" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD26" description="Port Data Direction" start="26" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD27" description="Port Data Direction" start="27" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD28" description="Port Data Direction" start="28" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD29" description="Port Data Direction" start="29" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD30" description="Port Data Direction" start="30" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD31" description="Port Data Direction" start="31" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" description="General Purpose Input/Output" start="0x400FF0C0">
    <Register name="GPIOD_PDOR" description="Port Data Output Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDO0" description="Port Data Output" start="0" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO1" description="Port Data Output" start="1" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO2" description="Port Data Output" start="2" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO3" description="Port Data Output" start="3" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO4" description="Port Data Output" start="4" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO5" description="Port Data Output" start="5" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO6" description="Port Data Output" start="6" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO7" description="Port Data Output" start="7" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO8" description="Port Data Output" start="8" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO9" description="Port Data Output" start="9" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO10" description="Port Data Output" start="10" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO11" description="Port Data Output" start="11" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO12" description="Port Data Output" start="12" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO13" description="Port Data Output" start="13" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO14" description="Port Data Output" start="14" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO15" description="Port Data Output" start="15" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO16" description="Port Data Output" start="16" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO17" description="Port Data Output" start="17" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO18" description="Port Data Output" start="18" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO19" description="Port Data Output" start="19" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO20" description="Port Data Output" start="20" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO21" description="Port Data Output" start="21" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO22" description="Port Data Output" start="22" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO23" description="Port Data Output" start="23" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO24" description="Port Data Output" start="24" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO25" description="Port Data Output" start="25" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO26" description="Port Data Output" start="26" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO27" description="Port Data Output" start="27" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO28" description="Port Data Output" start="28" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO29" description="Port Data Output" start="29" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO30" description="Port Data Output" start="30" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO31" description="Port Data Output" start="31" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOD_PSOR" description="Port Set Output Register" start="+0x4" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTSO0" description="Port Set Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO1" description="Port Set Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO2" description="Port Set Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO3" description="Port Set Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO4" description="Port Set Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO5" description="Port Set Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO6" description="Port Set Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO7" description="Port Set Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO8" description="Port Set Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO9" description="Port Set Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO10" description="Port Set Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO11" description="Port Set Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO12" description="Port Set Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO13" description="Port Set Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO14" description="Port Set Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO15" description="Port Set Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO16" description="Port Set Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO17" description="Port Set Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO18" description="Port Set Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO19" description="Port Set Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO20" description="Port Set Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO21" description="Port Set Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO22" description="Port Set Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO23" description="Port Set Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO24" description="Port Set Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO25" description="Port Set Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO26" description="Port Set Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO27" description="Port Set Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO28" description="Port Set Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO29" description="Port Set Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO30" description="Port Set Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO31" description="Port Set Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOD_PCOR" description="Port Clear Output Register" start="+0x8" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTCO0" description="Port Clear Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO1" description="Port Clear Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO2" description="Port Clear Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO3" description="Port Clear Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO4" description="Port Clear Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO5" description="Port Clear Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO6" description="Port Clear Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO7" description="Port Clear Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO8" description="Port Clear Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO9" description="Port Clear Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO10" description="Port Clear Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO11" description="Port Clear Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO12" description="Port Clear Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO13" description="Port Clear Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO14" description="Port Clear Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO15" description="Port Clear Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO16" description="Port Clear Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO17" description="Port Clear Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO18" description="Port Clear Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO19" description="Port Clear Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO20" description="Port Clear Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO21" description="Port Clear Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO22" description="Port Clear Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO23" description="Port Clear Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO24" description="Port Clear Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO25" description="Port Clear Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO26" description="Port Clear Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO27" description="Port Clear Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO28" description="Port Clear Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO29" description="Port Clear Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO30" description="Port Clear Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO31" description="Port Clear Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOD_PTOR" description="Port Toggle Output Register" start="+0xC" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTTO0" description="Port Toggle Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO1" description="Port Toggle Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO2" description="Port Toggle Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO3" description="Port Toggle Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO4" description="Port Toggle Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO5" description="Port Toggle Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO6" description="Port Toggle Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO7" description="Port Toggle Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO8" description="Port Toggle Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO9" description="Port Toggle Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO10" description="Port Toggle Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO11" description="Port Toggle Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO12" description="Port Toggle Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO13" description="Port Toggle Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO14" description="Port Toggle Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO15" description="Port Toggle Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO16" description="Port Toggle Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO17" description="Port Toggle Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO18" description="Port Toggle Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO19" description="Port Toggle Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO20" description="Port Toggle Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO21" description="Port Toggle Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO22" description="Port Toggle Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO23" description="Port Toggle Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO24" description="Port Toggle Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO25" description="Port Toggle Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO26" description="Port Toggle Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO27" description="Port Toggle Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO28" description="Port Toggle Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO29" description="Port Toggle Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO30" description="Port Toggle Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO31" description="Port Toggle Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOD_PDIR" description="Port Data Input Register" start="+0x10" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI0" description="Port Data Input" start="0" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI1" description="Port Data Input" start="1" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI2" description="Port Data Input" start="2" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI3" description="Port Data Input" start="3" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI4" description="Port Data Input" start="4" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI5" description="Port Data Input" start="5" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI6" description="Port Data Input" start="6" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI7" description="Port Data Input" start="7" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI8" description="Port Data Input" start="8" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI9" description="Port Data Input" start="9" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI10" description="Port Data Input" start="10" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI11" description="Port Data Input" start="11" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI12" description="Port Data Input" start="12" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI13" description="Port Data Input" start="13" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI14" description="Port Data Input" start="14" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI15" description="Port Data Input" start="15" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI16" description="Port Data Input" start="16" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI17" description="Port Data Input" start="17" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI18" description="Port Data Input" start="18" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI19" description="Port Data Input" start="19" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI20" description="Port Data Input" start="20" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI21" description="Port Data Input" start="21" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI22" description="Port Data Input" start="22" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI23" description="Port Data Input" start="23" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI24" description="Port Data Input" start="24" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI25" description="Port Data Input" start="25" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI26" description="Port Data Input" start="26" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI27" description="Port Data Input" start="27" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI28" description="Port Data Input" start="28" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI29" description="Port Data Input" start="29" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI30" description="Port Data Input" start="30" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI31" description="Port Data Input" start="31" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOD_PDDR" description="Port Data Direction Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDD0" description="Port Data Direction" start="0" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD1" description="Port Data Direction" start="1" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD2" description="Port Data Direction" start="2" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD3" description="Port Data Direction" start="3" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD4" description="Port Data Direction" start="4" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD5" description="Port Data Direction" start="5" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD6" description="Port Data Direction" start="6" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD7" description="Port Data Direction" start="7" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD8" description="Port Data Direction" start="8" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD9" description="Port Data Direction" start="9" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD10" description="Port Data Direction" start="10" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD11" description="Port Data Direction" start="11" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD12" description="Port Data Direction" start="12" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD13" description="Port Data Direction" start="13" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD14" description="Port Data Direction" start="14" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD15" description="Port Data Direction" start="15" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD16" description="Port Data Direction" start="16" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD17" description="Port Data Direction" start="17" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD18" description="Port Data Direction" start="18" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD19" description="Port Data Direction" start="19" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD20" description="Port Data Direction" start="20" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD21" description="Port Data Direction" start="21" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD22" description="Port Data Direction" start="22" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD23" description="Port Data Direction" start="23" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD24" description="Port Data Direction" start="24" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD25" description="Port Data Direction" start="25" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD26" description="Port Data Direction" start="26" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD27" description="Port Data Direction" start="27" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD28" description="Port Data Direction" start="28" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD29" description="Port Data Direction" start="29" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD30" description="Port Data Direction" start="30" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD31" description="Port Data Direction" start="31" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" description="General Purpose Input/Output" start="0x400FF100">
    <Register name="GPIOE_PDOR" description="Port Data Output Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDO0" description="Port Data Output" start="0" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO1" description="Port Data Output" start="1" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO2" description="Port Data Output" start="2" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO3" description="Port Data Output" start="3" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO4" description="Port Data Output" start="4" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO5" description="Port Data Output" start="5" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO6" description="Port Data Output" start="6" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO7" description="Port Data Output" start="7" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO8" description="Port Data Output" start="8" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO9" description="Port Data Output" start="9" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO10" description="Port Data Output" start="10" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO11" description="Port Data Output" start="11" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO12" description="Port Data Output" start="12" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO13" description="Port Data Output" start="13" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO14" description="Port Data Output" start="14" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO15" description="Port Data Output" start="15" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO16" description="Port Data Output" start="16" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO17" description="Port Data Output" start="17" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO18" description="Port Data Output" start="18" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO19" description="Port Data Output" start="19" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO20" description="Port Data Output" start="20" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO21" description="Port Data Output" start="21" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO22" description="Port Data Output" start="22" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO23" description="Port Data Output" start="23" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO24" description="Port Data Output" start="24" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO25" description="Port Data Output" start="25" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO26" description="Port Data Output" start="26" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO27" description="Port Data Output" start="27" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO28" description="Port Data Output" start="28" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO29" description="Port Data Output" start="29" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO30" description="Port Data Output" start="30" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
      <BitField name="PDO31" description="Port Data Output" start="31" size="1" access="Read/Write">
        <Enum name="PDO_0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." start="0" />
        <Enum name="PDO_1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOE_PSOR" description="Port Set Output Register" start="+0x4" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTSO0" description="Port Set Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO1" description="Port Set Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO2" description="Port Set Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO3" description="Port Set Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO4" description="Port Set Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO5" description="Port Set Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO6" description="Port Set Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO7" description="Port Set Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO8" description="Port Set Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO9" description="Port Set Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO10" description="Port Set Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO11" description="Port Set Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO12" description="Port Set Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO13" description="Port Set Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO14" description="Port Set Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO15" description="Port Set Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO16" description="Port Set Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO17" description="Port Set Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO18" description="Port Set Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO19" description="Port Set Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO20" description="Port Set Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO21" description="Port Set Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO22" description="Port Set Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO23" description="Port Set Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO24" description="Port Set Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO25" description="Port Set Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO26" description="Port Set Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO27" description="Port Set Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO28" description="Port Set Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO29" description="Port Set Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO30" description="Port Set Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
      <BitField name="PTSO31" description="Port Set Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTSO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTSO_1" description="Corresponding bit in PDORn is set to logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOE_PCOR" description="Port Clear Output Register" start="+0x8" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTCO0" description="Port Clear Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO1" description="Port Clear Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO2" description="Port Clear Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO3" description="Port Clear Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO4" description="Port Clear Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO5" description="Port Clear Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO6" description="Port Clear Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO7" description="Port Clear Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO8" description="Port Clear Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO9" description="Port Clear Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO10" description="Port Clear Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO11" description="Port Clear Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO12" description="Port Clear Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO13" description="Port Clear Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO14" description="Port Clear Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO15" description="Port Clear Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO16" description="Port Clear Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO17" description="Port Clear Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO18" description="Port Clear Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO19" description="Port Clear Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO20" description="Port Clear Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO21" description="Port Clear Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO22" description="Port Clear Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO23" description="Port Clear Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO24" description="Port Clear Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO25" description="Port Clear Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO26" description="Port Clear Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO27" description="Port Clear Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO28" description="Port Clear Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO29" description="Port Clear Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO30" description="Port Clear Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
      <BitField name="PTCO31" description="Port Clear Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTCO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTCO_1" description="Corresponding bit in PDORn is cleared to logic 0." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOE_PTOR" description="Port Toggle Output Register" start="+0xC" size="4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PTTO0" description="Port Toggle Output" start="0" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO1" description="Port Toggle Output" start="1" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO2" description="Port Toggle Output" start="2" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO3" description="Port Toggle Output" start="3" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO4" description="Port Toggle Output" start="4" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO5" description="Port Toggle Output" start="5" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO6" description="Port Toggle Output" start="6" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO7" description="Port Toggle Output" start="7" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO8" description="Port Toggle Output" start="8" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO9" description="Port Toggle Output" start="9" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO10" description="Port Toggle Output" start="10" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO11" description="Port Toggle Output" start="11" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO12" description="Port Toggle Output" start="12" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO13" description="Port Toggle Output" start="13" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO14" description="Port Toggle Output" start="14" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO15" description="Port Toggle Output" start="15" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO16" description="Port Toggle Output" start="16" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO17" description="Port Toggle Output" start="17" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO18" description="Port Toggle Output" start="18" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO19" description="Port Toggle Output" start="19" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO20" description="Port Toggle Output" start="20" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO21" description="Port Toggle Output" start="21" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO22" description="Port Toggle Output" start="22" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO23" description="Port Toggle Output" start="23" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO24" description="Port Toggle Output" start="24" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO25" description="Port Toggle Output" start="25" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO26" description="Port Toggle Output" start="26" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO27" description="Port Toggle Output" start="27" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO28" description="Port Toggle Output" start="28" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO29" description="Port Toggle Output" start="29" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO30" description="Port Toggle Output" start="30" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
      <BitField name="PTTO31" description="Port Toggle Output" start="31" size="1" access="WriteOnly">
        <Enum name="PTTO_0" description="Corresponding bit in PDORn does not change." start="0" />
        <Enum name="PTTO_1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOE_PDIR" description="Port Data Input Register" start="+0x10" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDI0" description="Port Data Input" start="0" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI1" description="Port Data Input" start="1" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI2" description="Port Data Input" start="2" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI3" description="Port Data Input" start="3" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI4" description="Port Data Input" start="4" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI5" description="Port Data Input" start="5" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI6" description="Port Data Input" start="6" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI7" description="Port Data Input" start="7" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI8" description="Port Data Input" start="8" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI9" description="Port Data Input" start="9" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI10" description="Port Data Input" start="10" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI11" description="Port Data Input" start="11" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI12" description="Port Data Input" start="12" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI13" description="Port Data Input" start="13" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI14" description="Port Data Input" start="14" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI15" description="Port Data Input" start="15" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI16" description="Port Data Input" start="16" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI17" description="Port Data Input" start="17" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI18" description="Port Data Input" start="18" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI19" description="Port Data Input" start="19" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI20" description="Port Data Input" start="20" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI21" description="Port Data Input" start="21" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI22" description="Port Data Input" start="22" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI23" description="Port Data Input" start="23" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI24" description="Port Data Input" start="24" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI25" description="Port Data Input" start="25" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI26" description="Port Data Input" start="26" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI27" description="Port Data Input" start="27" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI28" description="Port Data Input" start="28" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI29" description="Port Data Input" start="29" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI30" description="Port Data Input" start="30" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
      <BitField name="PDI31" description="Port Data Input" start="31" size="1" access="ReadOnly">
        <Enum name="PDI_0" description="Pin logic level is logic 0, or is not configured for use by digital function." start="0" />
        <Enum name="PDI_1" description="Pin logic level is logic 1." start="0x1" />
      </BitField>
    </Register>
    <Register name="GPIOE_PDDR" description="Port Data Direction Register" start="+0x14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PDD0" description="Port Data Direction" start="0" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD1" description="Port Data Direction" start="1" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD2" description="Port Data Direction" start="2" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD3" description="Port Data Direction" start="3" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD4" description="Port Data Direction" start="4" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD5" description="Port Data Direction" start="5" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD6" description="Port Data Direction" start="6" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD7" description="Port Data Direction" start="7" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD8" description="Port Data Direction" start="8" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD9" description="Port Data Direction" start="9" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD10" description="Port Data Direction" start="10" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD11" description="Port Data Direction" start="11" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD12" description="Port Data Direction" start="12" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD13" description="Port Data Direction" start="13" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD14" description="Port Data Direction" start="14" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD15" description="Port Data Direction" start="15" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD16" description="Port Data Direction" start="16" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD17" description="Port Data Direction" start="17" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD18" description="Port Data Direction" start="18" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD19" description="Port Data Direction" start="19" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD20" description="Port Data Direction" start="20" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD21" description="Port Data Direction" start="21" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD22" description="Port Data Direction" start="22" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD23" description="Port Data Direction" start="23" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD24" description="Port Data Direction" start="24" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD25" description="Port Data Direction" start="25" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD26" description="Port Data Direction" start="26" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD27" description="Port Data Direction" start="27" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD28" description="Port Data Direction" start="28" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD29" description="Port Data Direction" start="29" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD30" description="Port Data Direction" start="30" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
      <BitField name="PDD31" description="Port Data Direction" start="31" size="1" access="Read/Write">
        <Enum name="PDD_0" description="Pin is configured as general-purpose input, for the GPIO function." start="0" />
        <Enum name="PDD_1" description="Pin is configured as general-purpose output, for the GPIO function." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" description="System Control Block" start="0xE000E000">
    <Register name="SCB_ACTLR" description="Auxiliary Control Register," start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DISMCYCINT" description="Disables interruption of multi-cycle instructions." start="0" size="1" access="Read/Write" />
      <BitField name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses." start="1" size="1" access="Read/Write" />
      <BitField name="DISFOLD" description="Disables folding of IT instructions." start="2" size="1" access="Read/Write" />
    </Register>
    <Register name="SCB_CPUID" description="CPUID Base Register" start="+0xD00" size="4" access="ReadOnly" reset_value="0x410FC240" reset_mask="0xFFFFFFFF">
      <BitField name="REVISION" description="Indicates patch release: 0x0 = Patch 0" start="0" size="4" access="ReadOnly" />
      <BitField name="PARTNO" description="Indicates part number" start="4" size="12" access="ReadOnly" />
      <BitField name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" start="20" size="4" access="ReadOnly" />
      <BitField name="IMPLEMENTER" description="Implementer code" start="24" size="8" access="ReadOnly" />
    </Register>
    <Register name="SCB_ICSR" description="Interrupt Control and State Register" start="+0xD04" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VECTACTIVE" description="Active exception number" start="0" size="9" access="ReadOnly" />
      <BitField name="RETTOBASE" description="no description available" start="11" size="1" access="ReadOnly">
        <Enum name="RETTOBASE_0" description="there are preempted active exceptions to execute" start="0" />
        <Enum name="RETTOBASE_1" description="there are no active exceptions, or the currently-executing exception is the only active exception" start="0x1" />
      </BitField>
      <BitField name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" start="12" size="6" access="ReadOnly" />
      <BitField name="ISRPENDING" description="no description available" start="22" size="1" access="ReadOnly" />
      <BitField name="ISRPREEMPT" description="no description available" start="23" size="1" access="ReadOnly">
        <Enum name="ISRPREEMPT_0" description="Will not service" start="0" />
        <Enum name="ISRPREEMPT_1" description="Will service a pending exception" start="0x1" />
      </BitField>
      <BitField name="PENDSTCLR" description="no description available" start="25" size="1" access="WriteOnly">
        <Enum name="PENDSTCLR_0" description="no effect" start="0" />
        <Enum name="PENDSTCLR_1" description="removes the pending state from the SysTick exception" start="0x1" />
      </BitField>
      <BitField name="PENDSTSET" description="no description available" start="26" size="1" access="Read/Write">
        <Enum name="PENDSTSET_0" description="write: no effect; read: SysTick exception is not pending" start="0" />
        <Enum name="PENDSTSET_1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" start="0x1" />
      </BitField>
      <BitField name="PENDSVCLR" description="no description available" start="27" size="1" access="WriteOnly">
        <Enum name="PENDSVCLR_0" description="no effect" start="0" />
        <Enum name="PENDSVCLR_1" description="removes the pending state from the PendSV exception" start="0x1" />
      </BitField>
      <BitField name="PENDSVSET" description="no description available" start="28" size="1" access="Read/Write">
        <Enum name="PENDSVSET_0" description="write: no effect; read: PendSV exception is not pending" start="0" />
        <Enum name="PENDSVSET_1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" start="0x1" />
      </BitField>
      <BitField name="NMIPENDSET" description="no description available" start="31" size="1" access="Read/Write">
        <Enum name="NMIPENDSET_0" description="write: no effect; read: NMI exception is not pending" start="0" />
        <Enum name="NMIPENDSET_1" description="write: changes NMI exception state to pending; read: NMI exception is pending" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_VTOR" description="Vector Table Offset Register" start="+0xD08" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TBLOFF" description="Vector table base offset" start="7" size="25" access="Read/Write" />
    </Register>
    <Register name="SCB_AIRCR" description="Application Interrupt and Reset Control Register" start="+0xD0C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VECTRESET" description="no description available" start="0" size="1" access="WriteOnly" />
      <BitField name="VECTCLRACTIVE" description="no description available" start="1" size="1" access="WriteOnly" />
      <BitField name="SYSRESETREQ" description="no description available" start="2" size="1" access="WriteOnly">
        <Enum name="SYSRESETREQ_0" description="no system reset request" start="0" />
        <Enum name="SYSRESETREQ_1" description="asserts a signal to the outer system that requests a reset" start="0x1" />
      </BitField>
      <BitField name="PRIGROUP" description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." start="8" size="3" access="Read/Write" />
      <BitField name="ENDIANNESS" description="no description available" start="15" size="1" access="ReadOnly">
        <Enum name="ENDIANNESS_0" description="Little-endian" start="0" />
        <Enum name="ENDIANNESS_1" description="Big-endian" start="0x1" />
      </BitField>
      <BitField name="VECTKEY" description="Register key" start="16" size="16" access="Read/Write" />
    </Register>
    <Register name="SCB_SCR" description="System Control Register" start="+0xD10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SLEEPONEXIT" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="SLEEPONEXIT_0" description="o not sleep when returning to Thread mode" start="0" />
        <Enum name="SLEEPONEXIT_1" description="enter sleep, or deep sleep, on return from an ISR" start="0x1" />
      </BitField>
      <BitField name="SLEEPDEEP" description="no description available" start="2" size="1" access="Read/Write">
        <Enum name="SLEEPDEEP_0" description="sleep" start="0" />
        <Enum name="SLEEPDEEP_1" description="deep sleep" start="0x1" />
      </BitField>
      <BitField name="SEVONPEND" description="no description available" start="4" size="1" access="Read/Write">
        <Enum name="SEVONPEND_0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" start="0" />
        <Enum name="SEVONPEND_1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_CCR" description="Configuration and Control Register" start="+0xD14" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NONBASETHRDENA" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="NONBASETHRDENA_0" description="processor can enter Thread mode only when no exception is active" start="0" />
        <Enum name="NONBASETHRDENA_1" description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" start="0x1" />
      </BitField>
      <BitField name="USERSETMPEND" description="Enables unprivileged software access to the STIR" start="1" size="1" access="Read/Write">
        <Enum name="USERSETMPEND_0" description="disable" start="0" />
        <Enum name="USERSETMPEND_1" description="enable" start="0x1" />
      </BitField>
      <BitField name="UNALIGN_TRP" description="Enables unaligned access traps" start="3" size="1" access="Read/Write">
        <Enum name="UNALIGN_TRP_0" description="do not trap unaligned halfword and word accesses" start="0" />
        <Enum name="UNALIGN_TRP_1" description="trap unaligned halfword and word accesses" start="0x1" />
      </BitField>
      <BitField name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0" start="4" size="1" access="Read/Write">
        <Enum name="DIV_0_TRP_0" description="do not trap divide by 0" start="0" />
        <Enum name="DIV_0_TRP_1" description="trap divide by 0" start="0x1" />
      </BitField>
      <BitField name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions." start="8" size="1" access="Read/Write">
        <Enum name="BFHFNMIGN_0" description="data bus faults caused by load and store instructions cause a lock-up" start="0" />
        <Enum name="BFHFNMIGN_1" description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" start="0x1" />
      </BitField>
      <BitField name="STKALIGN" description="Indicates stack alignment on exception entry" start="9" size="1" access="Read/Write">
        <Enum name="STKALIGN_0" description="4-byte aligned" start="0" />
        <Enum name="STKALIGN_1" description="8-byte aligned" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_SHPR1" description="System Handler Priority Register 1" start="+0xD18" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRI_4" description="Priority of system handler 4, MemManage" start="0" size="8" access="Read/Write" />
      <BitField name="PRI_5" description="Priority of system handler 5, BusFault" start="8" size="8" access="Read/Write" />
      <BitField name="PRI_6" description="Priority of system handler 6, UsageFault" start="16" size="8" access="Read/Write" />
    </Register>
    <Register name="SCB_SHPR2" description="System Handler Priority Register 2" start="+0xD1C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRI_11" description="Priority of system handler 11, SVCall" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="SCB_SHPR3" description="System Handler Priority Register 3" start="+0xD20" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRI_14" description="Priority of system handler 14, PendSV" start="16" size="8" access="Read/Write" />
      <BitField name="PRI_15" description="Priority of system handler 15, SysTick exception" start="24" size="8" access="Read/Write" />
    </Register>
    <Register name="SCB_SHCSR" description="System Handler Control and State Register" start="+0xD24" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MEMFAULTACT" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="MEMFAULTACT_0" description="exception is not active" start="0" />
        <Enum name="MEMFAULTACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="BUSFAULTACT" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="BUSFAULTACT_0" description="exception is not active" start="0" />
        <Enum name="BUSFAULTACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="USGFAULTACT" description="no description available" start="3" size="1" access="Read/Write">
        <Enum name="USGFAULTACT_0" description="exception is not active" start="0" />
        <Enum name="USGFAULTACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="SVCALLACT" description="no description available" start="7" size="1" access="Read/Write">
        <Enum name="SVCALLACT_0" description="exception is not active" start="0" />
        <Enum name="SVCALLACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="MONITORACT" description="no description available" start="8" size="1" access="Read/Write">
        <Enum name="MONITORACT_0" description="exception is not active" start="0" />
        <Enum name="MONITORACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="PENDSVACT" description="no description available" start="10" size="1" access="Read/Write">
        <Enum name="PENDSVACT_0" description="exception is not active" start="0" />
        <Enum name="PENDSVACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="SYSTICKACT" description="no description available" start="11" size="1" access="Read/Write">
        <Enum name="SYSTICKACT_0" description="exception is not active" start="0" />
        <Enum name="SYSTICKACT_1" description="exception is active" start="0x1" />
      </BitField>
      <BitField name="USGFAULTPENDED" description="no description available" start="12" size="1" access="Read/Write">
        <Enum name="USGFAULTPENDED_0" description="exception is not pending" start="0" />
        <Enum name="USGFAULTPENDED_1" description="exception is pending" start="0x1" />
      </BitField>
      <BitField name="MEMFAULTPENDED" description="no description available" start="13" size="1" access="Read/Write">
        <Enum name="MEMFAULTPENDED_0" description="exception is not pending" start="0" />
        <Enum name="MEMFAULTPENDED_1" description="exception is pending" start="0x1" />
      </BitField>
      <BitField name="BUSFAULTPENDED" description="no description available" start="14" size="1" access="Read/Write">
        <Enum name="BUSFAULTPENDED_0" description="exception is not pending" start="0" />
        <Enum name="BUSFAULTPENDED_1" description="exception is pending" start="0x1" />
      </BitField>
      <BitField name="SVCALLPENDED" description="no description available" start="15" size="1" access="Read/Write">
        <Enum name="SVCALLPENDED_0" description="exception is not pending" start="0" />
        <Enum name="SVCALLPENDED_1" description="exception is pending" start="0x1" />
      </BitField>
      <BitField name="MEMFAULTENA" description="no description available" start="16" size="1" access="Read/Write">
        <Enum name="MEMFAULTENA_0" description="disable the exception" start="0" />
        <Enum name="MEMFAULTENA_1" description="enable the exception" start="0x1" />
      </BitField>
      <BitField name="BUSFAULTENA" description="no description available" start="17" size="1" access="Read/Write">
        <Enum name="BUSFAULTENA_0" description="disable the exception" start="0" />
        <Enum name="BUSFAULTENA_1" description="enable the exception" start="0x1" />
      </BitField>
      <BitField name="USGFAULTENA" description="no description available" start="18" size="1" access="Read/Write">
        <Enum name="USGFAULTENA_0" description="disable the exception" start="0" />
        <Enum name="USGFAULTENA_1" description="enable the exception" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_CFSR" description="Configurable Fault Status Registers" start="+0xD28" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IACCVIOL" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="IACCVIOL_0" description="no instruction access violation fault" start="0" />
        <Enum name="IACCVIOL_1" description="the processor attempted an instruction fetch from a location that does not permit execution" start="0x1" />
      </BitField>
      <BitField name="DACCVIOL" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="DACCVIOL_0" description="no data access violation fault" start="0" />
        <Enum name="DACCVIOL_1" description="the processor attempted a load or store at a location that does not permit the operation" start="0x1" />
      </BitField>
      <BitField name="MUNSTKERR" description="no description available" start="3" size="1" access="Read/Write">
        <Enum name="MUNSTKERR_0" description="no unstacking fault" start="0" />
        <Enum name="MUNSTKERR_1" description="unstack for an exception return has caused one or more access violations" start="0x1" />
      </BitField>
      <BitField name="MSTKERR" description="no description available" start="4" size="1" access="Read/Write">
        <Enum name="MSTKERR_0" description="no stacking fault" start="0" />
        <Enum name="MSTKERR_1" description="stacking for an exception entry has caused one or more access violations" start="0x1" />
      </BitField>
      <BitField name="MLSPERR" description="no description available" start="5" size="1" access="Read/Write">
        <Enum name="MLSPERR_0" description="No MemManage fault occurred during floating-point lazy state preservation" start="0" />
        <Enum name="MLSPERR_1" description="A MemManage fault occurred during floating-point lazy state preservation" start="0x1" />
      </BitField>
      <BitField name="MMARVALID" description="no description available" start="7" size="1" access="Read/Write">
        <Enum name="MMARVALID_0" description="value in MMAR is not a valid fault address" start="0" />
        <Enum name="MMARVALID_1" description="MMAR holds a valid fault address" start="0x1" />
      </BitField>
      <BitField name="IBUSERR" description="no description available" start="8" size="1" access="Read/Write">
        <Enum name="IBUSERR_0" description="no instruction bus error" start="0" />
        <Enum name="IBUSERR_1" description="instruction bus error" start="0x1" />
      </BitField>
      <BitField name="PRECISERR" description="no description available" start="9" size="1" access="Read/Write">
        <Enum name="PRECISERR_0" description="no precise data bus error" start="0" />
        <Enum name="PRECISERR_1" description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" start="0x1" />
      </BitField>
      <BitField name="IMPRECISERR" description="no description available" start="10" size="1" access="Read/Write">
        <Enum name="IMPRECISERR_0" description="no imprecise data bus error" start="0" />
        <Enum name="IMPRECISERR_1" description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" start="0x1" />
      </BitField>
      <BitField name="UNSTKERR" description="no description available" start="11" size="1" access="Read/Write">
        <Enum name="UNSTKERR_0" description="no unstacking fault" start="0" />
        <Enum name="UNSTKERR_1" description="unstack for an exception return has caused one or more BusFaults" start="0x1" />
      </BitField>
      <BitField name="STKERR" description="no description available" start="12" size="1" access="Read/Write">
        <Enum name="STKERR_0" description="no stacking fault" start="0" />
        <Enum name="STKERR_1" description="stacking for an exception entry has caused one or more BusFaults" start="0x1" />
      </BitField>
      <BitField name="LSPERR" description="no description available" start="13" size="1" access="Read/Write">
        <Enum name="LSPERR_0" description="No bus fault occurred during floating-point lazy state preservation" start="0" />
        <Enum name="LSPERR_1" description="A bus fault occurred during floating-point lazy state preservation" start="0x1" />
      </BitField>
      <BitField name="BFARVALID" description="no description available" start="15" size="1" access="Read/Write">
        <Enum name="BFARVALID_0" description="value in BFAR is not a valid fault address" start="0" />
        <Enum name="BFARVALID_1" description="BFAR holds a valid fault address" start="0x1" />
      </BitField>
      <BitField name="UNDEFINSTR" description="no description available" start="16" size="1" access="Read/Write">
        <Enum name="UNDEFINSTR_0" description="no undefined instruction UsageFault" start="0" />
        <Enum name="UNDEFINSTR_1" description="the processor has attempted to execute an undefined instruction" start="0x1" />
      </BitField>
      <BitField name="INVSTATE" description="no description available" start="17" size="1" access="Read/Write">
        <Enum name="INVSTATE_0" description="no invalid state UsageFault" start="0" />
        <Enum name="INVSTATE_1" description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" start="0x1" />
      </BitField>
      <BitField name="INVPC" description="no description available" start="18" size="1" access="Read/Write">
        <Enum name="INVPC_0" description="no invalid PC load UsageFault" start="0" />
        <Enum name="INVPC_1" description="the processor has attempted an illegal load of EXC_RETURN to the PC" start="0x1" />
      </BitField>
      <BitField name="NOCP" description="no description available" start="19" size="1" access="Read/Write">
        <Enum name="NOCP_0" description="no UsageFault caused by attempting to access a coprocessor" start="0" />
        <Enum name="NOCP_1" description="the processor has attempted to access a coprocessor" start="0x1" />
      </BitField>
      <BitField name="UNALIGNED" description="no description available" start="24" size="1" access="Read/Write">
        <Enum name="UNALIGNED_0" description="no unaligned access fault, or unaligned access trapping not enabled" start="0" />
        <Enum name="UNALIGNED_1" description="the processor has made an unaligned memory access" start="0x1" />
      </BitField>
      <BitField name="DIVBYZERO" description="no description available" start="25" size="1" access="Read/Write">
        <Enum name="DIVBYZERO_0" description="no divide by zero fault, or divide by zero trapping not enabled" start="0" />
        <Enum name="DIVBYZERO_1" description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_HFSR" description="HardFault Status register" start="+0xD2C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VECTTBL" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="VECTTBL_0" description="no BusFault on vector table read" start="0" />
        <Enum name="VECTTBL_1" description="BusFault on vector table read" start="0x1" />
      </BitField>
      <BitField name="FORCED" description="no description available" start="30" size="1" access="Read/Write">
        <Enum name="FORCED_0" description="no forced HardFault" start="0" />
        <Enum name="FORCED_1" description="forced HardFault" start="0x1" />
      </BitField>
      <BitField name="DEBUGEVT" description="no description available" start="31" size="1" access="Read/Write" />
    </Register>
    <Register name="SCB_DFSR" description="Debug Fault Status Register" start="+0xD30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HALTED" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="HALTED_0" description="No active halt request debug event" start="0" />
        <Enum name="HALTED_1" description="Halt request debug event active" start="0x1" />
      </BitField>
      <BitField name="BKPT" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="BKPT_0" description="No current breakpoint debug event" start="0" />
        <Enum name="BKPT_1" description="At least one current breakpoint debug event" start="0x1" />
      </BitField>
      <BitField name="DWTTRAP" description="no description available" start="2" size="1" access="Read/Write">
        <Enum name="DWTTRAP_0" description="No current debug events generated by the DWT" start="0" />
        <Enum name="DWTTRAP_1" description="At least one current debug event generated by the DWT" start="0x1" />
      </BitField>
      <BitField name="VCATCH" description="no description available" start="3" size="1" access="Read/Write">
        <Enum name="VCATCH_0" description="No Vector catch triggered" start="0" />
        <Enum name="VCATCH_1" description="Vector catch triggered" start="0x1" />
      </BitField>
      <BitField name="EXTERNAL" description="no description available" start="4" size="1" access="Read/Write">
        <Enum name="EXTERNAL_0" description="No EDBGRQ debug event" start="0" />
        <Enum name="EXTERNAL_1" description="EDBGRQ debug event" start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_MMFAR" description="MemManage Address Register" start="+0xD34" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADDRESS" description="Address of MemManage fault location" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="SCB_BFAR" description="BusFault Address Register" start="+0xD38" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADDRESS" description="Address of the BusFault location" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="SCB_AFSR" description="Auxiliary Fault Status Register" start="+0xD3C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AUXFAULT" description="Latched version of the AUXFAULT inputs" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="SCB_CPACR" description="Coprocessor Access Control Register" start="+0xD88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CP10" description="Access privileges for coprocessor 10." start="20" size="2" access="Read/Write">
        <Enum name="CP10_0" description="Access denied. Any attempted access generates a NOCP UsageFault" start="0" />
        <Enum name="CP10_1" description="Privileged access only. An unprivileged access generates a NOCP fault." start="0x1" />
        <Enum name="CP10_3" description="Full access." start="0x3" />
      </BitField>
      <BitField name="CP11" description="Access privileges for coprocessor 11." start="22" size="2" access="Read/Write">
        <Enum name="CP11_0" description="Access denied. Any attempted access generates a NOCP UsageFault" start="0" />
        <Enum name="CP11_1" description="Privileged access only. An unprivileged access generates a NOCP fault." start="0x1" />
        <Enum name="CP11_3" description="Full access." start="0x3" />
      </BitField>
    </Register>
    <Register name="SCB_FPCCR" description="Floating-point Context Control Register" start="+0xF34" size="4" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField name="LSPACT" description="Lazy state preservation." start="0" size="1" access="Read/Write">
        <Enum name="LSPACT_0" description="Lazy state preservation is not active." start="0" />
        <Enum name="LSPACT_1" description="Lazy state preservation is active. floating-point stack frame has been allocated but saving state to it has been deferred." start="0x1" />
      </BitField>
      <BitField name="USER" description="Privilege level when the floating-point stack frame was allocated." start="1" size="1" access="Read/Write">
        <Enum name="USER_0" description="Privilege level was not user when the floating-point stack frame was allocated." start="0" />
        <Enum name="USER_1" description="Privilege level was user when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="THREAD" description="Mode when the floating-point stack frame was allocated." start="3" size="1" access="Read/Write">
        <Enum name="THREAD_0" description="Mode was not Thread Mode when the floating-point stack frame was allocated." start="0" />
        <Enum name="THREAD_1" description="Mode was Thread Mode when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="HFRDY" description="Permission to set the HardFault handler to the pending state when the floating-point stack frame was allocated." start="4" size="1" access="Read/Write">
        <Enum name="HFRDY_0" description="Priority did not permit setting the HardFault handler to the pending state when the floating-point stack frame was allocated." start="0" />
        <Enum name="HFRDY_1" description="Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="MMRDY" description="Permission to set the MemManage handler to the pending state when the floating-point stack frame was allocated." start="5" size="1" access="Read/Write">
        <Enum name="MMRDY_0" description="MemManage is disabled or priority did not permit setting the MemManage handler to the pending state when the floating-point stack frame was allocated." start="0" />
        <Enum name="MMRDY_1" description="MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="BFRDY" description="Permission to set the BusFault handler to the pending state when the floating-point stack frame was allocated." start="6" size="1" access="Read/Write">
        <Enum name="BFRDY_0" description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated." start="0" />
        <Enum name="BFRDY_1" description="BusFault is disabled or priority did not permit setting the BusFault handler to the pending state when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="MONRDY" description="Permission to set the MON_PEND when the floating-point stack frame was allocated." start="8" size="1" access="Read/Write">
        <Enum name="MONRDY_0" description="DebugMonitor is disabled or priority did not permit setting MON_PEND when the floating-point stack frame was allocated." start="0" />
        <Enum name="MONRDY_1" description="DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated." start="0x1" />
      </BitField>
      <BitField name="LSPEN" description="Lazy state preservation for floating-point context." start="30" size="1" access="Read/Write">
        <Enum name="LSPEN_0" description="Disable automatic lazy state preservation for floating-point context." start="0" />
        <Enum name="LSPEN_1" description="Enable automatic lazy state preservation for floating-point context." start="0x1" />
      </BitField>
      <BitField name="ASPEN" description="Enables CONTROL2 setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit." start="31" size="1" access="Read/Write">
        <Enum name="ASPEN_0" description="Disable CONTROL2 setting on execution of a floating-point instruction." start="0" />
        <Enum name="ASPEN_1" description="Enable CONTROL2 setting on execution of a floating-point instruction." start="0x1" />
      </BitField>
    </Register>
    <Register name="SCB_FPCAR" description="Floating-point Context Address Register" start="+0xF38" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="ADDRESS" description="The location of the unpopulated floating-point register space allocated on an exception stack frame." start="3" size="29" access="Read/Write" />
    </Register>
    <Register name="SCB_FPDSCR" description="Floating-point Default Status Control Register" start="+0xF3C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RMode" description="Default value for FPSCR.RMode (Rounding Mode control field)." start="22" size="2" access="Read/Write">
        <Enum name="RMode_0" description="Round to Nearest (RN) mode" start="0" />
        <Enum name="RMode_1" description="Round towards Plus Infinity (RP) mode." start="0x1" />
        <Enum name="RMode_2" description="Round towards Minus Infinity (RM) mode." start="0x2" />
        <Enum name="RMode_3" description="Round towards Zero (RZ) mode." start="0x3" />
      </BitField>
      <BitField name="FZ" description="Default value for FPSCR.FZ (Flush-to-zero mode control bit)." start="24" size="1" access="Read/Write">
        <Enum name="FZ_0" description="Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard." start="0" />
        <Enum name="FZ_1" description="Flush-to-zero mode enabled." start="0x1" />
      </BitField>
      <BitField name="DN" description="Default value for FPSCR.DN (Default NaN mode control bit)." start="25" size="1" access="Read/Write">
        <Enum name="DN_0" description="NaN operands propagate through to the output of a floating-point operation." start="0" />
        <Enum name="DN_1" description="Any operation involving one or more NaNs returns the Default NaN." start="0x1" />
      </BitField>
      <BitField name="AHP" description="Default value for FPSCR.AHP (Alternative half-precision control bit)." start="26" size="1" access="Read/Write">
        <Enum name="AHP_0" description="IEEE half-precision format selected." start="0" />
        <Enum name="AHP_1" description="Alternative half-precision format selected." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" description="System timer" start="0xE000E010">
    <Register name="SYST_CSR" description="SysTick Control and Status Register" start="+0" size="4" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField name="ENABLE" description="no description available" start="0" size="1" access="Read/Write">
        <Enum name="ENABLE_0" description="counter disabled" start="0" />
        <Enum name="ENABLE_1" description="counter enabled" start="0x1" />
      </BitField>
      <BitField name="TICKINT" description="no description available" start="1" size="1" access="Read/Write">
        <Enum name="TICKINT_0" description="counting down to 0 does not assert the SysTick exception request" start="0" />
        <Enum name="TICKINT_1" description="counting down to 0 asserts the SysTick exception request" start="0x1" />
      </BitField>
      <BitField name="CLKSOURCE" description="no description available" start="2" size="1" access="Read/Write">
        <Enum name="CLKSOURCE_0" description="external clock" start="0" />
        <Enum name="CLKSOURCE_1" description="processor clock" start="0x1" />
      </BitField>
      <BitField name="COUNTFLAG" description="no description available" start="16" size="1" access="Read/Write" />
    </Register>
    <Register name="SYST_RVR" description="SysTick Reload Value Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" start="0" size="24" access="Read/Write" />
    </Register>
    <Register name="SYST_CVR" description="SysTick Current Value Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CURRENT" description="Current value at the time the register is accessed" start="0" size="24" access="Read/Write" />
    </Register>
    <Register name="SYST_CALIB" description="SysTick Calibration Value Register" start="+0xC" size="4" access="ReadOnly" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="TENMS" description="Reload value to use for 10ms timing" start="0" size="24" access="ReadOnly" />
      <BitField name="SKEW" description="no description available" start="30" size="1" access="ReadOnly">
        <Enum name="SKEW_0" description="10ms calibration value is exact" start="0" />
        <Enum name="SKEW_1" description="10ms calibration value is inexact, because of the clock frequency" start="0x1" />
      </BitField>
      <BitField name="NOREF" description="no description available" start="31" size="1" access="ReadOnly">
        <Enum name="NOREF_0" description="The reference clock is provided" start="0" />
        <Enum name="NOREF_1" description="The reference clock is not provided" start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" description="Nested Vectored Interrupt Controller" start="0xE000E100">
    <Register name="NVICISER0" description="Interrupt Set Enable Register n" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETENA" description="Interrupt set enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISER1" description="Interrupt Set Enable Register n" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETENA" description="Interrupt set enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISER2" description="Interrupt Set Enable Register n" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETENA" description="Interrupt set enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISER3" description="Interrupt Set Enable Register n" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETENA" description="Interrupt set enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICER0" description="Interrupt Clear Enable Register n" start="+0x80" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRENA" description="Interrupt clear-enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICER1" description="Interrupt Clear Enable Register n" start="+0x84" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRENA" description="Interrupt clear-enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICER2" description="Interrupt Clear Enable Register n" start="+0x88" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRENA" description="Interrupt clear-enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICER3" description="Interrupt Clear Enable Register n" start="+0x8C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRENA" description="Interrupt clear-enable bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISPR0" description="Interrupt Set Pending Register n" start="+0x100" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETPEND" description="Interrupt set-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISPR1" description="Interrupt Set Pending Register n" start="+0x104" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETPEND" description="Interrupt set-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISPR2" description="Interrupt Set Pending Register n" start="+0x108" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETPEND" description="Interrupt set-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICISPR3" description="Interrupt Set Pending Register n" start="+0x10C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SETPEND" description="Interrupt set-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICPR0" description="Interrupt Clear Pending Register n" start="+0x180" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRPEND" description="Interrupt clear-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICPR1" description="Interrupt Clear Pending Register n" start="+0x184" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRPEND" description="Interrupt clear-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICPR2" description="Interrupt Clear Pending Register n" start="+0x188" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRPEND" description="Interrupt clear-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICICPR3" description="Interrupt Clear Pending Register n" start="+0x18C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLRPEND" description="Interrupt clear-pending bits" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICIABR0" description="Interrupt Active bit Register n" start="+0x200" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACTIVE" description="Interrupt active flags" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICIABR1" description="Interrupt Active bit Register n" start="+0x204" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACTIVE" description="Interrupt active flags" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICIABR2" description="Interrupt Active bit Register n" start="+0x208" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACTIVE" description="Interrupt active flags" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICIABR3" description="Interrupt Active bit Register n" start="+0x20C" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ACTIVE" description="Interrupt active flags" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="NVICIP0" description="Interrupt Priority Register n" start="+0x300" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI0" description="Priority of interrupt 0" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP1" description="Interrupt Priority Register n" start="+0x301" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI1" description="Priority of interrupt 1" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP2" description="Interrupt Priority Register n" start="+0x302" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI2" description="Priority of interrupt 2" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP3" description="Interrupt Priority Register n" start="+0x303" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI3" description="Priority of interrupt 3" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP4" description="Interrupt Priority Register n" start="+0x304" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI4" description="Priority of interrupt 4" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP5" description="Interrupt Priority Register n" start="+0x305" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI5" description="Priority of interrupt 5" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP6" description="Interrupt Priority Register n" start="+0x306" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI6" description="Priority of interrupt 6" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP7" description="Interrupt Priority Register n" start="+0x307" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI7" description="Priority of interrupt 7" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP8" description="Interrupt Priority Register n" start="+0x308" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI8" description="Priority of interrupt 8" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP9" description="Interrupt Priority Register n" start="+0x309" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI9" description="Priority of interrupt 9" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP10" description="Interrupt Priority Register n" start="+0x30A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI10" description="Priority of interrupt 10" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP11" description="Interrupt Priority Register n" start="+0x30B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI11" description="Priority of interrupt 11" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP12" description="Interrupt Priority Register n" start="+0x30C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI12" description="Priority of interrupt 12" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP13" description="Interrupt Priority Register n" start="+0x30D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI13" description="Priority of interrupt 13" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP14" description="Interrupt Priority Register n" start="+0x30E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI14" description="Priority of interrupt 14" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP15" description="Interrupt Priority Register n" start="+0x30F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI15" description="Priority of interrupt 15" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP16" description="Interrupt Priority Register n" start="+0x310" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI16" description="Priority of interrupt 16" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP17" description="Interrupt Priority Register n" start="+0x311" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI17" description="Priority of interrupt 17" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP18" description="Interrupt Priority Register n" start="+0x312" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI18" description="Priority of interrupt 18" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP19" description="Interrupt Priority Register n" start="+0x313" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI19" description="Priority of interrupt 19" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP20" description="Interrupt Priority Register n" start="+0x314" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI20" description="Priority of interrupt 20" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP21" description="Interrupt Priority Register n" start="+0x315" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI21" description="Priority of interrupt 21" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP22" description="Interrupt Priority Register n" start="+0x316" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI22" description="Priority of interrupt 22" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP23" description="Interrupt Priority Register n" start="+0x317" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI23" description="Priority of interrupt 23" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP24" description="Interrupt Priority Register n" start="+0x318" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI24" description="Priority of interrupt 24" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP25" description="Interrupt Priority Register n" start="+0x319" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI25" description="Priority of interrupt 25" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP26" description="Interrupt Priority Register n" start="+0x31A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI26" description="Priority of interrupt 26" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP27" description="Interrupt Priority Register n" start="+0x31B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI27" description="Priority of interrupt 27" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP28" description="Interrupt Priority Register n" start="+0x31C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI28" description="Priority of interrupt 28" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP29" description="Interrupt Priority Register n" start="+0x31D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI29" description="Priority of interrupt 29" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP30" description="Interrupt Priority Register n" start="+0x31E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI30" description="Priority of interrupt 30" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP31" description="Interrupt Priority Register n" start="+0x31F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI31" description="Priority of interrupt 31" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP32" description="Interrupt Priority Register n" start="+0x320" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI32" description="Priority of interrupt 32" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP33" description="Interrupt Priority Register n" start="+0x321" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI33" description="Priority of interrupt 33" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP34" description="Interrupt Priority Register n" start="+0x322" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI34" description="Priority of interrupt 34" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP35" description="Interrupt Priority Register n" start="+0x323" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI35" description="Priority of interrupt 35" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP36" description="Interrupt Priority Register n" start="+0x324" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI36" description="Priority of interrupt 36" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP37" description="Interrupt Priority Register n" start="+0x325" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI37" description="Priority of interrupt 37" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP38" description="Interrupt Priority Register n" start="+0x326" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI38" description="Priority of interrupt 38" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP39" description="Interrupt Priority Register n" start="+0x327" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI39" description="Priority of interrupt 39" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP40" description="Interrupt Priority Register n" start="+0x328" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI40" description="Priority of interrupt 40" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP41" description="Interrupt Priority Register n" start="+0x329" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI41" description="Priority of interrupt 41" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP42" description="Interrupt Priority Register n" start="+0x32A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI42" description="Priority of interrupt 42" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP43" description="Interrupt Priority Register n" start="+0x32B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI43" description="Priority of interrupt 43" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP44" description="Interrupt Priority Register n" start="+0x32C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI44" description="Priority of interrupt 44" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP45" description="Interrupt Priority Register n" start="+0x32D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI45" description="Priority of interrupt 45" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP46" description="Interrupt Priority Register n" start="+0x32E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI46" description="Priority of interrupt 46" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP47" description="Interrupt Priority Register n" start="+0x32F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI47" description="Priority of interrupt 47" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP48" description="Interrupt Priority Register n" start="+0x330" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI48" description="Priority of interrupt 48" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP49" description="Interrupt Priority Register n" start="+0x331" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI49" description="Priority of interrupt 49" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP50" description="Interrupt Priority Register n" start="+0x332" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI50" description="Priority of interrupt 50" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP51" description="Interrupt Priority Register n" start="+0x333" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI51" description="Priority of interrupt 51" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP52" description="Interrupt Priority Register n" start="+0x334" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI52" description="Priority of interrupt 52" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP53" description="Interrupt Priority Register n" start="+0x335" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI53" description="Priority of interrupt 53" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP54" description="Interrupt Priority Register n" start="+0x336" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI54" description="Priority of interrupt 54" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP55" description="Interrupt Priority Register n" start="+0x337" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI55" description="Priority of interrupt 55" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP56" description="Interrupt Priority Register n" start="+0x338" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI56" description="Priority of interrupt 56" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP57" description="Interrupt Priority Register n" start="+0x339" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI57" description="Priority of interrupt 57" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP58" description="Interrupt Priority Register n" start="+0x33A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI58" description="Priority of interrupt 58" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP59" description="Interrupt Priority Register n" start="+0x33B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI59" description="Priority of interrupt 59" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP60" description="Interrupt Priority Register n" start="+0x33C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI60" description="Priority of interrupt 60" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP61" description="Interrupt Priority Register n" start="+0x33D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI61" description="Priority of interrupt 61" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP62" description="Interrupt Priority Register n" start="+0x33E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI62" description="Priority of interrupt 62" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP63" description="Interrupt Priority Register n" start="+0x33F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI63" description="Priority of interrupt 63" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP64" description="Interrupt Priority Register n" start="+0x340" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI64" description="Priority of interrupt 64" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP65" description="Interrupt Priority Register n" start="+0x341" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI65" description="Priority of interrupt 65" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP66" description="Interrupt Priority Register n" start="+0x342" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI66" description="Priority of interrupt 66" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP67" description="Interrupt Priority Register n" start="+0x343" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI67" description="Priority of interrupt 67" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP68" description="Interrupt Priority Register n" start="+0x344" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI68" description="Priority of interrupt 68" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP69" description="Interrupt Priority Register n" start="+0x345" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI69" description="Priority of interrupt 69" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP70" description="Interrupt Priority Register n" start="+0x346" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI70" description="Priority of interrupt 70" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP71" description="Interrupt Priority Register n" start="+0x347" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI71" description="Priority of interrupt 71" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP72" description="Interrupt Priority Register n" start="+0x348" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI72" description="Priority of interrupt 72" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP73" description="Interrupt Priority Register n" start="+0x349" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI73" description="Priority of interrupt 73" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP74" description="Interrupt Priority Register n" start="+0x34A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI74" description="Priority of interrupt 74" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP75" description="Interrupt Priority Register n" start="+0x34B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI75" description="Priority of interrupt 75" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP76" description="Interrupt Priority Register n" start="+0x34C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI76" description="Priority of interrupt 76" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP77" description="Interrupt Priority Register n" start="+0x34D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI77" description="Priority of interrupt 77" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP78" description="Interrupt Priority Register n" start="+0x34E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI78" description="Priority of interrupt 78" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP79" description="Interrupt Priority Register n" start="+0x34F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI79" description="Priority of interrupt 79" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP80" description="Interrupt Priority Register n" start="+0x350" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI80" description="Priority of interrupt 80" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP81" description="Interrupt Priority Register n" start="+0x351" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI81" description="Priority of interrupt 81" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP82" description="Interrupt Priority Register n" start="+0x352" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI82" description="Priority of interrupt 82" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP83" description="Interrupt Priority Register n" start="+0x353" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI83" description="Priority of interrupt 83" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP84" description="Interrupt Priority Register n" start="+0x354" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI84" description="Priority of interrupt 84" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP85" description="Interrupt Priority Register n" start="+0x355" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI85" description="Priority of interrupt 85" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP86" description="Interrupt Priority Register n" start="+0x356" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI86" description="Priority of interrupt 86" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP87" description="Interrupt Priority Register n" start="+0x357" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI87" description="Priority of interrupt 87" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP88" description="Interrupt Priority Register n" start="+0x358" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI88" description="Priority of interrupt 88" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP89" description="Interrupt Priority Register n" start="+0x359" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI89" description="Priority of interrupt 89" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP90" description="Interrupt Priority Register n" start="+0x35A" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI90" description="Priority of interrupt 90" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP91" description="Interrupt Priority Register n" start="+0x35B" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI91" description="Priority of interrupt 91" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP92" description="Interrupt Priority Register n" start="+0x35C" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI92" description="Priority of interrupt 92" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP93" description="Interrupt Priority Register n" start="+0x35D" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI93" description="Priority of interrupt 93" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP94" description="Interrupt Priority Register n" start="+0x35E" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI94" description="Priority of interrupt 94" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP95" description="Interrupt Priority Register n" start="+0x35F" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI95" description="Priority of interrupt 95" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP96" description="Interrupt Priority Register n" start="+0x360" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI96" description="Priority of interrupt 96" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP97" description="Interrupt Priority Register n" start="+0x361" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI97" description="Priority of interrupt 97" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP98" description="Interrupt Priority Register n" start="+0x362" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI98" description="Priority of interrupt 98" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP99" description="Interrupt Priority Register n" start="+0x363" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI99" description="Priority of interrupt 99" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP100" description="Interrupt Priority Register n" start="+0x364" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI100" description="Priority of interrupt 100" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP101" description="Interrupt Priority Register n" start="+0x365" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI101" description="Priority of interrupt 101" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP102" description="Interrupt Priority Register n" start="+0x366" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI102" description="Priority of interrupt 102" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP103" description="Interrupt Priority Register n" start="+0x367" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI103" description="Priority of interrupt 103" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP104" description="Interrupt Priority Register n" start="+0x368" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI104" description="Priority of interrupt 104" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICIP105" description="Interrupt Priority Register n" start="+0x369" size="1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField name="PRI105" description="Priority of interrupt 105" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="NVICSTIR" description="Software Trigger Interrupt Register" start="+0xE00" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTID" description="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3." start="0" size="9" access="Read/Write" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CoreDebug" description="Core Debug Registers" start="0xE000EDF0">
    <Register name="DHCSR_Read" description="Debug Halting Control and Status Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset." start="0" size="1" access="Read/Write">
        <Enum name="C_DEBUGEN_0" description="Disabled" start="0" />
        <Enum name="C_DEBUGEN_1" description="Enabled" start="0x1" />
      </BitField>
      <BitField name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset." start="1" size="1" access="Read/Write">
        <Enum name="C_HALT_0" description="No effect." start="0" />
        <Enum name="C_HALT_1" description="Halt the processor." start="0x1" />
      </BitField>
      <BitField name="C_STEP" description="Processor step bit.This bit is UNKNOWN after a Power-on reset." start="2" size="1" access="Read/Write">
        <Enum name="C_STEP_0" description="No effect." start="0" />
        <Enum name="C_STEP_1" description="Step the processor." start="0x1" />
      </BitField>
      <BitField name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset." start="3" size="1" access="Read/Write">
        <Enum name="C_MASKINTS_0" description="Do not mask." start="0" />
        <Enum name="C_MASKINTS_1" description="Mask PenSV, SysTick and external configurable interrupts." start="0x1" />
      </BitField>
      <BitField name="C_SNAPSTALL" description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1.This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes.Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state.A Power-on reset sets this bit to 0." start="5" size="1" access="Read/Write">
        <Enum name="C_SNAPSTALL_0" description="No action." start="0" />
        <Enum name="C_SNAPSTALL_1" description="Attempt to force any stalled load or store instruction to complete." start="0x1" />
      </BitField>
      <BitField name="S_REGRDY" description="S_REGRDY bit. A handshake flag for transfers through the DCRDR:- Writing to DCRSR clears the bit to 0.- Completion of the DCRDR transfer then sets the bit to 1.This bit is valid only when the processor is in Debug state, otherwise the bit is UNKNOWN." start="16" size="1" access="ReadOnly">
        <Enum name="S_REGRDY_0" description="There has been a write to the DCRDR, but the transfer is not complete." start="0" />
        <Enum name="S_REGRDY_1" description="The transfer to or from the DCRDR is complete." start="0x1" />
      </BitField>
      <BitField name="S_HALT" description="S_HALT bit. Indicates whether the processor is in Debug state." start="17" size="1" access="ReadOnly">
        <Enum name="S_HALT_0" description="Not in Debug state." start="0" />
        <Enum name="S_HALT_1" description="In Debug state." start="0x1" />
      </BitField>
      <BitField name="S_SLEEP" description="S_SLEEP bit. Indicates whether the processor is sleeping.The debugger must set the C_HALT bit to 1 to gain control, or wait for an interrupt or other wakeup event to wakeup the system." start="18" size="1" access="ReadOnly">
        <Enum name="S_SLEEP_0" description="Not sleeping." start="0" />
        <Enum name="S_SLEEP_1" description="Sleeping." start="0x1" />
      </BitField>
      <BitField name="S_LOCKUP" description="S_LOCKUP bit. Indicates whether the processor is locked up because of an unrecoverable exception.This bit can only be read as 1 by a remote debugger, using the DAP. The value of 1 indicates that the processor is running but locked up.The bit clears to 0 when the processor enters Debug state." start="19" size="1" access="ReadOnly">
        <Enum name="S_LOCKUP_0" description="Not locked up" start="0" />
        <Enum name="S_LOCKUP_1" description="Locked up" start="0x1" />
      </BitField>
      <BitField name="S_RETIRE_ST" description="S_RETIRE_ST bit. Indicates whether the processor has completed the execution of an instruction since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR.A debugger can check this bit to determine if the processor is stalled on a load, store or fetch access.This bit is UNKNOWN after a Power-on or Local reset, but then is set to 1 as soon as the processor executes and retires an instruction." start="24" size="1" access="ReadOnly">
        <Enum name="S_RETIRE_ST_0" description="No instruction retired since last DHCSR read." start="0" />
        <Enum name="S_RETIRE_ST_1" description="At least one instruction retired since last DHCSR read." start="0x1" />
      </BitField>
      <BitField name="S_RESET_ST" description="S_RESET_ST bit. Indicates whether the processor has been reset since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR." start="25" size="1" access="ReadOnly">
        <Enum name="S_RESET_ST_0" description="No reset since last DHCSR read." start="0" />
        <Enum name="S_RESET_ST_1" description="At least one reset since last DHCSR read." start="0x1" />
      </BitField>
    </Register>
    <Register name="DHCSR_Write" description="Debug Halting Control and Status Register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset." start="0" size="1" access="Read/Write">
        <Enum name="C_DEBUGEN_0" description="Disabled" start="0" />
        <Enum name="C_DEBUGEN_1" description="Enabled" start="0x1" />
      </BitField>
      <BitField name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset." start="1" size="1" access="Read/Write">
        <Enum name="C_HALT_0" description="No effect." start="0" />
        <Enum name="C_HALT_1" description="Halt the processor." start="0x1" />
      </BitField>
      <BitField name="C_STEP" description="Processor step bit.This bit is UNKNOWN after a Power-on reset." start="2" size="1" access="Read/Write">
        <Enum name="C_STEP_0" description="No effect." start="0" />
        <Enum name="C_STEP_1" description="Step the processor." start="0x1" />
      </BitField>
      <BitField name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset." start="3" size="1" access="Read/Write">
        <Enum name="C_MASKINTS_0" description="Do not mask." start="0" />
        <Enum name="C_MASKINTS_1" description="Mask PenSV, SysTick and external configurable interrupts." start="0x1" />
      </BitField>
      <BitField name="C_SNAPSTALL" description="C_SNAPSTALL bit. If the processor is stalled on a load or store operation, a debugger can set this bit to 1 to attempt to break the stall. The effect of setting this bit to 1 is UNPREDICTABLE unless the DHCSR write also sets C_DEBUGEN and C_HALT to 1.This means that if the processor is not already in Debug statea it enters Debug state when the stalled instruction completes.Writing 1 to this bit makes the state of the memory system UNPREDICTABLE. Therefore, if a debugger writes 1 to this bit it must reset the processor before leaving Debug state.A Power-on reset sets this bit to 0." start="5" size="1" access="Read/Write">
        <Enum name="C_SNAPSTALL_0" description="No action." start="0" />
        <Enum name="C_SNAPSTALL_1" description="Attempt to force any stalled load or store instruction to complete." start="0x1" />
      </BitField>
      <BitField name="DBGKEY" description="Debug key:Software must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access." start="16" size="16" access="WriteOnly" />
    </Register>
    <Register name="DCRSR" description="Debug Core Register Selector Register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="REGSEL" description="REGSEL bits. Specifies the ARM core register, special-purpose register, or Floating-point extension register, to transfer." start="0" size="7" access="WriteOnly" />
      <BitField name="REGWnR" description="REGWnR bit. Specifies the access type for the transfer." start="16" size="1" access="WriteOnly">
        <Enum name="REGWnR_0" description="Read" start="0" />
        <Enum name="REGWnR_1" description="Write" start="0x1" />
      </BitField>
    </Register>
    <Register name="DCRDR" description="Debug Core Register Data Register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="DBGTMP" description="DBGTMP bits. Data temporary cache, for reading and writing the ARM core registers, special-purpose registers, and Floating-point extension registers.The value of this register is UNKNOWN:- on reset- if the processor is in Debug state, the debugger has written to DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0." start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="DEMCR" description="Debug Exception and Monitor Control Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VC_CORERESET" description="VC_CORERESET bit. Enable Reset Vector Catch. This causes a Local reset to halt a running system.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="0" size="1" access="Read/Write">
        <Enum name="VC_CORERESET_0" description="Reset Vector Catch disabled." start="0" />
        <Enum name="VC_CORERESET_1" description="Reset Vector Catch enabled." start="0x1" />
      </BitField>
      <BitField name="VC_MMERR" description="VC_MMERR bit. Enable halting debug trap on a MemManage exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="4" size="1" access="Read/Write">
        <Enum name="VC_MMERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_MMERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_NOCPERR" description="VC_NOCPERR bit. Enable halting debug trap on a UsageFault caused by an access to a Coprocessor.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="5" size="1" access="Read/Write">
        <Enum name="VC_NOCPERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_NOCPERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_CHKERR" description="VC_CHKERR bit. Enable halting debug trap on a UsageFault exception caused by a checking error, for example an alignment check error.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="6" size="1" access="Read/Write">
        <Enum name="VC_CHKERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_CHKERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_STATERR" description="VC_STATERR bit. Enable halting debug trap on a UsageFault exception caused by a state information error, for example an Undefined Instruction exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="7" size="1" access="Read/Write">
        <Enum name="VC_STATERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_STATERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_BUSERR" description="VC_BUSERR bit. Enable halting debug trap on a BusFault exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="8" size="1" access="Read/Write">
        <Enum name="VC_BUSERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_BUSERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_INTERR" description="VC_INTERR bit. Enable halting debug trap on a fault occurring during exception entry or exception return.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="9" size="1" access="Read/Write">
        <Enum name="VC_INTERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_INTERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="VC_HARDERR" description="VC_HARDERR bit. Enable halting debug trap on a HardFault exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit." start="10" size="1" access="Read/Write">
        <Enum name="VC_HARDERR_0" description="Halting debug trap disabled." start="0" />
        <Enum name="VC_HARDERR_1" description="Halting debug trap enabled." start="0x1" />
      </BitField>
      <BitField name="MON_EN" description="MON_EN bit. Enable the DebugMonitor exception.If DHCSR.C_DEBUGEN is set to 1, the processor ignores the value of this bit." start="16" size="1" access="Read/Write">
        <Enum name="MON_EN_0" description="DebugMonitor exception disabled." start="0" />
        <Enum name="MON_EN_1" description="DebugMonitor exception enabled." start="0x1" />
      </BitField>
      <BitField name="MON_PEND" description="MON_PEND bit. Sets or clears the pending state of the DebugMonitor exception.When the DebugMonitor exception is pending it becomes active subject to the exception priority rules. A debugger can use this bit to wakeup the monitor using the DAP.The effect of setting this bit to 1 is not affected by the value of the MON_EN bit.A debugger can set MON_PEND to 1, and force the processor to take a DebugMonitor exception, even when MON_EN is set to 0." start="17" size="1" access="Read/Write">
        <Enum name="MON_PEND_0" description="Clear the status of the DebugMonitor exception to not pending." start="0" />
        <Enum name="MON_PEND_1" description="Set the status of the DebugMonitor exception to pending." start="0x1" />
      </BitField>
      <BitField name="MON_STEP" description="MON_STEP bit. When MON_EN is set to 0, this feature is disabled and the processor ignores MON_STEP.When MON_EN is set to 1, the meaning of MON_STEP is:0 = Do not step the processor.1 = Step the processor.Setting this bit to 1 makes the step request pending. The request becomes active when the processor returns from the DebugMonitor handler to the code being debugged. The effect of setting this bit to 1 is UNPREDICTABLE if the code being debugged is executing at an execution priority that is lower than the priority of the DebugMonitor exception.This is the debug monitor equivalent of DHCSR.C_STEP in Debug state." start="18" size="1" access="Read/Write">
        <Enum name="MON_STEP_0" description="Do not step the processor." start="0" />
        <Enum name="MON_STEP_1" description="Step the processor." start="0x1" />
      </BitField>
      <BitField name="MON_REQ" description="DebugMonitor semaphore bit. The processor does not use this bit. The monitor software defines the meaning and use of this bit." start="19" size="1" access="Read/Write" />
      <BitField name="TRCENA" description="TRCENA bit. Global enable for all DWT and ITM features.If the DWT and ITM blocks are not implemented, this bit is UNK/SBZP.When TRCENA is set to 0:- DWT registers return UNKNOWN values on reads. Whether the processor ignores writes to the DWT unit is IMPLEMENTATION DEFINED.- ITM registers return UNKNOWN values on reads. Whether the processor ignores writes to the ITM unit is IMPLEMENTATION DEFINED.Setting this bit to 0 might not stop all events. To ensure all events are stopped, software must set all DWT and ITM feature enable bits to 0, and then set this bit to 0.The effect of this bit on the TPIU, ETM, and other system trace components is IMPLEMENTATION DEFINED." start="24" size="1" access="Read/Write">
        <Enum name="TRCENA_0" description="DWT and ITM blocks disabled." start="0" />
        <Enum name="TRCENA_1" description="DWT and ITM blocks enabled." start="0x1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" description="Core Platform Miscellaneous Control Module" start="0xE0080000">
    <Register name="MCM_PLASC" description="Crossbar Switch (AXBS) Slave Configuration" start="+0x8" size="2" access="ReadOnly" reset_value="0x7" reset_mask="0xFFFF">
      <BitField name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port." start="0" size="8" access="ReadOnly">
        <Enum name="ASC_0" description="A bus slave connection to AXBS input port n is absent" start="0" />
        <Enum name="ASC_1" description="A bus slave connection to AXBS input port n is present" start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_PLAMC" description="Crossbar Switch (AXBS) Master Configuration" start="+0xA" size="2" access="ReadOnly" reset_value="0x7" reset_mask="0xFFFF">
      <BitField name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port." start="0" size="8" access="ReadOnly">
        <Enum name="AMC_0" description="A bus master connection to AXBS input port n is absent" start="0" />
        <Enum name="AMC_1" description="A bus master connection to AXBS input port n is present" start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_CPCR" description="Core Platform Control Register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CBRR" description="Crossbar round-robin arbitration enable" start="9" size="1" access="Read/Write">
        <Enum name="CBRR_0" description="Fixed-priority arbitration" start="0" />
        <Enum name="CBRR_1" description="Round-robin arbitration" start="0x1" />
      </BitField>
      <BitField name="SRAMUAP" description="SRAM_U arbitration priority" start="24" size="2" access="Read/Write">
        <Enum name="SRAMUAP_0" description="Round robin" start="0" />
        <Enum name="SRAMUAP_1" description="Special round robin (favors SRAM backdoor accesses over the processor)" start="0x1" />
        <Enum name="SRAMUAP_2" description="Fixed priority. Processor has highest, backdoor has lowest" start="0x2" />
        <Enum name="SRAMUAP_3" description="Fixed priority. Backdoor has highest, processor has lowest" start="0x3" />
      </BitField>
      <BitField name="SRAMUWP" description="SRAM_U write protect" start="26" size="1" access="Read/Write" />
      <BitField name="SRAMLAP" description="SRAM_L arbitration priority" start="28" size="2" access="Read/Write">
        <Enum name="SRAMLAP_0" description="Round robin" start="0" />
        <Enum name="SRAMLAP_1" description="Special round robin (favors SRAM backdoor accesses over the processor)" start="0x1" />
        <Enum name="SRAMLAP_2" description="Fixed priority. Processor has highest, backdoor has lowest" start="0x2" />
        <Enum name="SRAMLAP_3" description="Fixed priority. Backdoor has highest, processor has lowest" start="0x3" />
      </BitField>
      <BitField name="SRAMLWP" description="SRAM_L Write Protect" start="30" size="1" access="Read/Write" />
    </Register>
    <Register name="MCM_ISCR" description="Interrupt Status and Control Register" start="+0x10" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CWBER" description="Cache write buffer error status" start="4" size="1" access="Read/Write">
        <Enum name="CWBER_0" description="No error" start="0" />
        <Enum name="CWBER_1" description="Error occurred" start="0x1" />
      </BitField>
      <BitField name="FIOC" description="FPU invalid operation interrupt status" start="8" size="1" access="ReadOnly">
        <Enum name="FIOC_0" description="No interrupt" start="0" />
        <Enum name="FIOC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="FDZC" description="FPU divide-by-zero interrupt status" start="9" size="1" access="ReadOnly">
        <Enum name="FDZC_0" description="No interrupt" start="0" />
        <Enum name="FDZC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="FOFC" description="FPU overflow interrupt status" start="10" size="1" access="ReadOnly">
        <Enum name="FOFC_0" description="No interrupt" start="0" />
        <Enum name="FOFC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="FUFC" description="FPU underflow interrupt status" start="11" size="1" access="ReadOnly">
        <Enum name="FUFC_0" description="No interrupt" start="0" />
        <Enum name="FUFC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="FIXC" description="FPU inexact interrupt status" start="12" size="1" access="ReadOnly">
        <Enum name="FIXC_0" description="No interrupt" start="0" />
        <Enum name="FIXC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="FIDC" description="FPU input denormal interrupt status" start="15" size="1" access="ReadOnly">
        <Enum name="FIDC_0" description="No interrupt" start="0" />
        <Enum name="FIDC_1" description="Interrupt occurred" start="0x1" />
      </BitField>
      <BitField name="CWBEE" description="Cache write buffer error enable" start="20" size="1" access="Read/Write">
        <Enum name="CWBEE_0" description="Disable error interrupt" start="0" />
        <Enum name="CWBEE_1" description="Enable error interrupt" start="0x1" />
      </BitField>
      <BitField name="FIOCE" description="FPU invalid operation interrupt enable" start="24" size="1" access="Read/Write">
        <Enum name="FIOCE_0" description="Disable interrupt" start="0" />
        <Enum name="FIOCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
      <BitField name="FDZCE" description="FPU divide-by-zero interrupt enable" start="25" size="1" access="Read/Write">
        <Enum name="FDZCE_0" description="Disable interrupt" start="0" />
        <Enum name="FDZCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
      <BitField name="FOFCE" description="FPU overflow interrupt enable" start="26" size="1" access="Read/Write">
        <Enum name="FOFCE_0" description="Disable interrupt" start="0" />
        <Enum name="FOFCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
      <BitField name="FUFCE" description="FPU underflow interrupt enable" start="27" size="1" access="Read/Write">
        <Enum name="FUFCE_0" description="Disable interrupt" start="0" />
        <Enum name="FUFCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
      <BitField name="FIXCE" description="FPU inexact interrupt enable" start="28" size="1" access="Read/Write">
        <Enum name="FIXCE_0" description="Disable interrupt" start="0" />
        <Enum name="FIXCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
      <BitField name="FIDCE" description="FPU input denormal interrupt enable" start="31" size="1" access="Read/Write">
        <Enum name="FIDCE_0" description="Disable interrupt" start="0" />
        <Enum name="FIDCE_1" description="Enable interrupt" start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_FADR" description="Store Buffer Fault address register" start="+0x20" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="ADDRESS" description="Fault address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MCM_FATR" description="Store Buffer Fault Attributes register" start="+0x24" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="BEDA" description="Bus Error Data Access type" start="0" size="1" access="ReadOnly">
        <Enum name="BEDA_0" description="Instruction" start="0" />
        <Enum name="BEDA_1" description="Data" start="0x1" />
      </BitField>
      <BitField name="BEMD" description="Bus error privilege level" start="1" size="1" access="ReadOnly">
        <Enum name="BEMD_0" description="User mode" start="0" />
        <Enum name="BEMD_1" description="Supervisor/privileged mode" start="0x1" />
      </BitField>
      <BitField name="BESZ" description="Bus error size" start="4" size="2" access="ReadOnly">
        <Enum name="BESZ_0" description="8-bit access" start="0" />
        <Enum name="BESZ_1" description="16-bit access" start="0x1" />
        <Enum name="BESZ_2" description="32-bit access" start="0x2" />
      </BitField>
      <BitField name="BEWT" description="Bus error write" start="7" size="1" access="ReadOnly">
        <Enum name="BEWT_0" description="Read access" start="0" />
        <Enum name="BEWT_1" description="Write access" start="0x1" />
      </BitField>
      <BitField name="BEMN" description="Bus error master number" start="8" size="4" access="ReadOnly" />
      <BitField name="BEOVR" description="Bus error overrun" start="31" size="1" access="ReadOnly">
        <Enum name="BEOVR_0" description="No bus error overrun" start="0" />
        <Enum name="BEOVR_1" description="Bus error overrun occurred. The FADR and FDR registers and the other FATR bits are not updated to reflect this new bus error." start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_FDR" description="Store Buffer Fault Data Register" start="+0x28" size="4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField name="DATA" description="Fault data" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MCM_PID" description="Process ID register" start="+0x30" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PID" description="M0_PID And M1_PID For MPU" start="0" size="8" access="Read/Write" />
    </Register>
    <Register name="MCM_CPO" description="Compute Operation Control Register" start="+0x40" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPOREQ" description="Compute Operation request" start="0" size="1" access="Read/Write">
        <Enum name="CPOREQ_0" description="Request is cleared." start="0" />
        <Enum name="CPOREQ_1" description="Request Compute Operation." start="0x1" />
      </BitField>
      <BitField name="CPOACK" description="Compute Operation acknowledge" start="1" size="1" access="ReadOnly">
        <Enum name="CPOACK_0" description="Compute operation entry has not completed or compute operation exit has completed." start="0" />
        <Enum name="CPOACK_1" description="Compute operation entry has completed or compute operation exit has not completed." start="0x1" />
      </BitField>
      <BitField name="CPOWOI" description="Compute Operation wakeup on interrupt" start="2" size="1" access="Read/Write">
        <Enum name="CPOWOI_0" description="No effect." start="0" />
        <Enum name="CPOWOI_1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_LMDR0" description="Local Memory Descriptor Register" start="+0x400+0" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CF0" description="Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="CF1" description="Control Field 1 - for Cache Parity control functions" start="4" size="4" access="Read/Write" />
      <BitField name="MT" description="Memory Type" start="13" size="3" access="ReadOnly">
        <Enum name="MT_0" description="SRAM_L" start="0" />
        <Enum name="MT_1" description="SRAM_U" start="0x1" />
        <Enum name="MT_2" description="PC Cache" start="0x2" />
        <Enum name="MT_3" description="PS Cache" start="0x3" />
      </BitField>
      <BitField name="RO" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are allowed." start="0" />
        <Enum name="RO_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are ignored." start="0x1" />
      </BitField>
      <BitField name="DPW" description="LMEM Data Path Width. This read-only field defines the width of the local memory." start="17" size="3" access="ReadOnly">
        <Enum name="DPW_2" description="LMEMn 32-bits wide" start="0x2" />
        <Enum name="DPW_3" description="LMEMn 64-bits wide" start="0x3" />
      </BitField>
      <BitField name="WY" description="Level 1 Cache Ways" start="20" size="4" access="ReadOnly">
        <Enum name="WY_0" description="No Cache" start="0" />
        <Enum name="WY_2" description="2-Way Set Associative" start="0x2" />
        <Enum name="WY_4" description="4-Way Set Associative" start="0x4" />
      </BitField>
      <BitField name="LMSZ" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="24" size="4" access="ReadOnly">
        <Enum name="LMSZ_0" description="no LMEMn (0 KB)" start="0" />
        <Enum name="LMSZ_1" description="1 KB LMEMn" start="0x1" />
        <Enum name="LMSZ_2" description="2 KB LMEMn" start="0x2" />
        <Enum name="LMSZ_3" description="4 KB LMEMn" start="0x3" />
        <Enum name="LMSZ_4" description="8 KB LMEMn" start="0x4" />
        <Enum name="LMSZ_5" description="16 KB LMEMn" start="0x5" />
        <Enum name="LMSZ_6" description="32 KB LMEMn" start="0x6" />
        <Enum name="LMSZ_7" description="64 KB LMEMn" start="0x7" />
        <Enum name="LMSZ_8" description="128 KB LMEMn" start="0x8" />
        <Enum name="LMSZ_9" description="256 KB LMEMn" start="0x9" />
        <Enum name="LMSZ_10" description="512 KB LMEMn" start="0xA" />
        <Enum name="LMSZ_11" description="1024 KB LMEMn" start="0xB" />
        <Enum name="LMSZ_12" description="2048 KB LMEMn" start="0xC" />
        <Enum name="LMSZ_13" description="4096 KB LMEMn" start="0xD" />
        <Enum name="LMSZ_14" description="8192 KB LMEMn" start="0xE" />
        <Enum name="LMSZ_15" description="16384 KB LMEMn" start="0xF" />
      </BitField>
      <BitField name="LMSZH" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="28" size="1" access="ReadOnly">
        <Enum name="LMSZH_0" description="LMEMn is a power-of-2 capacity." start="0" />
        <Enum name="LMSZH_1" description="LMEMn is not a power-of-2, with a capacity is 0.75 * LMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory." start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is not present." start="0" />
        <Enum name="V_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_LMDR1" description="Local Memory Descriptor Register" start="+0x400+4" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CF0" description="Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="CF1" description="Control Field 1 - for Cache Parity control functions" start="4" size="4" access="Read/Write" />
      <BitField name="MT" description="Memory Type" start="13" size="3" access="ReadOnly">
        <Enum name="MT_0" description="SRAM_L" start="0" />
        <Enum name="MT_1" description="SRAM_U" start="0x1" />
        <Enum name="MT_2" description="PC Cache" start="0x2" />
        <Enum name="MT_3" description="PS Cache" start="0x3" />
      </BitField>
      <BitField name="RO" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are allowed." start="0" />
        <Enum name="RO_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are ignored." start="0x1" />
      </BitField>
      <BitField name="DPW" description="LMEM Data Path Width. This read-only field defines the width of the local memory." start="17" size="3" access="ReadOnly">
        <Enum name="DPW_2" description="LMEMn 32-bits wide" start="0x2" />
        <Enum name="DPW_3" description="LMEMn 64-bits wide" start="0x3" />
      </BitField>
      <BitField name="WY" description="Level 1 Cache Ways" start="20" size="4" access="ReadOnly">
        <Enum name="WY_0" description="No Cache" start="0" />
        <Enum name="WY_2" description="2-Way Set Associative" start="0x2" />
        <Enum name="WY_4" description="4-Way Set Associative" start="0x4" />
      </BitField>
      <BitField name="LMSZ" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="24" size="4" access="ReadOnly">
        <Enum name="LMSZ_0" description="no LMEMn (0 KB)" start="0" />
        <Enum name="LMSZ_1" description="1 KB LMEMn" start="0x1" />
        <Enum name="LMSZ_2" description="2 KB LMEMn" start="0x2" />
        <Enum name="LMSZ_3" description="4 KB LMEMn" start="0x3" />
        <Enum name="LMSZ_4" description="8 KB LMEMn" start="0x4" />
        <Enum name="LMSZ_5" description="16 KB LMEMn" start="0x5" />
        <Enum name="LMSZ_6" description="32 KB LMEMn" start="0x6" />
        <Enum name="LMSZ_7" description="64 KB LMEMn" start="0x7" />
        <Enum name="LMSZ_8" description="128 KB LMEMn" start="0x8" />
        <Enum name="LMSZ_9" description="256 KB LMEMn" start="0x9" />
        <Enum name="LMSZ_10" description="512 KB LMEMn" start="0xA" />
        <Enum name="LMSZ_11" description="1024 KB LMEMn" start="0xB" />
        <Enum name="LMSZ_12" description="2048 KB LMEMn" start="0xC" />
        <Enum name="LMSZ_13" description="4096 KB LMEMn" start="0xD" />
        <Enum name="LMSZ_14" description="8192 KB LMEMn" start="0xE" />
        <Enum name="LMSZ_15" description="16384 KB LMEMn" start="0xF" />
      </BitField>
      <BitField name="LMSZH" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="28" size="1" access="ReadOnly">
        <Enum name="LMSZH_0" description="LMEMn is a power-of-2 capacity." start="0" />
        <Enum name="LMSZH_1" description="LMEMn is not a power-of-2, with a capacity is 0.75 * LMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory." start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is not present." start="0" />
        <Enum name="V_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_LMDR2" description="Local Memory Descriptor Register" start="+0x400+8" size="4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField name="CF0" description="Control Field 0" start="0" size="4" access="Read/Write" />
      <BitField name="CF1" description="Control Field 1 - for Cache Parity control functions" start="4" size="4" access="Read/Write" />
      <BitField name="MT" description="Memory Type" start="13" size="3" access="ReadOnly">
        <Enum name="MT_0" description="SRAM_L" start="0" />
        <Enum name="MT_1" description="SRAM_U" start="0x1" />
        <Enum name="MT_2" description="PC Cache" start="0x2" />
        <Enum name="MT_3" description="PS Cache" start="0x3" />
      </BitField>
      <BitField name="RO" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="16" size="1" access="ReadOnly">
        <Enum name="RO_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are allowed." start="0" />
        <Enum name="RO_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). Writes to the LMDRn[7:0] are ignored." start="0x1" />
      </BitField>
      <BitField name="DPW" description="LMEM Data Path Width. This read-only field defines the width of the local memory." start="17" size="3" access="ReadOnly">
        <Enum name="DPW_2" description="LMEMn 32-bits wide" start="0x2" />
        <Enum name="DPW_3" description="LMEMn 64-bits wide" start="0x3" />
      </BitField>
      <BitField name="WY" description="Level 1 Cache Ways" start="20" size="4" access="ReadOnly">
        <Enum name="WY_0" description="No Cache" start="0" />
        <Enum name="WY_2" description="2-Way Set Associative" start="0x2" />
        <Enum name="WY_4" description="4-Way Set Associative" start="0x4" />
      </BitField>
      <BitField name="LMSZ" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="24" size="4" access="ReadOnly">
        <Enum name="LMSZ_0" description="no LMEMn (0 KB)" start="0" />
        <Enum name="LMSZ_1" description="1 KB LMEMn" start="0x1" />
        <Enum name="LMSZ_2" description="2 KB LMEMn" start="0x2" />
        <Enum name="LMSZ_3" description="4 KB LMEMn" start="0x3" />
        <Enum name="LMSZ_4" description="8 KB LMEMn" start="0x4" />
        <Enum name="LMSZ_5" description="16 KB LMEMn" start="0x5" />
        <Enum name="LMSZ_6" description="32 KB LMEMn" start="0x6" />
        <Enum name="LMSZ_7" description="64 KB LMEMn" start="0x7" />
        <Enum name="LMSZ_8" description="128 KB LMEMn" start="0x8" />
        <Enum name="LMSZ_9" description="256 KB LMEMn" start="0x9" />
        <Enum name="LMSZ_10" description="512 KB LMEMn" start="0xA" />
        <Enum name="LMSZ_11" description="1024 KB LMEMn" start="0xB" />
        <Enum name="LMSZ_12" description="2048 KB LMEMn" start="0xC" />
        <Enum name="LMSZ_13" description="4096 KB LMEMn" start="0xD" />
        <Enum name="LMSZ_14" description="8192 KB LMEMn" start="0xE" />
        <Enum name="LMSZ_15" description="16384 KB LMEMn" start="0xF" />
      </BitField>
      <BitField name="LMSZH" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;)" start="28" size="1" access="ReadOnly">
        <Enum name="LMSZH_0" description="LMEMn is a power-of-2 capacity." start="0" />
        <Enum name="LMSZH_1" description="LMEMn is not a power-of-2, with a capacity is 0.75 * LMSZ." start="0x1" />
      </BitField>
      <BitField name="V" description="Local memory Valid bit. This read-only field defines the validity (presence) of the local memory." start="31" size="1" access="ReadOnly">
        <Enum name="V_0" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is not present." start="0" />
        <Enum name="V_1" description="(??TBD?? current content from &quot;MSCM OCMEM Configuration Register Descriptions&quot;). LMEMn is present." start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_LMPECR" description="LMEM Parity &amp; ECC Control Register" start="+0x480" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ERNCR" description="Enable RAM ECC Noncorrectable Reporting" start="0" size="1" access="Read/Write">
        <Enum name="ERNCR_0" description="reporting disabled" start="0" />
        <Enum name="ERNCR_1" description="reporting enabled" start="0x1" />
      </BitField>
      <BitField name="ER1BR" description="Enable RAM ECC 1 Bit Reporting" start="8" size="1" access="Read/Write">
        <Enum name="ER1BR_0" description="reporting disabled" start="0" />
        <Enum name="ER1BR_1" description="reporting enabled" start="0x1" />
      </BitField>
      <BitField name="ERPR" description="Enable RAM Parity Reporting" start="16" size="1" access="Read/Write">
        <Enum name="ERPR_0" description="reporting disabled" start="0" />
        <Enum name="ERPR_1" description="reporting enabled" start="0x1" />
      </BitField>
      <BitField name="ECPR" description="Enable Cache Parity Reporting" start="20" size="1" access="Read/Write">
        <Enum name="ECPR_0" description="reporting disabled" start="0" />
        <Enum name="ECPR_1" description="reporting enabled" start="0x1" />
      </BitField>
    </Register>
    <Register name="MCM_LMPEIR" description="LMEM Parity &amp; ECC Interrupt Register" start="+0x488" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ENC" description="ENCn = ECC Noncorrectable Error n" start="0" size="8" access="Read/Write" />
      <BitField name="E1B" description="E1Bn = ECC 1-bit Error n" start="8" size="8" access="Read/Write" />
      <BitField name="PE" description="Parity Error" start="16" size="8" access="Read/Write" />
      <BitField name="PEELOC" description="Parity or ECC Error Location 5'h00 - a non-correctable ECC event from SRAM_L 5'h01 - a non-correctable ECC event from SRAM_U 5'h08 - a 1-bit correctable ECC event from SRAM_L 5'h09 - a 1-bit correctable ECC event from SRAM_U 5'h14 - a PC Tag Parity Error 5'h15 - a PC Data Parity Error" start="24" size="5" access="Read/Write" />
      <BitField name="V" description="Valid bit" start="31" size="1" access="ReadOnly" />
    </Register>
    <Register name="MCM_LMFAR" description="LMEM Fault Address Register" start="+0x490" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EFADD" description="ECC Fault Address" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MCM_LMFATR" description="LMEM Fault Attribute Register" start="+0x494" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PEFPRT" description="Parity/ECC Fault Protection FATR[3] is Cacheable: 0=Non-cacheable, 1=Cacheable FATR[2] is Bufferable: 0=Non-bufferable, 1=Bufferable FATR[1] is Mode: 0=User mode, 1=Supervisor mode FATR[0] is Type: 0=I-Fetch, 1=Data" start="0" size="4" access="Read/Write" />
      <BitField name="PEFSIZE" description="Parity/ECC Fault Master Size 3'b000 = 8-bit access 3'b001 = 16-bit access 3'b010 = 32-bit access 3'b011 = 64-bit access 3'b1xx = Reserved" start="4" size="3" access="Read/Write" />
      <BitField name="PEFW" description="Parity/ECC Fault Write" start="7" size="1" access="ReadOnly" />
      <BitField name="PEFMST" description="Parity/ECC Fault Master Number" start="8" size="8" access="ReadOnly" />
      <BitField name="OVR" description="Overrun" start="31" size="1" access="ReadOnly" />
    </Register>
    <Register name="MCM_LMFDHR" description="LMEM Fault Data High Register" start="+0x4A0" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PEFDH" description="Parity or ECC Fault Data High" start="0" size="32" access="ReadOnly" />
    </Register>
    <Register name="MCM_LMFDLR" description="LMEM Fault Data Low Register" start="+0x4A4" size="4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PEFDL" description="Parity or ECC Fault Data Low" start="0" size="32" access="ReadOnly" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LMEM" description="Local Memory Controller" start="0xE0082000">
    <Register name="LMEM_PCCCR" description="Cache control register" start="+0" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ENCACHE" description="Cache enable" start="0" size="1" access="Read/Write">
        <Enum name="ENCACHE_0" description="Cache disabled" start="0" />
        <Enum name="ENCACHE_1" description="Cache enabled" start="0x1" />
      </BitField>
      <BitField name="ENWRBUF" description="Enable Write Buffer" start="1" size="1" access="Read/Write">
        <Enum name="ENWRBUF_0" description="Write buffer disabled" start="0" />
        <Enum name="ENWRBUF_1" description="Write buffer enabled" start="0x1" />
      </BitField>
      <BitField name="PCCR2" description="Forces all cacheable spaces to write through" start="2" size="1" access="Read/Write" />
      <BitField name="PCCR3" description="Forces no allocation on cache misses (must also have PCCR2 asserted)" start="3" size="1" access="Read/Write" />
      <BitField name="INVW0" description="Invalidate Way 0" start="24" size="1" access="Read/Write">
        <Enum name="INVW0_0" description="No operation" start="0" />
        <Enum name="INVW0_1" description="When setting the GO bit, invalidate all lines in way 0." start="0x1" />
      </BitField>
      <BitField name="PUSHW0" description="Push Way 0" start="25" size="1" access="Read/Write">
        <Enum name="PUSHW0_0" description="No operation" start="0" />
        <Enum name="PUSHW0_1" description="When setting the GO bit, push all modified lines in way 0" start="0x1" />
      </BitField>
      <BitField name="INVW1" description="Invalidate Way 1" start="26" size="1" access="Read/Write">
        <Enum name="INVW1_0" description="No operation" start="0" />
        <Enum name="INVW1_1" description="When setting the GO bit, invalidate all lines in way 1" start="0x1" />
      </BitField>
      <BitField name="PUSHW1" description="Push Way 1" start="27" size="1" access="Read/Write">
        <Enum name="PUSHW1_0" description="No operation" start="0" />
        <Enum name="PUSHW1_1" description="When setting the GO bit, push all modified lines in way 1" start="0x1" />
      </BitField>
      <BitField name="GO" description="Initiate Cache Command" start="31" size="1" access="Read/Write">
        <Enum name="GO_0" description="Write: no effect. Read: no cache command active." start="0" />
        <Enum name="GO_1" description="Write: initiate command indicated by bits 27-24. Read: cache command active." start="0x1" />
      </BitField>
    </Register>
    <Register name="LMEM_PCCLCR" description="Cache line control register" start="+0x4" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LGO" description="Initiate Cache Line Command" start="0" size="1" access="Read/Write">
        <Enum name="LGO_0" description="Write: no effect. Read: no line command active." start="0" />
        <Enum name="LGO_1" description="Write: initiate line command indicated by bits 27-24. Read: line command active." start="0x1" />
      </BitField>
      <BitField name="CACHEADDR" description="Cache address" start="2" size="12" access="Read/Write" />
      <BitField name="WSEL" description="Way select" start="14" size="1" access="Read/Write">
        <Enum name="WSEL_0" description="Way 0" start="0" />
        <Enum name="WSEL_1" description="Way 1" start="0x1" />
      </BitField>
      <BitField name="TDSEL" description="Tag/Data Select" start="16" size="1" access="Read/Write">
        <Enum name="TDSEL_0" description="Data" start="0" />
        <Enum name="TDSEL_1" description="Tag" start="0x1" />
      </BitField>
      <BitField name="LCIVB" description="Line Command Initial Valid Bit" start="20" size="1" access="ReadOnly" />
      <BitField name="LCIMB" description="Line Command Initial Modified Bit" start="21" size="1" access="ReadOnly" />
      <BitField name="LCWAY" description="Line Command Way" start="22" size="1" access="ReadOnly" />
      <BitField name="LCMD" description="Line Command" start="24" size="2" access="Read/Write">
        <Enum name="LCMD_0" description="Search and read or write" start="0" />
        <Enum name="LCMD_1" description="Invalidate" start="0x1" />
        <Enum name="LCMD_2" description="Push" start="0x2" />
        <Enum name="LCMD_3" description="Clear" start="0x3" />
      </BitField>
      <BitField name="LADSEL" description="Line Address Select" start="26" size="1" access="Read/Write">
        <Enum name="LADSEL_0" description="Cache address" start="0" />
        <Enum name="LADSEL_1" description="Physical address" start="0x1" />
      </BitField>
      <BitField name="LACC" description="Line access type" start="27" size="1" access="Read/Write">
        <Enum name="LACC_0" description="Read" start="0" />
        <Enum name="LACC_1" description="Write" start="0x1" />
      </BitField>
    </Register>
    <Register name="LMEM_PCCSAR" description="Cache search address register" start="+0x8" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LGO" description="Initiate Cache Line Command" start="0" size="1" access="Read/Write">
        <Enum name="LGO_0" description="Write: no effect. Read: no line command active." start="0" />
        <Enum name="LGO_1" description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active." start="0x1" />
      </BitField>
      <BitField name="PHYADDR" description="Physical Address" start="2" size="30" access="Read/Write" />
    </Register>
    <Register name="LMEM_PCCCVR" description="Cache read/write value register" start="+0xC" size="4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Cache read/write Data" start="0" size="32" access="Read/Write" />
    </Register>
    <Register name="LMEM_PCCRMR" description="Cache regions mode register" start="+0x20" size="4" access="Read/Write" reset_value="0xAA0FA000" reset_mask="0xFFFFFFFF">
      <BitField name="R15" description="Region 15 mode" start="0" size="2" access="Read/Write">
        <Enum name="R15_0" description="Non-cacheable" start="0" />
        <Enum name="R15_1" description="Non-cacheable" start="0x1" />
        <Enum name="R15_2" description="Write-through" start="0x2" />
        <Enum name="R15_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R14" description="Region 14 mode" start="2" size="2" access="Read/Write">
        <Enum name="R14_0" description="Non-cacheable" start="0" />
        <Enum name="R14_1" description="Non-cacheable" start="0x1" />
        <Enum name="R14_2" description="Write-through" start="0x2" />
        <Enum name="R14_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R13" description="Region 13 mode" start="4" size="2" access="Read/Write">
        <Enum name="R13_0" description="Non-cacheable" start="0" />
        <Enum name="R13_1" description="Non-cacheable" start="0x1" />
        <Enum name="R13_2" description="Write-through" start="0x2" />
        <Enum name="R13_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R12" description="Region 12 mode" start="6" size="2" access="Read/Write">
        <Enum name="R12_0" description="Non-cacheable" start="0" />
        <Enum name="R12_1" description="Non-cacheable" start="0x1" />
        <Enum name="R12_2" description="Write-through" start="0x2" />
        <Enum name="R12_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R11" description="Region 11 mode" start="8" size="2" access="Read/Write">
        <Enum name="R11_0" description="Non-cacheable" start="0" />
        <Enum name="R11_1" description="Non-cacheable" start="0x1" />
        <Enum name="R11_2" description="Write-through" start="0x2" />
        <Enum name="R11_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R10" description="Region 10 mode" start="10" size="2" access="Read/Write">
        <Enum name="R10_0" description="Non-cacheable" start="0" />
        <Enum name="R10_1" description="Non-cacheable" start="0x1" />
        <Enum name="R10_2" description="Write-through" start="0x2" />
        <Enum name="R10_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R9" description="Region 9 mode" start="12" size="2" access="Read/Write">
        <Enum name="R9_0" description="Non-cacheable" start="0" />
        <Enum name="R9_1" description="Non-cacheable" start="0x1" />
        <Enum name="R9_2" description="Write-through" start="0x2" />
        <Enum name="R9_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R8" description="Region 8 mode" start="14" size="2" access="Read/Write">
        <Enum name="R8_0" description="Non-cacheable" start="0" />
        <Enum name="R8_1" description="Non-cacheable" start="0x1" />
        <Enum name="R8_2" description="Write-through" start="0x2" />
        <Enum name="R8_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R7" description="Region 7 mode" start="16" size="2" access="Read/Write">
        <Enum name="R7_0" description="Non-cacheable" start="0" />
        <Enum name="R7_1" description="Non-cacheable" start="0x1" />
        <Enum name="R7_2" description="Write-through" start="0x2" />
        <Enum name="R7_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R6" description="Region 6 mode" start="18" size="2" access="Read/Write">
        <Enum name="R6_0" description="Non-cacheable" start="0" />
        <Enum name="R6_1" description="Non-cacheable" start="0x1" />
        <Enum name="R6_2" description="Write-through" start="0x2" />
        <Enum name="R6_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R5" description="Region 5 mode" start="20" size="2" access="Read/Write">
        <Enum name="R5_0" description="Non-cacheable" start="0" />
        <Enum name="R5_1" description="Non-cacheable" start="0x1" />
        <Enum name="R5_2" description="Write-through" start="0x2" />
        <Enum name="R5_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R4" description="Region 4 mode" start="22" size="2" access="Read/Write">
        <Enum name="R4_0" description="Non-cacheable" start="0" />
        <Enum name="R4_1" description="Non-cacheable" start="0x1" />
        <Enum name="R4_2" description="Write-through" start="0x2" />
        <Enum name="R4_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R3" description="Region 3 mode" start="24" size="2" access="Read/Write">
        <Enum name="R3_0" description="Non-cacheable" start="0" />
        <Enum name="R3_1" description="Non-cacheable" start="0x1" />
        <Enum name="R3_2" description="Write-through" start="0x2" />
        <Enum name="R3_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R2" description="Region 2 mode" start="26" size="2" access="Read/Write">
        <Enum name="R2_0" description="Non-cacheable" start="0" />
        <Enum name="R2_1" description="Non-cacheable" start="0x1" />
        <Enum name="R2_2" description="Write-through" start="0x2" />
        <Enum name="R2_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R1" description="Region 1 mode" start="28" size="2" access="Read/Write">
        <Enum name="R1_0" description="Non-cacheable" start="0" />
        <Enum name="R1_1" description="Non-cacheable" start="0x1" />
        <Enum name="R1_2" description="Write-through" start="0x2" />
        <Enum name="R1_3" description="Write-back" start="0x3" />
      </BitField>
      <BitField name="R0" description="Region 0 mode" start="30" size="2" access="Read/Write">
        <Enum name="R0_0" description="Non-cacheable" start="0" />
        <Enum name="R0_1" description="Non-cacheable" start="0x1" />
        <Enum name="R0_2" description="Write-through" start="0x2" />
        <Enum name="R0_3" description="Write-back" start="0x3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xE000E000" description="System Control Block">
    <Register name="ICTR" start="0xE000E004" description="Interrupt Controller Type Register">
      <BitField start="0" size="4" name="INTLINESNUM" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xE000E008" description="Auxiliary Control Register">
      <BitField start="0" size="1" name="DISMCYCINT" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
      <BitField start="1" size="1" name="DISDEFWBUF" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField start="2" size="1" name="DISFOLD" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField start="8" size="1" name="DISFPCA" description="When set to 1, disables IT folding" />
      <BitField start="9" size="1" name="DISOOFP" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
    </Register>
    <Register name="CPUID" start="0xE000ED00" description="CPUID Register" access="ReadOnly">
      <BitField start="0" size="4" name="REVISION" description="Revision Number" />
      <BitField start="4" size="12" name="PARTNO" description="Part Number" />
      <BitField start="20" size="4" name="VARIANT" description="Variant Number" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer Code" />
    </Register>
    <Register name="ICSR" start="0xE000ED04" description="Interrupt Control and State Register">
      <BitField start="0" size="9" name="VECTACTIVE" description="Contains the active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="Indicates whether there are preempted active exceptions" />
      <BitField start="12" size="9" name="VECTPENDING" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="Interrupt pending flag" />
      <BitField start="23" size="1" name="ISRPREEMPT" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit" />
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit" />
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit" />
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit" />
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit" />
    </Register>
    <Register name="AIRCR" start="0xE000ED0C" description="Application Interrupt and Reset Control Register">
      <BitField start="0" size="1" name="VECTRESET" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request bit" />
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field" />
      <BitField start="15" size="1" name="ENDIANESS" description="Data endianness bit" />
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register name="SCR" start="0xE000ED10" description="System Control Register">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField start="4" size="1" name="SEVONPEND" description="Send event on pending bit" />
    </Register>
    <Register name="CCR" start="0xE000ED14" description="Configuration and Control Register">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="Indicates how the processor enters Thread mode" />
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR" />
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps" />
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register name="SHPR1" start="0xE000ED18" description="System Handler Priority Register 1">
      <BitField start="4" size="4" name="PRI_4(MemManage)" description="Priority of system handler 4 (MemManage)" />
      <BitField start="12" size="4" name="PRI_5(BusFault)" description="Priority of system handler 5 (BusFault)" />
      <BitField start="20" size="4" name="PRI_6(UsageFault)" description="Priority of system handler 6 (UsageFault)" />
    </Register>
    <Register name="SHPR2" start="0xE000ED1C" description="System Handler Priority Register 2">
      <BitField start="28" size="4" name="PRI_11(SVCall)" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xE000ED20" description="System Handler Priority Register 3">
      <BitField start="20" size="4" name="PRI_14(PendSV)" description="Priority of system handler 14 (PendSV)" />
      <BitField start="28" size="4" name="PRI_15(SysTick)" description="Priority of system handler 15 (SysTick)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField start="0" size="1" name="MEMFAULTACT" description="MemManage Exception Active Bit" />
      <BitField start="1" size="1" name="BUSFAULTACT" description="BusFault Exception Active Bit" />
      <BitField start="3" size="1" name="USGFAULTACT" description="UsageFault Exception Active Bit" />
      <BitField start="7" size="1" name="SVCALLACT" description="SVCall Active Bit" />
      <BitField start="8" size="1" name="MONITORACT" description="Debug Monitor Active Bit" />
      <BitField start="10" size="1" name="PENDSVACT" description="PendSV Exception Active Bit" />
      <BitField start="11" size="1" name="SYSTICKACT" description="SysTick Exception Active Bit" />
      <BitField start="12" size="1" name="USGFAULTPENDED" description="UsageFault Exception Pending Bit" />
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="MemManage Exception Pending Bit" />
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="BusFault Exception Pending Bit" />
      <BitField start="15" size="1" name="SVCALLPENDED" description="SVCall Pending Bit" />
      <BitField start="16" size="1" name="MEMFAULTENA" description="MemManage Enable Bit" />
      <BitField start="17" size="1" name="BUSFAULTENA" description="BusFault Enable Bit" />
      <BitField start="18" size="1" name="USGFAULTENA" description="UsageFault enable Bit" />
    </Register>
    <Register name="MMFSR" start="0xE000ED28" description="MemManage Fault Status Register">
      <BitField start="0" size="1" name="IACCVIOL" description="Instruction access violation flag" />
      <BitField start="1" size="1" name="DACCVIOL" description="Data access violation flag" />
      <BitField start="3" size="1" name="MUNSTKERR" description="MemManage fault on unstacking for a return from exception" />
      <BitField start="4" size="1" name="MSTKERR" description="MemManage fault on stacking for exception entry" />
      <BitField start="5" size="1" name="MLSPERR" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField start="7" size="1" name="MMARVALID" description="MemManage Fault Address Register(MMFAR) valid flag" />
    </Register>
    <Register name="BFSR" start="0xE000ED29" description="BusFault Status Register">
      <BitField start="0" size="1" name="IBUSERR" description="Instruction bus error" />
      <BitField start="1" size="1" name="PRECISERR" description="Precise data bus error" />
      <BitField start="2" size="1" name="IMPRECISERR" description="Imprecise data bus error" />
      <BitField start="3" size="1" name="UNSTKERR" description="BusFault on unstacking for a return from exception" />
      <BitField start="4" size="1" name="STKERR" description="BusFault on stacking for exception entry" />
      <BitField start="5" size="1" name="LSPERR" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField start="7" size="1" name="BFARVALID" description="BusFault Address Register(BFAR) valid flag" />
    </Register>
    <Register name="UFSR" start="0xE000ED2A" description="UsageFault Status Register">
      <BitField start="0" size="1" name="UNDEFINSTR" description="Undefined instruction UsageFault" />
      <BitField start="1" size="1" name="INVSTATE" description="Invalid state UsageFault" />
      <BitField start="2" size="1" name="INVPC" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField start="3" size="1" name="NOCP" description="No coprocessor UsageFault" />
      <BitField start="8" size="1" name="UNALIGNED" description="Unaligned access UsageFault" />
      <BitField start="9" size="1" name="DIVBYZERO" description="Divide by zero UsageFault" />
    </Register>
    <Register name="HFSR" start="0xE000ED2C" description="HardFault Status Register">
      <BitField start="1" size="1" name="VECTTBL" description="Indicates a BusFault on a vectortable read during exception processing" />
      <BitField start="30" size="1" name="FORCED" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField start="31" size="1" name="DEBUGEVT" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField start="0" size="1" name="HALTED" />
      <BitField start="1" size="1" name="BKPT" />
      <BitField start="2" size="1" name="DWTTRAP" />
      <BitField start="3" size="1" name="VCATCH" />
      <BitField start="4" size="1" name="EXTERNAL" />
    </Register>
    <Register name="MMFAR" start="0xE000ED34" description="MemManage Fault Address Register">
      <BitField start="0" size="32" name="ADDRESS" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xE000ED38" description="BusFault Address Register">
      <BitField start="0" size="32" name="ADDRESS" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xE000ED3C" description="Auxiliary Fault Status Register">
      <BitField start="0" size="32" name="IMPDEF" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xE000ED40" description="Processor Feature Register 0" access="ReadOnly" />
    <Register name="ID_PFR1" start="0xE000ED44" description="Processor Feature Register 1" access="ReadOnly" />
    <Register name="ID_DFR0" start="0xE000ED48" description="Debug Feature Register 0" access="ReadOnly" />
    <Register name="ID_AFR0" start="0xE000ED4C" description="Auxilliary Feature Register 0" access="ReadOnly" />
    <Register name="ID_MMFR0" start="0xE000ED50" description="Memory Model Feature Register 0" access="ReadOnly" />
    <Register name="ID_MMFR1" start="0xE000ED54" description="Memory Model Feature Register 1" access="ReadOnly" />
    <Register name="ID_MMFR2" start="0xE000ED58" description="Memory Model Feature Register 2" access="ReadOnly" />
    <Register name="ID_MMFR3" start="0xE000ED5C" description="Memory Model Feature Register 3" access="ReadOnly" />
    <Register name="ID_ISAR0" start="0xE000ED60" description="Instruction Set Attribute Register 0" access="ReadOnly" />
    <Register name="ID_ISAR1" start="0xE000ED64" description="Instruction Set Attribute Register 1" access="ReadOnly" />
    <Register name="ID_ISAR2" start="0xE000ED68" description="Instruction Set Attribute Register 2" access="ReadOnly" />
    <Register name="ID_ISAR3" start="0xE000ED6C" description="Instruction Set Attribute Register 3" access="ReadOnly" />
    <Register name="ID_ISAR4" start="0xE000ED70" description="Instruction Set Attribute Register 4" access="ReadOnly" />
    <Register name="ID_ISAR5" start="0xE000ED74" description="Instruction Set Attribute Register 5" access="ReadOnly" />
    <Register name="CPACR" start="0xE000ED88" description="Coprocessor Access Control Register">
      <BitField start="20" size="2" name="CP10" description="Access privileges for coprocessor 10" />
      <BitField start="22" size="2" name="CP11" description="Access privileges for coprocessor 11" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xE000EF34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xE000EF34" description="Floating-point Context Control Register">
      <BitField start="0" size="1" name="LSPACT" description="Lazy state preservation active" />
      <BitField start="1" size="1" name="USER" description="User privilege" />
      <BitField start="3" size="1" name="THREAD" description="Thread Mode" />
      <BitField start="4" size="1" name="HFRDY" description="HardFault ready" />
      <BitField start="5" size="1" name="MMRDY" description="MemManage ready" />
      <BitField start="6" size="1" name="BFRDY" description="BusFault ready" />
      <BitField start="8" size="1" name="MONRDY" description="DebugMonitor ready" />
      <BitField start="30" size="1" name="LSPEN" description="Lazy state preservation enable" />
      <BitField start="31" size="1" name="ASPEN" description="Automatic state preservation enable" />
    </Register>
    <Register name="FPCAR" start="0xE000EF38" description="Floating-point Context Address Register">
      <BitField start="3" size="29" name="ADDRESS" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xE000EF3C" description="Floating-point Default Status Control Register">
      <BitField start="22" size="2" name="RMode" description="Rounding Mode control field" />
      <BitField start="24" size="1" name="FZ" description="Flush-to-zero mode control bit" />
      <BitField start="25" size="1" name="DN" description="Default NaN mode control bit" />
      <BitField start="26" size="1" name="AHP" description="Alternative half-precision control bit" />
    </Register>
  </RegisterGroup>
</Processor>
