===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.4003 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.2433 (  8.4%)    5.2433 ( 14.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.1337 (  6.6%)    4.1337 ( 11.7%)    Parse modules
    1.0516 (  1.7%)    1.0516 (  3.0%)    Verify circuit
   51.5025 ( 82.6%)   25.9610 ( 73.3%)  'firrtl.circuit' Pipeline
    1.0514 (  1.7%)    1.0514 (  3.0%)    LowerFIRRTLAnnotations
    4.8093 (  7.7%)    2.6346 (  7.4%)    'firrtl.module' Pipeline
    1.5403 (  2.5%)    0.8459 (  2.4%)      DropName
    3.2690 (  5.2%)    1.7887 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.2300 (  0.4%)    0.1318 (  0.4%)    'firrtl.module' Pipeline
    0.2300 (  0.4%)    0.1318 (  0.4%)      LowerCHIRRTLPass
    0.3338 (  0.5%)    0.3338 (  0.9%)    InferWidths
    1.0038 (  1.6%)    1.0038 (  2.8%)    MemToRegOfVec
    1.7169 (  2.8%)    1.7169 (  4.8%)    InferResets
    0.1909 (  0.3%)    0.1909 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.2870 (  0.5%)    0.2870 (  0.8%)    WireDFT
    1.5545 (  2.5%)    1.5545 (  4.4%)    LowerFIRRTLTypes
    7.1654 ( 11.5%)    3.9698 ( 11.2%)    'firrtl.module' Pipeline
    5.5381 (  8.9%)    3.0074 (  8.5%)      ExpandWhens
    1.6264 (  2.6%)    0.9624 (  2.7%)      SFCCompat
    1.6062 (  2.6%)    1.6062 (  4.5%)    CheckCombCycles
    0.3425 (  0.5%)    0.3425 (  1.0%)      (A) circt::firrtl::InstanceGraph
    9.3436 ( 15.0%)    5.1834 ( 14.6%)    'firrtl.module' Pipeline
    8.8695 ( 14.2%)    4.9147 ( 13.9%)      Canonicalizer
    0.4741 (  0.8%)    0.2687 (  0.8%)      InferReadWrite
    0.2245 (  0.4%)    0.2245 (  0.6%)    PrefixModules
    0.0818 (  0.1%)    0.0818 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.5196 (  0.8%)    0.5196 (  1.5%)    Inliner
    1.2179 (  2.0%)    1.2179 (  3.4%)    IMConstProp
    0.0806 (  0.1%)    0.0806 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0698 (  0.1%)    0.0698 (  0.2%)    AddSeqMemPorts
    0.0698 (  0.1%)    0.0698 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2687 (  0.4%)    0.2687 (  0.8%)    CreateSiFiveMetadata
    0.0392 (  0.1%)    0.0392 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.9930 (  6.4%)    2.0904 (  5.9%)    'firrtl.module' Pipeline
    0.3624 (  0.6%)    0.1868 (  0.5%)      DropName
    3.6305 (  5.8%)    1.9035 (  5.4%)      Canonicalizer
    0.7373 (  1.2%)    0.7373 (  2.1%)    IMDeadCodeElim
    0.0651 (  0.1%)    0.0651 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.8129 (  1.3%)    0.8129 (  2.3%)  LowerFIRRTLToHW
    0.0373 (  0.1%)    0.0373 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.1632 (  0.3%)    0.1632 (  0.5%)  LowerSeqToSV
    0.7180 (  1.2%)    0.7180 (  2.0%)  HWMemSimImpl
    1.1459 (  1.8%)    0.7346 (  2.1%)  'hw.module' Pipeline
    0.4024 (  0.6%)    0.2621 (  0.7%)    CSE
    0.0080 (  0.0%)    0.0041 (  0.0%)      (A) DominanceInfo
    0.4157 (  0.7%)    0.2782 (  0.8%)    Canonicalizer
    0.1906 (  0.3%)    0.1237 (  0.3%)    CSE
    0.0057 (  0.0%)    0.0029 (  0.0%)      (A) DominanceInfo
    0.0779 (  0.1%)    0.0407 (  0.1%)    HWCleanup
    0.2415 (  0.4%)    0.1336 (  0.4%)  'hw.module' Pipeline
    0.0369 (  0.1%)    0.0199 (  0.1%)    HWLegalizeModules
    0.1580 (  0.3%)    0.0910 (  0.3%)    PrettifyVerilog
    0.2542 (  0.4%)    0.2542 (  0.7%)  StripDebugInfoWithPred
    1.2436 (  2.0%)    1.2436 (  3.5%)  ExportVerilog
    0.0091 (  0.0%)    0.0091 (  0.0%)  Rest
   62.3292 (100.0%)   35.4003 (100.0%)  Total

{
  totalTime: 35.461,
  maxMemory: 1077407744
}
