// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_qoi_encode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        img,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [7:0] m_axi_gmem_WDATA;
output  [0:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [7:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [10:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] img;
output  [11:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [11:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [7:0] out_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg[11:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[11:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[7:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
reg   [5:0] index_mem_V_address0;
reg    index_mem_V_ce0;
reg    index_mem_V_we0;
reg   [23:0] index_mem_V_d0;
wire   [23:0] index_mem_V_q0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_done;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_idle;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_ready;
wire   [11:0] grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_address0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_ce0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_we0;
wire   [7:0] grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_d0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_done;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_idle;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_ready;
wire   [5:0] grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_address0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_ce0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_we0;
wire   [23:0] grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_d0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_done;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_idle;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_ready;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWVALID;
wire   [63:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWADDR;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWID;
wire   [31:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWLEN;
wire   [2:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWSIZE;
wire   [1:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWBURST;
wire   [1:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWLOCK;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWCACHE;
wire   [2:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWPROT;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWQOS;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWREGION;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWUSER;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WVALID;
wire   [7:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WDATA;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WSTRB;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WLAST;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WID;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WUSER;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARVALID;
wire   [63:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARADDR;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARID;
wire   [31:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLEN;
wire   [2:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARSIZE;
wire   [1:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARBURST;
wire   [1:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLOCK;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARCACHE;
wire   [2:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARPROT;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARQOS;
wire   [3:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARREGION;
wire   [0:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARUSER;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_RREADY;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_BREADY;
wire   [5:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_address0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_ce0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_we0;
wire   [23:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_d0;
wire   [11:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce0;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we0;
wire   [7:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d0;
wire   [11:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address1;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce1;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we1;
wire   [7:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d1;
wire   [11:0] grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out;
wire    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out_ap_vld;
reg    grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg;
reg    grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [11:0] buf_idx_1_loc_fu_56;
wire   [63:0] zext_ln62_fu_192_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln63_fu_197_p1;
wire   [63:0] zext_ln64_fu_212_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln65_fu_217_p1;
wire   [63:0] zext_ln66_fu_232_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln67_fu_237_p1;
wire   [63:0] zext_ln68_fu_252_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln69_fu_257_p1;
wire   [11:0] buf_idx_fu_186_p2;
wire   [11:0] buf_idx_11_fu_202_p2;
wire   [11:0] buf_idx_12_fu_207_p2;
wire   [11:0] buf_idx_13_fu_222_p2;
wire   [11:0] buf_idx_14_fu_227_p2;
wire   [11:0] buf_idx_15_fu_242_p2;
wire   [11:0] buf_idx_16_fu_247_p2;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg = 1'b0;
#0 grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg = 1'b0;
#0 grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg = 1'b0;
end

top_qoi_encode_index_mem_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
index_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(index_mem_V_address0),
    .ce0(index_mem_V_ce0),
    .we0(index_mem_V_we0),
    .d0(index_mem_V_d0),
    .q0(index_mem_V_q0)
);

top_qoi_encode_Pipeline_VITIS_LOOP_6_1 grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start),
    .ap_done(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_done),
    .ap_idle(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_idle),
    .ap_ready(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_ready),
    .out_r_address0(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_address0),
    .out_r_ce0(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_ce0),
    .out_r_we0(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_we0),
    .out_r_d0(grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_d0)
);

top_qoi_encode_Pipeline_VITIS_LOOP_11_2 grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start),
    .ap_done(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_done),
    .ap_idle(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_idle),
    .ap_ready(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_ready),
    .index_mem_V_address0(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_address0),
    .index_mem_V_ce0(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_ce0),
    .index_mem_V_we0(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_we0),
    .index_mem_V_d0(grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_d0)
);

top_qoi_encode_Pipeline_VITIS_LOOP_15_3 grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start),
    .ap_done(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_done),
    .ap_idle(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_idle),
    .ap_ready(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_ready),
    .m_axi_gmem_AWVALID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .img(img),
    .index_mem_V_address0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_address0),
    .index_mem_V_ce0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_ce0),
    .index_mem_V_we0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_we0),
    .index_mem_V_d0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_d0),
    .index_mem_V_q0(index_mem_V_q0),
    .out_r_address0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address0),
    .out_r_ce0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce0),
    .out_r_we0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we0),
    .out_r_d0(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d0),
    .out_r_address1(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address1),
    .out_r_ce1(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce1),
    .out_r_we1(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we1),
    .out_r_d1(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d1),
    .buf_idx_1_out(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out),
    .buf_idx_1_out_ap_vld(grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_ready == 1'b1)) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_ready == 1'b1)) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg <= 1'b0;
    end else begin
        if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg <= 1'b1;
        end else if ((grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_ready == 1'b1)) begin
            grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        buf_idx_1_loc_fu_56 <= grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_buf_idx_1_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        index_mem_V_address0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_address0 = grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_address0;
    end else begin
        index_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        index_mem_V_ce0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_ce0 = grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_ce0;
    end else begin
        index_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        index_mem_V_d0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_d0 = grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_d0;
    end else begin
        index_mem_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        index_mem_V_we0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_index_mem_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        index_mem_V_we0 = grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_index_mem_V_we0;
    end else begin
        index_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARADDR = img;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARADDR = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARBURST = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARCACHE = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARID = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARLEN = 32'd3072;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLEN = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLOCK = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARPROT = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARQOS = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARREGION = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARSIZE = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARUSER = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARVALID = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_RREADY = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_r_address0 = zext_ln69_fu_257_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_address0 = zext_ln67_fu_237_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_r_address0 = zext_ln65_fu_217_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_address0 = zext_ln63_fu_197_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_address0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_address0 = grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_address0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_r_address1 = zext_ln68_fu_252_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_r_address1 = zext_ln66_fu_232_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_r_address1 = zext_ln64_fu_212_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        out_r_address1 = zext_ln62_fu_192_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_address1 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_address1;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_ce0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_ce0 = grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_ce0;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_ce1 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_ce1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_r_d0 = 8'd1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_d0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_d0 = grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_d0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_d1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_d1 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_d1;
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_we0 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_r_we0 = grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_out_r_we0;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        out_r_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_r_we1 = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_out_r_we1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_done == 1'b0) | (grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_done == 1'b0));
end

assign buf_idx_11_fu_202_p2 = (buf_idx_1_loc_fu_56 + 12'd2);

assign buf_idx_12_fu_207_p2 = (buf_idx_1_loc_fu_56 + 12'd3);

assign buf_idx_13_fu_222_p2 = (buf_idx_1_loc_fu_56 + 12'd4);

assign buf_idx_14_fu_227_p2 = (buf_idx_1_loc_fu_56 + 12'd5);

assign buf_idx_15_fu_242_p2 = (buf_idx_1_loc_fu_56 + 12'd6);

assign buf_idx_16_fu_247_p2 = (buf_idx_1_loc_fu_56 + 12'd7);

assign buf_idx_fu_186_p2 = (buf_idx_1_loc_fu_56 + 12'd1);

assign grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start = grp_qoi_encode_Pipeline_VITIS_LOOP_11_2_fu_159_ap_start_reg;

assign grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start = grp_qoi_encode_Pipeline_VITIS_LOOP_15_3_fu_165_ap_start_reg;

assign grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start = grp_qoi_encode_Pipeline_VITIS_LOOP_6_1_fu_153_ap_start_reg;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 8'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 1'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign zext_ln62_fu_192_p1 = buf_idx_1_loc_fu_56;

assign zext_ln63_fu_197_p1 = buf_idx_fu_186_p2;

assign zext_ln64_fu_212_p1 = buf_idx_11_fu_202_p2;

assign zext_ln65_fu_217_p1 = buf_idx_12_fu_207_p2;

assign zext_ln66_fu_232_p1 = buf_idx_13_fu_222_p2;

assign zext_ln67_fu_237_p1 = buf_idx_14_fu_227_p2;

assign zext_ln68_fu_252_p1 = buf_idx_15_fu_242_p2;

assign zext_ln69_fu_257_p1 = buf_idx_16_fu_247_p2;

endmodule //top_qoi_encode
