#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 15 21:42:42 2024
# Process ID: 22920
# Current directory: D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.runs/synth_1
# Command line: vivado.exe -log Perpentual_Calendar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Perpentual_Calendar.tcl
# Log file: D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.runs/synth_1/Perpentual_Calendar.vds
# Journal file: D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.runs/synth_1\vivado.jou
# Running On: LAPTOP-9BJOKJMD, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 8315 MB
#-----------------------------------------------------------
source Perpentual_Calendar.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.543 ; gain = 177.680
Command: read_checkpoint -auto_incremental -incremental D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/utils_1/imports/synth_1/Perpentual_Calendar.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/utils_1/imports/synth_1/Perpentual_Calendar.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Perpentual_Calendar -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16928
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.844 ; gain = 440.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Perpentual_Calendar' [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:23]
INFO: [Synth 8-226] default block is never used [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'Perpentual_Calendar' (0#1) [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:23]
WARNING: [Synth 8-6014] Unused sequential element leapyear_reg was removed.  [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:214]
WARNING: [Synth 8-7137] Register count_reg in module Perpentual_Calendar has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:204]
WARNING: [Synth 8-7137] Register AP_reg in module Perpentual_Calendar has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:209]
WARNING: [Synth 8-6014] Unused sequential element AP_reg was removed.  [D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.srcs/sources_1/new/Perpentual_Calendar.sv:209]
WARNING: [Synth 8-7129] Port change in module Perpentual_Calendar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.555 ; gain = 548.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.555 ; gain = 548.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.555 ; gain = 548.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'Current_reg' in module 'Perpentual_Calendar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE2 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_reg' using encoding 'one-hot' in module 'Perpentual_Calendar'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.555 ; gain = 548.656
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port change in module Perpentual_Calendar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     5|
|4     |LUT3 |     5|
|5     |LUT4 |     1|
|6     |LUT5 |     6|
|7     |LUT6 |    16|
|8     |FDCE |    16|
|9     |FDPE |     9|
|10    |IBUF |     3|
|11    |OBUF |    38|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   102|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1222.121 ; gain = 737.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1230.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7e28d828
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1323.574 ; gain = 845.102
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1323.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HDLLogicDesignProject_Rework/Source/Perpentual_Calendar_Rework/Perpentual_Calendar_Rework.runs/synth_1/Perpentual_Calendar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Perpentual_Calendar_utilization_synth.rpt -pb Perpentual_Calendar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 21:43:07 2024...
