// Seed: 358205103
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  assign id_5 = id_2;
  logic id_7;
  assign id_7 = id_2 & id_0;
  assign id_7 = 1;
  type_12(
      id_1, 1
  );
endmodule
