<!doctype html><html lang=zh-cn dir=ltr><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Vertor0 å‘é‡æ˜¯ä¸€ç»„ä¿¡å·çš„é›†åˆï¼Œæ¯”å¦‚ wire [7:0] w; å®šä¹‰äº†ä¸€ä¸ª 8-bit å‘é‡ã€‚æ³¨æ„å‘é‡çš„ä½æ•°æ”¾åœ¨å˜é‡åå‰é¢ï¼ˆä¸ C è¯­è¨€ä¸åŒï¼‰ï¼Œä½†é€‰æ‹©æŸä¸€ä½æ—¶åˆ™ä¸ C è¯­è¨€ä¸€æ ·éƒ½æ˜¯æ”¾åœ¨å˜é‡å"><title>å‘é‡</title><link rel=canonical href=https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/><link rel=stylesheet href=/scss/style.min.7fb5a1f08f67e3bdcc6696b335c3102ad72b845106e61a71cd0402e10b5f22de.css><meta property="og:title" content="å‘é‡"><meta property="og:description" content="Vertor0 å‘é‡æ˜¯ä¸€ç»„ä¿¡å·çš„é›†åˆï¼Œæ¯”å¦‚ wire [7:0] w; å®šä¹‰äº†ä¸€ä¸ª 8-bit å‘é‡ã€‚æ³¨æ„å‘é‡çš„ä½æ•°æ”¾åœ¨å˜é‡åå‰é¢ï¼ˆä¸ C è¯­è¨€ä¸åŒï¼‰ï¼Œä½†é€‰æ‹©æŸä¸€ä½æ—¶åˆ™ä¸ C è¯­è¨€ä¸€æ ·éƒ½æ˜¯æ”¾åœ¨å˜é‡å"><meta property="og:url" content="https://todd.scuteee.com/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/"><meta property="og:site_name" content="Todd's Blog"><meta property="og:type" content="article"><meta property="article:section" content="DigitalIC"><meta property="article:published_time" content="2022-11-17T16:28:00+08:00"><meta property="article:modified_time" content="2022-11-17T16:28:00+08:00"><meta name=twitter:title content="å‘é‡"><meta name=twitter:description content="Vertor0 å‘é‡æ˜¯ä¸€ç»„ä¿¡å·çš„é›†åˆï¼Œæ¯”å¦‚ wire [7:0] w; å®šä¹‰äº†ä¸€ä¸ª 8-bit å‘é‡ã€‚æ³¨æ„å‘é‡çš„ä½æ•°æ”¾åœ¨å˜é‡åå‰é¢ï¼ˆä¸ C è¯­è¨€ä¸åŒï¼‰ï¼Œä½†é€‰æ‹©æŸä¸€ä½æ—¶åˆ™ä¸ C è¯­è¨€ä¸€æ ·éƒ½æ˜¯æ”¾åœ¨å˜é‡å"><link rel="shortcut icon" href=favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=åˆ‡æ¢èœå•>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/avatar_huab97f25f655a875cd3229d10d376a5bb_18063_300x0_resize_box_3.png width=300 height=300 class=site-logo loading=lazy alt=Avatar></a>
<span class=emoji>ğŸ’˜</span></figure><div class=site-meta><h1 class=site-name><a href=/>Todd's Blog</a></h1><h2 class=site-description>Life & Work</h2></div></header><ol class=social-menu><li><a href=https://github.com/toddzzf target=_blank title=GitHub><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/posts/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg><span>æ—¥å¸¸</span></a></li><li><a href=/food/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-tools-kitchen-2" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M19 3v12h-5c-.023-3.681.184-7.406 5-12zm0 12v6h-1v-3M8 4v17M5 4v3a3 3 0 106 0V4"/></svg><span>åƒçš„</span></a></li><li><a href=/design/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-code" width="44" height="44" viewBox="0 0 24 24" stroke-width="1.5" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><polyline points="7 8 3 12 7 16"/><polyline points="17 8 21 12 17 16"/><line x1="14" y1="4" x2="10" y2="20"/></svg><span>ç½‘é¡µè®¾è®¡</span></a></li><li><a href=/ppt/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-presentation" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><line x1="3" y1="4" x2="21" y2="4"/><path d="M4 4v10a2 2 0 002 2h12a2 2 0 002-2V4"/><line x1="12" y1="16" x2="12" y2="20"/><line x1="9" y1="20" x2="15" y2="20"/><path d="M8 12l3-3 2 2 3-3"/></svg><span>PPT</span></a></li><li class=current><a href=/digitalic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Digital IC</span></a></li><li><a href=/analogic/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>Analog IC</span></a></li><li><a href=/analog/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-circuit-diode" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 12h-6"/><path d="M2 12h6"/><path d="M8 7l8 5-8 5z"/><path d="M16 7v10"/></svg><span>æ¨¡æ‹Ÿç”µå­æŠ€æœ¯</span></a></li><div class=menu-bottom-section><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg><span>æš—è‰²æ¨¡å¼</span></li></div></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/>å‘é‡</a></h2></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg><time class=article-time--published>Nov 17, 2022</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg><time class=article-time--reading>é˜…è¯»æ—¶é•¿: 5 åˆ†é’Ÿ</time></div></footer></div></header><section class=article-content><h2 id=vertor0>Vertor0</h2><p>å‘é‡æ˜¯ä¸€ç»„ä¿¡å·çš„é›†åˆï¼Œæ¯”å¦‚ <code>wire [7:0] w;</code> å®šä¹‰äº†ä¸€ä¸ª 8-bit å‘é‡ã€‚æ³¨æ„å‘é‡çš„ä½æ•°æ”¾åœ¨å˜é‡åå‰é¢ï¼ˆä¸ C è¯­è¨€ä¸åŒï¼‰ï¼Œä½†é€‰æ‹©æŸä¸€ä½æ—¶åˆ™ä¸ C è¯­è¨€ä¸€æ ·éƒ½æ˜¯æ”¾åœ¨å˜é‡åé¢ã€‚</p><p>ç¤ºä¾‹ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>99</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>my_vector</span><span class=p>;</span>      <span class=c1>// Declare a 100-element vector
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>my_vector</span><span class=p>[</span><span class=mh>10</span><span class=p>];</span> <span class=c1>// Part-select one bit out of the vector
</span></span></span></code></pre></td></tr></table></div></div><h3 id=é—®é¢˜11>é—®é¢˜11</h3><ul><li><p>é¢˜ç›®ï¼šBuild a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector&rsquo;s position 0, o1 to position 1, etc.</p><p>å›¾ä¸­ï¼Œçº¿ä¸Šä¸€æ’‡è¡¨ç¤ºé‚£æ˜¯ä¸€ä¸ªå‘é‡ï¼Œæ—è¾¹çš„æ•°å­—æ˜¯ä½æ•°ã€‚</p></li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector0.png width=690 height=227 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector0_hu087accd349764fecbed160e9888606f1_18658_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector0_hu087accd349764fecbed160e9888606f1_18658_1024x0_resize_box_3.png 1024w" loading=lazy alt=Vector0 class=gallery-image data-flex-grow=303 data-flex-basis=729px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>vec</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>outv</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=n>o2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=n>o1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=n>o0</span>  <span class=p>);</span> <span class=c1>// Module body starts after module declaration
</span></span></span><span class=line><span class=cl><span class=c1></span>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>outv</span> <span class=o>=</span> <span class=n>vec</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>o0</span> <span class=o>=</span> <span class=n>vec</span><span class=p>[</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>o1</span> <span class=o>=</span> <span class=n>vec</span><span class=p>[</span><span class=mh>1</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>o2</span> <span class=o>=</span> <span class=n>vec</span><span class=p>[</span><span class=mh>2</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9811-testbench.png width=472 height=415 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9811-testbench_hub8c939dc9a8802561a94cf1327d9e466_17050_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9811-testbench_hub8c939dc9a8802561a94cf1327d9e466_17050_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜11-testbench class=gallery-image data-flex-grow=113 data-flex-basis=272px></p><h2 id=vector1>Vector1</h2><h3 id=declaring-vectors>Declaring Vectors</h3><p>å‘é‡å¿…é¡»å…ˆè¢«å®šä¹‰ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>type</span> <span class=p>[</span><span class=nl>upper:</span><span class=n>lower</span><span class=p>]</span> <span class=n>vector_name</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><p>type æ˜¯å‘é‡çš„ç±»å‹ï¼Œå¯ä»¥æ˜¯ <code>wire</code> æˆ– <code>reg</code>ï¼Œå¦‚æœæ˜¯ç«¯å£ï¼Œåˆ™ç±»å‹å¯ä»¥æ˜¯ <code>input</code> æˆ– <code>output</code>. ç¤ºä¾‹ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>w</span><span class=p>;</span>         <span class=c1>// 8-bit wire
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>reg</span>  <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>1</span><span class=p>]</span> <span class=n>x</span><span class=p>;</span>         <span class=c1>// 4-bit reg
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>output</span> <span class=kt>reg</span> <span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span><span class=p>;</span>   <span class=c1>// 1-bit reg that is also an output port (this is still a vector)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>3</span><span class=o>:-</span><span class=mh>2</span><span class=p>]</span> <span class=n>z</span><span class=p>;</span>  <span class=c1>// 6-bit wire input (negative ranges are allowed)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>output</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>;</span>       <span class=c1>// 4-bit output wire. Type is &#39;wire&#39; unless specified otherwise.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>wire</span> <span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>7</span><span class=p>]</span> <span class=n>b</span><span class=p>;</span>         <span class=c1>// 8-bit wire where b[0] is the most-significant bit.
</span></span></span></code></pre></td></tr></table></div></div><p>æ³¨æ„å‘é‡çš„å­—èŠ‚é¡ºåºï¼Œå¯ä»¥æ˜¯ little-endian, e.g., [3:0] æˆ– big-endian, e.g., [0:3]. ä½†ä¸€æ—¦å®šä¹‰ä¸ºç‰¹å®šé¡ºåºåï¼Œä½¿ç”¨æ—¶é¡ºåºå°±å¿…é¡»ç›¸åŒã€‚</p><h3 id=implicit-nets>Implicit nets</h3><p>Implicit nets æ˜¯ä¸€ç±»å¾ˆéš¾å‘ç°çš„ bug. åœ¨ç»™æœªå®šä¹‰çš„å˜é‡èµ‹å€¼æ—¶ã€æŠŠæœªå®šä¹‰å˜é‡ç”¨äºmodele portæ—¶ï¼Œå°±ä¼šäº§ç”Ÿ implicit nets. Implicit nets å§‹ç»ˆæ˜¯ 1bit wireï¼Œä¸èƒ½ç»™å‘é‡èµ‹å€¼ã€‚é€šè¿‡åœ¨å¼€å¤´åŠ å…¥ <code>`default_nettype none directive</code> æ¥ç¦æ­¢ ç”Ÿæˆ implicit net.</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> <span class=n>c</span><span class=p>;</span>   <span class=c1>// Two vectors
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>a</span> <span class=o>=</span> <span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>;</span>  <span class=c1>// a = 101
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>b</span> <span class=o>=</span> <span class=n>a</span><span class=p>;</span>       <span class=c1>// b =   1  implicitly-created wire
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>c</span> <span class=o>=</span> <span class=n>b</span><span class=p>;</span>       <span class=c1>// c = 001  &lt;-- bug
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>my_module</span> <span class=n>i1</span> <span class=p>(</span><span class=n>d</span><span class=p>,</span><span class=n>e</span><span class=p>);</span> <span class=c1>// d and e are implicitly one-bit wide if not declared.
</span></span></span><span class=line><span class=cl><span class=c1></span>                    <span class=c1>// This could be a bug if the port was intended to be a vector.
</span></span></span></code></pre></td></tr></table></div></div><p>åŠ å…¥ <code>`default_nettype none directive</code> åï¼Œå°±ä¼šä½¿å¾— <code>assign b = a</code> å‡ºé”™ï¼Œä½¿å¾— bug æ›´å®¹æ˜“æ‰¾ã€‚</p><h3 id=unpacked-vs-packed-arrays>Unpacked vs. Packed Arrays</h3><p>You may have noticed that in declarations, the vector indices are written before the vector name. This declares the &ldquo;packed&rdquo; dimensions of the array, where the bits are &ldquo;packed&rdquo; together into a blob (this is relevant in a simulator, but not in hardware). The unpacked dimensions are declared after the name. They are generally used to declare memory arrays.</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>mem</span> <span class=p>[</span><span class=mh>255</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>   <span class=c1>// 256 unpacked elements, each of which is a 8-bit packed vector of reg.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>reg</span> <span class=n>mem2</span> <span class=p>[</span><span class=mh>28</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>         <span class=c1>// 29 unpacked elements, each of which is a 1-bit reg.
</span></span></span></code></pre></td></tr></table></div></div><h3 id=accessing-vector-elements-part-select>Accessing Vector Elements: Part-Select</h3><p>ä»¥ä¸‹å‘é‡çš„å®šä¹‰åœ¨æœ€ä¸Šæ–¹ã€‚</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>w</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>      <span class=c1>// Only the lower 4 bits of w
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>x</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span>        <span class=c1>// The lowest bit of x
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>x</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>1</span><span class=p>]</span>      <span class=c1>// ...also the lowest bit of x
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>z</span><span class=p>[</span><span class=o>-</span><span class=mh>1</span><span class=o>:-</span><span class=mh>2</span><span class=p>]</span>    <span class=c1>// Two lowest bits of z
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>b</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>      <span class=c1>// Illegal. Vector part-select must match the direction of the declaration.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>b</span><span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>3</span><span class=p>]</span>      <span class=c1>// The *upper* 4 bits of b.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>w</span><span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=n>b</span><span class=p>[</span><span class=mh>0</span><span class=o>:</span><span class=mh>3</span><span class=p>];</span>    <span class=c1>// Assign upper 4 bits of b to lower 4 bits of w. w[3]=b[0], w[2]=b[1], etc.
</span></span></span></code></pre></td></tr></table></div></div><h3 id=é—®é¢˜12>é—®é¢˜12</h3><ul><li>é¢˜ç›®ï¼šBuild a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=no>`default_nettype</span> <span class=n>none</span>     <span class=c1>// Disable implicit nets. Reduces some types of bugs.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_hi</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_lo</span> <span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_hi</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>15</span><span class=o>-</span><span class=mh>7</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_lo</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>0</span><span class=o>+</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9812-testbench.png width=850 height=297 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9812-testbench_huf8f593cfbca0137a931240f35909e9b8_25475_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9812-testbench_huf8f593cfbca0137a931240f35909e9b8_25475_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜12-testbench class=gallery-image data-flex-grow=286 data-flex-basis=686px></p><h2 id=vector2>Vector2</h2><h3 id=é—®é¢˜13>é—®é¢˜13</h3><ul><li>é¢˜ç›®ï¼šA 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the byte ordering of the 4-byte word.</li></ul><p>AaaaaaaaBbbbbbbbCcccccccDddddddd => DdddddddCcccccccBbbbbbbbAaaaaaaa</p><p>This operation is often used when the endianness of a piece of data needs to be swapped, for example between little-endian x86 systems and the big-endian formats used in many Internet protocols.</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span> <span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=c1>// assign out[31:24] = ...;
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>1</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=o>*</span><span class=mh>8</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>4</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>3</span><span class=o>*</span><span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>2</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>1</span><span class=o>*</span><span class=mh>8</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>3</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>2</span><span class=o>*</span><span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>3</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>2</span><span class=o>*</span><span class=mh>8</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>2</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>1</span><span class=o>*</span><span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>4</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>3</span><span class=o>*</span><span class=mh>8</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>1</span><span class=o>*</span><span class=mh>8</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=o>*</span><span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9813-testbench.png width=813 height=238 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9813-testbench_hu657f6d1acd93c23e7257e6dee94fb92f_20208_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9813-testbench_hu657f6d1acd93c23e7257e6dee94fb92f_20208_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜13-testbench class=gallery-image data-flex-grow=341 data-flex-basis=819px></p><h2 id=vector-gates>Vector Gates</h2><h3 id=é—®é¢˜14>é—®é¢˜14</h3><ul><li>é¢˜ç›®ï¼šBuild a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.</li><li>æç¤ºï¼š<ul><li>Even though you cannot assign to a wire more than once, you can use a part select on the left-hand-side of an assign. You don&rsquo;t need to assign to the entire vector all in one statement.</li><li>æ³¨æ„ bitwise å’Œ logical çš„åŒºåˆ«ã€‚</li></ul></li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vectorgates.png width=829 height=227 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vectorgates_huc5fd53db149e50e8b467290054a4c89f_29623_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vectorgates_huc5fd53db149e50e8b467290054a4c89f_29623_1024x0_resize_box_3.png 1024w" loading=lazy alt="Vector Gates" class=gallery-image data-flex-grow=365 data-flex-basis=876px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_or_bitwise</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_or_logical</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out_not</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_or_bitwise</span> <span class=o>=</span> <span class=n>a</span><span class=o>|</span><span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_or_logical</span> <span class=o>=</span> <span class=n>a</span><span class=o>||</span><span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_not</span><span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=o>~</span><span class=n>a</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_not</span><span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>3</span><span class=p>]</span> <span class=o>=</span> <span class=o>~</span><span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9814-testbench.svg loading=lazy alt=é—®é¢˜14-testbench></p><h2 id=gates4>Gates4</h2><h3 id=é—®é¢˜15>é—®é¢˜15</h3><ul><li>é¢˜ç›®ï¼šBuild a combinational circuit with four inputs, in[3:0].</li></ul><p>There are 3 outputs:</p><ul><li>out_and: output of a 4-input AND gate.</li><li>out_or: output of a 4-input OR gate.</li><li>out_xor: output of a 4-input XOR gate.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_and</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_or</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>out_xor</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_and</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>in</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>in</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>in</span><span class=p>[</span><span class=mh>3</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_or</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>|</span> <span class=n>in</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>|</span> <span class=n>in</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>|</span> <span class=n>in</span><span class=p>[</span><span class=mh>3</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out_xor</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>^</span> <span class=n>in</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>^</span> <span class=n>in</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>^</span> <span class=n>in</span><span class=p>[</span><span class=mh>3</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9815-testbench.png width=737 height=358 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9815-testbench_hu85dd5d074fb16a8ad88911948bc1bfb0_17101_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9815-testbench_hu85dd5d074fb16a8ad88911948bc1bfb0_17101_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜15-testbench class=gallery-image data-flex-grow=205 data-flex-basis=494px></p><h2 id=vector3>Vector3</h2><p>æ‹¼æ¥æ“ä½œ <code>{a,b,c}</code> ç”¨äºæŠŠå¤šä¸ªå‘é‡åˆå¹¶ä¸ºä¸€ä¸ªå¤§çš„å‘é‡ã€‚æ¯”å¦‚ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=p>{</span><span class=mh>3</span><span class=mb>&#39;b111</span><span class=p>,</span> <span class=mh>3</span><span class=mb>&#39;b000</span><span class=p>}</span> <span class=o>=&gt;</span> <span class=mh>6</span><span class=mb>&#39;b111000</span>
</span></span><span class=line><span class=cl><span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>,</span> <span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>,</span> <span class=mh>3</span><span class=mb>&#39;b101</span><span class=p>}</span> <span class=o>=&gt;</span> <span class=mh>5</span><span class=mb>&#39;b10101</span>
</span></span><span class=line><span class=cl><span class=p>{</span><span class=mh>4&#39;ha</span><span class=p>,</span> <span class=mh>4</span><span class=mi>&#39;d10</span><span class=p>}</span> <span class=o>=&gt;</span> <span class=mh>8</span><span class=mb>&#39;b10101010</span>     <span class=c1>// 4&#39;ha and 4&#39;d10 are both 4&#39;b1010 in binary
</span></span></span></code></pre></td></tr></table></div></div><p>æ‹¼æ¥æ“ä½œå¯ä»¥åœ¨ç­‰å·çš„ä¸¤è¾¹éƒ½å¯ä»¥ä½¿ç”¨ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>input</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>output</span> <span class=p>[</span><span class=mh>23</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=p>{</span><span class=n>out</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>out</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]}</span> <span class=o>=</span> <span class=n>in</span><span class=p>;</span>         <span class=c1>// Swap two bytes. Right side and left side are both 16-bit vectors.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=p>{</span><span class=n>in</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>in</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]};</span>    <span class=c1>// This is the same thing.
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=p>{</span><span class=n>in</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span> <span class=n>in</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>8</span><span class=p>]};</span>       <span class=c1>// This is different. The 16-bit vector on the right is extended to
</span></span></span><span class=line><span class=cl><span class=c1></span>                                        <span class=c1>// match the 24-bit vector on the left, so out[23:16] are zero.
</span></span></span><span class=line><span class=cl><span class=c1></span>                                        <span class=c1>// In the first two examples, out[23:16] are not assigned.
</span></span></span></code></pre></td></tr></table></div></div><h3 id=é—®é¢˜16>é—®é¢˜16</h3><ul><li>é¢˜ç›®ï¼šGiven several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits:</li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector3.png width=360 height=125 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector3_huca1d94c5ea72a89ab0aab777957073da_5259_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector3_huca1d94c5ea72a89ab0aab777957073da_5259_1024x0_resize_box_3.png 1024w" loading=lazy alt=Vector3 class=gallery-image data-flex-grow=288 data-flex-basis=691px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>4</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span> <span class=n>b</span><span class=p>,</span> <span class=n>c</span><span class=p>,</span> <span class=n>d</span><span class=p>,</span> <span class=n>e</span><span class=p>,</span> <span class=n>f</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>w</span><span class=p>,</span> <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>z</span> <span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=p>{</span><span class=n>w</span><span class=p>,</span><span class=n>x</span><span class=p>,</span><span class=n>y</span><span class=p>,</span><span class=n>z</span><span class=p>}</span> <span class=o>=</span> <span class=p>{</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>,</span><span class=n>e</span><span class=p>,</span><span class=n>f</span><span class=p>,</span><span class=mh>2</span><span class=mb>&#39;b11</span><span class=p>};</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9816-testbench.png width=613 height=571 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9816-testbench_hufa67ce7feec0d99a4b4f684ef69de813_32185_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9816-testbench_hufa67ce7feec0d99a4b4f684ef69de813_32185_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜16-testbench class=gallery-image data-flex-grow=107 data-flex-basis=257px></p><h2 id=vector-reversal1>Vector Reversal1</h2><h3 id=é¢˜ç›®17>é¢˜ç›®17</h3><ul><li>é¢˜ç›®ï¼šGiven an 8-bit input vector [7:0], reverse its bit ordering.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=p>{</span><span class=n>out</span><span class=p>[</span><span class=mh>0</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>1</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>2</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>3</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>4</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>5</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>6</span><span class=p>],</span><span class=n>out</span><span class=p>[</span><span class=mh>7</span><span class=p>]}</span> <span class=o>=</span> <span class=n>in</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>åˆ©ç”¨ sequential code çš„ for-loops:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>    
</span></span><span class=line><span class=cl>        <span class=k>for</span> <span class=p>(</span><span class=kt>int</span> <span class=n>i</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span> <span class=n>i</span><span class=o>&lt;</span><span class=mh>8</span><span class=p>;</span> <span class=n>i</span><span class=o>++</span><span class=p>)</span>    <span class=c1>// int is a SystemVerilog type. Use integer for pure Verilog.
</span></span></span><span class=line><span class=cl><span class=c1></span>            <span class=n>out</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>8</span><span class=o>-</span><span class=n>i</span><span class=o>-</span><span class=mh>1</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>åˆ©ç”¨ generate-for-loopï¼ˆç¼–è¯‘å™¨åœ¨é¢„å¤„ç†é˜¶æ®µå±•å¼€ï¼Œå¹¶å¯¹å®šä¹‰çš„ genvar åšç®€å•æ›¿æ¢ï¼‰ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span><span class=p>(</span> 
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>generate</span>
</span></span><span class=line><span class=cl>        <span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>for</span> <span class=p>(</span><span class=n>i</span><span class=o>=</span><span class=mh>0</span><span class=p>;</span> <span class=n>i</span><span class=o>&lt;</span><span class=mh>8</span><span class=p>;</span> <span class=n>i</span> <span class=o>=</span> <span class=n>i</span><span class=o>+</span><span class=mh>1</span><span class=p>)</span> <span class=k>begin</span><span class=o>:</span> <span class=n>my_block_name</span>
</span></span><span class=line><span class=cl>            <span class=k>assign</span> <span class=n>out</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=n>in</span><span class=p>[</span><span class=mh>8</span><span class=o>-</span><span class=n>i</span><span class=o>-</span><span class=mh>1</span><span class=p>];</span>
</span></span><span class=line><span class=cl>        <span class=k>end</span>
</span></span><span class=line><span class=cl>    <span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9817-testbench.png width=406 height=237 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9817-testbench_hu8da81ef5c7774b95ececfc8e8de611e0_10653_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/%E9%97%AE%E9%A2%9817-testbench_hu8da81ef5c7774b95ececfc8e8de611e0_10653_1024x0_resize_box_3.png 1024w" loading=lazy alt=é—®é¢˜17-testbench class=gallery-image data-flex-grow=171 data-flex-basis=411px></p><h2 id=vector4>Vector4</h2><p>å°½ç®¡æ‹¼æ¥æ“ä½œå¯ä»¥ç»„åˆå¤šä¸ªå‘é‡ï¼Œä½†å¦‚æœéœ€è¦é‡å¤ç»„åˆä¸€ä¸ªå‘é‡ï¼ˆæ¯”å¦‚ <code>a = {b,b,b,b,b};</code>ï¼‰ï¼Œå¯ä»¥ç”¨é‡å¤æ“ä½œæ¥å°†ä¸€ä¸ªå‘é‡é‡å¤å¤šæ¬¡ï¼Œå†è¿›è¡Œæ‹¼æ¥æ“ä½œã€‚é‡å¤çš„æ¬¡æ•°å¿…é¡»æ˜¯ä¸€ä¸ªå¸¸æ•°ã€‚</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=p>{</span><span class=mh>5</span><span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>}}</span>           <span class=c1>// 5&#39;b11111 (or 5&#39;d31 or 5&#39;h1f)
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>{</span><span class=mh>2</span><span class=p>{</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>}}</span>          <span class=c1>// The same as {a,b,c,a,b,c}
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>{</span><span class=mh>3</span><span class=mi>&#39;d5</span><span class=p>,</span> <span class=p>{</span><span class=mh>2</span><span class=p>{</span><span class=mh>3</span><span class=mi>&#39;d6</span><span class=p>}}}</span>   <span class=c1>// 9&#39;b101_110_110. It&#39;s a concatenation of 101 with
</span></span></span><span class=line><span class=cl><span class=c1></span>                    <span class=c1>// the second vector, which is two copies of 3&#39;b110.
</span></span></span></code></pre></td></tr></table></div></div><h3 id=é—®é¢˜18>é—®é¢˜18</h3><ul><li><p>é¢˜ç›®ï¼šOne common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4&rsquo;b0101 (5) to 8 bits results in 8&rsquo;b00000101 (5), while sign-extending 4&rsquo;b1101 (-3) to 8 bits results in 8&rsquo;b11111101 (-3).</p><p>Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span> <span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=p>{{</span><span class=mh>24</span><span class=p>{</span><span class=n>in</span><span class=p>[</span><span class=mh>7</span><span class=p>]}},</span> <span class=n>in</span><span class=p>};</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=vector5>Vector5</h2><h3 id=é—®é¢˜19>é—®é¢˜19</h3><ul><li>é¢˜ç›®ï¼šGiven five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal.</li></ul><p><img src=/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector5.png width=399 height=115 srcset="/digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector5_hu3748fdae2aa8336a47c1085a853c9f08_11702_480x0_resize_box_3.png 480w, /digitalic/hdlbits%E5%88%B7%E9%A2%98/verilog-language/vectors/images/Vector5_hu3748fdae2aa8336a47c1085a853c9f08_11702_1024x0_resize_box_3.png 1024w" loading=lazy alt=Vector5 class=gallery-image data-flex-grow=346 data-flex-basis=832px></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top_module</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span> <span class=n>b</span><span class=p>,</span> <span class=n>c</span><span class=p>,</span> <span class=n>d</span><span class=p>,</span> <span class=n>e</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>24</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span> <span class=p>);</span><span class=c1>//
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>    <span class=c1>// The output is XNOR of two vectors created by 
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=c1>// concatenating and replicating the five inputs.
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=c1>// assign out = ~{ ... } ^ { ... };
</span></span></span><span class=line><span class=cl><span class=c1></span>    
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>24</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>xnor_in1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>24</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>xnor_in2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>xnor_in1</span> <span class=o>=</span> <span class=p>{{</span><span class=mh>5</span><span class=p>{</span><span class=n>a</span><span class=p>}},{</span><span class=mh>5</span><span class=p>{</span><span class=n>b</span><span class=p>}},{</span><span class=mh>5</span><span class=p>{</span><span class=n>c</span><span class=p>}},{</span><span class=mh>5</span><span class=p>{</span><span class=n>d</span><span class=p>}},{</span><span class=mh>5</span><span class=p>{</span><span class=n>e</span><span class=p>}}};</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>xnor_in2</span> <span class=o>=</span> <span class=p>{{</span><span class=mh>5</span><span class=p>{</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>,</span><span class=n>e</span><span class=p>}}};</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=o>~</span><span class=p>(</span><span class=n>xnor_in1</span><span class=o>^</span><span class=n>xnor_in2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div></section><footer class=article-footer><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg><span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><footer class=site-footer><section class=copyright>&copy;
2020 -
2023 Todd's Blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>ä¸»é¢˜ <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.12.0>Stack</a></b> ç”± <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> è®¾è®¡</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">ç›®å½•</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#vertor0>Vertor0</a><ol><li><a href=#é—®é¢˜11>é—®é¢˜11</a></li></ol></li><li><a href=#vector1>Vector1</a><ol><li><a href=#declaring-vectors>Declaring Vectors</a></li><li><a href=#implicit-nets>Implicit nets</a></li><li><a href=#unpacked-vs-packed-arrays>Unpacked vs. Packed Arrays</a></li><li><a href=#accessing-vector-elements-part-select>Accessing Vector Elements: Part-Select</a></li><li><a href=#é—®é¢˜12>é—®é¢˜12</a></li></ol></li><li><a href=#vector2>Vector2</a><ol><li><a href=#é—®é¢˜13>é—®é¢˜13</a></li></ol></li><li><a href=#vector-gates>Vector Gates</a><ol><li><a href=#é—®é¢˜14>é—®é¢˜14</a></li></ol></li><li><a href=#gates4>Gates4</a><ol><li><a href=#é—®é¢˜15>é—®é¢˜15</a></li></ol></li><li><a href=#vector3>Vector3</a><ol><li><a href=#é—®é¢˜16>é—®é¢˜16</a></li></ol></li><li><a href=#vector-reversal1>Vector Reversal1</a><ol><li><a href=#é¢˜ç›®17>é¢˜ç›®17</a></li></ol></li><li><a href=#vector4>Vector4</a><ol><li><a href=#é—®é¢˜18>é—®é¢˜18</a></li></ol></li><li><a href=#vector5>Vector5</a><ol><li><a href=#é—®é¢˜19>é—®é¢˜19</a></li></ol></li></ol></nav></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script>
<script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>