#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff079dc10 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale 0 0;
L_0x7ffff07eda30/d .functor BUFZ 8, L_0x7ffff07ed970, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07eda30 .delay 8 (2,2,2) L_0x7ffff07eda30/d;
L_0x7ffff07fde70/d .functor BUFZ 8, L_0x7ffff07edc50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07fde70 .delay 8 (2,2,2) L_0x7ffff07fde70/d;
L_0x7ffff07fe390/d .functor BUFZ 8, L_0x7ffff07fe0f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07fe390 .delay 8 (2,2,2) L_0x7ffff07fe390/d;
L_0x7ffff07fea50/d .functor BUFZ 8, L_0x7ffff07fe7c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07fea50 .delay 8 (2,2,2) L_0x7ffff07fea50/d;
v0x7ffff07ec1d0_0 .var "CLK", 0 0;
v0x7ffff07ec2e0_0 .net "INSTRUCTION", 31 0, L_0x7ffff07fe5e0;  1 drivers
v0x7ffff07ec3f0_0 .net "PC", 31 0, v0x7ffff07eb7d0_0;  1 drivers
v0x7ffff07ec4e0_0 .var "RESET", 0 0;
v0x7ffff07ec5d0_0 .net *"_s10", 32 0, L_0x7ffff07edcf0;  1 drivers
L_0x7f69d2f30018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ec700_0 .net *"_s13", 0 0, L_0x7f69d2f30018;  1 drivers
L_0x7f69d2f30060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ec7e0_0 .net/2u *"_s14", 32 0, L_0x7f69d2f30060;  1 drivers
v0x7ffff07ec8c0_0 .net *"_s16", 32 0, L_0x7ffff07fddd0;  1 drivers
v0x7ffff07ec9a0_0 .net *"_s19", 7 0, L_0x7ffff07fde70;  1 drivers
v0x7ffff07eca80_0 .net *"_s2", 7 0, L_0x7ffff07ed970;  1 drivers
v0x7ffff07ecb60_0 .net *"_s22", 7 0, L_0x7ffff07fe0f0;  1 drivers
v0x7ffff07ecc40_0 .net *"_s24", 32 0, L_0x7ffff07fe190;  1 drivers
L_0x7f69d2f300a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ecd20_0 .net *"_s27", 0 0, L_0x7f69d2f300a8;  1 drivers
L_0x7f69d2f300f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ece00_0 .net/2u *"_s28", 32 0, L_0x7f69d2f300f0;  1 drivers
v0x7ffff07ecee0_0 .net *"_s30", 32 0, L_0x7ffff07fe2f0;  1 drivers
v0x7ffff07ecfc0_0 .net *"_s33", 7 0, L_0x7ffff07fe390;  1 drivers
v0x7ffff07ed0a0_0 .net *"_s37", 7 0, L_0x7ffff07fe7c0;  1 drivers
v0x7ffff07ed290_0 .net *"_s39", 32 0, L_0x7ffff07fe860;  1 drivers
L_0x7f69d2f30138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ed370_0 .net *"_s42", 0 0, L_0x7f69d2f30138;  1 drivers
L_0x7f69d2f30180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffff07ed450_0 .net/2u *"_s43", 32 0, L_0x7f69d2f30180;  1 drivers
v0x7ffff07ed530_0 .net *"_s45", 32 0, L_0x7ffff07fe9b0;  1 drivers
v0x7ffff07ed610_0 .net *"_s48", 7 0, L_0x7ffff07fea50;  1 drivers
v0x7ffff07ed6f0_0 .net *"_s5", 7 0, L_0x7ffff07eda30;  1 drivers
v0x7ffff07ed7d0_0 .net *"_s8", 7 0, L_0x7ffff07edc50;  1 drivers
v0x7ffff07ed8b0 .array "instr_mem", 1023 0, 7 0;
L_0x7ffff07ed970 .array/port v0x7ffff07ed8b0, v0x7ffff07eb7d0_0;
L_0x7ffff07edc50 .array/port v0x7ffff07ed8b0, L_0x7ffff07fddd0;
L_0x7ffff07edcf0 .concat [ 32 1 0 0], v0x7ffff07eb7d0_0, L_0x7f69d2f30018;
L_0x7ffff07fddd0 .arith/sum 33, L_0x7ffff07edcf0, L_0x7f69d2f30060;
L_0x7ffff07fe0f0 .array/port v0x7ffff07ed8b0, L_0x7ffff07fe2f0;
L_0x7ffff07fe190 .concat [ 32 1 0 0], v0x7ffff07eb7d0_0, L_0x7f69d2f300a8;
L_0x7ffff07fe2f0 .arith/sum 33, L_0x7ffff07fe190, L_0x7f69d2f300f0;
L_0x7ffff07fe5e0 .concat8 [ 8 8 8 8], L_0x7ffff07eda30, L_0x7ffff07fde70, L_0x7ffff07fe390, L_0x7ffff07fea50;
L_0x7ffff07fe7c0 .array/port v0x7ffff07ed8b0, L_0x7ffff07fe9b0;
L_0x7ffff07fe860 .concat [ 32 1 0 0], v0x7ffff07eb7d0_0, L_0x7f69d2f30138;
L_0x7ffff07fe9b0 .arith/sum 33, L_0x7ffff07fe860, L_0x7f69d2f30180;
S_0x7ffff079d490 .scope module, "mycpu" "cpu" 2 52, 3 4 0, S_0x7ffff079dc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7ffff07eafc0_0 .net "ALUOP", 2 0, v0x7ffff07e9210_0;  1 drivers
v0x7ffff07eb0a0_0 .net "ALU_RESULT", 7 0, v0x7ffff07e8520_0;  1 drivers
v0x7ffff07eb1b0_0 .net "CLK", 0 0, v0x7ffff07ec1d0_0;  1 drivers
v0x7ffff07eb250_0 .net "COMPLEMENTED_OUT", 7 0, L_0x7ffff0800610;  1 drivers
v0x7ffff07eb320_0 .net "COMPLEMENT_FLAG", 0 0, v0x7ffff07e9300_0;  1 drivers
v0x7ffff07eb410_0 .var "COMPLEMENT_MUX_OUT", 7 0;
v0x7ffff07eb4b0_0 .net "IMMEDIATE", 7 0, L_0x7ffff07ff340;  1 drivers
v0x7ffff07eb570_0 .net "IMMEDIATE_FALG", 0 0, v0x7ffff07e93a0_0;  1 drivers
v0x7ffff07eb640_0 .var "IMMEDIATE_MUX_OUT", 7 0;
v0x7ffff07eb6e0_0 .net "INSTRUCTION", 31 0, L_0x7ffff07fe5e0;  alias, 1 drivers
v0x7ffff07eb7d0_0 .var "PC", 31 0;
v0x7ffff07eb8a0_0 .net "PC_NEXT", 31 0, L_0x7ffff07ff630;  1 drivers
v0x7ffff07eb970_0 .net "READREG1", 2 0, L_0x7ffff07fefe0;  1 drivers
v0x7ffff07eba40_0 .net "READREG2", 2 0, L_0x7ffff07ff1c0;  1 drivers
v0x7ffff07ebb10_0 .net "REGOUT1", 7 0, L_0x7ffff07ff6d0;  1 drivers
v0x7ffff07ebbb0_0 .net "REGOUT2", 7 0, L_0x7ffff07ffd30;  1 drivers
v0x7ffff07ebc70_0 .net "RESET", 0 0, v0x7ffff07ec4e0_0;  1 drivers
v0x7ffff07ebd10_0 .net "WRITEENABLE", 0 0, v0x7ffff07e9550_0;  1 drivers
v0x7ffff07ebe00_0 .net "WRITEREG", 2 0, L_0x7ffff07fee50;  1 drivers
v0x7ffff07ebea0_0 .net *"_s1", 7 0, L_0x7ffff07fed20;  1 drivers
v0x7ffff07ebf60_0 .net *"_s5", 7 0, L_0x7ffff07fef40;  1 drivers
v0x7ffff07ec040_0 .net *"_s9", 7 0, L_0x7ffff07ff120;  1 drivers
E_0x7ffff07ac8f0 .event edge, v0x7ffff07eb4b0_0, v0x7ffff07e93a0_0, v0x7ffff07eb410_0;
E_0x7ffff07ab280 .event edge, v0x7ffff07e9300_0, v0x7ffff07e8c40_0, v0x7ffff07e8d40_0;
L_0x7ffff07fed20 .part L_0x7ffff07fe5e0, 16, 8;
L_0x7ffff07fee50 .part L_0x7ffff07fed20, 0, 3;
L_0x7ffff07fef40 .part L_0x7ffff07fe5e0, 8, 8;
L_0x7ffff07fefe0 .part L_0x7ffff07fef40, 0, 3;
L_0x7ffff07ff120 .part L_0x7ffff07fe5e0, 0, 8;
L_0x7ffff07ff1c0 .part L_0x7ffff07ff120, 0, 3;
L_0x7ffff07ff340 .part L_0x7ffff07fe5e0, 0, 8;
S_0x7ffff079e390 .scope module, "ALU" "alu" 3 38, 4 54 0, S_0x7ffff079d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x7ffff07e83a0_0 .net "DATA1", 7 0, L_0x7ffff07ff6d0;  alias, 1 drivers
v0x7ffff07e8460_0 .net "DATA2", 7 0, v0x7ffff07eb640_0;  1 drivers
v0x7ffff07e8520_0 .var "RESULT", 7 0;
v0x7ffff07e85e0_0 .net "SELECT", 2 0, v0x7ffff07e9210_0;  alias, 1 drivers
v0x7ffff07e86c0_0 .net "add_out", 7 0, L_0x7ffff07fffa0;  1 drivers
v0x7ffff07e8780_0 .net "and_out", 7 0, L_0x7ffff0800040;  1 drivers
v0x7ffff07e8820_0 .net "forward_out", 7 0, L_0x7ffff07ffe40;  1 drivers
v0x7ffff07e88f0_0 .net "or_out", 7 0, L_0x7ffff08004b0;  1 drivers
E_0x7ffff07ab4c0/0 .event edge, v0x7ffff07e8260_0, v0x7ffff07e7910_0, v0x7ffff07e7430_0, v0x7ffff07e7d10_0;
E_0x7ffff07ab4c0/1 .event edge, v0x7ffff07e85e0_0;
E_0x7ffff07ab4c0 .event/or E_0x7ffff07ab4c0/0, E_0x7ffff07ab4c0/1;
S_0x7ffff07c3520 .scope module, "Add" "ADD" 4 64, 4 93 0, S_0x7ffff079e390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7ffff07ca1d0_0 .net "DATA1", 7 0, L_0x7ffff07ff6d0;  alias, 1 drivers
v0x7ffff07e7350_0 .net "DATA2", 7 0, v0x7ffff07eb640_0;  alias, 1 drivers
v0x7ffff07e7430_0 .net "RESULT", 7 0, L_0x7ffff07fffa0;  alias, 1 drivers
L_0x7ffff07fffa0 .delay 8 (2,2,2) L_0x7ffff07fffa0/d;
L_0x7ffff07fffa0/d .arith/sum 8, L_0x7ffff07ff6d0, v0x7ffff07eb640_0;
S_0x7ffff07e7570 .scope module, "And" "AND" 4 65, 4 103 0, S_0x7ffff079e390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7ffff0800040/d .functor AND 8, L_0x7ffff07ff6d0, v0x7ffff07eb640_0, C4<11111111>, C4<11111111>;
L_0x7ffff0800040 .delay 8 (1,1,1) L_0x7ffff0800040/d;
v0x7ffff07e7790_0 .net "DATA1", 7 0, L_0x7ffff07ff6d0;  alias, 1 drivers
v0x7ffff07e7870_0 .net "DATA2", 7 0, v0x7ffff07eb640_0;  alias, 1 drivers
v0x7ffff07e7910_0 .net "RESULT", 7 0, L_0x7ffff0800040;  alias, 1 drivers
S_0x7ffff07e7a30 .scope module, "Forward" "FORWARD" 4 63, 4 84 0, S_0x7ffff079e390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7ffff07ffe40/d .functor BUFZ 8, v0x7ffff07eb640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07ffe40 .delay 8 (1,1,1) L_0x7ffff07ffe40/d;
v0x7ffff07e7c00_0 .net "DATA2", 7 0, v0x7ffff07eb640_0;  alias, 1 drivers
v0x7ffff07e7d10_0 .net "RESULT", 7 0, L_0x7ffff07ffe40;  alias, 1 drivers
S_0x7ffff07e7e50 .scope module, "Or" "OR" 4 66, 4 113 0, S_0x7ffff079e390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7ffff08004b0/d .functor OR 8, L_0x7ffff07ff6d0, v0x7ffff07eb640_0, C4<00000000>, C4<00000000>;
L_0x7ffff08004b0 .delay 8 (1,1,1) L_0x7ffff08004b0/d;
v0x7ffff07e8070_0 .net "DATA1", 7 0, L_0x7ffff07ff6d0;  alias, 1 drivers
v0x7ffff07e81a0_0 .net "DATA2", 7 0, v0x7ffff07eb640_0;  alias, 1 drivers
v0x7ffff07e8260_0 .net "RESULT", 7 0, L_0x7ffff08004b0;  alias, 1 drivers
S_0x7ffff07e8a50 .scope module, "complementor" "twosComplement" 3 39, 3 126 0, S_0x7ffff079d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "COMPLEMENTED_OUT"
v0x7ffff07e8c40_0 .net/s "COMPLEMENTED_OUT", 7 0, L_0x7ffff0800610;  alias, 1 drivers
v0x7ffff07e8d40_0 .net/s "REGOUT2", 7 0, L_0x7ffff07ffd30;  alias, 1 drivers
L_0x7f69d2f302a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff07e8e20_0 .net *"_s0", 7 0, L_0x7f69d2f302a0;  1 drivers
L_0x7ffff0800610 .delay 8 (1,1,1) L_0x7ffff0800610/d;
L_0x7ffff0800610/d .arith/sub 8, L_0x7f69d2f302a0, L_0x7ffff07ffd30;
S_0x7ffff07e8f40 .scope module, "ctrlUnit" "control_unit" 3 35, 3 66 0, S_0x7ffff079d490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "COMPLEMENT_FLAG"
    .port_info 4 /OUTPUT 1 "IMMEDIATE_FALG"
v0x7ffff07e9210_0 .var "ALUOP", 2 0;
v0x7ffff07e9300_0 .var "COMPLEMENT_FLAG", 0 0;
v0x7ffff07e93a0_0 .var "IMMEDIATE_FALG", 0 0;
v0x7ffff07e9470_0 .net "INSTRUCTION", 31 0, L_0x7ffff07fe5e0;  alias, 1 drivers
v0x7ffff07e9550_0 .var "WRITEENABLE", 0 0;
v0x7ffff07e9660_0 .net "opcode", 7 0, L_0x7ffff07ff3e0;  1 drivers
E_0x7ffff07cafa0 .event edge, v0x7ffff07e9660_0;
L_0x7ffff07ff3e0 .delay 8 (1,1,1) L_0x7ffff07ff3e0/d;
L_0x7ffff07ff3e0/d .part L_0x7ffff07fe5e0, 24, 8;
S_0x7ffff07e97e0 .scope module, "pcNext" "pc_adder" 3 36, 3 134 0, S_0x7ffff079d490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_NEXT"
v0x7ffff07e9a10_0 .net "PC", 31 0, v0x7ffff07eb7d0_0;  alias, 1 drivers
v0x7ffff07e9b10_0 .net "PC_NEXT", 31 0, L_0x7ffff07ff630;  alias, 1 drivers
L_0x7f69d2f301c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff07e9bf0_0 .net/2u *"_s0", 31 0, L_0x7f69d2f301c8;  1 drivers
L_0x7ffff07ff630 .delay 32 (2,2,2) L_0x7ffff07ff630/d;
L_0x7ffff07ff630/d .arith/sum 32, v0x7ffff07eb7d0_0, L_0x7f69d2f301c8;
S_0x7ffff07e9d10 .scope module, "regFile" "reg_file" 3 37, 5 95 0, S_0x7ffff079d490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7ffff07ff6d0/d .functor BUFZ 8, L_0x7ffff07ff880, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07ff6d0 .delay 8 (2,2,2) L_0x7ffff07ff6d0/d;
L_0x7ffff07ffd30/d .functor BUFZ 8, L_0x7ffff07ffb50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffff07ffd30 .delay 8 (2,2,2) L_0x7ffff07ffd30/d;
v0x7ffff07ea0c0_0 .net "CLK", 0 0, v0x7ffff07ec1d0_0;  alias, 1 drivers
v0x7ffff07ea1a0_0 .net "IN", 7 0, v0x7ffff07e8520_0;  alias, 1 drivers
v0x7ffff07ea260_0 .net "INADDRESS", 2 0, L_0x7ffff07fee50;  alias, 1 drivers
v0x7ffff07ea330_0 .net "OUT1", 7 0, L_0x7ffff07ff6d0;  alias, 1 drivers
v0x7ffff07ea3f0_0 .net "OUT1ADDRESS", 2 0, L_0x7ffff07fefe0;  alias, 1 drivers
v0x7ffff07ea4d0_0 .net "OUT2", 7 0, L_0x7ffff07ffd30;  alias, 1 drivers
v0x7ffff07ea590_0 .net "OUT2ADDRESS", 2 0, L_0x7ffff07ff1c0;  alias, 1 drivers
v0x7ffff07ea650 .array "REG_FILE", 0 7, 7 0;
v0x7ffff07ea710_0 .net "RESET", 0 0, v0x7ffff07ec4e0_0;  alias, 1 drivers
v0x7ffff07ea7d0_0 .net "WRITE", 0 0, v0x7ffff07e9550_0;  alias, 1 drivers
v0x7ffff07ea8a0_0 .net *"_s0", 7 0, L_0x7ffff07ff880;  1 drivers
v0x7ffff07ea960_0 .net *"_s10", 4 0, L_0x7ffff07ffbf0;  1 drivers
L_0x7f69d2f30258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff07eaa40_0 .net *"_s13", 1 0, L_0x7f69d2f30258;  1 drivers
v0x7ffff07eab20_0 .net *"_s2", 4 0, L_0x7ffff07ff920;  1 drivers
L_0x7f69d2f30210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff07eac00_0 .net *"_s5", 1 0, L_0x7f69d2f30210;  1 drivers
v0x7ffff07eace0_0 .net *"_s8", 7 0, L_0x7ffff07ffb50;  1 drivers
v0x7ffff07eadc0_0 .var/i "i", 31 0;
E_0x7ffff07ea060 .event posedge, v0x7ffff07ea0c0_0;
L_0x7ffff07ff880 .array/port v0x7ffff07ea650, L_0x7ffff07ff920;
L_0x7ffff07ff920 .concat [ 3 2 0 0], L_0x7ffff07fefe0, L_0x7f69d2f30210;
L_0x7ffff07ffb50 .array/port v0x7ffff07ea650, L_0x7ffff07ffbf0;
L_0x7ffff07ffbf0 .concat [ 3 2 0 0], L_0x7ffff07ff1c0, L_0x7f69d2f30258;
    .scope S_0x7ffff07e8f40;
T_0 ;
    %wait E_0x7ffff07cafa0;
    %load/vec4 v0x7ffff07e9660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffff07e9210_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff07e9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff07e93a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ffff07e9210_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffff07e9d10;
T_1 ;
    %wait E_0x7ffff07ea060;
    %load/vec4 v0x7ffff07ea710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff07eadc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7ffff07eadc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7ffff07eadc0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7ffff07ea650, 0, 4;
    %load/vec4 v0x7ffff07eadc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ffff07eadc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff07ea7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7ffff07ea1a0_0;
    %load/vec4 v0x7ffff07ea260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff07ea650, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff079e390;
T_2 ;
    %wait E_0x7ffff07ab4c0;
    %load/vec4 v0x7ffff07e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x7ffff07e8820_0;
    %store/vec4 v0x7ffff07e8520_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7ffff07e8820_0;
    %store/vec4 v0x7ffff07e8520_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7ffff07e86c0_0;
    %store/vec4 v0x7ffff07e8520_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7ffff07e8780_0;
    %store/vec4 v0x7ffff07e8520_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7ffff07e88f0_0;
    %store/vec4 v0x7ffff07e8520_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffff079d490;
T_3 ;
    %wait E_0x7ffff07ab280;
    %load/vec4 v0x7ffff07eb320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7ffff07ebbb0_0;
    %assign/vec4 v0x7ffff07eb410_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x7ffff07eb250_0;
    %assign/vec4 v0x7ffff07eb410_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff079d490;
T_4 ;
    %wait E_0x7ffff07ac8f0;
    %load/vec4 v0x7ffff07eb570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7ffff07eb410_0;
    %assign/vec4 v0x7ffff07eb640_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7ffff07eb4b0_0;
    %assign/vec4 v0x7ffff07eb640_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff079d490;
T_5 ;
    %wait E_0x7ffff07ea060;
    %load/vec4 v0x7ffff07ebc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7ffff07eb8a0_0;
    %assign/vec4 v0x7ffff07eb7d0_0, 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff07eb7d0_0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff079dc10;
T_6 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v0x7ffff07ed8b0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7ffff079dc10;
T_7 ;
    %vpi_call 2 58 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff079dc10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff07ec1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff07ec4e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff07ec4e0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7ffff079dc10;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7ffff07ec1d0_0;
    %inv;
    %store/vec4 v0x7ffff07ec1d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./REG_FILE.v";
