

================================================================
== Vitis HLS Report for 'bidirectional_single_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_133_3'
================================================================
* Date:           Tue Sep 19 13:53:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.839 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_3  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       50|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|       95|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_97_p2         |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_91_p2        |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln135_fu_118_p2       |      icmp|   0|  0|   8|           2|           1|
    |layer2_out1_din            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          27|          25|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|   11|         22|
    |j_fu_46                  |   9|          2|   11|         22|
    |layer2_out1_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln135_reg_156       |   1|   0|    1|          0|
    |j_fu_46                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  bidirectional_single<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_133_3|  return value|
|layer2_out1_din             |  out|    8|     ap_fifo|                                                                layer2_out1|       pointer|
|layer2_out1_num_data_valid  |   in|    2|     ap_fifo|                                                                layer2_out1|       pointer|
|layer2_out1_fifo_cap        |   in|    2|     ap_fifo|                                                                layer2_out1|       pointer|
|layer2_out1_full_n          |   in|    1|     ap_fifo|                                                                layer2_out1|       pointer|
|layer2_out1_write           |  out|    1|     ap_fifo|                                                                layer2_out1|       pointer|
|forwardgru_out_address0     |  out|    9|   ap_memory|                                                             forwardgru_out|         array|
|forwardgru_out_ce0          |  out|    1|   ap_memory|                                                             forwardgru_out|         array|
|forwardgru_out_q0           |   in|    8|   ap_memory|                                                             forwardgru_out|         array|
|backwardgru_out_address0    |  out|    9|   ap_memory|                                                            backwardgru_out|         array|
|backwardgru_out_ce0         |  out|    1|   ap_memory|                                                            backwardgru_out|         array|
|backwardgru_out_q0          |   in|    8|   ap_memory|                                                            backwardgru_out|         array|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

