// Seed: 3121399314
module module_0;
  assign id_1 = 1 - id_1;
  wire id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    output wire id_13,
    output wand id_14,
    input tri0 id_15,
    input wand id_16,
    input tri0 id_17,
    input tri id_18
);
  wire id_20;
  tri  id_21;
  module_0 modCall_1 ();
  assign id_21 = 1;
  xor primCall (
      id_0,
      id_1,
      id_11,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
endmodule
