/*
 * Copyright (C) 2014 U-MoBo. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _BOARD_MX6Q_SILVERBULLET_H
#define _BOARD_MX6Q_SILVERBULLET_H
#include <mach/iomux-mx6q.h>

static iomux_v3_cfg_t mx6q_silverbullet_pads[] = {
	/* AUDMUX */
	MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC,
	MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD,
	MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS,
	MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD,

	/* ESAI */
	MX6Q_PAD_EIM_BCLK__GPIO_6_31,		// reset
	MX6Q_PAD_ENET_CRS_DV__ESAI1_SCKT,
	MX6Q_PAD_GPIO_1__ESAI1_SCKR,
	MX6Q_PAD_GPIO_2__ESAI1_FST,
	MX6Q_PAD_GPIO_5__ESAI1_TX2_RX3,
	MX6Q_PAD_GPIO_7__ESAI1_TX4_RX1,
	MX6Q_PAD_GPIO_8__ESAI1_TX5_RX0,
	MX6Q_PAD_GPIO_9__ESAI1_FSR,
	MX6Q_PAD_GPIO_17__ESAI1_TX0,
	MX6Q_PAD_GPIO_18__ESAI1_TX1,

	/* ECSPI1 */
	MX6Q_PAD_EIM_D16__ECSPI1_SCLK,
	MX6Q_PAD_EIM_D17__ECSPI1_MISO,
	MX6Q_PAD_EIM_D18__ECSPI1_MOSI,
	MX6Q_PAD_EIM_EB2__ECSPI1_SS0,
	MX6Q_PAD_KEY_COL2__ECSPI1_SS1,
	MX6Q_PAD_KEY_ROW2__ECSPI1_SS2,
	MX6Q_PAD_GPIO_19__ECSPI1_RDY,

	/* ECSPI2 */
	MX6Q_PAD_EIM_CS0__ECSPI2_SCLK,
	MX6Q_PAD_EIM_OE__ECSPI2_MISO,
	MX6Q_PAD_EIM_CS1__ECSPI2_MOSI,
	MX6Q_PAD_EIM_RW__ECSPI2_SS0,
	MX6Q_PAD_EIM_LBA__ECSPI2_SS1,
	MX6Q_PAD_EIM_A25__ECSPI2_RDY,

	/* ENET */
	MX6Q_PAD_ENET_MDC__ENET_MDC,
	MX6Q_PAD_ENET_MDIO__ENET_MDIO,
	MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK,
	MX6Q_PAD_RGMII_TX_CTL__ENET_RGMII_TX_CTL,
	MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC,
	MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0,
	MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1,
	MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2,
	MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3,
	MX6Q_PAD_RGMII_RX_CTL__ENET_RGMII_RX_CTL,
	MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC,
	MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0,
	MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1,
	MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2,
	MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3,
	MX6Q_PAD_ENET_RXD1__GPIO_1_26,		/* RGMII Phy Interrupt */
	MX6Q_PAD_ENET_TX_EN__GPIO_1_28,		/* RGMII reset */

	/* I2C1 */
	MX6Q_PAD_CSI0_DAT8__I2C1_SDA,
	MX6Q_PAD_CSI0_DAT9__I2C1_SCL,

	/* I2C2 shared with HDMI_TX_DDC: see file bottom */

	/* I2C3 */
	MX6Q_PAD_GPIO_3__I2C3_SCL,
	MX6Q_PAD_GPIO_6__I2C3_SDA,

	/* DISPLAY */
	MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK,
	MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2,		/* HSync */
	MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3,		/* VSync */
	MX6Q_PAD_DI0_PIN4__IPU1_DI0_PIN4,		/* Contrast */
	MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15,		/* DE */
	MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0,
	MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1,
	MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2,
	MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3,
	MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4,
	MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5,
	MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6,
	MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7,
	MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8,
	MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9,
	MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10,
	MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11,
	MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12,
	MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13,
	MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14,
	MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15,
	MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16,
	MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17,
	MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18,
	MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19,
	MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20,
	MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21,
	MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22,
	MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23,

	/* FlexCAN */
	MX6Q_PAD_SD3_CMD__CAN1_TXCAN,
	MX6Q_PAD_SD3_CLK__CAN1_RXCAN,
	MX6Q_PAD_SD3_DAT0__CAN2_TXCAN,
	MX6Q_PAD_SD3_DAT1__CAN2_RXCAN,

	/* UART1 */
	MX6Q_PAD_SD3_DAT6__UART1_RXD,
	MX6Q_PAD_SD3_DAT7__UART1_TXD,
	MX6Q_PAD_EIM_D19__UART1_CTS,
	MX6Q_PAD_EIM_D20__UART1_RTS,

	/* UART2 */
	MX6Q_PAD_EIM_D26__UART2_TXD,
	MX6Q_PAD_EIM_D27__UART2_RXD,
	MX6Q_PAD_EIM_D28__UART2_RTS,
	MX6Q_PAD_EIM_D29__UART2_CTS,

	/* UART3 */
	MX6Q_PAD_EIM_D24__UART3_TXD,
	MX6Q_PAD_EIM_D25__UART3_RXD,
	MX6Q_PAD_EIM_D23__UART3_CTS,
	MX6Q_PAD_EIM_D31__UART3_RTS,

	/* UART4 (DUART on schematics) */
	MX6Q_PAD_KEY_COL0__UART4_TXD,
	MX6Q_PAD_KEY_ROW0__UART4_RXD,

	/* UART5 (UART4 on schematics) */
	MX6Q_PAD_KEY_COL1__UART5_TXD,
	MX6Q_PAD_KEY_ROW1__UART5_RXD,
	MX6Q_PAD_KEY_COL4__UART5_RTS,
	MX6Q_PAD_KEY_ROW4__UART5_CTS,
	MX6Q_PAD_ENET_TXD1__GPIO_1_29,		// DTR
	MX6Q_PAD_EIM_A16__GPIO_2_22,		// DCD
	MX6Q_PAD_EIM_A17__GPIO_2_21,		// RI
	MX6Q_PAD_EIM_A19__GPIO_2_19,		// DSR

	/* USBOTG ID pin */
	MX6Q_PAD_ENET_RX_ER__ANATOP_USBOTG_ID,

	/* USB power pin */
	MX6Q_PAD_EIM_D22__GPIO_3_22,		// OTG_VBUSEN
	MX6Q_PAD_NANDF_CS0__GPIO_6_11,		// USBH_VBUSEN

	/* USB OC pin */
	MX6Q_PAD_EIM_D21__USBOH3_USBOTG_OC,
	MX6Q_PAD_EIM_D30__USBOH3_USBH1_OC,

	/* USDHC1 */
	MX6Q_PAD_SD1_CLK__USDHC1_CLK_50MHZ_40OHM,
	MX6Q_PAD_SD1_CMD__USDHC1_CMD_50MHZ_40OHM,
	MX6Q_PAD_SD1_DAT0__USDHC1_DAT0_50MHZ_40OHM,
	MX6Q_PAD_SD1_DAT1__USDHC1_DAT1_50MHZ_40OHM,
	MX6Q_PAD_SD1_DAT2__USDHC1_DAT2_50MHZ_40OHM,
	MX6Q_PAD_SD1_DAT3__USDHC1_DAT3_50MHZ_40OHM,
	MX6Q_PAD_NANDF_CS1__GPIO_6_14,		/* SD1_CD */
	MX6Q_PAD_NANDF_CS2__GPIO_6_15,		/* SD1_WP */

	/* USDHC2 */
	MX6Q_PAD_SD2_CLK__USDHC2_CLK,
	MX6Q_PAD_SD2_CMD__USDHC2_CMD,
	MX6Q_PAD_SD2_DAT0__USDHC2_DAT0,
	MX6Q_PAD_SD2_DAT1__USDHC2_DAT1,
	MX6Q_PAD_SD2_DAT2__USDHC2_DAT2,
	MX6Q_PAD_SD2_DAT3__USDHC2_DAT3,

	/* USDHC3 unused */

	/* USDHC4 */
	//MX6Q_PAD_NANDF_ALE__USDHC4_RST,
	MX6Q_PAD_NANDF_ALE__GPIO_6_8,
	MX6Q_PAD_SD4_CLK__USDHC4_CLK_50MHZ,
	MX6Q_PAD_SD4_CMD__USDHC4_CMD_50MHZ,
	MX6Q_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ,
	MX6Q_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ,
	MX6Q_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ,
	MX6Q_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ,
	MX6Q_PAD_SD4_DAT4__USDHC4_DAT4_50MHZ,
	MX6Q_PAD_SD4_DAT5__USDHC4_DAT5_50MHZ,
	MX6Q_PAD_SD4_DAT6__USDHC4_DAT6_50MHZ,
	MX6Q_PAD_SD4_DAT7__USDHC4_DAT7_50MHZ,

	/* HDMI_CEC_LINE shared with SPI2_RDY via R118 DNP */
	//MX6Q_PAD_EIM_A25__HDMI_TX_CEC_LINE,

	/* CCM - Audio, Camera clock  */
	MX6Q_PAD_GPIO_0__CCM_CLKO,

	/* GPIO */
	MX6Q_PAD_NANDF_D0__GPIO_2_0,		// GPIO/nIRQ0
	MX6Q_PAD_NANDF_D1__GPIO_2_1,		// GPIO/nIRQ1
	MX6Q_PAD_NANDF_D2__GPIO_2_2,		// GPIO/nIRQ2
	MX6Q_PAD_NANDF_D3__GPIO_2_3,		// GPIO/nIRQ3
	MX6Q_PAD_NANDF_D4__GPIO_2_4,		// GPIO/nIRQ4
	MX6Q_PAD_NANDF_D5__GPIO_2_5,		// GPIO/nIRQ5
	MX6Q_PAD_NANDF_D6__GPIO_2_6,		// GPIO/nIRQ6
	MX6Q_PAD_NANDF_D7__GPIO_2_7,		// GPIO/nIRQ7
	MX6Q_PAD_NANDF_CLE__GPIO_6_7,		// GPIO8
	MX6Q_PAD_NANDF_WP_B__GPIO_6_9,		// GPIO9
	MX6Q_PAD_NANDF_RB0__GPIO_6_10,		// GPIO10
	MX6Q_PAD_CSI0_DATA_EN__GPIO_5_20,	// GPIO11
	MX6Q_PAD_SD3_DAT2__GPIO_7_6,		// GPIO12
	MX6Q_PAD_SD3_DAT3__GPIO_7_7,		// GPIO13
	MX6Q_PAD_SD3_DAT4__GPIO_7_1,		// GPIO14
	MX6Q_PAD_SD3_DAT5__GPIO_7_0,		// GPIO15

	MX6Q_PAD_NANDF_CS3__GPIO_6_16,		// PMIC_IRQ
	MX6Q_PAD_SD3_RST__GPIO_7_8,		// SYS_IRQ

	MX6Q_PAD_EIM_WAIT__GPIO_5_0,		// VID1_RESET
	MX6Q_PAD_EIM_A24__GPIO_5_4,		// VID1_PWREN
	MX6Q_PAD_EIM_EB0__GPIO_2_28,		// SYS_ALIVE
	MX6Q_PAD_EIM_EB1__GPIO_2_29,		// PSWITCH_PULSE
	MX6Q_PAD_EIM_EB3__GPIO_2_31,		// AUX_CLK_EN
};

static iomux_v3_cfg_t mx6q_silverbullet_rgmii_rx_gpio_pads[] = {
	MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24,
	MX6Q_PAD_RGMII_RD0__GPIO_6_25,
	MX6Q_PAD_RGMII_RD1__GPIO_6_27,
	MX6Q_PAD_RGMII_RD2__GPIO_6_28,
	MX6Q_PAD_RGMII_RD3__GPIO_6_29,
	//MX6Q_PAD_RGMII_RXC__GPIO_6_30,
};

static iomux_v3_cfg_t mx6q_silverbullet_rgmii_rx_enet_pads[] = {
	MX6Q_PAD_RGMII_RX_CTL__ENET_RGMII_RX_CTL,
	MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0,
	MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1,
	MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2,
	MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3,
	//MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC,
};

static iomux_v3_cfg_t mx6q_silverbullet_csi0_sensor_pads[] = {
	/* IPU1 Camera */
	MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC,
	MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK,
	MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC,
	MX6Q_PAD_CSI0_DAT10__GPIO_5_28,	/* camera CTL */
	MX6Q_PAD_CSI0_DAT11__GPIO_5_29,	/* camera RESET */
	MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12,
	MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13,
	MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14,
	MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15,
	MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16,
	MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17,
	MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18,
	MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19,
};

static iomux_v3_cfg_t mx6q_silverbullet_mipi_sensor_pads[] = {
	MX6Q_PAD_GPIO_0__CCM_CLKO,		/* camera clk */
};

static iomux_v3_cfg_t mx6q_silverbullet_hdmi_ddc_pads[] = {
	MX6Q_PAD_KEY_COL3__HDMI_TX_DDC_SCL,	/* HDMI DDC SCL */
	MX6Q_PAD_KEY_ROW3__HDMI_TX_DDC_SDA,	/* HDMI DDC SDA */
};

static iomux_v3_cfg_t mx6q_silverbullet_i2c2_pads[] = {
	MX6Q_PAD_KEY_COL3__I2C2_SCL,		/* I2C2 SCL */
	MX6Q_PAD_KEY_ROW3__I2C2_SDA,		/* I2C2 SDA */
};
#endif
