#-----------------------------------------------------------
# Vivado v2015.1_sda (64-bit)
# SW Build 1244246 on Sat May 30 07:18:05 MDT 2015
# IP Build 1236664 on Wed May 20 22:57:03 MDT 2015
# Start of session at: Wed Dec  9 19:01:30 2015
# Process ID: 11350
# Log file: /home/rz252/tjp79/ece5775-final/audio_lab/vivado.log
# Journal file: /home/rz252/tjp79/ece5775-final/audio_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.xpr
open_bd_design {/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {system_processing_system7_0_0 system_axi_gpio_0_0 system_rst_processing_system7_0_100M_0 system_voicerec_0_0 system_processing_system7_0_axi_periph_0}]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins voicerec_0/s_axi_voicerec_io]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:voicerec:1.0 [get_ips  system_voicerec_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins voicerec_0/s_axi_voicerec_ctrl]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/voicerec_0/m_axi_voicerec_inSound" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
set_property location {2 658 165} [get_bd_cells processing_system7_0]
set_property location {3 1203 269} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1250 214} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 754 847} [get_bd_cells voicerec_0]
set_property location {3 1241 818} [get_bd_cells axi_mem_intercon]
set_property location {3.5 1663 544} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1671 482} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1652 566} [get_bd_cells axi_bram_ctrl_0]
set_property location {4.5 1914 586} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {2 788 605} [get_bd_cells processing_system7_0]
set_property location {3 1209 423} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1189 -17} [get_bd_cells processing_system7_0]
set_property location {2 874 942} [get_bd_cells voicerec_0]
set_property location {2 789 547} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 807 274} [get_bd_cells processing_system7_0]
set_property location {3 1242 97} [get_bd_cells voicerec_0]
set_property location {4 1648 103} [get_bd_cells voicerec_0]
set_property location {4 1762 274} [get_bd_cells zed_audio_ctrl_0]
set_property location {4 1651 418} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 648 739} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 814 287} [get_bd_cells axi_gpio_0]
set_property location {2 824 505} [get_bd_cells axi_mem_intercon]
set_property location {3 1331 572} [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
endgroup
undo
undo
undo
undo
redo
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {4}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets voicerec_0_m_axi_voicerec_inSound] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI] [get_bd_intf_pins voicerec_0/m_axi_voicerec_inSound]
set_property location {1.5 729 66} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 356 116} [get_bd_cells processing_system7_0]
set_property location {4 1224 305} [get_bd_cells voicerec_0]
startgroup
copy_bd_objs /  [get_bd_cells {voicerec_0}]
set_property location {4 1460 313} [get_bd_cells voicerec_1]
endgroup
undo
set_property location {1 335 336} [get_bd_cells voicerec_0]
set_property location {3 1125 117} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1152 314} [get_bd_cells axi_gpio_0]
set_property location {3 1151 -3} [get_bd_cells axi_gpio_0]
set_property location {3 1119 364} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 760 717} [get_bd_cells voicerec_0]
set_property location {2 823 767} [get_bd_cells voicerec_0]
set_property location {2 825 742} [get_bd_cells voicerec_0]
set_property location {1 389 461} [get_bd_cells processing_system7_0]
set_property location {1 375 354} [get_bd_cells processing_system7_0]
set_property location {3 1249 517} [get_bd_cells axi_bram_ctrl_0]
set_property location {3 1263 324} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1270 196} [get_bd_cells axi_gpio_0]
set_property location {1496 149} [get_bd_ports BCLK]
set_property location {3 1239 572} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3 1279 501} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3 1268 476} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {1439 378} [get_bd_ports FCLK_CLK1]
set_property location {1441 348} [get_bd_ports FCLK_CLK1]
set_property location {1 351 565} [get_bd_cells rst_processing_system7_0_100M]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
set_property offset 0x00000000 [get_bd_addr_segs {voicerec_0/Data_m_axi_voicerec_inSound/SEG_axi_bram_ctrl_0_Mem0}]
set_property LOCATION {} [get_bd_intf_pins m_axi_voicerec_inSound]
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins voicerec_0/interrupt]
set_property location {72 17} [get_bd_ports SDATA_I]
set_property location {75 -7} [get_bd_ports SDATA_I]
set_property location {3 1263 85} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1239 -57} [get_bd_cells axi_gpio_0]
set_property location {3 1246 -54} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1254 480} [get_bd_cells axi_gpio_0]
set_property location {3 1277 342} [get_bd_cells zed_audio_ctrl_0]
set_property location {1489 72} [get_bd_ports SDATA_O]
set_property location {1497 125} [get_bd_ports SDATA_O]
set_property location {3 1299 27} [get_bd_cells zed_audio_ctrl_0]
validate_bd_design
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
exclude_bd_addr_seg [get_bd_addr_segs voicerec_0/s_axi_voicerec_ctrl/Reg] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
exclude_bd_addr_seg [get_bd_addr_segs zed_audio_ctrl_0/S_AXI/reg0] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
exclude_bd_addr_seg [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
delete_bd_objs [get_bd_addr_segs voicerec_0/Data_m_axi_voicerec_inSound/SEG_axi_bram_ctrl_0_Mem0]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
startgroup
set_property -dict [list CONFIG.C_M_AXI_VOICEREC_INSOUND_TARGET_ADDR {0x40000000}] [get_bd_cells voicerec_0]
endgroup
validate_bd_design
validate_bd_design -force
open_bd_design {/home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd] -top
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
make_wrapper -files [get_files /home/rz252/tjp79/ece5775-final/audio_lab/audio2/audio.srcs/sources_1/bd/system/system.bd] -top
add_files -fileset constrs_1 -norecurse /home/rz252/tjp79/ece5775-final/audio_lab/zed_audio_constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
