# hdl_testbench
Choose your SystemVerilog DUT module and input data files. App will create testbench environment for ModelSim simulation.
