
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
        <meta name="author" content="Bwoah-Kimi">
      
      
        <link rel="canonical" href="https://bwoah-kimi.github.io/Tape-out_learning_notes/1_code_modification_and_simulation_workflow/">
      
      
        <link rel="prev" href="..">
      
      
        <link rel="next" href="../2_FPGA_verification_workflow/">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.6.3">
    
    
      
        <title>Simulation - Tape-out Learning Notes</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.d7758b05.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CJetBrainsMono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"JetBrainsMono"}</style>
      
    
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#xiangshan" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href=".." title="Tape-out Learning Notes" class="md-header__button md-logo" aria-label="Tape-out Learning Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Tape-out Learning Notes
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Simulation
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="Tape-out Learning Notes" class="md-nav__button md-logo" aria-label="Tape-out Learning Notes" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Tape-out Learning Notes
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Simulation
    
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Simulation
    
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      工程环境配置
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cache" class="md-nav__link">
    <span class="md-ellipsis">
      修改Cache大小
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      修改香山代码
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog" class="md-nav__link">
    <span class="md-ellipsis">
      生成Verilog代码
    </span>
  </a>
  
    <nav class="md-nav" aria-label="生成Verilog代码">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#chisel-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      加速Chisel -&gt; Verilog编译速度
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog_1" class="md-nav__link">
    <span class="md-ellipsis">
      为流片调整Verilog代码
    </span>
  </a>
  
    <nav class="md-nav" aria-label="为流片调整Verilog代码">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      分板块进行数字流程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sramregister-file" class="md-nav__link">
    <span class="md-ellipsis">
      替换SRAM、Register File
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      初步仿真验证
    </span>
  </a>
  
    <nav class="md-nav" aria-label="初步仿真验证">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#verilator" class="md-nav__link">
    <span class="md-ellipsis">
      使用Verilator
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#vcs" class="md-nav__link">
    <span class="md-ellipsis">
      使用VCS
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      流片环境仿真验证
    </span>
  </a>
  
    <nav class="md-nav" aria-label="流片环境仿真验证">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      部分基础概念介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      接口介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#vcs_1" class="md-nav__link">
    <span class="md-ellipsis">
      VCS仿真验证
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#verdi" class="md-nav__link">
    <span class="md-ellipsis">
      Verdi查看波形
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../2_FPGA_verification_workflow/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FPGA
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../3_genus_synthesis_workflow/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Genus Synthesis
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../4_innovus_backend_workflow/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Innovus Implementation
    
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../5_virtuoso_verification/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Virtuoso Implementation
    
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      工程环境配置
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cache" class="md-nav__link">
    <span class="md-ellipsis">
      修改Cache大小
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      修改香山代码
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog" class="md-nav__link">
    <span class="md-ellipsis">
      生成Verilog代码
    </span>
  </a>
  
    <nav class="md-nav" aria-label="生成Verilog代码">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#chisel-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      加速Chisel -&gt; Verilog编译速度
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog_1" class="md-nav__link">
    <span class="md-ellipsis">
      为流片调整Verilog代码
    </span>
  </a>
  
    <nav class="md-nav" aria-label="为流片调整Verilog代码">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      分板块进行数字流程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sramregister-file" class="md-nav__link">
    <span class="md-ellipsis">
      替换SRAM、Register File
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      初步仿真验证
    </span>
  </a>
  
    <nav class="md-nav" aria-label="初步仿真验证">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#verilator" class="md-nav__link">
    <span class="md-ellipsis">
      使用Verilator
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#vcs" class="md-nav__link">
    <span class="md-ellipsis">
      使用VCS
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      流片环境仿真验证
    </span>
  </a>
  
    <nav class="md-nav" aria-label="流片环境仿真验证">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      部分基础概念介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      接口介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#vcs_1" class="md-nav__link">
    <span class="md-ellipsis">
      VCS仿真验证
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#verdi" class="md-nav__link">
    <span class="md-ellipsis">
      Verdi查看波形
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  



<h1 id="xiangshan">面向流片的XiangShan配置与仿真</h1>
<p><a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/">XiangShan</a>是一个规模很大，版本迭代很快的开源项目。
截止2024年3月已经迭代至第三个版本（昆明湖），香山团队已经完成了两次流片。</p>
<p>为了在自己的流片工作中使用香山处理器，需要做不少的调整，在此做一些简要的介绍。</p>
<p>总体上来说，在进入完整的数字综合+后端流程之前，大致有几个准备步骤。</p>
<ul>
<li><strong>熟悉工程环境</strong>：了解香山大致的代码结构，Chisel -&gt; Verilog的编译过程以及参数配置。</li>
<li>
<p><strong>调整参数配置</strong>：香山处理器用Chisel语言编写，调整一些简单的参数选项就可以改变CPU的微架构，例如发射宽度、取指宽度、缓存大小等等。因为后续流片不可能使用完整的香山核，因此需要适当缩小部分参数。\
另外，我们的流片工作肯定不是直接照搬香山CPU，肯定会在这之上做一些调整或修改，例如指令集扩展、功耗或时钟的优化，等等。根据所需的功能，可以考虑直接修改Chisel代码，或者编译成Verilog之后再做调整。</p>
</li>
<li>
<p><strong>搭建仿真环境</strong>：在修改设计的各个节点，我们都应该用仿真程序验证设计的正确性。可以使用香山自带的仿真环境进行验证，但是默认的仿真设置调用<code>NEMU</code>指令模拟器进行Difftest，若我们调整了CPU的代码功能，就需要去除Difftest选项。另外，为了后续的FPGA验证以及流片后测试，我们也需要搭建自己的仿真以及测试环境。</p>
</li>
</ul>
<h2 id="_1">工程环境配置</h2>
<ul>
<li>香山环境配置较为复杂，需要用到<code>verilator</code>、<code>riscv-toolchain</code>等多个工具以及大量的依赖包。</li>
<li>参考<a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/xsenv/">https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/xsenv/</a>中的介绍进行操作。</li>
<li>需要注意<code>XiangShan</code>和<code>NEMU</code>项目的版本。</li>
<li>为了成功将Chisel编译成Verilog代码，需要在<code>build.sc</code>中修改内存限制，详见<a href="https://github.com/OpenXiangShan/XiangShan/issues/891">https://github.com/OpenXiangShan/XiangShan/issues/891</a></li>
</ul>
<div class="codehilite"><pre><span></span><code>override def forkArgs = Seq(&quot;-Xmx15G&quot;, &quot;-Xss256m&quot;)
</code></pre></div>

<h2 id="cache">修改Cache大小</h2>
<p>因为学术流片的限制以及用途，我们不需要实现完整的香山核，可以适当减小一些参数配置，以减小版图面积以及实现的难易程度。</p>
<p>香山团队在 <code>./src/main/scala/top/Config.scala</code>中提供了一些参数配置选项。可以参考<code>MinimalConfig</code>进行其他自定义的配置。</p>
<p>在生成Verilog代码/仿真时可以添加选项<code>CONFIG=MyConfig</code>来指定选择的配置，具体详见<a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/misc/config/">https://xiangshan-doc.readthedocs.io/zh-cn/latest/misc/config/</a></p>
<p>由于<code>MinimalConfig</code>中的缓存大小对于流片来讲太大，我们需要去除缓存/减小缓存的大小
* dcache (32KB) 相关参数配置在<code>./src/main/scala/xiangshan/cache/dcache/DCacheWrapper.scala</code></p>
<div class="codehilite"><pre><span></span><code><span class="n">nSets</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">32</span><span class="o">,</span><span class="w"> </span>
<span class="n">nWays</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">4</span><span class="o">,</span>
<span class="n">rowBits</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">64</span><span class="o">,</span>
</code></pre></div>

<ul>
<li>icache(8KB) 相关参数配置在<code>./src/main/scala/xiangshan/frontend/icache/ICache.scala</code></li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="n">nSets</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">32</span><span class="o">,</span>
<span class="n">nWays</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">4</span><span class="o">,</span>
<span class="n">rowBits</span><span class="o">:</span><span class="w"> </span><span class="n">Int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">64</span><span class="o">,</span>
</code></pre></div>

<ul>
<li>将dcache与icache均从<code>nSets = 64</code>修改为：<code>nSets = 32</code></li>
<li>修改<code>MinimalConfig</code>中<code>nSets</code>的参数大小，使得L3大小减小至64KB，L2的大小减小至64KB。</li>
</ul>
<h2 id="_2">修改香山代码</h2>
<p>此处根据自己的研究目标适当修改香山代码，不再赘述。应当阶段性进行仿真验证，确保设计正确性。</p>
<h2 id="verilog">生成Verilog代码</h2>
<ul>
<li><code>make verilog</code>生成<strong>可综合的单核代码</strong><ul>
<li>输出的文件在<code>XiangShan/build/XSTop.v</code></li>
<li>去除了Difftest等仿真用的调试模块</li>
</ul>
</li>
<li><code>make sim-verilog</code>生成用于仿真的Verilog文件，若后续使用vcs仿真，可使用<code>make simv</code></li>
<li><code>make emu</code>用于生成Verilator仿真程序</li>
</ul>
<h3 id="chisel-verilog">加速Chisel -&gt; Verilog编译速度</h3>
<ul>
<li>参考<a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/compile-and-sim/">https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/compile-and-sim/</a></li>
<li>使用CIRCT代替默认的Scala Firrtl Compiler编译香山<ul>
<li>在本地从源码编译CIRCT，<strong>需要将编译选项中DEBUG更换成Release</strong></li>
<li>将circt/bin路径添加到PATH环境变量中</li>
<li>在make命令时加上<code>MFC=1</code></li>
</ul>
</li>
<li>指定编译时的核数，<code>-jN</code>，其中N为核数</li>
</ul>
<h2 id="verilog_1">为流片调整Verilog代码</h2>
<h3 id="_3">分板块进行数字流程</h3>
<p>由Chisel生成的Verilog代码在<code>XSTop.v</code>，没有任何的可读性可言。
万幸的是，香山团队在<code>./scripts</code>提供了几个脚本，运行<code>generate_all.sh</code>将Verilog代码分成几个板块（例如L3 Cache、执行单元），并且将每个Verilog模块分成单独的文件。
在进行综合、后端等数字流程时，分成几个模块进行更为合理。若一个设计的规模过大、复杂性太高，很难得到较好的效果。</p>
<h3 id="sramregister-file">替换SRAM、Register File</h3>
<p>生成的Verilog代码中，有几十个<code>array_xxx_ext.v</code>文件，被用于DCache、ICache等寄存器堆和高速缓存。
这些阵列需要用<code>SRAM Compiler</code>、<code>Register File Compiler</code>替换成专门的IP核，能够显著减小设计的面积。</p>
<h2 id="_4">初步仿真验证</h2>
<h3 id="verilator">使用Verilator</h3>
<ul>
<li>
<p>使用香山自带的开发环境，可以用Verilator初步验证设计是否正确。</p>
</li>
<li>
<p><code>./build/emu -i WORKLOAD_BIN.bin</code></p>
</li>
</ul>
<h3 id="vcs">使用VCS</h3>
<ul>
<li>参考<a href="https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/vcs/">https://xiangshan-doc.readthedocs.io/zh-cn/latest/tools/vcs/</a></li>
<li><code>make simv CONFIG=MyConfig Release=1</code>可以生成用于仿真的<code>SimTop.v</code>，由于本地系统无法运行VCS，使用该make命令无法生成simv可执行文件。</li>
<li>使用重定向输出保存<code>vcs</code>命令，在支持VCS的环境中重新运行该命令，从而生成<code>simv</code>可执行文件。</li>
<li>运行<code>simv</code>，并指定负载程序</li>
<li>使用Verdi或其他程序查看波形，检查正确性</li>
</ul>
<h2 id="_5">流片环境仿真验证</h2>
<p>香山自带的仿真程序中调用了大量的C函数，例如<code>SimJTag</code>，<code>SimMMIO</code>等无法综合的模块。
在为FPGA验证以及流片准备的版本中，需要<strong>将所有不可综合、调用C代码的函数去除</strong>，剩下可综合的裸核，以及测试所需的必要模块。</p>
<p>需要注意的是，香山团队在默认的设置选项中保留了一部分基本的Difftest模块，需要在<code>Parameters.scala</code>中去除相应的选项。</p>
<p>通过<code>grep -rn "DPI-C"</code>可以查看代码中是否有调用C函数。</p>
<h3 id="_6">部分基础概念介绍</h3>
<p>搭建自己的仿真验证环境涉及到一些软硬件概念，在此简单介绍。</p>
<ul>
<li>DMA<ul>
<li>Direct Memory Access (DMA)，直接内存访问，是一种在计算机系统中，允许某些硬件子系统在主内存和设备之间直接传输数据，而无需通过CPU进行中转的技术</li>
</ul>
</li>
<li>MMIO<ul>
<li>MMIO全称为Memory Mapped I/O（内存映射输入/输出），是一种在计算机系统中，允许CPU使用<strong>内存访问指令</strong>（如LOAD和STORE）来访问设备的方法。</li>
<li>在这种方法中，设备的寄存器被映射到系统的地址空间中，就像普通的内存单元一样。</li>
<li>当CPU向这些特殊的内存地址写入数据时，它实际上是向设备的寄存器写入数据；当CPU从这些地址读取数据时，它实际上是从设备的寄存器读取数据。这种方式使得CPU可以使用相同的指令集来访问内存和设备，从而简化了硬件和软件的设计。</li>
</ul>
</li>
</ul>
<h3 id="_7">接口介绍</h3>
<p><code>XSTop.v</code>是经过编译之后的处理器Verilog代码，即可综合的裸核。处理器核对外暴露出了几套接口，在此记录。\
* dma：一套AXI接口，没有使用</p>
<div class="codehilite"><pre><span></span><code><span class="n">l_soc</span><span class="p">.</span><span class="n">module</span><span class="p">.</span><span class="n">dma</span><span class="w"> </span><span class="o">&lt;&gt;</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span><span class="p">.</span><span class="n">asTypeOf</span><span class="p">(</span><span class="n">l_soc</span><span class="p">.</span><span class="n">module</span><span class="p">.</span><span class="n">dma</span><span class="p">)</span>
</code></pre></div>

<ul>
<li>Peripheral：一套AXI接口，CPU为Master，Peripheral为Slave。SoC的Peripheral模块在SimTop中通过AXI4连接到SimMMIO中。<strong>XSTop在reset结束之后会从0x1000_0000位置读取指令，最终跳转到主存上执行程序。</strong><ul>
<li>auto_out_3: intrGen</li>
<li>auto_out_2: SD</li>
<li>auto_out_1: FLASH (boot address: 0x1000_0000)</li>
<li>auto_out_0: UART</li>
</ul>
</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="kd">val</span><span class="w"> </span><span class="n">l_simMMIO</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">LazyModule</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">SimMMIO</span><span class="p">(</span><span class="n">l_soc</span><span class="p">.</span><span class="n">misc</span><span class="p">.</span><span class="n">peripheralNode</span><span class="p">.</span><span class="n">in</span><span class="p">.</span><span class="n">head</span><span class="p">.</span><span class="n">_2</span><span class="p">))</span>
<span class="kd">val</span><span class="w"> </span><span class="n">simMMIO</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Module</span><span class="p">(</span><span class="n">l_simMMIO</span><span class="p">.</span><span class="n">module</span><span class="p">)</span>
<span class="n">l_simMMIO</span><span class="p">.</span><span class="n">io_axi4</span><span class="w"> </span><span class="o">&lt;&gt;</span><span class="w"> </span><span class="n">soc</span><span class="p">.</span><span class="n">peripheral</span>
</code></pre></div>

<ul>
<li>memory：一套AXI接口，CPU为Master，Memory为Slave。Memory模块在SoC模块中通过AXI4接口连接到核上</li>
</ul>
<div class="codehilite"><pre><span></span><code><span class="kd">val</span><span class="w"> </span><span class="n">simAXIMem</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Module</span><span class="p">(</span><span class="n">l_simAXIMem</span><span class="p">.</span><span class="n">module</span><span class="p">)</span>
<span class="n">l_simAXIMem</span><span class="p">.</span><span class="n">io_axi4</span><span class="w"> </span><span class="o">&lt;&gt;</span><span class="w"> </span><span class="n">soc</span><span class="p">.</span><span class="n">memory</span>
</code></pre></div>

<p><code>SimTop.v</code>是使用香山仿真环境所生成的SoC Verilog代码。为替换成自己的仿真验证环境，我们需要在此基础上进行修改。</p>
<p><code>SimTop.v</code>对外暴露的接口如下所示：</p>
<div class="codehilite"><pre><span></span><code><span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IO</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="p">()</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">logCtrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">LogCtrlIO</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">perfInfo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">PerfInfoIO</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">uart</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">UARTIO</span>
<span class="w">  </span><span class="p">})</span>
</code></pre></div>

<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">SimTop</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clock</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">reset</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">io_logCtrl_log_begin</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">io_logCtrl_log_end</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">io_logCtrl_log_level</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">io_perfInfo_clean</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">io_perfInfo_dump</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">io_uart_out_valid</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">io_uart_out_ch</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w">        </span><span class="n">io_uart_in_valid</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">io_uart_in_ch</span>
<span class="p">);</span>
</code></pre></div>

<p>在可综合的<code>XSTop.v</code>的基础上，我们通过核暴露出来的两套AXI接口，分别接到BootROM和主存Memory上。</p>
<p>BootROM核Memory上的内容需要自行配置。</p>
<p>另外，我们把核暴露出来的JTAG接口连到SoC模块的IO上，用于后续FPGA调试。</p>
<h3 id="vcs_1">VCS仿真验证</h3>
<p>在使用FPGA上板验证之前，使用可调试性更强、仿真速度更快的的VCS进行行为级仿真验证，确保BootRom和Memory可以正常使用。</p>
<h3 id="verdi">Verdi查看波形</h3>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["navigation.instant"], "search": "../assets/javascripts/workers/search.f8cc74c7.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../assets/javascripts/bundle.f1b6f286.min.js"></script>
      
    
  </body>
</html>