// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.516400,HLS_SYN_LAT=1304,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=11,HLS_SYN_FF=2824,HLS_SYN_LUT=2525}" *)

module matmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_address0,
        a_0_ce0,
        a_0_q0,
        a_1_address0,
        a_1_ce0,
        a_1_q0,
        b_0_address0,
        b_0_ce0,
        b_0_q0,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        c_address0,
        c_ce0,
        c_we0,
        c_d0
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_pp0_stage1 = 9'b100;
parameter    ap_ST_fsm_pp0_stage2 = 9'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 9'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 9'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 9'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 9'b10000000;
parameter    ap_ST_fsm_state129 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_A9 = 8'b10101001;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv6_1A = 6'b11010;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv6_27 = 6'b100111;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv7_34 = 7'b110100;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv7_4E = 7'b1001110;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_D = 8'b1101;
parameter    ap_const_lv32_8 = 32'b1000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] a_0_address0;
output   a_0_ce0;
input  [31:0] a_0_q0;
output  [6:0] a_1_address0;
output   a_1_ce0;
input  [31:0] a_1_q0;
output  [6:0] b_0_address0;
output   b_0_ce0;
input  [31:0] b_0_q0;
output  [6:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [7:0] c_address0;
output   c_ce0;
output   c_we0;
output  [31:0] c_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] a_0_address0;
reg a_0_ce0;
reg[6:0] a_1_address0;
reg a_1_ce0;
reg[6:0] b_0_address0;
reg b_0_ce0;
reg[6:0] b_1_address0;
reg b_1_ce0;
reg c_ce0;
reg c_we0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [7:0] indvar_flatten_reg_332;
reg   [3:0] i_reg_343;
reg   [3:0] j_reg_354;
wire   [0:0] exitcond_flatten_fu_382_p2;
reg   [0:0] exitcond_flatten_reg_666;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_666;
reg   [0:0] ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_666;
wire   [7:0] indvar_flatten_next_fu_388_p2;
reg   [7:0] indvar_flatten_next_reg_670;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] j_mid2_fu_406_p3;
reg   [3:0] j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter2_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter3_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter4_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter5_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter6_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter7_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter8_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter9_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter10_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter11_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter12_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter13_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter14_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter15_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter16_j_mid2_reg_675;
reg   [3:0] ap_pipeline_reg_pp0_iter17_j_mid2_reg_675;
wire   [3:0] i_cast2_mid2_v_fu_414_p3;
reg   [3:0] i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter1_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter2_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter3_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter4_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter5_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter6_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter7_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter8_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter9_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter10_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter11_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter12_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter13_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter14_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter15_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter16_i_cast2_mid2_v_reg_685;
reg   [3:0] ap_pipeline_reg_pp0_iter17_i_cast2_mid2_v_reg_685;
wire   [7:0] tmp_13_fu_436_p2;
reg   [7:0] tmp_13_reg_694;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [7:0] tmp_21_fu_453_p2;
reg   [7:0] tmp_21_reg_705;
wire   [4:0] tmp_28_fu_467_p2;
reg   [4:0] tmp_28_reg_720;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [7:0] tmp_14_fu_477_p2;
reg   [7:0] tmp_14_reg_735;
wire   [5:0] j_cast1_cast5_fu_486_p1;
reg   [5:0] j_cast1_cast5_reg_745;
wire   [5:0] tmp_29_fu_494_p2;
reg   [5:0] tmp_29_reg_755;
reg   [31:0] b_0_load_reg_765;
reg   [31:0] b_1_load_reg_770;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [7:0] tmp_15_fu_504_p2;
reg   [7:0] tmp_15_reg_780;
wire   [7:0] tmp_23_fu_519_p2;
reg   [7:0] tmp_23_reg_790;
wire   [5:0] tmp_30_fu_529_p2;
reg   [5:0] tmp_30_reg_800;
reg   [31:0] a_0_load_reg_810;
reg   [31:0] b_0_load_1_reg_815;
reg   [31:0] a_1_load_reg_820;
reg   [31:0] b_1_load_1_reg_825;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [7:0] tmp_16_fu_538_p2;
reg   [7:0] tmp_16_reg_835;
wire   [7:0] tmp_24_fu_547_p2;
reg   [7:0] tmp_24_reg_845;
wire   [6:0] j_cast1_cast6_fu_552_p1;
reg   [6:0] j_cast1_cast6_reg_850;
wire   [6:0] tmp_31_fu_560_p2;
reg   [6:0] tmp_31_reg_861;
reg   [31:0] a_0_load_1_reg_871;
reg   [31:0] b_0_load_2_reg_876;
reg   [31:0] a_1_load_1_reg_881;
reg   [31:0] b_1_load_2_reg_886;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [7:0] tmp_17_fu_570_p2;
reg   [7:0] tmp_17_reg_896;
wire   [7:0] tmp_25_fu_579_p2;
reg   [7:0] tmp_25_reg_906;
wire   [6:0] tmp_32_fu_589_p2;
reg   [6:0] tmp_32_reg_916;
reg   [31:0] a_0_load_2_reg_926;
reg   [31:0] b_0_load_3_reg_931;
reg   [31:0] a_1_load_2_reg_936;
reg   [31:0] b_1_load_3_reg_941;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [7:0] tmp_18_fu_598_p2;
reg   [7:0] tmp_18_reg_951;
wire   [7:0] tmp_26_fu_607_p2;
reg   [7:0] tmp_26_reg_961;
wire   [6:0] tmp_33_fu_617_p2;
reg   [6:0] tmp_33_reg_971;
reg   [31:0] a_0_load_3_reg_981;
reg   [31:0] b_0_load_4_reg_986;
reg   [31:0] a_1_load_3_reg_991;
reg   [31:0] b_1_load_4_reg_996;
wire   [3:0] j_1_fu_622_p2;
reg   [3:0] j_1_reg_1001;
wire   [7:0] tmp_19_fu_631_p2;
reg   [7:0] tmp_19_reg_1011;
reg   [31:0] a_0_load_4_reg_1026;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] b_0_load_5_reg_1031;
reg   [31:0] a_1_load_4_reg_1036;
reg   [31:0] b_1_load_5_reg_1041;
wire   [31:0] grp_fu_374_p2;
reg   [31:0] tmp1_reg_1051;
reg   [31:0] a_0_load_5_reg_1056;
reg   [31:0] b_0_load_6_reg_1061;
wire   [31:0] grp_fu_378_p2;
reg   [31:0] tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_7_reg_1066;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_7_reg_1066;
reg   [31:0] a_1_load_5_reg_1071;
reg   [31:0] tmp_1_reg_1076;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_1_reg_1076;
reg   [31:0] a_0_load_6_reg_1081;
reg   [31:0] tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_8_reg_1086;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_8_reg_1086;
reg   [31:0] tmp_2_reg_1091;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_reg_1091;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_reg_1091;
reg   [31:0] tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_9_reg_1096;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_9_reg_1096;
reg   [31:0] tmp_3_reg_1101;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_3_reg_1101;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_3_reg_1101;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_3_reg_1101;
reg   [31:0] tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_s_reg_1106;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_s_reg_1106;
reg   [31:0] tmp_4_reg_1111;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_4_reg_1111;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_4_reg_1111;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_4_reg_1111;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_4_reg_1111;
reg   [31:0] tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_10_reg_1116;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_10_reg_1116;
reg   [31:0] tmp_5_reg_1121;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_5_reg_1121;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_5_reg_1121;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_5_reg_1121;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_5_reg_1121;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_5_reg_1121;
reg   [31:0] tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_11_reg_1126;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_11_reg_1126;
reg   [31:0] tmp_6_reg_1131;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_reg_1131;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_reg_1131;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_reg_1131;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_reg_1131;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_reg_1131;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_reg_1131;
wire   [31:0] grp_fu_365_p2;
reg   [31:0] sum_mult_1_reg_1136;
reg   [31:0] sum_mult_1_1_reg_1141;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] sum_mult_1_2_reg_1146;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] sum_mult_1_3_reg_1151;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] sum_mult_1_4_reg_1156;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] sum_mult_1_5_reg_1161;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] sum_mult_1_6_reg_1166;
reg    ap_enable_reg_pp0_iter10;
wire   [31:0] grp_fu_370_p2;
reg   [31:0] sum_mult_1_7_reg_1171;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] sum_mult_1_8_reg_1176;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] sum_mult_1_9_reg_1181;
reg    ap_enable_reg_pp0_iter14;
reg   [31:0] sum_mult_1_s_reg_1186;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] sum_mult_1_10_reg_1191;
reg    ap_enable_reg_pp0_iter16;
wire   [7:0] grp_fu_658_p3;
reg   [7:0] tmp_34_reg_1201;
reg    ap_enable_reg_pp0_iter17;
reg   [31:0] sum_mult_1_11_reg_1206;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter18;
reg   [7:0] indvar_flatten_phi_fu_336_p4;
reg   [3:0] i_phi_fu_347_p4;
reg   [3:0] j_phi_fu_358_p4;
wire   [31:0] j_cast1_fu_459_p1;
wire  signed [31:0] tmp_13_cast_fu_473_p1;
wire  signed [31:0] tmp_22_cast_fu_482_p1;
wire   [31:0] tmp_29_cast_fu_489_p1;
wire  signed [31:0] tmp_14_cast_fu_500_p1;
wire   [31:0] tmp_23_cast_fu_514_p1;
wire   [31:0] tmp_30_cast_fu_524_p1;
wire  signed [31:0] tmp_15_cast_fu_534_p1;
wire  signed [31:0] tmp_24_cast_fu_543_p1;
wire   [31:0] tmp_31_cast_fu_555_p1;
wire  signed [31:0] tmp_16_cast_fu_566_p1;
wire  signed [31:0] tmp_25_cast_fu_575_p1;
wire   [31:0] tmp_32_cast_fu_584_p1;
wire  signed [31:0] tmp_17_cast_fu_594_p1;
wire  signed [31:0] tmp_26_cast_fu_603_p1;
wire   [31:0] tmp_33_cast_fu_612_p1;
wire  signed [31:0] tmp_18_cast_fu_627_p1;
wire  signed [31:0] tmp_27_cast_fu_636_p1;
wire   [31:0] tmp_34_cast_fu_640_p1;
wire  signed [31:0] tmp_19_cast_fu_644_p1;
wire   [31:0] tmp_35_cast_fu_654_p1;
reg   [31:0] grp_fu_365_p0;
reg   [31:0] grp_fu_365_p1;
reg   [31:0] grp_fu_370_p0;
reg   [31:0] grp_fu_370_p1;
reg   [31:0] grp_fu_374_p0;
reg   [31:0] grp_fu_374_p1;
reg   [31:0] grp_fu_378_p0;
reg   [31:0] grp_fu_378_p1;
wire   [0:0] exitcond_fu_400_p2;
wire   [3:0] i_1_fu_394_p2;
wire   [6:0] tmp_fu_425_p3;
wire   [7:0] p_shl2_cast_fu_432_p1;
wire   [7:0] i_cast2_mid2_cast_fu_422_p1;
wire   [4:0] tmp_20_fu_442_p3;
wire   [7:0] p_shl1_cast_fu_449_p1;
wire   [4:0] j_cast1_cast_fu_464_p1;
wire   [7:0] tmp_22_fu_509_p2;
wire   [3:0] grp_fu_658_p0;
wire   [4:0] grp_fu_658_p1;
wire   [3:0] grp_fu_658_p2;
wire   [0:0] ap_CS_fsm_state129;
reg   [8:0] ap_NS_fsm;
wire   [7:0] grp_fu_658_p00;
wire   [7:0] grp_fu_658_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
end

matmul_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_bkb_U0(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_365_p0),
    .din1(grp_fu_365_p1),
    .ce(1'b1),
    .dout(grp_fu_365_p2)
);

matmul_fadd_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_370_p0),
    .din1(grp_fu_370_p1),
    .ce(1'b1),
    .dout(grp_fu_370_p2)
);

matmul_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_374_p0),
    .din1(grp_fu_374_p1),
    .ce(1'b1),
    .dout(grp_fu_374_p2)
);

matmul_fmul_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_cud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_378_p0),
    .din1(grp_fu_378_p1),
    .ce(1'b1),
    .dout(grp_fu_378_p2)
);

matmul_mac_muladddEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
matmul_mac_muladddEe_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_658_p0),
    .din1(grp_fu_658_p1),
    .din2(grp_fu_658_p2),
    .ce(1'b1),
    .dout(grp_fu_658_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(exitcond_flatten_fu_382_p2 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~(exitcond_flatten_reg_666 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_343 <= i_cast2_mid2_v_reg_685;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_343 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_332 <= indvar_flatten_next_reg_670;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_332 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_354 <= j_1_reg_1001;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_354 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_0_load_1_reg_871 <= a_0_q0;
        a_1_load_1_reg_881 <= a_1_q0;
        b_0_load_2_reg_876 <= b_0_q0;
        b_1_load_2_reg_886 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_0_load_2_reg_926 <= a_0_q0;
        a_1_load_2_reg_936 <= a_1_q0;
        b_0_load_3_reg_931 <= b_0_q0;
        b_1_load_3_reg_941 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_0_load_3_reg_981 <= a_0_q0;
        a_1_load_3_reg_991 <= a_1_q0;
        b_0_load_4_reg_986 <= b_0_q0;
        b_1_load_4_reg_996 <= b_1_q0;
        j_1_reg_1001 <= j_1_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_0_load_4_reg_1026 <= a_0_q0;
        a_1_load_4_reg_1036 <= a_1_q0;
        b_0_load_5_reg_1031 <= b_0_q0;
        b_1_load_5_reg_1041 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        a_0_load_5_reg_1056 <= a_0_q0;
        a_1_load_5_reg_1071 <= a_1_q0;
        b_0_load_6_reg_1061 <= b_0_q0;
        tmp1_reg_1051 <= grp_fu_374_p2;
        tmp_7_reg_1066 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        a_0_load_6_reg_1081 <= a_0_q0;
        tmp_1_reg_1076 <= grp_fu_374_p2;
        tmp_8_reg_1086 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_0_load_reg_810 <= a_0_q0;
        a_1_load_reg_820 <= a_1_q0;
        b_0_load_1_reg_815 <= b_0_q0;
        b_1_load_1_reg_825 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter10_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter9_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter10_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter9_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter11_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter10_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter11_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter10_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter12_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter11_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter12_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter11_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter13_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter12_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter13_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter12_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter14_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter13_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter14_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter13_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter15_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter14_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter15_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter14_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter16_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter15_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter16_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter15_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter17_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter16_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter17_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter16_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 <= exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter1_i_cast2_mid2_v_reg_685 <= i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_675 <= j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter2_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter1_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter3_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter2_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter3_tmp_6_reg_1131 <= tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter4_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter3_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter4_tmp_6_reg_1131 <= ap_pipeline_reg_pp0_iter3_tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter5_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter4_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter5_tmp_6_reg_1131 <= ap_pipeline_reg_pp0_iter4_tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter6_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter5_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter6_tmp_6_reg_1131 <= ap_pipeline_reg_pp0_iter5_tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter7_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter6_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter7_tmp_6_reg_1131 <= ap_pipeline_reg_pp0_iter6_tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter8_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter7_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter8_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter7_j_mid2_reg_675;
        ap_pipeline_reg_pp0_iter8_tmp_6_reg_1131 <= ap_pipeline_reg_pp0_iter7_tmp_6_reg_1131;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_666 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_666;
        ap_pipeline_reg_pp0_iter9_i_cast2_mid2_v_reg_685 <= ap_pipeline_reg_pp0_iter8_i_cast2_mid2_v_reg_685;
        ap_pipeline_reg_pp0_iter9_j_mid2_reg_675 <= ap_pipeline_reg_pp0_iter8_j_mid2_reg_675;
        exitcond_flatten_reg_666 <= exitcond_flatten_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter10_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter9_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter11_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter10_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter12_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter11_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter13_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter12_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter14_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter13_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter2_tmp_10_reg_1116 <= tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter2_tmp_4_reg_1111 <= tmp_4_reg_1111;
        ap_pipeline_reg_pp0_iter3_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter2_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter3_tmp_4_reg_1111 <= ap_pipeline_reg_pp0_iter2_tmp_4_reg_1111;
        ap_pipeline_reg_pp0_iter4_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter3_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter4_tmp_4_reg_1111 <= ap_pipeline_reg_pp0_iter3_tmp_4_reg_1111;
        ap_pipeline_reg_pp0_iter5_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter4_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter5_tmp_4_reg_1111 <= ap_pipeline_reg_pp0_iter4_tmp_4_reg_1111;
        ap_pipeline_reg_pp0_iter6_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter5_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter7_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter6_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter8_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter7_tmp_10_reg_1116;
        ap_pipeline_reg_pp0_iter9_tmp_10_reg_1116 <= ap_pipeline_reg_pp0_iter8_tmp_10_reg_1116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter10_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter9_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter11_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter10_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter12_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter11_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter13_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter12_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter14_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter13_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter15_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter14_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter2_tmp_11_reg_1126 <= tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter2_tmp_5_reg_1121 <= tmp_5_reg_1121;
        ap_pipeline_reg_pp0_iter3_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter2_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter3_tmp_5_reg_1121 <= ap_pipeline_reg_pp0_iter2_tmp_5_reg_1121;
        ap_pipeline_reg_pp0_iter4_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter3_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter4_tmp_5_reg_1121 <= ap_pipeline_reg_pp0_iter3_tmp_5_reg_1121;
        ap_pipeline_reg_pp0_iter5_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter4_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter5_tmp_5_reg_1121 <= ap_pipeline_reg_pp0_iter4_tmp_5_reg_1121;
        ap_pipeline_reg_pp0_iter6_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter5_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter6_tmp_5_reg_1121 <= ap_pipeline_reg_pp0_iter5_tmp_5_reg_1121;
        ap_pipeline_reg_pp0_iter7_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter6_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter8_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter7_tmp_11_reg_1126;
        ap_pipeline_reg_pp0_iter9_tmp_11_reg_1126 <= ap_pipeline_reg_pp0_iter8_tmp_11_reg_1126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter10_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter9_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter2_tmp_7_reg_1066 <= tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter3_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter2_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter4_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter3_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter5_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter4_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter6_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter5_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter7_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter6_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter8_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter7_tmp_7_reg_1066;
        ap_pipeline_reg_pp0_iter9_tmp_7_reg_1066 <= ap_pipeline_reg_pp0_iter8_tmp_7_reg_1066;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter10_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter9_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter11_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter10_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter2_tmp_1_reg_1076 <= tmp_1_reg_1076;
        ap_pipeline_reg_pp0_iter2_tmp_8_reg_1086 <= tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter3_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter2_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter4_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter3_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter5_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter4_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter6_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter5_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter7_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter6_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter8_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter7_tmp_8_reg_1086;
        ap_pipeline_reg_pp0_iter9_tmp_8_reg_1086 <= ap_pipeline_reg_pp0_iter8_tmp_8_reg_1086;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter10_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter9_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter11_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter10_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter12_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter11_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter2_tmp_2_reg_1091 <= tmp_2_reg_1091;
        ap_pipeline_reg_pp0_iter2_tmp_9_reg_1096 <= tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter3_tmp_2_reg_1091 <= ap_pipeline_reg_pp0_iter2_tmp_2_reg_1091;
        ap_pipeline_reg_pp0_iter3_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter2_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter4_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter3_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter5_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter4_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter6_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter5_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter7_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter6_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter8_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter7_tmp_9_reg_1096;
        ap_pipeline_reg_pp0_iter9_tmp_9_reg_1096 <= ap_pipeline_reg_pp0_iter8_tmp_9_reg_1096;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter10_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter9_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter11_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter10_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter12_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter11_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter13_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter12_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter2_tmp_3_reg_1101 <= tmp_3_reg_1101;
        ap_pipeline_reg_pp0_iter2_tmp_s_reg_1106 <= tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter3_tmp_3_reg_1101 <= ap_pipeline_reg_pp0_iter2_tmp_3_reg_1101;
        ap_pipeline_reg_pp0_iter3_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter2_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter4_tmp_3_reg_1101 <= ap_pipeline_reg_pp0_iter3_tmp_3_reg_1101;
        ap_pipeline_reg_pp0_iter4_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter3_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter5_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter4_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter6_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter5_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter7_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter6_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter8_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter7_tmp_s_reg_1106;
        ap_pipeline_reg_pp0_iter9_tmp_s_reg_1106 <= ap_pipeline_reg_pp0_iter8_tmp_s_reg_1106;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_0_load_reg_765 <= b_0_q0;
        b_1_load_reg_770 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_382_p2 == 1'b0))) begin
        i_cast2_mid2_v_reg_685 <= i_cast2_mid2_v_fu_414_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_670 <= indvar_flatten_next_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j_cast1_cast5_reg_745[3 : 0] <= j_cast1_cast5_fu_486_p1[3 : 0];
        tmp_14_reg_735 <= tmp_14_fu_477_p2;
        tmp_29_reg_755 <= tmp_29_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        j_cast1_cast6_reg_850[3 : 0] <= j_cast1_cast6_fu_552_p1[3 : 0];
        tmp_16_reg_835 <= tmp_16_fu_538_p2;
        tmp_24_reg_845[7 : 1] <= tmp_24_fu_547_p2[7 : 1];
        tmp_31_reg_861 <= tmp_31_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_382_p2 == 1'b0))) begin
        j_mid2_reg_675 <= j_mid2_fu_406_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter16) & (ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_10_reg_1191 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        sum_mult_1_11_reg_1206 <= grp_fu_370_p2;
        tmp_34_reg_1201 <= grp_fu_658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter3) & (ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_1_reg_1141 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5) & (ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_2_reg_1146 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6) & (ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_3_reg_1151 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_4_reg_1156 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_5_reg_1161 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_6_reg_1166 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter11) & (ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_7_reg_1171 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter12) & (ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_8_reg_1176 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter14) & (ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_9_reg_1181 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_reg_1136 <= grp_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter15) & (ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_666 == 1'b0))) begin
        sum_mult_1_s_reg_1186 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_10_reg_1116 <= grp_fu_378_p2;
        tmp_4_reg_1111 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_11_reg_1126 <= grp_fu_378_p2;
        tmp_5_reg_1121 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_13_reg_694 <= tmp_13_fu_436_p2;
        tmp_21_reg_705[7 : 1] <= tmp_21_fu_453_p2[7 : 1];
        tmp_28_reg_720 <= tmp_28_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_15_reg_780 <= tmp_15_fu_504_p2;
        tmp_23_reg_790[7 : 1] <= tmp_23_fu_519_p2[7 : 1];
        tmp_30_reg_800 <= tmp_30_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_17_reg_896 <= tmp_17_fu_570_p2;
        tmp_25_reg_906[7 : 1] <= tmp_25_fu_579_p2[7 : 1];
        tmp_32_reg_916 <= tmp_32_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_18_reg_951 <= tmp_18_fu_598_p2;
        tmp_26_reg_961[7 : 1] <= tmp_26_fu_607_p2[7 : 1];
        tmp_33_reg_971 <= tmp_33_fu_617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_19_reg_1011 <= tmp_19_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_2_reg_1091 <= grp_fu_374_p2;
        tmp_9_reg_1096 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0))) begin
        tmp_3_reg_1101 <= grp_fu_374_p2;
        tmp_s_reg_1106 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp_6_reg_1131 <= grp_fu_374_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_0_address0 = tmp_19_cast_fu_644_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_0_address0 = tmp_18_cast_fu_627_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_0_address0 = tmp_17_cast_fu_594_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_0_address0 = tmp_16_cast_fu_566_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_0_address0 = tmp_15_cast_fu_534_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_0_address0 = tmp_14_cast_fu_500_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_0_address0 = tmp_13_cast_fu_473_p1;
    end else begin
        a_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        a_0_ce0 = 1'b1;
    end else begin
        a_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_1_address0 = tmp_27_cast_fu_636_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_address0 = tmp_26_cast_fu_603_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_address0 = tmp_25_cast_fu_575_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_address0 = tmp_24_cast_fu_543_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_address0 = tmp_23_cast_fu_514_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_1_address0 = tmp_22_cast_fu_482_p1;
    end else begin
        a_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        a_1_ce0 = 1'b1;
    end else begin
        a_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_0_address0 = tmp_34_cast_fu_640_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        b_0_address0 = tmp_33_cast_fu_612_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        b_0_address0 = tmp_32_cast_fu_584_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        b_0_address0 = tmp_31_cast_fu_555_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_0_address0 = tmp_30_cast_fu_524_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_0_address0 = tmp_29_cast_fu_489_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        b_0_address0 = j_cast1_fu_459_p1;
    end else begin
        b_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_0_ce0 = 1'b1;
    end else begin
        b_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_address0 = tmp_33_cast_fu_612_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_address0 = tmp_32_cast_fu_584_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_address0 = tmp_31_cast_fu_555_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_address0 = tmp_30_cast_fu_524_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_address0 = tmp_29_cast_fu_489_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_address0 = j_cast1_fu_459_p1;
        end else begin
            b_1_address0 = 'bx;
        end
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        c_ce0 = 1'b1;
    end else begin
        c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        c_we0 = 1'b1;
    end else begin
        c_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_365_p0 = sum_mult_1_5_reg_1161;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_365_p0 = sum_mult_1_4_reg_1156;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_365_p0 = sum_mult_1_3_reg_1151;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_365_p0 = sum_mult_1_2_reg_1146;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_365_p0 = sum_mult_1_1_reg_1141;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_365_p0 = sum_mult_1_reg_1136;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_365_p0 = tmp1_reg_1051;
    end else begin
        grp_fu_365_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_reg_1131;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter6_tmp_5_reg_1121;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter5_tmp_4_reg_1111;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter4_tmp_3_reg_1101;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_reg_1091;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_365_p1 = ap_pipeline_reg_pp0_iter2_tmp_1_reg_1076;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_365_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_365_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_370_p0 = sum_mult_1_10_reg_1191;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_370_p0 = sum_mult_1_s_reg_1186;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_370_p0 = sum_mult_1_9_reg_1181;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_370_p0 = sum_mult_1_8_reg_1176;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_370_p0 = sum_mult_1_7_reg_1171;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_370_p0 = sum_mult_1_6_reg_1166;
    end else begin
        grp_fu_370_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter15_tmp_11_reg_1126;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter14_tmp_10_reg_1116;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter13_tmp_s_reg_1106;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter12_tmp_9_reg_1096;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter11_tmp_8_reg_1086;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_370_p1 = ap_pipeline_reg_pp0_iter10_tmp_7_reg_1066;
    end else begin
        grp_fu_370_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p0 = a_0_load_6_reg_1081;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p0 = a_0_load_5_reg_1056;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p0 = a_0_load_4_reg_1026;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p0 = a_0_load_3_reg_981;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_374_p0 = a_0_load_2_reg_926;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_374_p0 = a_0_load_1_reg_871;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_374_p0 = a_0_load_reg_810;
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p1 = b_0_load_6_reg_1061;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p1 = b_0_load_5_reg_1031;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p1 = b_0_load_4_reg_986;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_374_p1 = b_0_load_3_reg_931;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_374_p1 = b_0_load_2_reg_876;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_374_p1 = b_0_load_1_reg_815;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_374_p1 = b_0_load_reg_765;
    end else begin
        grp_fu_374_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p0 = a_1_load_5_reg_1071;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p0 = a_1_load_4_reg_1036;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p0 = a_1_load_3_reg_991;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_378_p0 = a_1_load_2_reg_936;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_378_p0 = a_1_load_1_reg_881;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_378_p0 = a_1_load_reg_820;
    end else begin
        grp_fu_378_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p1 = b_1_load_5_reg_1041;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p1 = b_1_load_4_reg_996;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_378_p1 = b_1_load_3_reg_941;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_378_p1 = b_1_load_2_reg_886;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_378_p1 = b_1_load_1_reg_825;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_378_p1 = b_1_load_reg_770;
    end else begin
        grp_fu_378_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_347_p4 = i_cast2_mid2_v_reg_685;
    end else begin
        i_phi_fu_347_p4 = i_reg_343;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_336_p4 = indvar_flatten_next_reg_670;
    end else begin
        indvar_flatten_phi_fu_336_p4 = indvar_flatten_reg_332;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_666 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_358_p4 = j_1_reg_1001;
    end else begin
        j_phi_fu_358_p4 = j_reg_354;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter18) & ~(1'b1 == ap_enable_reg_pp0_iter17)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_fu_382_p2 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_fu_382_p2 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state129 = ap_CS_fsm[ap_const_lv32_8];

assign c_address0 = tmp_35_cast_fu_654_p1;

assign c_d0 = sum_mult_1_11_reg_1206;

assign exitcond_flatten_fu_382_p2 = ((indvar_flatten_phi_fu_336_p4 == ap_const_lv8_A9) ? 1'b1 : 1'b0);

assign exitcond_fu_400_p2 = ((j_phi_fu_358_p4 == ap_const_lv4_D) ? 1'b1 : 1'b0);

assign grp_fu_658_p0 = grp_fu_658_p00;

assign grp_fu_658_p00 = ap_pipeline_reg_pp0_iter17_i_cast2_mid2_v_reg_685;

assign grp_fu_658_p1 = ap_const_lv8_D;

assign grp_fu_658_p2 = grp_fu_658_p20;

assign grp_fu_658_p20 = ap_pipeline_reg_pp0_iter17_j_mid2_reg_675;

assign i_1_fu_394_p2 = (i_phi_fu_347_p4 + ap_const_lv4_1);

assign i_cast2_mid2_cast_fu_422_p1 = i_cast2_mid2_v_reg_685;

assign i_cast2_mid2_v_fu_414_p3 = ((exitcond_fu_400_p2[0:0] === 1'b1) ? i_1_fu_394_p2 : i_phi_fu_347_p4);

assign indvar_flatten_next_fu_388_p2 = (indvar_flatten_phi_fu_336_p4 + ap_const_lv8_1);

assign j_1_fu_622_p2 = (j_mid2_reg_675 + ap_const_lv4_1);

assign j_cast1_cast5_fu_486_p1 = j_mid2_reg_675;

assign j_cast1_cast6_fu_552_p1 = j_mid2_reg_675;

assign j_cast1_cast_fu_464_p1 = j_mid2_reg_675;

assign j_cast1_fu_459_p1 = j_mid2_reg_675;

assign j_mid2_fu_406_p3 = ((exitcond_fu_400_p2[0:0] === 1'b1) ? ap_const_lv4_0 : j_phi_fu_358_p4);

assign p_shl1_cast_fu_449_p1 = tmp_20_fu_442_p3;

assign p_shl2_cast_fu_432_p1 = tmp_fu_425_p3;

assign tmp_13_cast_fu_473_p1 = $signed(tmp_13_reg_694);

assign tmp_13_fu_436_p2 = (p_shl2_cast_fu_432_p1 - i_cast2_mid2_cast_fu_422_p1);

assign tmp_14_cast_fu_500_p1 = $signed(tmp_14_reg_735);

assign tmp_14_fu_477_p2 = (tmp_13_reg_694 + ap_const_lv8_1);

assign tmp_15_cast_fu_534_p1 = $signed(tmp_15_reg_780);

assign tmp_15_fu_504_p2 = (tmp_13_reg_694 + ap_const_lv8_2);

assign tmp_16_cast_fu_566_p1 = $signed(tmp_16_reg_835);

assign tmp_16_fu_538_p2 = (tmp_13_reg_694 + ap_const_lv8_3);

assign tmp_17_cast_fu_594_p1 = $signed(tmp_17_reg_896);

assign tmp_17_fu_570_p2 = (tmp_13_reg_694 + ap_const_lv8_4);

assign tmp_18_cast_fu_627_p1 = $signed(tmp_18_reg_951);

assign tmp_18_fu_598_p2 = (tmp_13_reg_694 + ap_const_lv8_5);

assign tmp_19_cast_fu_644_p1 = $signed(tmp_19_reg_1011);

assign tmp_19_fu_631_p2 = (tmp_13_reg_694 + ap_const_lv8_6);

assign tmp_20_fu_442_p3 = {{i_cast2_mid2_v_reg_685}, {1'b0}};

assign tmp_21_fu_453_p2 = (p_shl2_cast_fu_432_p1 - p_shl1_cast_fu_449_p1);

assign tmp_22_cast_fu_482_p1 = $signed(tmp_21_reg_705);

assign tmp_22_fu_509_p2 = (tmp_21_reg_705 | ap_const_lv8_1);

assign tmp_23_cast_fu_514_p1 = tmp_22_fu_509_p2;

assign tmp_23_fu_519_p2 = (tmp_21_reg_705 + ap_const_lv8_2);

assign tmp_24_cast_fu_543_p1 = $signed(tmp_23_reg_790);

assign tmp_24_fu_547_p2 = (tmp_21_reg_705 + ap_const_lv8_3);

assign tmp_25_cast_fu_575_p1 = $signed(tmp_24_reg_845);

assign tmp_25_fu_579_p2 = (tmp_21_reg_705 + ap_const_lv8_4);

assign tmp_26_cast_fu_603_p1 = $signed(tmp_25_reg_906);

assign tmp_26_fu_607_p2 = (tmp_21_reg_705 + ap_const_lv8_5);

assign tmp_27_cast_fu_636_p1 = $signed(tmp_26_reg_961);

assign tmp_28_fu_467_p2 = (j_cast1_cast_fu_464_p1 + ap_const_lv5_D);

assign tmp_29_cast_fu_489_p1 = tmp_28_reg_720;

assign tmp_29_fu_494_p2 = (j_cast1_cast5_fu_486_p1 + ap_const_lv6_1A);

assign tmp_30_cast_fu_524_p1 = tmp_29_reg_755;

assign tmp_30_fu_529_p2 = ($signed(j_cast1_cast5_reg_745) + $signed(ap_const_lv6_27));

assign tmp_31_cast_fu_555_p1 = tmp_30_reg_800;

assign tmp_31_fu_560_p2 = (j_cast1_cast6_fu_552_p1 + ap_const_lv7_34);

assign tmp_32_cast_fu_584_p1 = tmp_31_reg_861;

assign tmp_32_fu_589_p2 = ($signed(j_cast1_cast6_reg_850) + $signed(ap_const_lv7_41));

assign tmp_33_cast_fu_612_p1 = tmp_32_reg_916;

assign tmp_33_fu_617_p2 = ($signed(j_cast1_cast6_reg_850) + $signed(ap_const_lv7_4E));

assign tmp_34_cast_fu_640_p1 = tmp_33_reg_971;

assign tmp_35_cast_fu_654_p1 = tmp_34_reg_1201;

assign tmp_fu_425_p3 = {{i_cast2_mid2_v_reg_685}, {ap_const_lv3_0}};

always @ (posedge ap_clk) begin
    tmp_21_reg_705[0] <= 1'b0;
    j_cast1_cast5_reg_745[5:4] <= 2'b00;
    tmp_23_reg_790[0] <= 1'b0;
    tmp_24_reg_845[0] <= 1'b1;
    j_cast1_cast6_reg_850[6:4] <= 3'b000;
    tmp_25_reg_906[0] <= 1'b0;
    tmp_26_reg_961[0] <= 1'b1;
end

endmodule //matmul
