Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 28 18:08:12 2020
| Host         : DESKTOP-K5RU7EC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file guessing_game_control_sets_placed.rpt
| Design       : guessing_game
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------+------------------+------------------+----------------+
|     Clock Signal     |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-----------------+------------------+------------------+----------------+
|  gF/lose_reg_i_1_n_0 |                 |                  |                1 |              1 |
|  gF/win_reg_i_1_n_0  |                 |                  |                1 |              1 |
|  gF/y_reg[3]_i_2_n_0 |                 |                  |                1 |              4 |
|  m2/Q_reg_reg[0]     | gF/s[3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG       |                 | btnC_IBUF        |                4 |             13 |
+----------------------+-----------------+------------------+------------------+----------------+


