
---------- Begin Simulation Statistics ----------
final_tick                               112879534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661132                       # Number of bytes of host memory used
host_op_rate                                   174225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   628.10                       # Real time elapsed on the host
host_tick_rate                              179714450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112880                       # Number of seconds simulated
sim_ticks                                112879534000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.128795                       # CPI: cycles per instruction
system.cpu.discardedOps                        377849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3898799                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.885900                       # IPC: instructions per cycle
system.cpu.numCycles                        112879534                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955009     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431276                       # Class of committed instruction
system.cpu.tickCycles                       108980735                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2084                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       180779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            531                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361113                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298334                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53678                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737651                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736249                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983954                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050578                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134247                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566529                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122995                       # number of overall misses
system.cpu.dcache.overall_misses::total        122995                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7487629000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7487629000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7487629000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7487629000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60934.976684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60934.976684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60877.507216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60877.507216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72131                       # number of writebacks
system.cpu.dcache.writebacks::total             72131                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5732746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5732746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5736660000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5736660000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63515.804868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63515.804868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63481.099504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63481.099504                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1784760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1784760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34160.047467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34160.047467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1418832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1418832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33189.829002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33189.829002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5702869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5702869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80740.585004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80740.585004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4313914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4313914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90803.948809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90803.948809                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3914000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3914000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35261.261261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35261.261261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        52000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.093810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.541491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.093810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239673                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106662                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764078                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367706                       # number of overall hits
system.cpu.icache.overall_hits::total        28367706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          533                       # number of overall misses
system.cpu.icache.overall_misses::total           533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54345000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54345000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54345000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54345000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101960.600375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101960.600375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101960.600375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101960.600375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53279000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53279000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99960.600375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99960.600375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99960.600375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99960.600375                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54345000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54345000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101960.600375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101960.600375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99960.600375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99960.600375                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.010183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53223.712946                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.010183                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.250005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.250005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250488                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28368772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28368772                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112879534000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431276                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                47577                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47588                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data               47577                       # number of overall hits
system.l2.overall_hits::total                   47588                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42792                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43314                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             42792                       # number of overall misses
system.l2.overall_misses::total                 43314                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4389724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4441162000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51438000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4389724000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4441162000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.473525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.473525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98540.229885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102582.819219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102534.099829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98540.229885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102582.819219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102534.099829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26333                       # number of writebacks
system.l2.writebacks::total                     26333                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40938000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3533578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3574516000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40938000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3533578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3574516000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.473470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.473470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78575.815739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82585.317970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82537.083218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78575.815739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82585.317970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82537.083218                       # average overall mshr miss latency
system.l2.replacements                          26942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72131                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8698                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3953564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3953564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.816915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101869.724298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101869.724298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3177364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3177364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.816915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81869.724298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81869.724298                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51438000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51438000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98540.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98540.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40938000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40938000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78575.815739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78575.815739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    436160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    436160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.092905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109532.898041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109532.898041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    356214000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    356214000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.092788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89568.518984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89568.518984                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15589.704960                       # Cycle average of tags in use
system.l2.tags.total_refs                      178685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.124198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.326954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.509212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15542.868794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13654                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    400716                       # Number of tag accesses
system.l2.tags.data_accesses                   400716                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008669658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              141654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26333                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43308                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26333                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.573770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.282648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.946608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1463     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.974044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.966982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.492607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65      4.44%      4.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.14%      4.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1303     89.00%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      6.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2771712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1685312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112874765000                       # Total gap between requests
system.mem_ctrls.avgGap                    1620809.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2737856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1684096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 295394.557528913952                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24254671.356102515012                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14919409.571623496711                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42787                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26333                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14204750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1335494000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2428070858750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27264.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31212.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  92206389.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2738368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2771712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1685312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1685312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       295395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24259207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24554602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       295395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       295395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14930182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14930182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14930182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       295395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24259207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39484784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43300                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26314                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1668                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               537823750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             216500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1349698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12420.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31170.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21890                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20324                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        27400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.602044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.857028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   196.727837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14371     52.45%     52.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8722     31.83%     84.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1190      4.34%     88.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1051      3.84%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          785      2.86%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          262      0.96%     96.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          216      0.79%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          241      0.88%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          562      2.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        27400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2771200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1684096                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.550066                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.919410                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        99610140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        52944045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      154295400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      68778720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8910436080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22342742010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24530800800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   56159607195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.518064                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  63553455250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3769220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45556858750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        96025860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        51038955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      154866600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      68580360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8910436080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22287909150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24576975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   56145832845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.396037                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  63673698250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3769220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45436615750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26333                       # Transaction distribution
system.membus.trans_dist::CleanEvict               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       113031                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 113031                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4457024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4457024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43308                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           175055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232716750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        98464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47508                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270595                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                271681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10400000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10435392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           26942                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1685312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           117844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 115225     97.78%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2619      2.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             117844                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112879534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          325081000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1599999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         271111995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
