

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Tue Feb  8 11:02:20 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303   |p_sum_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313   |p_sum_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327  |p_sum_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     243|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     668|     693|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     441|    -|
|Register         |        -|     -|     655|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1323|    1377|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U99          |fadd_32ns_32ns_32_4_full_dsp_1   |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U100            |fcmp_32ns_32ns_1_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327  |p_sum_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303   |p_sum_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313   |p_sum_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   2|  668|  693|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_618_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln111_2_fu_406_p2    |         +|   0|  0|  13|           6|           2|
    |add_ln111_fu_395_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln117_4_fu_485_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln117_fu_466_p2      |         +|   0|  0|  13|           6|           6|
    |base_fu_580_p2           |         +|   0|  0|   9|           2|           1|
    |tmp_fu_597_p2            |         +|   0|  0|  39|          32|          32|
    |sub_ln111_fu_384_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln117_2_fu_429_p2    |         -|   0|  0|  13|           6|           6|
    |sub_ln117_fu_476_p2      |         -|   0|  0|  10|           3|           2|
    |sub_ln92_fu_575_p2       |         -|   0|  0|  10|           3|           2|
    |and_ln77_14_fu_537_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_531_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_31_fu_612_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_602_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln77_30_fu_513_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_31_fu_519_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_444_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln92_fu_550_p2      |      icmp|   0|  0|  20|          32|           2|
    |or_ln77_fu_525_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_624_p3   |    select|   0|  0|   3|           1|           2|
    |xor_ln100_fu_587_p2      |       xor|   0|  0|   3|           2|           3|
    |xor_ln117_fu_457_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_fu_556_p2       |       xor|   0|  0|   2|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 243|         157|          87|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_num16_2_reg_212                   |    9|          2|   32|         64|
    |agg_result_num16_5_reg_268                   |   14|          3|   32|         96|
    |agg_result_num16_6_reg_191                   |    9|          2|   32|         64|
    |agg_result_num2_2_reg_223                    |    9|          2|   32|         64|
    |agg_result_num2_5_reg_280                    |   14|          3|   32|         96|
    |agg_result_num_0_reg_181                     |    9|          2|   32|         64|
    |agg_result_num_3_reg_201                     |    9|          2|   32|         64|
    |agg_result_num_6_reg_256                     |   14|          3|   32|         96|
    |agg_result_p_0_reg_245                       |    9|          2|   32|         64|
    |agg_result_p_3_reg_291                       |   14|          3|   32|         96|
    |ap_NS_fsm                                    |  121|         24|    1|         24|
    |ap_phi_mux_agg_result_num16_5_phi_fu_271_p6  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_num2_5_phi_fu_283_p6   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_num_6_phi_fu_259_p6    |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_p_3_phi_fu_294_p6      |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i912_phi_fu_237_p4   |    9|          2|    2|          4|
    |ap_return_0                                  |    9|          2|   32|         64|
    |ap_return_1                                  |    9|          2|   32|         64|
    |ap_return_2                                  |    9|          2|   32|         64|
    |ap_return_3                                  |    9|          2|   32|         64|
    |b_1_address0                                 |   26|          5|    6|         30|
    |base_0_lcssa_i912_reg_233                    |    9|          2|    2|          4|
    |grp_fu_343_p0                                |   20|          4|   32|        128|
    |grp_fu_343_p1                                |   14|          3|   32|         96|
    |grp_fu_349_ce                                |    9|          2|    1|          2|
    |grp_fu_349_opcode                            |   14|          3|    5|         15|
    |grp_fu_349_p0                                |   14|          3|   32|         96|
    |grp_fu_349_p1                                |   14|          3|   32|         96|
    |reg_355                                      |    9|          2|   32|         64|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  441|         93|  753|       1839|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |agg_result_num16_2_reg_212                               |  32|   0|   32|          0|
    |agg_result_num16_5_reg_268                               |  32|   0|   32|          0|
    |agg_result_num16_6_reg_191                               |  32|   0|   32|          0|
    |agg_result_num2_2_reg_223                                |  32|   0|   32|          0|
    |agg_result_num2_5_reg_280                                |  32|   0|   32|          0|
    |agg_result_num_0_reg_181                                 |  32|   0|   32|          0|
    |agg_result_num_3_reg_201                                 |  32|   0|   32|          0|
    |agg_result_num_6_reg_256                                 |  32|   0|   32|          0|
    |agg_result_p_0_reg_245                                   |  32|   0|   32|          0|
    |agg_result_p_3_reg_291                                   |  32|   0|   32|          0|
    |and_ln77_14_reg_789                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                |  23|   0|   23|          0|
    |ap_return_0_preg                                         |  32|   0|   32|          0|
    |ap_return_1_preg                                         |  32|   0|   32|          0|
    |ap_return_2_preg                                         |  32|   0|   32|          0|
    |ap_return_3_preg                                         |  32|   0|   32|          0|
    |b_1_load_21_reg_754                                      |  32|   0|   32|          0|
    |b_1_load_22_reg_760                                      |  32|   0|   32|          0|
    |b_1_load_reg_770                                         |  32|   0|   32|          0|
    |base_0_lcssa_i912_reg_233                                |   2|   0|    2|          0|
    |empty_99_reg_793                                         |   2|   0|    2|          0|
    |empty_reg_749                                            |   1|   0|    1|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_303_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_313_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_823                                       |   1|   0|    1|          0|
    |icmp_ln77_reg_765                                        |   1|   0|    1|          0|
    |icmp_ln92_reg_799                                        |   1|   0|    1|          0|
    |reg_355                                                  |  32|   0|   32|          0|
    |reg_363                                                  |  32|   0|   32|          0|
    |select_ln104_reg_827                                     |   3|   0|    3|          0|
    |sub_ln117_2_reg_738                                      |   6|   0|    6|          0|
    |tmp_239_reg_775                                          |   1|   0|    1|          0|
    |xor_ln92_reg_803                                         |   2|   0|    2|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 655|   0|  655|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_return_0   |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_1   |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_2   |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_3   |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|p_read13      |   in|   32|     ap_none|      p_read13|        scalar|
|b_1_address0  |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0        |   in|   32|   ap_memory|           b_1|         array|
|b_1_address1  |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce1       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1        |   in|   32|   ap_memory|           b_1|         array|
|b_1_address2  |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce2       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q2        |   in|   32|   ap_memory|           b_1|         array|
|a_1_offset    |   in|    4|     ap_none|    a_1_offset|        scalar|
|b_1_offset    |   in|    4|     ap_none|    b_1_offset|        scalar|
|diff_p        |   in|    2|     ap_none|        diff_p|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

