<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sdo.ipc.family.f28m35x.IpcMgr</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/* --COPYRIGHT--,BSD
</span>     2    <span class="comment"> * Copyright (c) $(CPYYEAR), Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> * --/COPYRIGHT--*/</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== IpcMgr.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    import xdc.runtime.Assert;
    37    import xdc.runtime.Error;
    38    
    39    <span class="xdoc">/*!
</span>    40    <span class="xdoc"> *  ======== IpcMgr ========
</span>    41    <span class="xdoc"> *  IPC Manager
</span>    42    <span class="xdoc"> *
</span>    43    <span class="xdoc"> *  This modules is used only for F28M35x devices.  Users can statically
</span>    44    <span class="xdoc"> *  configure which shared memory segments to enable, the owner processor
</span>    45    <span class="xdoc"> *  and the owner's write access.  This module used for specifying shared
</span>    46    <span class="xdoc"> *  memory for IPC between the M3 and C28 processors.
</span>    47    <span class="xdoc"> *  
</span>    48    <span class="xdoc"> *  There are no API's that need to be called.  The necessary drivers for
</span>    49    <span class="xdoc"> *  IPC are all created within this module's startup function.  The shared
</span>    50    <span class="xdoc"> *  memory is also programmed within this function.  There is handshake
</span>    51    <span class="xdoc"> *  between the processors.  The M3 releases the C28 and both processors
</span>    52    <span class="xdoc"> *  will synchronize at this point.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  The {<b>@link</b> #readAddr} must point to shared memory which is writeable
</span>    55    <span class="xdoc"> *  by the remote core while the {<b>@link</b> #writeAddr} must point to shared
</span>    56    <span class="xdoc"> *  memory which is writeable by the local core.  The {<b>@link</b> #readAddr}
</span>    57    <span class="xdoc"> *  and {<b>@link</b> #writeAddr} pointers must point to different shared memory
</span>    58    <span class="xdoc"> *  blocks.  Memory addresses must be specified in the local core's
</span>    59    <span class="xdoc"> *  memory space.
</span>    60    <span class="xdoc"> *  
</span>    61    <span class="xdoc"> *  For example on the M3:
</span>    62    <span class="xdoc"> *  <b>@p(code)</b>
</span>    63    <span class="xdoc"> *  var IpcMgr = xdc.useModule('ti.sdo.ipc.family.f28m35x.IpcMgr');
</span>    64    <span class="xdoc"> *  IpcMgr.readAddr  = 0x20016000;
</span>    65    <span class="xdoc"> *  IpcMgr.writeAddr = 0x20014000;
</span>    66    <span class="xdoc"> *  IpcMgr.sharedMemoryOwnerMask = 0x80;
</span>    67    <span class="xdoc"> *  <b>@p</b>
</span>    68    <span class="xdoc"> *
</span>    69    <span class="xdoc"> *  On the C28:
</span>    70    <span class="xdoc"> *  <b>@p(code)</b>
</span>    71    <span class="xdoc"> *  var IpcMgr = xdc.useModule('ti.sdo.ipc.family.f28m35x.IpcMgr');
</span>    72    <span class="xdoc"> *  IpcMgr.readAddr  = 0x12000;
</span>    73    <span class="xdoc"> *  IpcMgr.writeAddr = 0x13000;
</span>    74    <span class="xdoc"> *  <b>@p</b>
</span>    75    <span class="xdoc"> */</span>
    76    
    77    @ModuleStartup 
    78    
    79    <span class=key>module</span> IpcMgr
    80    {
    81        <span class="xdoc">/*!
</span>    82    <span class="xdoc">     *  This value is used for setting {<b>@link</b> #sharedMemoryAccess}.
</span>    83    <span class="xdoc">     *  If value specified, fetch is not allowed by owner.
</span>    84    <span class="xdoc">     */</span>
    85        <span class=key>const</span> Bits32 NOFETCH    = 1;
    86        
    87        <span class="xdoc">/*!
</span>    88    <span class="xdoc">     *  This value is used for setting {<b>@link</b> #sharedMemoryAccess}.
</span>    89    <span class="xdoc">     *  If value specified, DMA writes are not allowed by owner.
</span>    90    <span class="xdoc">     */</span>
    91        <span class=key>const</span> Bits32 NODMAWRITE = 2;
    92        
    93        <span class="xdoc">/*!
</span>    94    <span class="xdoc">     *  This value is used for setting {<b>@link</b> #sharedMemoryAccess}.
</span>    95    <span class="xdoc">     *  If value specified, CPU writes are not allowed by owner.
</span>    96    <span class="xdoc">     */</span>
    97        <span class=key>const</span> Bits32 NOCPUWRITE = 4;
    98    
    99        <span class="comment">/*
</span>   100    <span class="comment">     *************************************************************************
</span>   101    <span class="comment">     *                       Generic Errors/Asserts
</span>   102    <span class="comment">     *************************************************************************
</span>   103    <span class="comment">     */</span>
   104    
   105        <span class="xdoc">/*!
</span>   106    <span class="xdoc">     *  ======== A_internal ========
</span>   107    <span class="xdoc">     *  Assert raised when an internal error is encountered
</span>   108    <span class="xdoc">     */</span>
   109        <span class=key>config</span> Assert.Id A_internal = {
   110            msg: <span class="string">"A_internal: An internal error has occurred"</span>
   111        };
   112    
   113        <span class="xdoc">/*!
</span>   114    <span class="xdoc">     *  ======== A_invParam ========
</span>   115    <span class="xdoc">     *  Assert raised when a parameter is invalid
</span>   116    <span class="xdoc">     */</span>
   117        <span class=key>config</span> Assert.Id A_invParam  = {
   118            msg: <span class="string">"A_invParam: Invalid configuration parameter supplied"</span>
   119        };
   120    
   121        <span class="xdoc">/*!
</span>   122    <span class="xdoc">     *  ======== A_notEnoughMemory ========
</span>   123    <span class="xdoc">     *  Assert raised when there's not enough memory for creating instances.
</span>   124    <span class="xdoc">     */</span>
   125        <span class=key>config</span> Assert.Id A_notEnoughMemory  = {
   126            msg: <span class="string">"A_notEnoughMemory: There is not enough memory for operation"</span>
   127        };
   128    
   129        <span class="xdoc">/*!
</span>   130    <span class="xdoc">     *  ======== A_nullArgument ========
</span>   131    <span class="xdoc">     *  Assert raised when a required argument is null
</span>   132    <span class="xdoc">     */</span>
   133        <span class=key>config</span> Assert.Id A_nullArgument  = {
   134            msg: <span class="string">"A_nullArgument: Required argument is null"</span>
   135        };
   136    
   137        <span class="xdoc">/*!
</span>   138    <span class="xdoc">     *  ======== E_internal ========
</span>   139    <span class="xdoc">     *  Error raised when an internal error occured
</span>   140    <span class="xdoc">     */</span>
   141        <span class=key>config</span> Error.Id E_internal  = {
   142            msg: <span class="string">"E_internal: An internal error occurred"</span>
   143        };
   144    
   145        <span class="comment">/*
</span>   146    <span class="comment">     *************************************************************************
</span>   147    <span class="comment">     *                       Module-wide Config Parameters
</span>   148    <span class="comment">     *************************************************************************
</span>   149    <span class="comment">     */</span>
   150         
   151        <span class="xdoc">/*!
</span>   152    <span class="xdoc">     *  ======== genLinkerSections ========
</span>   153    <span class="xdoc">     *  For generating or not generating the linker sections
</span>   154    <span class="xdoc">     *
</span>   155    <span class="xdoc">     *  By default this is set to 'true' so the following linker sections
</span>   156    <span class="xdoc">     *  are generated for the amount of memory used for IPC. For the
</span>   157    <span class="xdoc">     *  read address - "ti.sdo.ipc.family.f28m35x.IpcMgr.readSect" and for
</span>   158    <span class="xdoc">     *  the write address - "ti.sdo.ipc.family.f28m35x.IpcMgr.writeSect".
</span>   159    <span class="xdoc">     *  To disable generation, set this to 'false'.
</span>   160    <span class="xdoc">     */</span>
   161        <span class=key>metaonly</span> <span class=key>config</span> Bool genLinkerSections = <span class=key>true</span>;
   162     
   163        <span class="xdoc">/*!
</span>   164    <span class="xdoc">     *  ======== ipcSetFlag ========
</span>   165    <span class="xdoc">     *  The IPC set flag used for generating IPC interrupt
</span>   166    <span class="xdoc">     *
</span>   167    <span class="xdoc">     *  Only a value of 0, 1, 2, or 3 are valid since only those flags
</span>   168    <span class="xdoc">     *  have an interrupt associated with them. This value must be the
</span>   169    <span class="xdoc">     *  same on both processors.
</span>   170    <span class="xdoc">     */</span>
   171        <span class=key>config</span> UInt32 ipcSetFlag = 3;
   172    
   173        <span class="xdoc">/*!
</span>   174    <span class="xdoc">     *  ======== messageQSize ========
</span>   175    <span class="xdoc">     *  The largest MessageQ size (in bytes) supported by the transport
</span>   176    <span class="xdoc">     *
</span>   177    <span class="xdoc">     *  This value must be large enough to handle the largest message.
</span>   178    <span class="xdoc">     *  The size must be specified in bytes.
</span>   179    <span class="xdoc">     */</span>
   180        <span class=key>config</span> UInt32 messageQSize = 128;
   181    
   182        <span class="xdoc">/*!
</span>   183    <span class="xdoc">     *  ======== messageQEventId ========
</span>   184    <span class="xdoc">     *  Notify event ID for MessageQ transport.
</span>   185    <span class="xdoc">     */</span>
   186        <span class=key>config</span> UInt16 messageQEventId = 2;
   187        
   188        <span class="xdoc">/*!
</span>   189    <span class="xdoc">     *  ======== nameServerEventId ========
</span>   190    <span class="xdoc">     *  Notify event ID for NameServer.
</span>   191    <span class="xdoc">     */</span>
   192        <span class=key>config</span> UInt16 nameServerEventId = 4;
   193    
   194        <span class="xdoc">/*!
</span>   195    <span class="xdoc">     *  ======== numNotifyMsgs ========
</span>   196    <span class="xdoc">     *  The number of messages for the Notify driver's circular buffer
</span>   197    <span class="xdoc">     *
</span>   198    <span class="xdoc">     *  This is use to determine the size of the put and get buffers.
</span>   199    <span class="xdoc">     *  This value must be a power of 2.  A value of 'N' allows 'N-1'
</span>   200    <span class="xdoc">     *  outstanding notifications.
</span>   201    <span class="xdoc">     */</span>
   202        <span class=key>config</span> UInt32 numNotifyMsgs = 32;
   203        
   204        <span class="xdoc">/*!
</span>   205    <span class="xdoc">     *  ======== numMessageQMsgs ========
</span>   206    <span class="xdoc">     *  The number of messages for the MessageQ transport's circular buffer
</span>   207    <span class="xdoc">     *
</span>   208    <span class="xdoc">     *  This is use to determine the size of the put and get buffers.
</span>   209    <span class="xdoc">     *  This value must be a power of 2.  A value of 'N' allows 'N-1'
</span>   210    <span class="xdoc">     *  outstanding notifications.
</span>   211    <span class="xdoc">     */</span>
   212        <span class=key>config</span> UInt32 numMessageQMsgs = 4;
   213    
   214        <span class="xdoc">/*!
</span>   215    <span class="xdoc">     *  ======== sharedMemoryEnable ========
</span>   216    <span class="xdoc">     *  Shared RAM memory configuration.
</span>   217    <span class="xdoc">     *
</span>   218    <span class="xdoc">     *  This parameter is only applicable to the M3 processor.  It is
</span>   219    <span class="xdoc">     *  used for writing the MEMCNF register from the M3.
</span>   220    <span class="xdoc">     *  By default, all shared RAM segments will be enabled at runtime.
</span>   221    <span class="xdoc">     *  To disable a shared RAM segment, set the corresponding bit to 0.
</span>   222    <span class="xdoc">     *  If any data is loaded to a shared RAM segment, the segment must
</span>   223    <span class="xdoc">     *  be enabled prior to loading the program through other means.
</span>   224    <span class="xdoc">     */</span>
   225        <span class=key>config</span> Bits32 sharedMemoryEnable = 0xffffffff;
   226        
   227        <span class="xdoc">/*!
</span>   228    <span class="xdoc">     *  ======== sharedMemoryOwnerMask ========
</span>   229    <span class="xdoc">     *  Shared RAM owner select configuration.
</span>   230    <span class="xdoc">     *
</span>   231    <span class="xdoc">     *  This parameter is only applicable to the M3 processor.  It is
</span>   232    <span class="xdoc">     *  used for writing the MSxMSEL register from the M3.
</span>   233    <span class="xdoc">     *  By default, each value of each shared RAM select bit is '0'.
</span>   234    <span class="xdoc">     *  This means the M3 is the owner and has write access based upon
</span>   235    <span class="xdoc">     *  the sharedMemoryAccess bits.  Setting a '1' in any bit position
</span>   236    <span class="xdoc">     *  makes the C28 the owner of that shared RAM segment.
</span>   237    <span class="xdoc">     */</span>
   238        <span class=key>config</span> Bits32 sharedMemoryOwnerMask = 0;
   239    
   240        <span class="xdoc">/*!
</span>   241    <span class="xdoc">     *  ======== sharedMemoryAccess ========
</span>   242    <span class="xdoc">     *  Shared RAM write configuration.
</span>   243    <span class="xdoc">     *
</span>   244    <span class="xdoc">     *  This parameter is only applicable to the M3 processor.  It is
</span>   245    <span class="xdoc">     *  used for writing the MSxSRCR register from the M3.
</span>   246    <span class="xdoc">     *  It determines the owner write access to each shared RAM segment.
</span>   247    <span class="xdoc">     *  By default, the owner is allowed to fetch, DMA write, and CPU write.
</span>   248    <span class="xdoc">     */</span>
   249        <span class=key>config</span> Bits32 sharedMemoryAccess[8];
   250        
   251        <span class="xdoc">/*!
</span>   252    <span class="xdoc">     *  ======== readAddr ========
</span>   253    <span class="xdoc">     *  The base address of read-only shared memory.
</span>   254    <span class="xdoc">     *
</span>   255    <span class="xdoc">     *  The address must be specified in the local core's memory space.
</span>   256    <span class="xdoc">     *  It must point to the same physical address as the writeAddr for
</span>   257    <span class="xdoc">     *  the remote processor.
</span>   258    <span class="xdoc">     */</span>
   259        <span class=key>config</span> Ptr readAddr;
   260    
   261        <span class="xdoc">/*!
</span>   262    <span class="xdoc">     *  ======== writeAddr ========
</span>   263    <span class="xdoc">     *  The base address of read/write shared memory.
</span>   264    <span class="xdoc">     *
</span>   265    <span class="xdoc">     *  The address must be specified in the local core's memory space.
</span>   266    <span class="xdoc">     *  It must point to the same physical address as the readAddr for
</span>   267    <span class="xdoc">     *  the remote processor.
</span>   268    <span class="xdoc">     */</span>
   269        <span class=key>config</span> Ptr writeAddr;
   270    
   271    <span class=key>internal</span>:
   272    
   273        <span class="comment">/* M3 control registers */</span>
   274        <span class=key>const</span> UInt32 MWRALLOW = 0x400FB980;
   275        <span class=key>const</span> UInt32 MEMCNF  = 0x400FB930;
   276        <span class=key>const</span> UInt32 MSxMSEL = 0x400FB210;
   277        <span class=key>const</span> UInt32 MSxSRCR = 0x400FB220;
   278        <span class=key>const</span> UInt32 C28RTESTINIT = 0x4920;
   279        <span class=key>const</span> UInt32 C28RINITDONE = 0x4930;
   280        <span class=key>const</span> UInt32 MTOCRTESTINIT = 0x400FB260;
   281        <span class=key>const</span> UInt32 MTOCRINITDONE = 0x400FB288;
   282        
   283        <span class="comment">/* the amount of shared memory used */</span>
   284        <span class=key>config</span> UInt32 sharedMemSizeUsed;
   285        
   286        <span class="comment">/* initialize the MsgRams */</span>
   287        Void init();
   288    
   289        <span class="comment">/* function to create NotifyCirc driver instances */</span>
   290        Int notifyCircAttach(UInt16 remoteProcId, Ptr writeAddr, Ptr readAddr);
   291    
   292        <span class="comment">/* function to create NameServer remote instances */</span>
   293        Int nameServerAttach(UInt16 remoteProcId, Ptr writeAddr, Ptr readAddr);
   294    
   295        <span class="comment">/* function to create MessageQ transport instances */</span>
   296        Int transportCircAttach(UInt16 remoteProcId, Ptr writeAddr, Ptr readAddr);
   297    }
</pre>
</body></html>
