module ca2 (a_i,f_o);
  input  [2:0] a_i;
  output [2:0] f_o;
	
	
	wire   [2:0] a_i;
	wire   [2:0] f_o;
  
  always @(a_i[2:0] or f_o[2:0])
  begin
    if (a_i[2] == 1)
    begin
      f_o[2]   = a_i[2];
      f_o[1:0] = (~a_i[1:0] + 'b1);
    end
    else
    begin
      f_o = a_i;
    end
  end
endmodule