小型i2c架構傳輸協定:
最上層:
module i2c_two_wire_seven_state
(input reset,GO,CLK,
 input [26:0] regdata,
 inout SDIN,
 output reg ACK1,ACK2,ACK3,
 output wire ACK,rstACK,SCLK,ldnACK1,ldnACK2,ldnACK3);
 
wire bitcountEN,rstbitcount,LDEN,SHEN,SDO;
 
reg [4:0] bitcount;
reg [26:0] q;

i2c_seven_state c01 (.reset(reset),.GO(GO),.CLK(CLK),.bitcount(bitcount),
                     .bitcountEN(bitcountEN),.rstbitcount(rstbitcount),.LDEN(LDEN),.SHEN(SHEN),
			.SDO(SDO),.ldnACK1(ldnACK1),.ldnACK2(ldnACK2),.ldnACK3(ldnACK3),
			.rstACK(rstACK),.SCLK(SCLK));

always@(posedge CLK or posedge reset)
begin
  if (reset)
  bitcount <= 0;
  else if (rstbitcount)
  bitcount <= 0;
  else if (bitcountEN)
  bitcount <= bitcount + 1;
  else
  bitcount <= bitcount;
end

always@(posedge CLK or posedge reset)
begin
  if (reset)
  q <= 0;
  else if (LDEN)
  q [26:0] <= regdata [26:0];
  else if (SHEN)
  begin
    q [26:1] <= q [25:0];
    q [0] <= 0;
  end
  else
  q <= q;
end

assign sel = SHEN ? q[26] : SDO;
assign SDIN = sel ? 1'bz : 1'b0;
assign ACK = ACK1 | ACK2 | ACK3;

always@(posedge CLK or posedge reset)
begin
  if (reset)
  begin
    ACK1 <= 0;
    ACK2 <= 0;
    ACK3 <= 0;
  end
  else if (rstACK)
  begin 
	 ACK1 <= 0;
	 ACK2 <= 0;
	 ACK3 <= 0;
  end
  else
  begin 
    if (ldnACK1)
      ACK1 <= SDIN;
    else
	   ACK1 <= ACK1;
	 if (ldnACK2)
      ACK2 <= SDIN;
    else
	   ACK2 <= ACK2;
    if (ldnACK3)
      ACK3 <= SDIN;
    else
	   ACK3 <= ACK3;
  end
end

endmodule

子層:

module i2c_seven_state 
#(parameter X_IDLE=3'b000,X_GO=3'b001,X_START=3'b010,X_WAIT=3'b011,
            X_SHIFT=3'b100,X_STOP=3'b101,X_FINAL=3'b110,X_END=3'b111)
(input GO,CLK,reset,
 input [4:0]bitcount,
 output reg SCLK_TEMP,SDO,ldnACK1,ldnACK2,ldnACK3,bitcountEN,rstbitcount,rstACK,LDEN,SHEN,
 output wire SCLK);
 
 reg [2:0]state, rst_state;
 
 always@(posedge CLK or posedge reset)
 begin
   if (reset)
	state <= X_IDLE;
	else
	state <= rst_state;
end

assign SCLK = SHEN ? ~CLK : SCLK_TEMP;

always@(bitcount or GO or state)
begin
  case(state)
    X_IDLE :
	 begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b1;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b0;
		if (GO)
		rst_state = X_GO;
		else 
		rst_state = X_IDLE;
	 end
	 X_GO :
	 begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b1;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b1;
		SHEN = 1'b0;
		rst_state = X_START;
	 end
	 X_START :
	 begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b0;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b0;
		rst_state = X_WAIT;
	 end
	 X_WAIT :
	 begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b0;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b0;
		rst_state = X_SHIFT;
    end
    X_SHIFT :
	 begin
	   SCLK_TEMP = 1'b0;
		SDO = 1'b1;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b1;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b1;
      if (bitcount == 5'b01000)
	   ldnACK1 = 1'b1;
	   else 
	   ldnACK1 = 1'b0;
		
		if (bitcount == 5'b10001)
		ldnACK2 = 1'b1;
		else
		ldnACK2 = 1'b0;
		
		if (bitcount == 5'b11010)
		ldnACK3 = 1'b1;
		else 
		ldnACK3 = 1'b0;
		
		if (bitcount == 5'b11010)
		rstbitcount = 1'b1;
		else
		rstbitcount = 1'b0;
		
		if (bitcount <= 5'b11001)
		rst_state = X_SHIFT;
		else if (bitcount == 5'b11010)
		rst_state = X_STOP;
		else
		rst_state = X_SHIFT;
	 end
	 X_STOP :
	 begin
	   SCLK_TEMP = 1'b0;
		SDO = 1'b0;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b0;
		rst_state = X_FINAL;
	 end
	 X_FINAL :
	 begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b0;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b0;
		LDEN = 1'b0;
		SHEN = 1'b0;
      rst_state = X_END;
    end
    X_END :
    begin
	   SCLK_TEMP = 1'b1;
		SDO = 1'b1;
		ldnACK1 = 1'b0;
		ldnACK2 = 1'b0;
		ldnACK3 = 1'b0;
		bitcountEN = 1'b0;
		rstbitcount = 1'b0;
		rstACK = 1'b1;
		LDEN = 1'b0;
		SHEN = 1'b0;
		rst_state = X_IDLE;
	 end
	 default :
	 begin
	   SCLK_TEMP = 1'bx;
		SDO = 1'bx;
		ldnACK1 = 1'bx;
		ldnACK2 = 1'bx;
		ldnACK3 = 1'bx;
		bitcountEN = 1'bx;
		rstbitcount = 1'bx;
		rstACK = 1'bx;
		LDEN = 1'bx;
		SHEN = 1'bx;
	 end
  endcase
end
endmodule
