#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe86a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe840d0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xe84d50 .functor NOT 1, L_0xefd100, C4<0>, C4<0>, C4<0>;
L_0xe9dbc0 .functor XOR 8, L_0xefcc90, L_0xefce50, C4<00000000>, C4<00000000>;
L_0xed34b0 .functor XOR 8, L_0xe9dbc0, L_0xefcf90, C4<00000000>, C4<00000000>;
v0xefa870_0 .net *"_ivl_10", 7 0, L_0xefcf90;  1 drivers
v0xefa970_0 .net *"_ivl_12", 7 0, L_0xed34b0;  1 drivers
v0xefaa50_0 .net *"_ivl_2", 7 0, L_0xefcbf0;  1 drivers
v0xefab10_0 .net *"_ivl_4", 7 0, L_0xefcc90;  1 drivers
v0xefabf0_0 .net *"_ivl_6", 7 0, L_0xefce50;  1 drivers
v0xefad20_0 .net *"_ivl_8", 7 0, L_0xe9dbc0;  1 drivers
v0xefae00_0 .net "areset", 0 0, L_0xe85160;  1 drivers
v0xefaea0_0 .var "clk", 0 0;
v0xefaf40_0 .net "predict_history_dut", 6 0, v0xef9c00_0;  1 drivers
v0xefb090_0 .net "predict_history_ref", 6 0, L_0xefca60;  1 drivers
v0xefb130_0 .net "predict_pc", 6 0, L_0xefbcf0;  1 drivers
v0xefb1d0_0 .net "predict_taken_dut", 0 0, v0xef9e40_0;  1 drivers
v0xefb270_0 .net "predict_taken_ref", 0 0, L_0xefc8a0;  1 drivers
v0xefb310_0 .net "predict_valid", 0 0, v0xef6a10_0;  1 drivers
v0xefb3b0_0 .var/2u "stats1", 223 0;
v0xefb450_0 .var/2u "strobe", 0 0;
v0xefb510_0 .net "tb_match", 0 0, L_0xefd100;  1 drivers
v0xefb6c0_0 .net "tb_mismatch", 0 0, L_0xe84d50;  1 drivers
v0xefb760_0 .net "train_history", 6 0, L_0xefc2a0;  1 drivers
v0xefb820_0 .net "train_mispredicted", 0 0, L_0xefc140;  1 drivers
v0xefb8c0_0 .net "train_pc", 6 0, L_0xefc430;  1 drivers
v0xefb980_0 .net "train_taken", 0 0, L_0xefbf20;  1 drivers
v0xefba20_0 .net "train_valid", 0 0, v0xef7390_0;  1 drivers
v0xefbac0_0 .net "wavedrom_enable", 0 0, v0xef7460_0;  1 drivers
v0xefbb60_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xef7500_0;  1 drivers
v0xefbc00_0 .net "wavedrom_title", 511 0, v0xef75e0_0;  1 drivers
L_0xefcbf0 .concat [ 7 1 0 0], L_0xefca60, L_0xefc8a0;
L_0xefcc90 .concat [ 7 1 0 0], L_0xefca60, L_0xefc8a0;
L_0xefce50 .concat [ 7 1 0 0], v0xef9c00_0, v0xef9e40_0;
L_0xefcf90 .concat [ 7 1 0 0], L_0xefca60, L_0xefc8a0;
L_0xefd100 .cmp/eeq 8, L_0xefcbf0, L_0xed34b0;
S_0xe88a90 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xe840d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xed2150 .param/l "LNT" 0 3 22, C4<01>;
P_0xed2190 .param/l "LT" 0 3 22, C4<10>;
P_0xed21d0 .param/l "SNT" 0 3 22, C4<00>;
P_0xed2210 .param/l "ST" 0 3 22, C4<11>;
P_0xed2250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xe85640 .functor XOR 7, v0xef4bb0_0, L_0xefbcf0, C4<0000000>, C4<0000000>;
L_0xeaee50 .functor XOR 7, L_0xefc2a0, L_0xefc430, C4<0000000>, C4<0000000>;
v0xec2260_0 .net *"_ivl_11", 0 0, L_0xefc7b0;  1 drivers
L_0x7f204e1dc1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xec2530_0 .net *"_ivl_12", 0 0, L_0x7f204e1dc1c8;  1 drivers
L_0x7f204e1dc210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xe84dc0_0 .net *"_ivl_16", 6 0, L_0x7f204e1dc210;  1 drivers
v0xe85000_0 .net *"_ivl_4", 1 0, L_0xefc5c0;  1 drivers
v0xe851d0_0 .net *"_ivl_6", 8 0, L_0xefc6c0;  1 drivers
L_0x7f204e1dc180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xe85730_0 .net *"_ivl_9", 1 0, L_0x7f204e1dc180;  1 drivers
v0xef4890_0 .net "areset", 0 0, L_0xe85160;  alias, 1 drivers
v0xef4950_0 .net "clk", 0 0, v0xefaea0_0;  1 drivers
v0xef4a10 .array "pht", 0 127, 1 0;
v0xef4ad0_0 .net "predict_history", 6 0, L_0xefca60;  alias, 1 drivers
v0xef4bb0_0 .var "predict_history_r", 6 0;
v0xef4c90_0 .net "predict_index", 6 0, L_0xe85640;  1 drivers
v0xef4d70_0 .net "predict_pc", 6 0, L_0xefbcf0;  alias, 1 drivers
v0xef4e50_0 .net "predict_taken", 0 0, L_0xefc8a0;  alias, 1 drivers
v0xef4f10_0 .net "predict_valid", 0 0, v0xef6a10_0;  alias, 1 drivers
v0xef4fd0_0 .net "train_history", 6 0, L_0xefc2a0;  alias, 1 drivers
v0xef50b0_0 .net "train_index", 6 0, L_0xeaee50;  1 drivers
v0xef5190_0 .net "train_mispredicted", 0 0, L_0xefc140;  alias, 1 drivers
v0xef5250_0 .net "train_pc", 6 0, L_0xefc430;  alias, 1 drivers
v0xef5330_0 .net "train_taken", 0 0, L_0xefbf20;  alias, 1 drivers
v0xef53f0_0 .net "train_valid", 0 0, v0xef7390_0;  alias, 1 drivers
E_0xe94840 .event posedge, v0xef4890_0, v0xef4950_0;
L_0xefc5c0 .array/port v0xef4a10, L_0xefc6c0;
L_0xefc6c0 .concat [ 7 2 0 0], L_0xe85640, L_0x7f204e1dc180;
L_0xefc7b0 .part L_0xefc5c0, 1, 1;
L_0xefc8a0 .functor MUXZ 1, L_0x7f204e1dc1c8, L_0xefc7b0, v0xef6a10_0, C4<>;
L_0xefca60 .functor MUXZ 7, L_0x7f204e1dc210, v0xef4bb0_0, v0xef6a10_0, C4<>;
S_0xeae180 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xe88a90;
 .timescale -12 -12;
v0xec1e40_0 .var/i "i", 31 0;
S_0xef5610 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xe840d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xef57c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xe85160 .functor BUFZ 1, v0xef6ae0_0, C4<0>, C4<0>, C4<0>;
L_0x7f204e1dc0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xef62a0_0 .net *"_ivl_10", 0 0, L_0x7f204e1dc0a8;  1 drivers
L_0x7f204e1dc0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xef6380_0 .net *"_ivl_14", 6 0, L_0x7f204e1dc0f0;  1 drivers
L_0x7f204e1dc138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xef6460_0 .net *"_ivl_18", 6 0, L_0x7f204e1dc138;  1 drivers
L_0x7f204e1dc018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xef6520_0 .net *"_ivl_2", 6 0, L_0x7f204e1dc018;  1 drivers
L_0x7f204e1dc060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xef6600_0 .net *"_ivl_6", 0 0, L_0x7f204e1dc060;  1 drivers
v0xef6730_0 .net "areset", 0 0, L_0xe85160;  alias, 1 drivers
v0xef67d0_0 .net "clk", 0 0, v0xefaea0_0;  alias, 1 drivers
v0xef68a0_0 .net "predict_pc", 6 0, L_0xefbcf0;  alias, 1 drivers
v0xef6970_0 .var "predict_pc_r", 6 0;
v0xef6a10_0 .var "predict_valid", 0 0;
v0xef6ae0_0 .var "reset", 0 0;
v0xef6b80_0 .net "tb_match", 0 0, L_0xefd100;  alias, 1 drivers
v0xef6c40_0 .net "train_history", 6 0, L_0xefc2a0;  alias, 1 drivers
v0xef6d30_0 .var "train_history_r", 6 0;
v0xef6df0_0 .net "train_mispredicted", 0 0, L_0xefc140;  alias, 1 drivers
v0xef6ec0_0 .var "train_mispredicted_r", 0 0;
v0xef6f60_0 .net "train_pc", 6 0, L_0xefc430;  alias, 1 drivers
v0xef7160_0 .var "train_pc_r", 6 0;
v0xef7220_0 .net "train_taken", 0 0, L_0xefbf20;  alias, 1 drivers
v0xef72f0_0 .var "train_taken_r", 0 0;
v0xef7390_0 .var "train_valid", 0 0;
v0xef7460_0 .var "wavedrom_enable", 0 0;
v0xef7500_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xef75e0_0 .var "wavedrom_title", 511 0;
E_0xe93ce0/0 .event negedge, v0xef4950_0;
E_0xe93ce0/1 .event posedge, v0xef4950_0;
E_0xe93ce0 .event/or E_0xe93ce0/0, E_0xe93ce0/1;
L_0xefbcf0 .functor MUXZ 7, L_0x7f204e1dc018, v0xef6970_0, v0xef6a10_0, C4<>;
L_0xefbf20 .functor MUXZ 1, L_0x7f204e1dc060, v0xef72f0_0, v0xef7390_0, C4<>;
L_0xefc140 .functor MUXZ 1, L_0x7f204e1dc0a8, v0xef6ec0_0, v0xef7390_0, C4<>;
L_0xefc2a0 .functor MUXZ 7, L_0x7f204e1dc0f0, v0xef6d30_0, v0xef7390_0, C4<>;
L_0xefc430 .functor MUXZ 7, L_0x7f204e1dc138, v0xef7160_0, v0xef7390_0, C4<>;
S_0xef5880 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xef5610;
 .timescale -12 -12;
v0xef5ae0_0 .var/2u "arfail", 0 0;
v0xef5bc0_0 .var "async", 0 0;
v0xef5c80_0 .var/2u "datafail", 0 0;
v0xef5d20_0 .var/2u "srfail", 0 0;
E_0xe93a90 .event posedge, v0xef4950_0;
E_0xe769f0 .event negedge, v0xef4950_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe93a90;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93a90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe769f0;
    %load/vec4 v0xef6b80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef5c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %wait E_0xe93a90;
    %load/vec4 v0xef6b80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef5ae0_0, 0, 1;
    %wait E_0xe93a90;
    %load/vec4 v0xef6b80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef5d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %load/vec4 v0xef5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xef5ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xef5bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xef5c80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xef5bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xef5de0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xef5610;
 .timescale -12 -12;
v0xef5fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xef60c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xef5610;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xef7860 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xe840d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xef8880_0 .net "areset", 0 0, L_0xe85160;  alias, 1 drivers
v0xef8990_0 .net "clk", 0 0, v0xefaea0_0;  alias, 1 drivers
v0xef8aa0_0 .var "global_history", 6 0;
v0xef8b40 .array "pht", 0 127, 1 0;
v0xef9c00_0 .var "predict_history", 6 0;
v0xef9d30_0 .net "predict_pc", 6 0, L_0xefbcf0;  alias, 1 drivers
v0xef9e40_0 .var "predict_taken", 0 0;
v0xef9f00_0 .net "predict_valid", 0 0, v0xef6a10_0;  alias, 1 drivers
v0xef9ff0_0 .net "train_history", 6 0, L_0xefc2a0;  alias, 1 drivers
v0xefa0b0_0 .net "train_mispredicted", 0 0, L_0xefc140;  alias, 1 drivers
v0xefa1a0_0 .net "train_pc", 6 0, L_0xefc430;  alias, 1 drivers
v0xefa2b0_0 .net "train_taken", 0 0, L_0xefbf20;  alias, 1 drivers
v0xefa3a0_0 .net "train_valid", 0 0, v0xef7390_0;  alias, 1 drivers
v0xef8b40_0 .array/port v0xef8b40, 0;
v0xef8b40_1 .array/port v0xef8b40, 1;
E_0xed9f10/0 .event anyedge, v0xef4f10_0, v0xef84b0_0, v0xef8b40_0, v0xef8b40_1;
v0xef8b40_2 .array/port v0xef8b40, 2;
v0xef8b40_3 .array/port v0xef8b40, 3;
v0xef8b40_4 .array/port v0xef8b40, 4;
v0xef8b40_5 .array/port v0xef8b40, 5;
E_0xed9f10/1 .event anyedge, v0xef8b40_2, v0xef8b40_3, v0xef8b40_4, v0xef8b40_5;
v0xef8b40_6 .array/port v0xef8b40, 6;
v0xef8b40_7 .array/port v0xef8b40, 7;
v0xef8b40_8 .array/port v0xef8b40, 8;
v0xef8b40_9 .array/port v0xef8b40, 9;
E_0xed9f10/2 .event anyedge, v0xef8b40_6, v0xef8b40_7, v0xef8b40_8, v0xef8b40_9;
v0xef8b40_10 .array/port v0xef8b40, 10;
v0xef8b40_11 .array/port v0xef8b40, 11;
v0xef8b40_12 .array/port v0xef8b40, 12;
v0xef8b40_13 .array/port v0xef8b40, 13;
E_0xed9f10/3 .event anyedge, v0xef8b40_10, v0xef8b40_11, v0xef8b40_12, v0xef8b40_13;
v0xef8b40_14 .array/port v0xef8b40, 14;
v0xef8b40_15 .array/port v0xef8b40, 15;
v0xef8b40_16 .array/port v0xef8b40, 16;
v0xef8b40_17 .array/port v0xef8b40, 17;
E_0xed9f10/4 .event anyedge, v0xef8b40_14, v0xef8b40_15, v0xef8b40_16, v0xef8b40_17;
v0xef8b40_18 .array/port v0xef8b40, 18;
v0xef8b40_19 .array/port v0xef8b40, 19;
v0xef8b40_20 .array/port v0xef8b40, 20;
v0xef8b40_21 .array/port v0xef8b40, 21;
E_0xed9f10/5 .event anyedge, v0xef8b40_18, v0xef8b40_19, v0xef8b40_20, v0xef8b40_21;
v0xef8b40_22 .array/port v0xef8b40, 22;
v0xef8b40_23 .array/port v0xef8b40, 23;
v0xef8b40_24 .array/port v0xef8b40, 24;
v0xef8b40_25 .array/port v0xef8b40, 25;
E_0xed9f10/6 .event anyedge, v0xef8b40_22, v0xef8b40_23, v0xef8b40_24, v0xef8b40_25;
v0xef8b40_26 .array/port v0xef8b40, 26;
v0xef8b40_27 .array/port v0xef8b40, 27;
v0xef8b40_28 .array/port v0xef8b40, 28;
v0xef8b40_29 .array/port v0xef8b40, 29;
E_0xed9f10/7 .event anyedge, v0xef8b40_26, v0xef8b40_27, v0xef8b40_28, v0xef8b40_29;
v0xef8b40_30 .array/port v0xef8b40, 30;
v0xef8b40_31 .array/port v0xef8b40, 31;
v0xef8b40_32 .array/port v0xef8b40, 32;
v0xef8b40_33 .array/port v0xef8b40, 33;
E_0xed9f10/8 .event anyedge, v0xef8b40_30, v0xef8b40_31, v0xef8b40_32, v0xef8b40_33;
v0xef8b40_34 .array/port v0xef8b40, 34;
v0xef8b40_35 .array/port v0xef8b40, 35;
v0xef8b40_36 .array/port v0xef8b40, 36;
v0xef8b40_37 .array/port v0xef8b40, 37;
E_0xed9f10/9 .event anyedge, v0xef8b40_34, v0xef8b40_35, v0xef8b40_36, v0xef8b40_37;
v0xef8b40_38 .array/port v0xef8b40, 38;
v0xef8b40_39 .array/port v0xef8b40, 39;
v0xef8b40_40 .array/port v0xef8b40, 40;
v0xef8b40_41 .array/port v0xef8b40, 41;
E_0xed9f10/10 .event anyedge, v0xef8b40_38, v0xef8b40_39, v0xef8b40_40, v0xef8b40_41;
v0xef8b40_42 .array/port v0xef8b40, 42;
v0xef8b40_43 .array/port v0xef8b40, 43;
v0xef8b40_44 .array/port v0xef8b40, 44;
v0xef8b40_45 .array/port v0xef8b40, 45;
E_0xed9f10/11 .event anyedge, v0xef8b40_42, v0xef8b40_43, v0xef8b40_44, v0xef8b40_45;
v0xef8b40_46 .array/port v0xef8b40, 46;
v0xef8b40_47 .array/port v0xef8b40, 47;
v0xef8b40_48 .array/port v0xef8b40, 48;
v0xef8b40_49 .array/port v0xef8b40, 49;
E_0xed9f10/12 .event anyedge, v0xef8b40_46, v0xef8b40_47, v0xef8b40_48, v0xef8b40_49;
v0xef8b40_50 .array/port v0xef8b40, 50;
v0xef8b40_51 .array/port v0xef8b40, 51;
v0xef8b40_52 .array/port v0xef8b40, 52;
v0xef8b40_53 .array/port v0xef8b40, 53;
E_0xed9f10/13 .event anyedge, v0xef8b40_50, v0xef8b40_51, v0xef8b40_52, v0xef8b40_53;
v0xef8b40_54 .array/port v0xef8b40, 54;
v0xef8b40_55 .array/port v0xef8b40, 55;
v0xef8b40_56 .array/port v0xef8b40, 56;
v0xef8b40_57 .array/port v0xef8b40, 57;
E_0xed9f10/14 .event anyedge, v0xef8b40_54, v0xef8b40_55, v0xef8b40_56, v0xef8b40_57;
v0xef8b40_58 .array/port v0xef8b40, 58;
v0xef8b40_59 .array/port v0xef8b40, 59;
v0xef8b40_60 .array/port v0xef8b40, 60;
v0xef8b40_61 .array/port v0xef8b40, 61;
E_0xed9f10/15 .event anyedge, v0xef8b40_58, v0xef8b40_59, v0xef8b40_60, v0xef8b40_61;
v0xef8b40_62 .array/port v0xef8b40, 62;
v0xef8b40_63 .array/port v0xef8b40, 63;
v0xef8b40_64 .array/port v0xef8b40, 64;
v0xef8b40_65 .array/port v0xef8b40, 65;
E_0xed9f10/16 .event anyedge, v0xef8b40_62, v0xef8b40_63, v0xef8b40_64, v0xef8b40_65;
v0xef8b40_66 .array/port v0xef8b40, 66;
v0xef8b40_67 .array/port v0xef8b40, 67;
v0xef8b40_68 .array/port v0xef8b40, 68;
v0xef8b40_69 .array/port v0xef8b40, 69;
E_0xed9f10/17 .event anyedge, v0xef8b40_66, v0xef8b40_67, v0xef8b40_68, v0xef8b40_69;
v0xef8b40_70 .array/port v0xef8b40, 70;
v0xef8b40_71 .array/port v0xef8b40, 71;
v0xef8b40_72 .array/port v0xef8b40, 72;
v0xef8b40_73 .array/port v0xef8b40, 73;
E_0xed9f10/18 .event anyedge, v0xef8b40_70, v0xef8b40_71, v0xef8b40_72, v0xef8b40_73;
v0xef8b40_74 .array/port v0xef8b40, 74;
v0xef8b40_75 .array/port v0xef8b40, 75;
v0xef8b40_76 .array/port v0xef8b40, 76;
v0xef8b40_77 .array/port v0xef8b40, 77;
E_0xed9f10/19 .event anyedge, v0xef8b40_74, v0xef8b40_75, v0xef8b40_76, v0xef8b40_77;
v0xef8b40_78 .array/port v0xef8b40, 78;
v0xef8b40_79 .array/port v0xef8b40, 79;
v0xef8b40_80 .array/port v0xef8b40, 80;
v0xef8b40_81 .array/port v0xef8b40, 81;
E_0xed9f10/20 .event anyedge, v0xef8b40_78, v0xef8b40_79, v0xef8b40_80, v0xef8b40_81;
v0xef8b40_82 .array/port v0xef8b40, 82;
v0xef8b40_83 .array/port v0xef8b40, 83;
v0xef8b40_84 .array/port v0xef8b40, 84;
v0xef8b40_85 .array/port v0xef8b40, 85;
E_0xed9f10/21 .event anyedge, v0xef8b40_82, v0xef8b40_83, v0xef8b40_84, v0xef8b40_85;
v0xef8b40_86 .array/port v0xef8b40, 86;
v0xef8b40_87 .array/port v0xef8b40, 87;
v0xef8b40_88 .array/port v0xef8b40, 88;
v0xef8b40_89 .array/port v0xef8b40, 89;
E_0xed9f10/22 .event anyedge, v0xef8b40_86, v0xef8b40_87, v0xef8b40_88, v0xef8b40_89;
v0xef8b40_90 .array/port v0xef8b40, 90;
v0xef8b40_91 .array/port v0xef8b40, 91;
v0xef8b40_92 .array/port v0xef8b40, 92;
v0xef8b40_93 .array/port v0xef8b40, 93;
E_0xed9f10/23 .event anyedge, v0xef8b40_90, v0xef8b40_91, v0xef8b40_92, v0xef8b40_93;
v0xef8b40_94 .array/port v0xef8b40, 94;
v0xef8b40_95 .array/port v0xef8b40, 95;
v0xef8b40_96 .array/port v0xef8b40, 96;
v0xef8b40_97 .array/port v0xef8b40, 97;
E_0xed9f10/24 .event anyedge, v0xef8b40_94, v0xef8b40_95, v0xef8b40_96, v0xef8b40_97;
v0xef8b40_98 .array/port v0xef8b40, 98;
v0xef8b40_99 .array/port v0xef8b40, 99;
v0xef8b40_100 .array/port v0xef8b40, 100;
v0xef8b40_101 .array/port v0xef8b40, 101;
E_0xed9f10/25 .event anyedge, v0xef8b40_98, v0xef8b40_99, v0xef8b40_100, v0xef8b40_101;
v0xef8b40_102 .array/port v0xef8b40, 102;
v0xef8b40_103 .array/port v0xef8b40, 103;
v0xef8b40_104 .array/port v0xef8b40, 104;
v0xef8b40_105 .array/port v0xef8b40, 105;
E_0xed9f10/26 .event anyedge, v0xef8b40_102, v0xef8b40_103, v0xef8b40_104, v0xef8b40_105;
v0xef8b40_106 .array/port v0xef8b40, 106;
v0xef8b40_107 .array/port v0xef8b40, 107;
v0xef8b40_108 .array/port v0xef8b40, 108;
v0xef8b40_109 .array/port v0xef8b40, 109;
E_0xed9f10/27 .event anyedge, v0xef8b40_106, v0xef8b40_107, v0xef8b40_108, v0xef8b40_109;
v0xef8b40_110 .array/port v0xef8b40, 110;
v0xef8b40_111 .array/port v0xef8b40, 111;
v0xef8b40_112 .array/port v0xef8b40, 112;
v0xef8b40_113 .array/port v0xef8b40, 113;
E_0xed9f10/28 .event anyedge, v0xef8b40_110, v0xef8b40_111, v0xef8b40_112, v0xef8b40_113;
v0xef8b40_114 .array/port v0xef8b40, 114;
v0xef8b40_115 .array/port v0xef8b40, 115;
v0xef8b40_116 .array/port v0xef8b40, 116;
v0xef8b40_117 .array/port v0xef8b40, 117;
E_0xed9f10/29 .event anyedge, v0xef8b40_114, v0xef8b40_115, v0xef8b40_116, v0xef8b40_117;
v0xef8b40_118 .array/port v0xef8b40, 118;
v0xef8b40_119 .array/port v0xef8b40, 119;
v0xef8b40_120 .array/port v0xef8b40, 120;
v0xef8b40_121 .array/port v0xef8b40, 121;
E_0xed9f10/30 .event anyedge, v0xef8b40_118, v0xef8b40_119, v0xef8b40_120, v0xef8b40_121;
v0xef8b40_122 .array/port v0xef8b40, 122;
v0xef8b40_123 .array/port v0xef8b40, 123;
v0xef8b40_124 .array/port v0xef8b40, 124;
v0xef8b40_125 .array/port v0xef8b40, 125;
E_0xed9f10/31 .event anyedge, v0xef8b40_122, v0xef8b40_123, v0xef8b40_124, v0xef8b40_125;
v0xef8b40_126 .array/port v0xef8b40, 126;
v0xef8b40_127 .array/port v0xef8b40, 127;
E_0xed9f10/32 .event anyedge, v0xef8b40_126, v0xef8b40_127, v0xef8aa0_0;
E_0xed9f10 .event/or E_0xed9f10/0, E_0xed9f10/1, E_0xed9f10/2, E_0xed9f10/3, E_0xed9f10/4, E_0xed9f10/5, E_0xed9f10/6, E_0xed9f10/7, E_0xed9f10/8, E_0xed9f10/9, E_0xed9f10/10, E_0xed9f10/11, E_0xed9f10/12, E_0xed9f10/13, E_0xed9f10/14, E_0xed9f10/15, E_0xed9f10/16, E_0xed9f10/17, E_0xed9f10/18, E_0xed9f10/19, E_0xed9f10/20, E_0xed9f10/21, E_0xed9f10/22, E_0xed9f10/23, E_0xed9f10/24, E_0xed9f10/25, E_0xed9f10/26, E_0xed9f10/27, E_0xed9f10/28, E_0xed9f10/29, E_0xed9f10/30, E_0xed9f10/31, E_0xed9f10/32;
S_0xef7fb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 43, 4 43 0, S_0xef7860;
 .timescale 0 0;
v0xef81b0_0 .var/i "i", 31 0;
S_0xef82b0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 25, 4 25 0, S_0xef7860;
 .timescale 0 0;
v0xef84b0_0 .var/i "pht_index", 31 0;
S_0xef8590 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 47, 4 47 0, S_0xef7860;
 .timescale 0 0;
v0xef87a0_0 .var/i "pht_index", 31 0;
S_0xefa650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xe840d0;
 .timescale -12 -12;
E_0xeda200 .event anyedge, v0xefb450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xefb450_0;
    %nor/r;
    %assign/vec4 v0xefb450_0, 0;
    %wait E_0xeda200;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xef5610;
T_4 ;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ec0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xef7160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6a10_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xef6970_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xef5bc0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xef5880;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xef60c0;
    %join;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6a10_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xef6970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6a10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xef7160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ec0_0, 0;
    %wait E_0xe769f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93a90;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93a90;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xef60c0;
    %join;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xef6970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6a10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xef7160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef6ec0_0, 0;
    %wait E_0xe769f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef6ae0_0, 0;
    %wait E_0xe93a90;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93a90;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef72f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xef6d30_0, 0;
    %wait E_0xe93a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef7390_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93a90;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xef60c0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe93ce0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xef7390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xef72f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xef7160_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xef6970_0, 0;
    %assign/vec4 v0xef6a10_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xef6d30_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xef6ec0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe88a90;
T_5 ;
    %wait E_0xe94840;
    %load/vec4 v0xef4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xeae180;
    %jmp t_0;
    .scope S_0xeae180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xec1e40_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xec1e40_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xec1e40_0;
    %store/vec4a v0xef4a10, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xec1e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0xec1e40_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xe88a90;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xef4bb0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xef4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xef4bb0_0;
    %load/vec4 v0xef4e50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xef4bb0_0, 0;
T_5.5 ;
    %load/vec4 v0xef53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xef4a10, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xef5330_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xef4a10, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xef4a10, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xef4a10, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xef5330_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xef4a10, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xef50b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xef4a10, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xef5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xef4fd0_0;
    %load/vec4 v0xef5330_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xef4bb0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xef82b0;
T_6 ;
    %load/vec4 v0xef9d30_0;
    %pad/u 32;
    %load/vec4 v0xef8aa0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xef84b0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0xef7860;
T_7 ;
    %wait E_0xed9f10;
    %load/vec4 v0xef9f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0xef82b0;
    %jmp t_2;
    .scope S_0xef82b0;
t_3 ;
    %ix/getv/s 4, v0xef84b0_0;
    %load/vec4a v0xef8b40, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xef9e40_0, 0, 1;
    %load/vec4 v0xef8aa0_0;
    %store/vec4 v0xef9c00_0, 0, 7;
    %end;
    .scope S_0xef7860;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef9e40_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xef9c00_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xef8590;
T_8 ;
    %load/vec4 v0xefa1a0_0;
    %pad/u 32;
    %load/vec4 v0xef9ff0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0xef87a0_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0xef7860;
T_9 ;
    %wait E_0xe94840;
    %load/vec4 v0xef8880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xef8aa0_0, 0;
    %fork t_5, S_0xef7fb0;
    %jmp t_4;
    .scope S_0xef7fb0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xef81b0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0xef81b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0xef81b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xef8b40, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0xef81b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xef81b0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0xef7860;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xefa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_7, S_0xef8590;
    %jmp t_6;
    .scope S_0xef8590;
t_7 ;
    %load/vec4 v0xefa2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %ix/getv/s 4, v0xef87a0_0;
    %load/vec4a v0xef8b40, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %ix/getv/s 4, v0xef87a0_0;
    %load/vec4a v0xef8b40, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %ix/getv/s 3, v0xef87a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xef8b40, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %ix/getv/s 4, v0xef87a0_0;
    %load/vec4a v0xef8b40, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %ix/getv/s 4, v0xef87a0_0;
    %load/vec4a v0xef8b40, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %ix/getv/s 3, v0xef87a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xef8b40, 0, 4;
T_9.8 ;
    %load/vec4 v0xefa2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.13, 8;
    %load/vec4 v0xef8aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 7;
    %or;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %load/vec4 v0xef8aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %assign/vec4 v0xef8aa0_0, 0;
    %load/vec4 v0xefa0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0xef9ff0_0;
    %assign/vec4 v0xef8aa0_0, 0;
T_9.15 ;
    %end;
    .scope S_0xef7860;
t_6 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xe840d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xefaea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xefb450_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xe840d0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xefaea0_0;
    %inv;
    %store/vec4 v0xefaea0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0xe840d0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xef67d0_0, v0xefb6c0_0, v0xefaea0_0, v0xefae00_0, v0xefb310_0, v0xefb130_0, v0xefba20_0, v0xefb980_0, v0xefb820_0, v0xefb760_0, v0xefb8c0_0, v0xefb270_0, v0xefb1d0_0, v0xefb090_0, v0xefaf40_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xe840d0;
T_13 ;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0xe840d0;
T_14 ;
    %wait E_0xe93ce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xefb3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
    %load/vec4 v0xefb510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xefb3b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0xefb270_0;
    %load/vec4 v0xefb270_0;
    %load/vec4 v0xefb1d0_0;
    %xor;
    %load/vec4 v0xefb270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0xefb090_0;
    %load/vec4 v0xefb090_0;
    %load/vec4 v0xefaf40_0;
    %xor;
    %load/vec4 v0xefb090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0xefb3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xefb3b0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/gshare/iter0/response1/top_module.sv";
