// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/06/2018 17:41:06"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module boliche (
	SW,
	CLOCK,
	KEY,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	[9:0] SW;
input 	CLOCK;
input 	[1:0] KEY;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK~input_o ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \t|vga_component|Add1~21_sumout ;
wire \t|vga_component|Add0~37_sumout ;
wire \t|vga_component|Add0~10 ;
wire \t|vga_component|Add0~5_sumout ;
wire \t|vga_component|Add0~6 ;
wire \t|vga_component|Add0~1_sumout ;
wire \t|vga_component|Equal0~0_combout ;
wire \t|vga_component|Equal0~1_combout ;
wire \t|vga_component|Add0~38 ;
wire \t|vga_component|Add0~33_sumout ;
wire \t|vga_component|Add0~34 ;
wire \t|vga_component|Add0~13_sumout ;
wire \t|vga_component|Add0~14 ;
wire \t|vga_component|Add0~17_sumout ;
wire \t|vga_component|Add0~18 ;
wire \t|vga_component|Add0~21_sumout ;
wire \t|vga_component|Add0~22 ;
wire \t|vga_component|Add0~25_sumout ;
wire \t|vga_component|Add0~26 ;
wire \t|vga_component|Add0~29_sumout ;
wire \t|vga_component|Add0~30 ;
wire \t|vga_component|Add0~9_sumout ;
wire \t|vga_component|h_count[8]~DUPLICATE_q ;
wire \t|vga_component|Equal1~0_combout ;
wire \t|vga_component|v_count[2]~DUPLICATE_q ;
wire \t|vga_component|Equal2~1_combout ;
wire \t|vga_component|Equal2~0_combout ;
wire \t|vga_component|Equal2~2_combout ;
wire \t|vga_component|Add1~22 ;
wire \t|vga_component|Add1~25_sumout ;
wire \t|vga_component|Add1~26 ;
wire \t|vga_component|Add1~37_sumout ;
wire \t|vga_component|Add1~38 ;
wire \t|vga_component|Add1~33_sumout ;
wire \t|vga_component|Add1~34 ;
wire \t|vga_component|Add1~29_sumout ;
wire \t|vga_component|Add1~30 ;
wire \t|vga_component|Add1~17_sumout ;
wire \t|vga_component|Add1~18 ;
wire \t|vga_component|Add1~13_sumout ;
wire \t|vga_component|Add1~14 ;
wire \t|vga_component|Add1~9_sumout ;
wire \t|vga_component|Add1~10 ;
wire \t|vga_component|Add1~5_sumout ;
wire \t|vga_component|Add1~6 ;
wire \t|vga_component|Add1~1_sumout ;
wire \t|vga_component|h_count[7]~DUPLICATE_q ;
wire \t|vga_component|h_count_d[7]~feeder_combout ;
wire \t|vga_component|v_count[8]~DUPLICATE_q ;
wire \t|vga_component|v_count_d[8]~feeder_combout ;
wire \t|vga_component|v_count[7]~DUPLICATE_q ;
wire \t|vga_component|synchronization~0_combout ;
wire \CLOCK~inputCLKENA0_outclk ;
wire \t|y[0]~1_combout ;
wire \t|Add4~25_sumout ;
wire \t|Add4~10 ;
wire \t|Add4~5_sumout ;
wire \t|Add4~6 ;
wire \t|Add4~1_sumout ;
wire \t|Equal2~0_combout ;
wire \t|Equal3~0_combout ;
wire \t|Add4~26 ;
wire \t|Add4~29_sumout ;
wire \t|Add4~30 ;
wire \t|Add4~17_sumout ;
wire \t|Add4~18 ;
wire \t|Add4~13_sumout ;
wire \t|Add4~14 ;
wire \t|Add4~21_sumout ;
wire \t|Add4~22 ;
wire \t|Add4~9_sumout ;
wire \t|y[6]~0_combout ;
wire \t|Add3~21_sumout ;
wire \t|Add3~22 ;
wire \t|Add3~17_sumout ;
wire \t|Add3~18 ;
wire \t|Add3~13_sumout ;
wire \t|Add3~14 ;
wire \t|Add3~9_sumout ;
wire \t|Add3~10 ;
wire \t|Add3~5_sumout ;
wire \t|Add3~6 ;
wire \t|Add3~1_sumout ;
wire \t|Add2~10 ;
wire \t|Add2~11 ;
wire \t|Add2~14 ;
wire \t|Add2~15 ;
wire \t|Add2~18 ;
wire \t|Add2~19 ;
wire \t|Add2~22 ;
wire \t|Add2~23 ;
wire \t|Add2~26 ;
wire \t|Add2~27 ;
wire \t|Add2~30 ;
wire \t|Add2~31 ;
wire \t|Add2~34 ;
wire \t|Add2~35 ;
wire \t|Add2~38 ;
wire \t|Add2~39 ;
wire \t|Add2~2 ;
wire \t|Add2~3 ;
wire \t|Add2~5_sumout ;
wire \t|clear_video_address[0]~0_combout ;
wire \t|clear_video_address[0]~DUPLICATE_q ;
wire \t|Add0~9_sumout ;
wire \t|Add0~10 ;
wire \t|Add0~13_sumout ;
wire \t|Add0~14 ;
wire \t|Add0~17_sumout ;
wire \t|Add0~18 ;
wire \t|Add0~21_sumout ;
wire \t|Add0~22 ;
wire \t|Add0~25_sumout ;
wire \t|Add0~26 ;
wire \t|Add0~29_sumout ;
wire \t|Add0~30 ;
wire \t|Add0~33_sumout ;
wire \t|Add0~34 ;
wire \t|Add0~37_sumout ;
wire \t|Add0~38 ;
wire \t|Add0~41_sumout ;
wire \t|Add0~42 ;
wire \t|Add0~45_sumout ;
wire \t|Add0~46 ;
wire \t|Add0~49_sumout ;
wire \t|Add0~50 ;
wire \t|Add0~53_sumout ;
wire \t|state~0_combout ;
wire \t|state~1_combout ;
wire \t|Add0~54 ;
wire \t|Add0~1_sumout ;
wire \t|Add0~2 ;
wire \t|Add0~5_sumout ;
wire \t|state~2_combout ;
wire \t|state~q ;
wire \t|Add2~1_sumout ;
wire \t|vga_component|Add3~10 ;
wire \t|vga_component|Add3~11 ;
wire \t|vga_component|Add3~14 ;
wire \t|vga_component|Add3~15 ;
wire \t|vga_component|Add3~18 ;
wire \t|vga_component|Add3~19 ;
wire \t|vga_component|Add3~22 ;
wire \t|vga_component|Add3~23 ;
wire \t|vga_component|Add3~26 ;
wire \t|vga_component|Add3~27 ;
wire \t|vga_component|Add3~30 ;
wire \t|vga_component|Add3~31 ;
wire \t|vga_component|Add3~34 ;
wire \t|vga_component|Add3~35 ;
wire \t|vga_component|Add3~38 ;
wire \t|vga_component|Add3~39 ;
wire \t|vga_component|Add3~2 ;
wire \t|vga_component|Add3~3 ;
wire \t|vga_component|Add3~5_sumout ;
wire \t|vga_component|Add3~1_sumout ;
wire \t|vga_writer~3_combout ;
wire \t|vga_writer~9_combout ;
wire \t|vga_writer~5_combout ;
wire \t|LessThan7~0_combout ;
wire \t|LessThan17~0_combout ;
wire \t|vga_writer~4_combout ;
wire \t|vga_writer~12_combout ;
wire \t|normal_video_word~2_combout ;
wire \t|vga_writer~1_combout ;
wire \t|LessThan24~0_combout ;
wire \t|LessThan23~0_combout ;
wire \t|vga_writer~0_combout ;
wire \t|vga_writer~2_combout ;
wire \state.jogando~0_combout ;
wire \KEY[1]~input_o ;
wire \last_key_state~0_combout ;
wire \last_key_state~q ;
wire \key_pressed~0_combout ;
wire \key_pressed~q ;
wire \state.jogando~q ;
wire \state.resultado~q ;
wire \state.inicio~0_combout ;
wire \state.inicio~q ;
wire \t|vga_writer~7_combout ;
wire \t|vga_writer~8_combout ;
wire \t|vga_writer~11_combout ;
wire \t|vga_writer~10_combout ;
wire \t|normal_video_word~0_combout ;
wire \t|vga_writer~6_combout ;
wire \t|normal_video_word~13_combout ;
wire \SW[4]~input_o ;
wire \t|normal_video_word~9_combout ;
wire \SW[8]~input_o ;
wire \t|normal_video_word~8_combout ;
wire \t|normal_video_word~10_combout ;
wire \t|vga_writer~19_combout ;
wire \SW[5]~input_o ;
wire \t|vga_writer~20_combout ;
wire \SW[6]~input_o ;
wire \t|normal_video_word~11_combout ;
wire \t|normal_video_word~1_combout ;
wire \t|vga_writer~13_combout ;
wire \t|Equal2~1_combout ;
wire \t|normal_video_word~16_combout ;
wire \SW[7]~input_o ;
wire \t|normal_video_word~15_combout ;
wire \SW[9]~input_o ;
wire \t|normal_video_word~14_combout ;
wire \t|vga_writer~18_combout ;
wire \t|vga_writer~17_combout ;
wire \t|normal_video_word~4_combout ;
wire \t|normal_video_word~5_combout ;
wire \t|normal_video_word~6_combout ;
wire \t|normal_video_word~17_combout ;
wire \t|LessThan8~0_combout ;
wire \t|LessThan7~1_combout ;
wire \t|LessThan7~2_combout ;
wire \t|vga_writer~14_combout ;
wire \SW[0]~input_o ;
wire \SW[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \t|normal_video_word~19_combout ;
wire \t|vga_writer~15_combout ;
wire \t|vga_writer~16_combout ;
wire \t|normal_video_word~12_combout ;
wire \t|normal_video_word~18_combout ;
wire \t|video_word[0]~1_combout ;
wire \t|video_address[0]~0_combout ;
wire \t|video_address[1]~1_combout ;
wire \t|video_address[2]~2_combout ;
wire \t|video_address[3]~3_combout ;
wire \t|video_address[4]~4_combout ;
wire \t|Add2~9_sumout ;
wire \t|video_address[5]~5_combout ;
wire \t|clear_video_address[6]~DUPLICATE_q ;
wire \t|Add2~13_sumout ;
wire \t|video_address[6]~6_combout ;
wire \t|Add2~17_sumout ;
wire \t|video_address[7]~7_combout ;
wire \t|Add2~21_sumout ;
wire \t|video_address[8]~8_combout ;
wire \t|Add2~25_sumout ;
wire \t|video_address[9]~9_combout ;
wire \t|Add2~29_sumout ;
wire \t|video_address[10]~10_combout ;
wire \t|Add2~33_sumout ;
wire \t|video_address[11]~11_combout ;
wire \t|vga_component|Add3~9_sumout ;
wire \t|vga_component|Add3~13_sumout ;
wire \t|vga_component|Add3~17_sumout ;
wire \t|vga_component|Add3~21_sumout ;
wire \t|vga_component|Add3~25_sumout ;
wire \t|vga_component|Add3~29_sumout ;
wire \t|vga_component|Add3~33_sumout ;
wire \t|normal_video_word~3_combout ;
wire \t|normal_video_word~7_combout ;
wire \t|video_word[2]~0_combout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ;
wire \t|Add2~37_sumout ;
wire \t|video_address[12]~12_combout ;
wire \t|vga_component|Add3~37_sumout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \t|vga_component|red[0]~0_combout ;
wire \t|vga_component|red[0]~1_combout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \t|vga_component|green[0]~0_combout ;
wire \t|vga_component|green[0]~1_combout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \t|vga_component|blue[0]~0_combout ;
wire \t|vga_component|blue[0]~1_combout ;
wire \t|vga_component|synchronization~2_combout ;
wire \t|vga_component|h_count_d[4]~feeder_combout ;
wire \t|vga_component|h_count_d[2]~feeder_combout ;
wire \t|vga_component|synchronization~1_combout ;
wire \t|vga_component|synchronization~5_combout ;
wire \t|vga_component|synchronization~3_combout ;
wire \t|vga_component|synchronization~4_combout ;
wire [0:0] \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w ;
wire [6:0] \t|y ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w ;
wire [0:0] \t|vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] \t|normal_video_word ;
wire [9:0] \t|vga_component|v_count ;
wire [9:0] \t|vga_component|h_count ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w ;
wire [14:0] \t|clear_video_address ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w ;
wire [7:0] \t|x ;
wire [9:0] \t|vga_component|v_count_d ;
wire [1:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \t|vga_component|h_count_d ;
wire [2:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w ;
wire [14:0] \t|normal_video_address ;

wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  = \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\t|vga_component|red[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\t|vga_component|green[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\t|vga_component|blue[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\t|vga_component|synchronization~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\t|vga_component|synchronization~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\t|vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \t|vga_component|Add1~21 (
// Equation(s):
// \t|vga_component|Add1~21_sumout  = SUM(( \t|vga_component|v_count [0] ) + ( VCC ) + ( !VCC ))
// \t|vga_component|Add1~22  = CARRY(( \t|vga_component|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~21_sumout ),
	.cout(\t|vga_component|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~21 .extended_lut = "off";
defparam \t|vga_component|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \t|vga_component|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \t|vga_component|Add0~37 (
// Equation(s):
// \t|vga_component|Add0~37_sumout  = SUM(( \t|vga_component|h_count [0] ) + ( VCC ) + ( !VCC ))
// \t|vga_component|Add0~38  = CARRY(( \t|vga_component|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~37_sumout ),
	.cout(\t|vga_component|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~37 .extended_lut = "off";
defparam \t|vga_component|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \t|vga_component|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \t|vga_component|Add0~9 (
// Equation(s):
// \t|vga_component|Add0~9_sumout  = SUM(( \t|vga_component|h_count [7] ) + ( GND ) + ( \t|vga_component|Add0~30  ))
// \t|vga_component|Add0~10  = CARRY(( \t|vga_component|h_count [7] ) + ( GND ) + ( \t|vga_component|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~9_sumout ),
	.cout(\t|vga_component|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~9 .extended_lut = "off";
defparam \t|vga_component|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \t|vga_component|Add0~5 (
// Equation(s):
// \t|vga_component|Add0~5_sumout  = SUM(( \t|vga_component|h_count [8] ) + ( GND ) + ( \t|vga_component|Add0~10  ))
// \t|vga_component|Add0~6  = CARRY(( \t|vga_component|h_count [8] ) + ( GND ) + ( \t|vga_component|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~5_sumout ),
	.cout(\t|vga_component|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~5 .extended_lut = "off";
defparam \t|vga_component|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \t|vga_component|h_count[8] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[8] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \t|vga_component|Add0~1 (
// Equation(s):
// \t|vga_component|Add0~1_sumout  = SUM(( \t|vga_component|h_count [9] ) + ( GND ) + ( \t|vga_component|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~1 .extended_lut = "off";
defparam \t|vga_component|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N28
dffeas \t|vga_component|h_count[9] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[9] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \t|vga_component|Equal0~0 (
// Equation(s):
// \t|vga_component|Equal0~0_combout  = ( \t|vga_component|h_count [1] & ( !\t|vga_component|h_count [6] & ( (\t|vga_component|h_count [3] & (\t|vga_component|h_count [4] & (\t|vga_component|h_count [0] & \t|vga_component|h_count [9]))) ) ) )

	.dataa(!\t|vga_component|h_count [3]),
	.datab(!\t|vga_component|h_count [4]),
	.datac(!\t|vga_component|h_count [0]),
	.datad(!\t|vga_component|h_count [9]),
	.datae(!\t|vga_component|h_count [1]),
	.dataf(!\t|vga_component|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal0~0 .extended_lut = "off";
defparam \t|vga_component|Equal0~0 .lut_mask = 64'h0000000100000000;
defparam \t|vga_component|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \t|vga_component|Equal0~1 (
// Equation(s):
// \t|vga_component|Equal0~1_combout  = ( \t|vga_component|h_count [2] & ( (!\t|vga_component|h_count [7] & (!\t|vga_component|h_count [5] & (\t|vga_component|h_count [8] & \t|vga_component|Equal0~0_combout ))) ) )

	.dataa(!\t|vga_component|h_count [7]),
	.datab(!\t|vga_component|h_count [5]),
	.datac(!\t|vga_component|h_count [8]),
	.datad(!\t|vga_component|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal0~1 .extended_lut = "off";
defparam \t|vga_component|Equal0~1 .lut_mask = 64'h0000000000080008;
defparam \t|vga_component|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \t|vga_component|h_count[0] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[0] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \t|vga_component|Add0~33 (
// Equation(s):
// \t|vga_component|Add0~33_sumout  = SUM(( \t|vga_component|h_count [1] ) + ( GND ) + ( \t|vga_component|Add0~38  ))
// \t|vga_component|Add0~34  = CARRY(( \t|vga_component|h_count [1] ) + ( GND ) + ( \t|vga_component|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~33_sumout ),
	.cout(\t|vga_component|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~33 .extended_lut = "off";
defparam \t|vga_component|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \t|vga_component|h_count[1] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[1] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \t|vga_component|Add0~13 (
// Equation(s):
// \t|vga_component|Add0~13_sumout  = SUM(( \t|vga_component|h_count [2] ) + ( GND ) + ( \t|vga_component|Add0~34  ))
// \t|vga_component|Add0~14  = CARRY(( \t|vga_component|h_count [2] ) + ( GND ) + ( \t|vga_component|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~13_sumout ),
	.cout(\t|vga_component|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~13 .extended_lut = "off";
defparam \t|vga_component|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \t|vga_component|h_count[2] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[2] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \t|vga_component|Add0~17 (
// Equation(s):
// \t|vga_component|Add0~17_sumout  = SUM(( \t|vga_component|h_count [3] ) + ( GND ) + ( \t|vga_component|Add0~14  ))
// \t|vga_component|Add0~18  = CARRY(( \t|vga_component|h_count [3] ) + ( GND ) + ( \t|vga_component|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~17_sumout ),
	.cout(\t|vga_component|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~17 .extended_lut = "off";
defparam \t|vga_component|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N10
dffeas \t|vga_component|h_count[3] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[3] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \t|vga_component|Add0~21 (
// Equation(s):
// \t|vga_component|Add0~21_sumout  = SUM(( \t|vga_component|h_count [4] ) + ( GND ) + ( \t|vga_component|Add0~18  ))
// \t|vga_component|Add0~22  = CARRY(( \t|vga_component|h_count [4] ) + ( GND ) + ( \t|vga_component|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~21_sumout ),
	.cout(\t|vga_component|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~21 .extended_lut = "off";
defparam \t|vga_component|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \t|vga_component|h_count[4] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[4] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \t|vga_component|Add0~25 (
// Equation(s):
// \t|vga_component|Add0~25_sumout  = SUM(( \t|vga_component|h_count [5] ) + ( GND ) + ( \t|vga_component|Add0~22  ))
// \t|vga_component|Add0~26  = CARRY(( \t|vga_component|h_count [5] ) + ( GND ) + ( \t|vga_component|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~25_sumout ),
	.cout(\t|vga_component|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~25 .extended_lut = "off";
defparam \t|vga_component|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N16
dffeas \t|vga_component|h_count[5] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[5] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \t|vga_component|Add0~29 (
// Equation(s):
// \t|vga_component|Add0~29_sumout  = SUM(( \t|vga_component|h_count [6] ) + ( GND ) + ( \t|vga_component|Add0~26  ))
// \t|vga_component|Add0~30  = CARRY(( \t|vga_component|h_count [6] ) + ( GND ) + ( \t|vga_component|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add0~29_sumout ),
	.cout(\t|vga_component|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add0~29 .extended_lut = "off";
defparam \t|vga_component|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \t|vga_component|h_count[6] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[6] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \t|vga_component|h_count[7] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[7] .is_wysiwyg = "true";
defparam \t|vga_component|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \t|vga_component|h_count[8]~DUPLICATE (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \t|vga_component|h_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \t|vga_component|Equal1~0 (
// Equation(s):
// \t|vga_component|Equal1~0_combout  = ( !\t|vga_component|h_count [2] & ( (\t|vga_component|h_count [7] & (\t|vga_component|h_count [5] & (!\t|vga_component|h_count[8]~DUPLICATE_q  & \t|vga_component|Equal0~0_combout ))) ) )

	.dataa(!\t|vga_component|h_count [7]),
	.datab(!\t|vga_component|h_count [5]),
	.datac(!\t|vga_component|h_count[8]~DUPLICATE_q ),
	.datad(!\t|vga_component|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal1~0 .extended_lut = "off";
defparam \t|vga_component|Equal1~0 .lut_mask = 64'h0010001000000000;
defparam \t|vga_component|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \t|vga_component|v_count[2]~DUPLICATE (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \t|vga_component|v_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \t|vga_component|Equal2~1 (
// Equation(s):
// \t|vga_component|Equal2~1_combout  = ( !\t|vga_component|v_count [0] & ( (!\t|vga_component|v_count [4] & (!\t|vga_component|v_count [5] & \t|vga_component|v_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\t|vga_component|v_count [4]),
	.datac(!\t|vga_component|v_count [5]),
	.datad(!\t|vga_component|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\t|vga_component|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal2~1 .extended_lut = "off";
defparam \t|vga_component|Equal2~1 .lut_mask = 64'h00C000C000000000;
defparam \t|vga_component|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \t|vga_component|Equal2~0 (
// Equation(s):
// \t|vga_component|Equal2~0_combout  = ( \t|vga_component|v_count [3] & ( (\t|vga_component|v_count [9] & (!\t|vga_component|v_count [1] & !\t|vga_component|v_count [8])) ) )

	.dataa(!\t|vga_component|v_count [9]),
	.datab(gnd),
	.datac(!\t|vga_component|v_count [1]),
	.datad(!\t|vga_component|v_count [8]),
	.datae(gnd),
	.dataf(!\t|vga_component|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal2~0 .extended_lut = "off";
defparam \t|vga_component|Equal2~0 .lut_mask = 64'h0000000050005000;
defparam \t|vga_component|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \t|vga_component|Equal2~2 (
// Equation(s):
// \t|vga_component|Equal2~2_combout  = ( !\t|vga_component|v_count [7] & ( (\t|vga_component|Equal2~1_combout  & (\t|vga_component|Equal2~0_combout  & !\t|vga_component|v_count [6])) ) )

	.dataa(!\t|vga_component|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\t|vga_component|Equal2~0_combout ),
	.datad(!\t|vga_component|v_count [6]),
	.datae(gnd),
	.dataf(!\t|vga_component|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Equal2~2 .extended_lut = "off";
defparam \t|vga_component|Equal2~2 .lut_mask = 64'h0500050000000000;
defparam \t|vga_component|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \t|vga_component|v_count[0] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[0] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \t|vga_component|Add1~25 (
// Equation(s):
// \t|vga_component|Add1~25_sumout  = SUM(( \t|vga_component|v_count [1] ) + ( GND ) + ( \t|vga_component|Add1~22  ))
// \t|vga_component|Add1~26  = CARRY(( \t|vga_component|v_count [1] ) + ( GND ) + ( \t|vga_component|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~25_sumout ),
	.cout(\t|vga_component|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~25 .extended_lut = "off";
defparam \t|vga_component|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \t|vga_component|v_count[1] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[1] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \t|vga_component|Add1~37 (
// Equation(s):
// \t|vga_component|Add1~37_sumout  = SUM(( \t|vga_component|v_count [2] ) + ( GND ) + ( \t|vga_component|Add1~26  ))
// \t|vga_component|Add1~38  = CARRY(( \t|vga_component|v_count [2] ) + ( GND ) + ( \t|vga_component|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~37_sumout ),
	.cout(\t|vga_component|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~37 .extended_lut = "off";
defparam \t|vga_component|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \t|vga_component|v_count[2] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[2] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \t|vga_component|Add1~33 (
// Equation(s):
// \t|vga_component|Add1~33_sumout  = SUM(( \t|vga_component|v_count [3] ) + ( GND ) + ( \t|vga_component|Add1~38  ))
// \t|vga_component|Add1~34  = CARRY(( \t|vga_component|v_count [3] ) + ( GND ) + ( \t|vga_component|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~33_sumout ),
	.cout(\t|vga_component|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~33 .extended_lut = "off";
defparam \t|vga_component|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \t|vga_component|v_count[3] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[3] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \t|vga_component|Add1~29 (
// Equation(s):
// \t|vga_component|Add1~29_sumout  = SUM(( \t|vga_component|v_count [4] ) + ( GND ) + ( \t|vga_component|Add1~34  ))
// \t|vga_component|Add1~30  = CARRY(( \t|vga_component|v_count [4] ) + ( GND ) + ( \t|vga_component|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~29_sumout ),
	.cout(\t|vga_component|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~29 .extended_lut = "off";
defparam \t|vga_component|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \t|vga_component|v_count[4] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[4] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \t|vga_component|Add1~17 (
// Equation(s):
// \t|vga_component|Add1~17_sumout  = SUM(( \t|vga_component|v_count [5] ) + ( GND ) + ( \t|vga_component|Add1~30  ))
// \t|vga_component|Add1~18  = CARRY(( \t|vga_component|v_count [5] ) + ( GND ) + ( \t|vga_component|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~17_sumout ),
	.cout(\t|vga_component|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~17 .extended_lut = "off";
defparam \t|vga_component|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \t|vga_component|v_count[5] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[5] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \t|vga_component|Add1~13 (
// Equation(s):
// \t|vga_component|Add1~13_sumout  = SUM(( \t|vga_component|v_count [6] ) + ( GND ) + ( \t|vga_component|Add1~18  ))
// \t|vga_component|Add1~14  = CARRY(( \t|vga_component|v_count [6] ) + ( GND ) + ( \t|vga_component|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~13_sumout ),
	.cout(\t|vga_component|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~13 .extended_lut = "off";
defparam \t|vga_component|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \t|vga_component|v_count[6] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[6] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \t|vga_component|Add1~9 (
// Equation(s):
// \t|vga_component|Add1~9_sumout  = SUM(( \t|vga_component|v_count [7] ) + ( GND ) + ( \t|vga_component|Add1~14  ))
// \t|vga_component|Add1~10  = CARRY(( \t|vga_component|v_count [7] ) + ( GND ) + ( \t|vga_component|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~9_sumout ),
	.cout(\t|vga_component|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~9 .extended_lut = "off";
defparam \t|vga_component|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N53
dffeas \t|vga_component|v_count[7] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[7] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \t|vga_component|Add1~5 (
// Equation(s):
// \t|vga_component|Add1~5_sumout  = SUM(( \t|vga_component|v_count [8] ) + ( GND ) + ( \t|vga_component|Add1~10  ))
// \t|vga_component|Add1~6  = CARRY(( \t|vga_component|v_count [8] ) + ( GND ) + ( \t|vga_component|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~5_sumout ),
	.cout(\t|vga_component|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~5 .extended_lut = "off";
defparam \t|vga_component|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \t|vga_component|v_count[8] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[8] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \t|vga_component|Add1~1 (
// Equation(s):
// \t|vga_component|Add1~1_sumout  = SUM(( \t|vga_component|v_count [9] ) + ( GND ) + ( \t|vga_component|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add1~1 .extended_lut = "off";
defparam \t|vga_component|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|vga_component|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N58
dffeas \t|vga_component|v_count[9] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[9] .is_wysiwyg = "true";
defparam \t|vga_component|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \t|vga_component|v_count_d[9] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[9] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \t|vga_component|h_count_d[8] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count[8]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[8] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N22
dffeas \t|vga_component|h_count[7]~DUPLICATE (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \t|vga_component|h_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \t|vga_component|h_count_d[7]~feeder (
// Equation(s):
// \t|vga_component|h_count_d[7]~feeder_combout  = \t|vga_component|h_count[7]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\t|vga_component|h_count[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|h_count_d[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|h_count_d[7]~feeder .extended_lut = "off";
defparam \t|vga_component|h_count_d[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \t|vga_component|h_count_d[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \t|vga_component|h_count_d[7] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|h_count_d[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[7] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N50
dffeas \t|vga_component|v_count_d[6] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[6] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N55
dffeas \t|vga_component|v_count[8]~DUPLICATE (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \t|vga_component|v_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \t|vga_component|v_count_d[8]~feeder (
// Equation(s):
// \t|vga_component|v_count_d[8]~feeder_combout  = \t|vga_component|v_count[8]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|vga_component|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|v_count_d[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|v_count_d[8]~feeder .extended_lut = "off";
defparam \t|vga_component|v_count_d[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \t|vga_component|v_count_d[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \t|vga_component|v_count_d[8] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|v_count_d[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[8] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \t|vga_component|v_count_d[5] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[5] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N52
dffeas \t|vga_component|v_count[7]~DUPLICATE (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\t|vga_component|Equal2~2_combout ),
	.sload(gnd),
	.ena(\t|vga_component|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \t|vga_component|v_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \t|vga_component|v_count_d[7] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count[7]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[7] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \t|vga_component|synchronization~0 (
// Equation(s):
// \t|vga_component|synchronization~0_combout  = ( \t|vga_component|v_count_d [7] & ( (\t|vga_component|v_count_d [6] & (\t|vga_component|v_count_d [8] & \t|vga_component|v_count_d [5])) ) )

	.dataa(!\t|vga_component|v_count_d [6]),
	.datab(gnd),
	.datac(!\t|vga_component|v_count_d [8]),
	.datad(!\t|vga_component|v_count_d [5]),
	.datae(gnd),
	.dataf(!\t|vga_component|v_count_d [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~0 .extended_lut = "off";
defparam \t|vga_component|synchronization~0 .lut_mask = 64'h0000000000050005;
defparam \t|vga_component|synchronization~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N8
dffeas \t|vga_component|h_count_d[9] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[9] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK~inputCLKENA0 (
	.inclk(\CLOCK~input_o ),
	.ena(vcc),
	.outclk(\CLOCK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \t|y[0]~1 (
// Equation(s):
// \t|y[0]~1_combout  = !\t|y [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|y[0]~1 .extended_lut = "off";
defparam \t|y[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \t|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \t|Add4~25 (
// Equation(s):
// \t|Add4~25_sumout  = SUM(( \t|x [0] ) + ( VCC ) + ( !VCC ))
// \t|Add4~26  = CARRY(( \t|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~25_sumout ),
	.cout(\t|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~25 .extended_lut = "off";
defparam \t|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \t|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \t|Add4~9 (
// Equation(s):
// \t|Add4~9_sumout  = SUM(( \t|x [5] ) + ( GND ) + ( \t|Add4~22  ))
// \t|Add4~10  = CARRY(( \t|x [5] ) + ( GND ) + ( \t|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~9_sumout ),
	.cout(\t|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~9 .extended_lut = "off";
defparam \t|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \t|Add4~5 (
// Equation(s):
// \t|Add4~5_sumout  = SUM(( \t|x [6] ) + ( GND ) + ( \t|Add4~10  ))
// \t|Add4~6  = CARRY(( \t|x [6] ) + ( GND ) + ( \t|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~5_sumout ),
	.cout(\t|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~5 .extended_lut = "off";
defparam \t|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \t|x[6] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[6] .is_wysiwyg = "true";
defparam \t|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \t|Add4~1 (
// Equation(s):
// \t|Add4~1_sumout  = SUM(( \t|x [7] ) + ( GND ) + ( \t|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Add4~1 .extended_lut = "off";
defparam \t|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \t|x[7] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[7] .is_wysiwyg = "true";
defparam \t|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \t|Equal2~0 (
// Equation(s):
// \t|Equal2~0_combout  = ( !\t|x [6] & ( (\t|x [2] & (\t|x [0] & \t|x [1])) ) )

	.dataa(gnd),
	.datab(!\t|x [2]),
	.datac(!\t|x [0]),
	.datad(!\t|x [1]),
	.datae(gnd),
	.dataf(!\t|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Equal2~0 .extended_lut = "off";
defparam \t|Equal2~0 .lut_mask = 64'h0003000300000000;
defparam \t|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \t|Equal3~0 (
// Equation(s):
// \t|Equal3~0_combout  = ( \t|Equal2~0_combout  & ( (\t|x [7] & (\t|x [4] & (\t|x [3] & !\t|x [5]))) ) )

	.dataa(!\t|x [7]),
	.datab(!\t|x [4]),
	.datac(!\t|x [3]),
	.datad(!\t|x [5]),
	.datae(gnd),
	.dataf(!\t|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Equal3~0 .extended_lut = "off";
defparam \t|Equal3~0 .lut_mask = 64'h0000000001000100;
defparam \t|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \t|x[0] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[0] .is_wysiwyg = "true";
defparam \t|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \t|Add4~29 (
// Equation(s):
// \t|Add4~29_sumout  = SUM(( \t|x [1] ) + ( GND ) + ( \t|Add4~26  ))
// \t|Add4~30  = CARRY(( \t|x [1] ) + ( GND ) + ( \t|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~29_sumout ),
	.cout(\t|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~29 .extended_lut = "off";
defparam \t|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \t|x[1] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[1] .is_wysiwyg = "true";
defparam \t|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \t|Add4~17 (
// Equation(s):
// \t|Add4~17_sumout  = SUM(( \t|x [2] ) + ( GND ) + ( \t|Add4~30  ))
// \t|Add4~18  = CARRY(( \t|x [2] ) + ( GND ) + ( \t|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~17_sumout ),
	.cout(\t|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~17 .extended_lut = "off";
defparam \t|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \t|x[2] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[2] .is_wysiwyg = "true";
defparam \t|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \t|Add4~13 (
// Equation(s):
// \t|Add4~13_sumout  = SUM(( \t|x [3] ) + ( GND ) + ( \t|Add4~18  ))
// \t|Add4~14  = CARRY(( \t|x [3] ) + ( GND ) + ( \t|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~13_sumout ),
	.cout(\t|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~13 .extended_lut = "off";
defparam \t|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \t|x[3] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[3] .is_wysiwyg = "true";
defparam \t|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \t|Add4~21 (
// Equation(s):
// \t|Add4~21_sumout  = SUM(( \t|x [4] ) + ( GND ) + ( \t|Add4~14  ))
// \t|Add4~22  = CARRY(( \t|x [4] ) + ( GND ) + ( \t|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add4~21_sumout ),
	.cout(\t|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \t|Add4~21 .extended_lut = "off";
defparam \t|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N14
dffeas \t|x[4] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[4] .is_wysiwyg = "true";
defparam \t|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \t|x[5] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t|Equal3~0_combout ),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|x[5] .is_wysiwyg = "true";
defparam \t|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \t|y[6]~0 (
// Equation(s):
// \t|y[6]~0_combout  = ( \t|x [3] & ( \t|Equal2~0_combout  & ( (\KEY[0]~input_o  & (!\t|x [5] & (\t|x [7] & \t|x [4]))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\t|x [5]),
	.datac(!\t|x [7]),
	.datad(!\t|x [4]),
	.datae(!\t|x [3]),
	.dataf(!\t|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|y[6]~0 .extended_lut = "off";
defparam \t|y[6]~0 .lut_mask = 64'h0000000000000004;
defparam \t|y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \t|y[0] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|y[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[0] .is_wysiwyg = "true";
defparam \t|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \t|Add3~21 (
// Equation(s):
// \t|Add3~21_sumout  = SUM(( \t|y [1] ) + ( \t|y [0] ) + ( !VCC ))
// \t|Add3~22  = CARRY(( \t|y [1] ) + ( \t|y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\t|y [0]),
	.datac(gnd),
	.datad(!\t|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~21_sumout ),
	.cout(\t|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \t|Add3~21 .extended_lut = "off";
defparam \t|Add3~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \t|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \t|y[1] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[1] .is_wysiwyg = "true";
defparam \t|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \t|Add3~17 (
// Equation(s):
// \t|Add3~17_sumout  = SUM(( \t|y [2] ) + ( GND ) + ( \t|Add3~22  ))
// \t|Add3~18  = CARRY(( \t|y [2] ) + ( GND ) + ( \t|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~17_sumout ),
	.cout(\t|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \t|Add3~17 .extended_lut = "off";
defparam \t|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \t|y[2] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[2] .is_wysiwyg = "true";
defparam \t|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \t|Add3~13 (
// Equation(s):
// \t|Add3~13_sumout  = SUM(( \t|y [3] ) + ( GND ) + ( \t|Add3~18  ))
// \t|Add3~14  = CARRY(( \t|y [3] ) + ( GND ) + ( \t|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~13_sumout ),
	.cout(\t|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \t|Add3~13 .extended_lut = "off";
defparam \t|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \t|y[3] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[3] .is_wysiwyg = "true";
defparam \t|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \t|Add3~9 (
// Equation(s):
// \t|Add3~9_sumout  = SUM(( \t|y [4] ) + ( GND ) + ( \t|Add3~14  ))
// \t|Add3~10  = CARRY(( \t|y [4] ) + ( GND ) + ( \t|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~9_sumout ),
	.cout(\t|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \t|Add3~9 .extended_lut = "off";
defparam \t|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \t|y[4] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[4] .is_wysiwyg = "true";
defparam \t|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \t|Add3~5 (
// Equation(s):
// \t|Add3~5_sumout  = SUM(( \t|y [5] ) + ( GND ) + ( \t|Add3~10  ))
// \t|Add3~6  = CARRY(( \t|y [5] ) + ( GND ) + ( \t|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~5_sumout ),
	.cout(\t|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \t|Add3~5 .extended_lut = "off";
defparam \t|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \t|y[5] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[5] .is_wysiwyg = "true";
defparam \t|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \t|Add3~1 (
// Equation(s):
// \t|Add3~1_sumout  = SUM(( \t|y [6] ) + ( GND ) + ( \t|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Add3~1 .extended_lut = "off";
defparam \t|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \t|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \t|y[6] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t|y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|y[6] .is_wysiwyg = "true";
defparam \t|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \t|Add2~9 (
// Equation(s):
// \t|Add2~9_sumout  = SUM(( !\t|y [0] $ (!\t|x [5]) ) + ( !VCC ) + ( !VCC ))
// \t|Add2~10  = CARRY(( !\t|y [0] $ (!\t|x [5]) ) + ( !VCC ) + ( !VCC ))
// \t|Add2~11  = SHARE((\t|y [0] & \t|x [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|y [0]),
	.datad(!\t|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add2~9_sumout ),
	.cout(\t|Add2~10 ),
	.shareout(\t|Add2~11 ));
// synopsys translate_off
defparam \t|Add2~9 .extended_lut = "off";
defparam \t|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \t|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \t|Add2~13 (
// Equation(s):
// \t|Add2~13_sumout  = SUM(( !\t|y [1] $ (!\t|x [6]) ) + ( \t|Add2~11  ) + ( \t|Add2~10  ))
// \t|Add2~14  = CARRY(( !\t|y [1] $ (!\t|x [6]) ) + ( \t|Add2~11  ) + ( \t|Add2~10  ))
// \t|Add2~15  = SHARE((\t|y [1] & \t|x [6]))

	.dataa(!\t|y [1]),
	.datab(gnd),
	.datac(!\t|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~10 ),
	.sharein(\t|Add2~11 ),
	.combout(),
	.sumout(\t|Add2~13_sumout ),
	.cout(\t|Add2~14 ),
	.shareout(\t|Add2~15 ));
// synopsys translate_off
defparam \t|Add2~13 .extended_lut = "off";
defparam \t|Add2~13 .lut_mask = 64'h0000050500005A5A;
defparam \t|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \t|Add2~17 (
// Equation(s):
// \t|Add2~17_sumout  = SUM(( !\t|y [0] $ (!\t|x [7] $ (\t|y [2])) ) + ( \t|Add2~15  ) + ( \t|Add2~14  ))
// \t|Add2~18  = CARRY(( !\t|y [0] $ (!\t|x [7] $ (\t|y [2])) ) + ( \t|Add2~15  ) + ( \t|Add2~14  ))
// \t|Add2~19  = SHARE((!\t|y [0] & (\t|x [7] & \t|y [2])) # (\t|y [0] & ((\t|y [2]) # (\t|x [7]))))

	.dataa(!\t|y [0]),
	.datab(gnd),
	.datac(!\t|x [7]),
	.datad(!\t|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~14 ),
	.sharein(\t|Add2~15 ),
	.combout(),
	.sumout(\t|Add2~17_sumout ),
	.cout(\t|Add2~18 ),
	.shareout(\t|Add2~19 ));
// synopsys translate_off
defparam \t|Add2~17 .extended_lut = "off";
defparam \t|Add2~17 .lut_mask = 64'h0000055F00005AA5;
defparam \t|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \t|Add2~21 (
// Equation(s):
// \t|Add2~21_sumout  = SUM(( !\t|y [1] $ (!\t|y [3]) ) + ( \t|Add2~19  ) + ( \t|Add2~18  ))
// \t|Add2~22  = CARRY(( !\t|y [1] $ (!\t|y [3]) ) + ( \t|Add2~19  ) + ( \t|Add2~18  ))
// \t|Add2~23  = SHARE((\t|y [1] & \t|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|y [1]),
	.datad(!\t|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~18 ),
	.sharein(\t|Add2~19 ),
	.combout(),
	.sumout(\t|Add2~21_sumout ),
	.cout(\t|Add2~22 ),
	.shareout(\t|Add2~23 ));
// synopsys translate_off
defparam \t|Add2~21 .extended_lut = "off";
defparam \t|Add2~21 .lut_mask = 64'h0000000F00000FF0;
defparam \t|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \t|Add2~25 (
// Equation(s):
// \t|Add2~25_sumout  = SUM(( !\t|y [4] $ (!\t|y [2]) ) + ( \t|Add2~23  ) + ( \t|Add2~22  ))
// \t|Add2~26  = CARRY(( !\t|y [4] $ (!\t|y [2]) ) + ( \t|Add2~23  ) + ( \t|Add2~22  ))
// \t|Add2~27  = SHARE((\t|y [4] & \t|y [2]))

	.dataa(gnd),
	.datab(!\t|y [4]),
	.datac(gnd),
	.datad(!\t|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~22 ),
	.sharein(\t|Add2~23 ),
	.combout(),
	.sumout(\t|Add2~25_sumout ),
	.cout(\t|Add2~26 ),
	.shareout(\t|Add2~27 ));
// synopsys translate_off
defparam \t|Add2~25 .extended_lut = "off";
defparam \t|Add2~25 .lut_mask = 64'h00000033000033CC;
defparam \t|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \t|Add2~29 (
// Equation(s):
// \t|Add2~29_sumout  = SUM(( !\t|y [5] $ (!\t|y [3]) ) + ( \t|Add2~27  ) + ( \t|Add2~26  ))
// \t|Add2~30  = CARRY(( !\t|y [5] $ (!\t|y [3]) ) + ( \t|Add2~27  ) + ( \t|Add2~26  ))
// \t|Add2~31  = SHARE((\t|y [5] & \t|y [3]))

	.dataa(!\t|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~26 ),
	.sharein(\t|Add2~27 ),
	.combout(),
	.sumout(\t|Add2~29_sumout ),
	.cout(\t|Add2~30 ),
	.shareout(\t|Add2~31 ));
// synopsys translate_off
defparam \t|Add2~29 .extended_lut = "off";
defparam \t|Add2~29 .lut_mask = 64'h00000055000055AA;
defparam \t|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \t|Add2~33 (
// Equation(s):
// \t|Add2~33_sumout  = SUM(( !\t|y [4] $ (!\t|y [6]) ) + ( \t|Add2~31  ) + ( \t|Add2~30  ))
// \t|Add2~34  = CARRY(( !\t|y [4] $ (!\t|y [6]) ) + ( \t|Add2~31  ) + ( \t|Add2~30  ))
// \t|Add2~35  = SHARE((\t|y [4] & \t|y [6]))

	.dataa(gnd),
	.datab(!\t|y [4]),
	.datac(gnd),
	.datad(!\t|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~30 ),
	.sharein(\t|Add2~31 ),
	.combout(),
	.sumout(\t|Add2~33_sumout ),
	.cout(\t|Add2~34 ),
	.shareout(\t|Add2~35 ));
// synopsys translate_off
defparam \t|Add2~33 .extended_lut = "off";
defparam \t|Add2~33 .lut_mask = 64'h00000033000033CC;
defparam \t|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \t|Add2~37 (
// Equation(s):
// \t|Add2~37_sumout  = SUM(( \t|y [5] ) + ( \t|Add2~35  ) + ( \t|Add2~34  ))
// \t|Add2~38  = CARRY(( \t|y [5] ) + ( \t|Add2~35  ) + ( \t|Add2~34  ))
// \t|Add2~39  = SHARE(GND)

	.dataa(!\t|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~34 ),
	.sharein(\t|Add2~35 ),
	.combout(),
	.sumout(\t|Add2~37_sumout ),
	.cout(\t|Add2~38 ),
	.shareout(\t|Add2~39 ));
// synopsys translate_off
defparam \t|Add2~37 .extended_lut = "off";
defparam \t|Add2~37 .lut_mask = 64'h0000000000005555;
defparam \t|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \t|Add2~1 (
// Equation(s):
// \t|Add2~1_sumout  = SUM(( \t|y [6] ) + ( \t|Add2~39  ) + ( \t|Add2~38  ))
// \t|Add2~2  = CARRY(( \t|y [6] ) + ( \t|Add2~39  ) + ( \t|Add2~38  ))
// \t|Add2~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~38 ),
	.sharein(\t|Add2~39 ),
	.combout(),
	.sumout(\t|Add2~1_sumout ),
	.cout(\t|Add2~2 ),
	.shareout(\t|Add2~3 ));
// synopsys translate_off
defparam \t|Add2~1 .extended_lut = "off";
defparam \t|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \t|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \t|Add2~5 (
// Equation(s):
// \t|Add2~5_sumout  = SUM(( GND ) + ( \t|Add2~3  ) + ( \t|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add2~2 ),
	.sharein(\t|Add2~3 ),
	.combout(),
	.sumout(\t|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Add2~5 .extended_lut = "off";
defparam \t|Add2~5 .lut_mask = 64'h0000000000000000;
defparam \t|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \t|normal_video_address[14] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[14] .is_wysiwyg = "true";
defparam \t|normal_video_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \t|clear_video_address[0] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|clear_video_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[0] .is_wysiwyg = "true";
defparam \t|clear_video_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \t|clear_video_address[0]~0 (
// Equation(s):
// \t|clear_video_address[0]~0_combout  = !\t|clear_video_address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|clear_video_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|clear_video_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|clear_video_address[0]~0 .extended_lut = "off";
defparam \t|clear_video_address[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \t|clear_video_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \t|clear_video_address[0]~DUPLICATE (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|clear_video_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \t|clear_video_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \t|Add0~9 (
// Equation(s):
// \t|Add0~9_sumout  = SUM(( \t|clear_video_address [1] ) + ( \t|clear_video_address[0]~DUPLICATE_q  ) + ( !VCC ))
// \t|Add0~10  = CARRY(( \t|clear_video_address [1] ) + ( \t|clear_video_address[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address[0]~DUPLICATE_q ),
	.datad(!\t|clear_video_address [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~9_sumout ),
	.cout(\t|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~9 .extended_lut = "off";
defparam \t|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \t|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \t|clear_video_address[1] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[1] .is_wysiwyg = "true";
defparam \t|clear_video_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \t|Add0~13 (
// Equation(s):
// \t|Add0~13_sumout  = SUM(( \t|clear_video_address [2] ) + ( GND ) + ( \t|Add0~10  ))
// \t|Add0~14  = CARRY(( \t|clear_video_address [2] ) + ( GND ) + ( \t|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~13_sumout ),
	.cout(\t|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~13 .extended_lut = "off";
defparam \t|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \t|clear_video_address[2] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[2] .is_wysiwyg = "true";
defparam \t|clear_video_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \t|Add0~17 (
// Equation(s):
// \t|Add0~17_sumout  = SUM(( \t|clear_video_address [3] ) + ( GND ) + ( \t|Add0~14  ))
// \t|Add0~18  = CARRY(( \t|clear_video_address [3] ) + ( GND ) + ( \t|Add0~14  ))

	.dataa(gnd),
	.datab(!\t|clear_video_address [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~17_sumout ),
	.cout(\t|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~17 .extended_lut = "off";
defparam \t|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \t|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \t|clear_video_address[3] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[3] .is_wysiwyg = "true";
defparam \t|clear_video_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \t|Add0~21 (
// Equation(s):
// \t|Add0~21_sumout  = SUM(( \t|clear_video_address [4] ) + ( GND ) + ( \t|Add0~18  ))
// \t|Add0~22  = CARRY(( \t|clear_video_address [4] ) + ( GND ) + ( \t|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~21_sumout ),
	.cout(\t|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~21 .extended_lut = "off";
defparam \t|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \t|clear_video_address[4] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[4] .is_wysiwyg = "true";
defparam \t|clear_video_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \t|Add0~25 (
// Equation(s):
// \t|Add0~25_sumout  = SUM(( \t|clear_video_address [5] ) + ( GND ) + ( \t|Add0~22  ))
// \t|Add0~26  = CARRY(( \t|clear_video_address [5] ) + ( GND ) + ( \t|Add0~22  ))

	.dataa(gnd),
	.datab(!\t|clear_video_address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~25_sumout ),
	.cout(\t|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~25 .extended_lut = "off";
defparam \t|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \t|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \t|clear_video_address[5] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[5] .is_wysiwyg = "true";
defparam \t|clear_video_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \t|Add0~29 (
// Equation(s):
// \t|Add0~29_sumout  = SUM(( \t|clear_video_address [6] ) + ( GND ) + ( \t|Add0~26  ))
// \t|Add0~30  = CARRY(( \t|clear_video_address [6] ) + ( GND ) + ( \t|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~29_sumout ),
	.cout(\t|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~29 .extended_lut = "off";
defparam \t|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \t|clear_video_address[6] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[6] .is_wysiwyg = "true";
defparam \t|clear_video_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \t|Add0~33 (
// Equation(s):
// \t|Add0~33_sumout  = SUM(( \t|clear_video_address [7] ) + ( GND ) + ( \t|Add0~30  ))
// \t|Add0~34  = CARRY(( \t|clear_video_address [7] ) + ( GND ) + ( \t|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~33_sumout ),
	.cout(\t|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~33 .extended_lut = "off";
defparam \t|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \t|clear_video_address[7] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[7] .is_wysiwyg = "true";
defparam \t|clear_video_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \t|Add0~37 (
// Equation(s):
// \t|Add0~37_sumout  = SUM(( \t|clear_video_address [8] ) + ( GND ) + ( \t|Add0~34  ))
// \t|Add0~38  = CARRY(( \t|clear_video_address [8] ) + ( GND ) + ( \t|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~37_sumout ),
	.cout(\t|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~37 .extended_lut = "off";
defparam \t|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \t|clear_video_address[8] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[8] .is_wysiwyg = "true";
defparam \t|clear_video_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \t|Add0~41 (
// Equation(s):
// \t|Add0~41_sumout  = SUM(( \t|clear_video_address [9] ) + ( GND ) + ( \t|Add0~38  ))
// \t|Add0~42  = CARRY(( \t|clear_video_address [9] ) + ( GND ) + ( \t|Add0~38  ))

	.dataa(gnd),
	.datab(!\t|clear_video_address [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~41_sumout ),
	.cout(\t|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~41 .extended_lut = "off";
defparam \t|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \t|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \t|clear_video_address[9] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[9] .is_wysiwyg = "true";
defparam \t|clear_video_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \t|Add0~45 (
// Equation(s):
// \t|Add0~45_sumout  = SUM(( \t|clear_video_address [10] ) + ( GND ) + ( \t|Add0~42  ))
// \t|Add0~46  = CARRY(( \t|clear_video_address [10] ) + ( GND ) + ( \t|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~45_sumout ),
	.cout(\t|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~45 .extended_lut = "off";
defparam \t|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N28
dffeas \t|clear_video_address[10] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[10] .is_wysiwyg = "true";
defparam \t|clear_video_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \t|Add0~49 (
// Equation(s):
// \t|Add0~49_sumout  = SUM(( \t|clear_video_address [11] ) + ( GND ) + ( \t|Add0~46  ))
// \t|Add0~50  = CARRY(( \t|clear_video_address [11] ) + ( GND ) + ( \t|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~49_sumout ),
	.cout(\t|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~49 .extended_lut = "off";
defparam \t|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \t|clear_video_address[11] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[11] .is_wysiwyg = "true";
defparam \t|clear_video_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \t|Add0~53 (
// Equation(s):
// \t|Add0~53_sumout  = SUM(( \t|clear_video_address [12] ) + ( GND ) + ( \t|Add0~50  ))
// \t|Add0~54  = CARRY(( \t|clear_video_address [12] ) + ( GND ) + ( \t|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~53_sumout ),
	.cout(\t|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~53 .extended_lut = "off";
defparam \t|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \t|clear_video_address[12] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[12] .is_wysiwyg = "true";
defparam \t|clear_video_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \t|state~0 (
// Equation(s):
// \t|state~0_combout  = ( \t|clear_video_address [2] & ( \t|clear_video_address [3] & ( (\t|clear_video_address [5] & (\t|clear_video_address [6] & (\t|clear_video_address [7] & \t|clear_video_address [4]))) ) ) )

	.dataa(!\t|clear_video_address [5]),
	.datab(!\t|clear_video_address [6]),
	.datac(!\t|clear_video_address [7]),
	.datad(!\t|clear_video_address [4]),
	.datae(!\t|clear_video_address [2]),
	.dataf(!\t|clear_video_address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|state~0 .extended_lut = "off";
defparam \t|state~0 .lut_mask = 64'h0000000000000001;
defparam \t|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \t|state~1 (
// Equation(s):
// \t|state~1_combout  = ( !\t|clear_video_address [10] & ( \t|clear_video_address [9] & ( (!\t|clear_video_address [8] & ((!\t|clear_video_address [1]) # ((!\t|state~0_combout ) # (!\t|clear_video_address [0])))) ) ) ) # ( !\t|clear_video_address [10] & ( 
// !\t|clear_video_address [9] ) )

	.dataa(!\t|clear_video_address [1]),
	.datab(!\t|state~0_combout ),
	.datac(!\t|clear_video_address [8]),
	.datad(!\t|clear_video_address [0]),
	.datae(!\t|clear_video_address [10]),
	.dataf(!\t|clear_video_address [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|state~1 .extended_lut = "off";
defparam \t|state~1 .lut_mask = 64'hFFFF0000F0E00000;
defparam \t|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \t|Add0~1 (
// Equation(s):
// \t|Add0~1_sumout  = SUM(( \t|clear_video_address [13] ) + ( GND ) + ( \t|Add0~54  ))
// \t|Add0~2  = CARRY(( \t|clear_video_address [13] ) + ( GND ) + ( \t|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~1_sumout ),
	.cout(\t|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \t|Add0~1 .extended_lut = "off";
defparam \t|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \t|clear_video_address[13] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[13] .is_wysiwyg = "true";
defparam \t|clear_video_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \t|Add0~5 (
// Equation(s):
// \t|Add0~5_sumout  = SUM(( \t|clear_video_address [14] ) + ( GND ) + ( \t|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\t|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Add0~5 .extended_lut = "off";
defparam \t|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \t|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N40
dffeas \t|clear_video_address[14] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[14] .is_wysiwyg = "true";
defparam \t|clear_video_address[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \t|state~2 (
// Equation(s):
// \t|state~2_combout  = ( \t|state~q  & ( \t|clear_video_address [14] ) ) # ( !\t|state~q  & ( \t|clear_video_address [14] & ( (((\t|clear_video_address [11] & !\t|state~1_combout )) # (\t|clear_video_address [13])) # (\t|clear_video_address [12]) ) ) ) # ( 
// \t|state~q  & ( !\t|clear_video_address [14] ) )

	.dataa(!\t|clear_video_address [11]),
	.datab(!\t|clear_video_address [12]),
	.datac(!\t|state~1_combout ),
	.datad(!\t|clear_video_address [13]),
	.datae(!\t|state~q ),
	.dataf(!\t|clear_video_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|state~2 .extended_lut = "off";
defparam \t|state~2 .lut_mask = 64'h0000FFFF73FFFFFF;
defparam \t|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \t|state (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|state~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|state .is_wysiwyg = "true";
defparam \t|state .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \t|normal_video_address[13] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[13] .is_wysiwyg = "true";
defparam \t|normal_video_address[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2] = ( \t|clear_video_address [14] & ( (!\t|state~q  & (((!\t|clear_video_address [13])))) # (\t|state~q  & (\t|normal_video_address [14] & (!\t|normal_video_address [13]))) ) ) # 
// ( !\t|clear_video_address [14] & ( (\t|normal_video_address [14] & (\t|state~q  & !\t|normal_video_address [13])) ) )

	.dataa(!\t|normal_video_address [14]),
	.datab(!\t|state~q ),
	.datac(!\t|normal_video_address [13]),
	.datad(!\t|clear_video_address [13]),
	.datae(gnd),
	.dataf(!\t|clear_video_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h10101010DC10DC10;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \t|vga_component|Add3~9 (
// Equation(s):
// \t|vga_component|Add3~9_sumout  = SUM(( !\t|vga_component|v_count[2]~DUPLICATE_q  $ (!\t|vga_component|h_count[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \t|vga_component|Add3~10  = CARRY(( !\t|vga_component|v_count[2]~DUPLICATE_q  $ (!\t|vga_component|h_count[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \t|vga_component|Add3~11  = SHARE((\t|vga_component|v_count[2]~DUPLICATE_q  & \t|vga_component|h_count[7]~DUPLICATE_q ))

	.dataa(!\t|vga_component|v_count[2]~DUPLICATE_q ),
	.datab(!\t|vga_component|h_count[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\t|vga_component|Add3~9_sumout ),
	.cout(\t|vga_component|Add3~10 ),
	.shareout(\t|vga_component|Add3~11 ));
// synopsys translate_off
defparam \t|vga_component|Add3~9 .extended_lut = "off";
defparam \t|vga_component|Add3~9 .lut_mask = 64'h0000111100006666;
defparam \t|vga_component|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \t|vga_component|Add3~13 (
// Equation(s):
// \t|vga_component|Add3~13_sumout  = SUM(( !\t|vga_component|v_count [3] $ (!\t|vga_component|h_count[8]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~11  ) + ( \t|vga_component|Add3~10  ))
// \t|vga_component|Add3~14  = CARRY(( !\t|vga_component|v_count [3] $ (!\t|vga_component|h_count[8]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~11  ) + ( \t|vga_component|Add3~10  ))
// \t|vga_component|Add3~15  = SHARE((\t|vga_component|v_count [3] & \t|vga_component|h_count[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|vga_component|v_count [3]),
	.datad(!\t|vga_component|h_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~10 ),
	.sharein(\t|vga_component|Add3~11 ),
	.combout(),
	.sumout(\t|vga_component|Add3~13_sumout ),
	.cout(\t|vga_component|Add3~14 ),
	.shareout(\t|vga_component|Add3~15 ));
// synopsys translate_off
defparam \t|vga_component|Add3~13 .extended_lut = "off";
defparam \t|vga_component|Add3~13 .lut_mask = 64'h0000000F00000FF0;
defparam \t|vga_component|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \t|vga_component|Add3~17 (
// Equation(s):
// \t|vga_component|Add3~17_sumout  = SUM(( !\t|vga_component|h_count [9] $ (!\t|vga_component|v_count [2] $ (\t|vga_component|v_count [4])) ) + ( \t|vga_component|Add3~15  ) + ( \t|vga_component|Add3~14  ))
// \t|vga_component|Add3~18  = CARRY(( !\t|vga_component|h_count [9] $ (!\t|vga_component|v_count [2] $ (\t|vga_component|v_count [4])) ) + ( \t|vga_component|Add3~15  ) + ( \t|vga_component|Add3~14  ))
// \t|vga_component|Add3~19  = SHARE((!\t|vga_component|h_count [9] & (\t|vga_component|v_count [2] & \t|vga_component|v_count [4])) # (\t|vga_component|h_count [9] & ((\t|vga_component|v_count [4]) # (\t|vga_component|v_count [2]))))

	.dataa(gnd),
	.datab(!\t|vga_component|h_count [9]),
	.datac(!\t|vga_component|v_count [2]),
	.datad(!\t|vga_component|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~14 ),
	.sharein(\t|vga_component|Add3~15 ),
	.combout(),
	.sumout(\t|vga_component|Add3~17_sumout ),
	.cout(\t|vga_component|Add3~18 ),
	.shareout(\t|vga_component|Add3~19 ));
// synopsys translate_off
defparam \t|vga_component|Add3~17 .extended_lut = "off";
defparam \t|vga_component|Add3~17 .lut_mask = 64'h0000033F00003CC3;
defparam \t|vga_component|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \t|vga_component|Add3~21 (
// Equation(s):
// \t|vga_component|Add3~21_sumout  = SUM(( !\t|vga_component|v_count [5] $ (!\t|vga_component|v_count [3]) ) + ( \t|vga_component|Add3~19  ) + ( \t|vga_component|Add3~18  ))
// \t|vga_component|Add3~22  = CARRY(( !\t|vga_component|v_count [5] $ (!\t|vga_component|v_count [3]) ) + ( \t|vga_component|Add3~19  ) + ( \t|vga_component|Add3~18  ))
// \t|vga_component|Add3~23  = SHARE((\t|vga_component|v_count [5] & \t|vga_component|v_count [3]))

	.dataa(!\t|vga_component|v_count [5]),
	.datab(gnd),
	.datac(!\t|vga_component|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~18 ),
	.sharein(\t|vga_component|Add3~19 ),
	.combout(),
	.sumout(\t|vga_component|Add3~21_sumout ),
	.cout(\t|vga_component|Add3~22 ),
	.shareout(\t|vga_component|Add3~23 ));
// synopsys translate_off
defparam \t|vga_component|Add3~21 .extended_lut = "off";
defparam \t|vga_component|Add3~21 .lut_mask = 64'h0000050500005A5A;
defparam \t|vga_component|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \t|vga_component|Add3~25 (
// Equation(s):
// \t|vga_component|Add3~25_sumout  = SUM(( !\t|vga_component|v_count [4] $ (!\t|vga_component|v_count [6]) ) + ( \t|vga_component|Add3~23  ) + ( \t|vga_component|Add3~22  ))
// \t|vga_component|Add3~26  = CARRY(( !\t|vga_component|v_count [4] $ (!\t|vga_component|v_count [6]) ) + ( \t|vga_component|Add3~23  ) + ( \t|vga_component|Add3~22  ))
// \t|vga_component|Add3~27  = SHARE((\t|vga_component|v_count [4] & \t|vga_component|v_count [6]))

	.dataa(gnd),
	.datab(!\t|vga_component|v_count [4]),
	.datac(gnd),
	.datad(!\t|vga_component|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~22 ),
	.sharein(\t|vga_component|Add3~23 ),
	.combout(),
	.sumout(\t|vga_component|Add3~25_sumout ),
	.cout(\t|vga_component|Add3~26 ),
	.shareout(\t|vga_component|Add3~27 ));
// synopsys translate_off
defparam \t|vga_component|Add3~25 .extended_lut = "off";
defparam \t|vga_component|Add3~25 .lut_mask = 64'h00000033000033CC;
defparam \t|vga_component|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \t|vga_component|Add3~29 (
// Equation(s):
// \t|vga_component|Add3~29_sumout  = SUM(( !\t|vga_component|v_count [5] $ (!\t|vga_component|v_count[7]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~27  ) + ( \t|vga_component|Add3~26  ))
// \t|vga_component|Add3~30  = CARRY(( !\t|vga_component|v_count [5] $ (!\t|vga_component|v_count[7]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~27  ) + ( \t|vga_component|Add3~26  ))
// \t|vga_component|Add3~31  = SHARE((\t|vga_component|v_count [5] & \t|vga_component|v_count[7]~DUPLICATE_q ))

	.dataa(!\t|vga_component|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|vga_component|v_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~26 ),
	.sharein(\t|vga_component|Add3~27 ),
	.combout(),
	.sumout(\t|vga_component|Add3~29_sumout ),
	.cout(\t|vga_component|Add3~30 ),
	.shareout(\t|vga_component|Add3~31 ));
// synopsys translate_off
defparam \t|vga_component|Add3~29 .extended_lut = "off";
defparam \t|vga_component|Add3~29 .lut_mask = 64'h00000055000055AA;
defparam \t|vga_component|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \t|vga_component|Add3~33 (
// Equation(s):
// \t|vga_component|Add3~33_sumout  = SUM(( !\t|vga_component|v_count[8]~DUPLICATE_q  $ (!\t|vga_component|v_count [6]) ) + ( \t|vga_component|Add3~31  ) + ( \t|vga_component|Add3~30  ))
// \t|vga_component|Add3~34  = CARRY(( !\t|vga_component|v_count[8]~DUPLICATE_q  $ (!\t|vga_component|v_count [6]) ) + ( \t|vga_component|Add3~31  ) + ( \t|vga_component|Add3~30  ))
// \t|vga_component|Add3~35  = SHARE((\t|vga_component|v_count[8]~DUPLICATE_q  & \t|vga_component|v_count [6]))

	.dataa(!\t|vga_component|v_count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\t|vga_component|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~30 ),
	.sharein(\t|vga_component|Add3~31 ),
	.combout(),
	.sumout(\t|vga_component|Add3~33_sumout ),
	.cout(\t|vga_component|Add3~34 ),
	.shareout(\t|vga_component|Add3~35 ));
// synopsys translate_off
defparam \t|vga_component|Add3~33 .extended_lut = "off";
defparam \t|vga_component|Add3~33 .lut_mask = 64'h0000050500005A5A;
defparam \t|vga_component|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \t|vga_component|Add3~37 (
// Equation(s):
// \t|vga_component|Add3~37_sumout  = SUM(( !\t|vga_component|v_count [9] $ (!\t|vga_component|v_count[7]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~35  ) + ( \t|vga_component|Add3~34  ))
// \t|vga_component|Add3~38  = CARRY(( !\t|vga_component|v_count [9] $ (!\t|vga_component|v_count[7]~DUPLICATE_q ) ) + ( \t|vga_component|Add3~35  ) + ( \t|vga_component|Add3~34  ))
// \t|vga_component|Add3~39  = SHARE((\t|vga_component|v_count [9] & \t|vga_component|v_count[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\t|vga_component|v_count [9]),
	.datac(gnd),
	.datad(!\t|vga_component|v_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~34 ),
	.sharein(\t|vga_component|Add3~35 ),
	.combout(),
	.sumout(\t|vga_component|Add3~37_sumout ),
	.cout(\t|vga_component|Add3~38 ),
	.shareout(\t|vga_component|Add3~39 ));
// synopsys translate_off
defparam \t|vga_component|Add3~37 .extended_lut = "off";
defparam \t|vga_component|Add3~37 .lut_mask = 64'h00000033000033CC;
defparam \t|vga_component|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \t|vga_component|Add3~1 (
// Equation(s):
// \t|vga_component|Add3~1_sumout  = SUM(( \t|vga_component|v_count[8]~DUPLICATE_q  ) + ( \t|vga_component|Add3~39  ) + ( \t|vga_component|Add3~38  ))
// \t|vga_component|Add3~2  = CARRY(( \t|vga_component|v_count[8]~DUPLICATE_q  ) + ( \t|vga_component|Add3~39  ) + ( \t|vga_component|Add3~38  ))
// \t|vga_component|Add3~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|vga_component|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~38 ),
	.sharein(\t|vga_component|Add3~39 ),
	.combout(),
	.sumout(\t|vga_component|Add3~1_sumout ),
	.cout(\t|vga_component|Add3~2 ),
	.shareout(\t|vga_component|Add3~3 ));
// synopsys translate_off
defparam \t|vga_component|Add3~1 .extended_lut = "off";
defparam \t|vga_component|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \t|vga_component|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \t|vga_component|Add3~5 (
// Equation(s):
// \t|vga_component|Add3~5_sumout  = SUM(( \t|vga_component|v_count [9] ) + ( \t|vga_component|Add3~3  ) + ( \t|vga_component|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|vga_component|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\t|vga_component|Add3~2 ),
	.sharein(\t|vga_component|Add3~3 ),
	.combout(),
	.sumout(\t|vga_component|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|Add3~5 .extended_lut = "off";
defparam \t|vga_component|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \t|vga_component|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2] = (\t|vga_component|Add3~5_sumout  & !\t|vga_component|Add3~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|vga_component|Add3~5_sumout ),
	.datad(!\t|vga_component|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0F000F000F000F00;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \t|vga_writer~3 (
// Equation(s):
// \t|vga_writer~3_combout  = ( !\t|x [7] & ( !\t|x [6] & ( (!\t|x [5] & (((\t|x [1]) # (\t|x [2])) # (\t|x [0]))) ) ) )

	.dataa(!\t|x [0]),
	.datab(!\t|x [2]),
	.datac(!\t|x [1]),
	.datad(!\t|x [5]),
	.datae(!\t|x [7]),
	.dataf(!\t|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~3 .extended_lut = "off";
defparam \t|vga_writer~3 .lut_mask = 64'h7F00000000000000;
defparam \t|vga_writer~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \t|vga_writer~9 (
// Equation(s):
// \t|vga_writer~9_combout  = ( !\t|x [3] & ( (\t|x [4] & ((!\t|x [1]) # (!\t|x [2]))) ) )

	.dataa(!\t|x [1]),
	.datab(!\t|x [4]),
	.datac(!\t|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~9 .extended_lut = "off";
defparam \t|vga_writer~9 .lut_mask = 64'h3232323200000000;
defparam \t|vga_writer~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \t|vga_writer~5 (
// Equation(s):
// \t|vga_writer~5_combout  = ( \t|x [3] & ( (!\t|x [1]) # (!\t|x [2]) ) )

	.dataa(!\t|x [1]),
	.datab(!\t|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~5 .extended_lut = "off";
defparam \t|vga_writer~5 .lut_mask = 64'h00000000EEEEEEEE;
defparam \t|vga_writer~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \t|LessThan7~0 (
// Equation(s):
// \t|LessThan7~0_combout  = ( !\t|y [6] & ( !\t|y [5] ) )

	.dataa(gnd),
	.datab(!\t|y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan7~0 .extended_lut = "off";
defparam \t|LessThan7~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \t|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \t|LessThan17~0 (
// Equation(s):
// \t|LessThan17~0_combout  = ( \t|y [0] & ( (!\t|y [4] & ((!\t|y [2]) # (!\t|y [3]))) ) ) # ( !\t|y [0] & ( (!\t|y [4] & ((!\t|y [2]) # ((!\t|y [3]) # (!\t|y [1])))) ) )

	.dataa(!\t|y [2]),
	.datab(!\t|y [4]),
	.datac(!\t|y [3]),
	.datad(!\t|y [1]),
	.datae(gnd),
	.dataf(!\t|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan17~0 .extended_lut = "off";
defparam \t|LessThan17~0 .lut_mask = 64'hCCC8CCC8C8C8C8C8;
defparam \t|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \t|vga_writer~4 (
// Equation(s):
// \t|vga_writer~4_combout  = ( \t|y [4] & ( ((\t|y [1]) # (\t|y [3])) # (\t|y [2]) ) )

	.dataa(!\t|y [2]),
	.datab(!\t|y [3]),
	.datac(!\t|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~4 .extended_lut = "off";
defparam \t|vga_writer~4 .lut_mask = 64'h000000007F7F7F7F;
defparam \t|vga_writer~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \t|vga_writer~12 (
// Equation(s):
// \t|vga_writer~12_combout  = ( !\t|vga_writer~4_combout  & ( (\t|LessThan7~0_combout  & !\t|LessThan17~0_combout ) ) )

	.dataa(gnd),
	.datab(!\t|LessThan7~0_combout ),
	.datac(!\t|LessThan17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|vga_writer~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~12 .extended_lut = "off";
defparam \t|vga_writer~12 .lut_mask = 64'h3030303000000000;
defparam \t|vga_writer~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \t|normal_video_word~2 (
// Equation(s):
// \t|normal_video_word~2_combout  = ( \t|vga_writer~12_combout  & ( (\t|vga_writer~3_combout  & (((\t|vga_writer~5_combout  & !\t|x [4])) # (\t|vga_writer~9_combout ))) ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|vga_writer~9_combout ),
	.datac(!\t|vga_writer~5_combout ),
	.datad(!\t|x [4]),
	.datae(gnd),
	.dataf(!\t|vga_writer~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~2 .extended_lut = "off";
defparam \t|normal_video_word~2 .lut_mask = 64'h0000000015111511;
defparam \t|normal_video_word~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \t|vga_writer~1 (
// Equation(s):
// \t|vga_writer~1_combout  = ( \t|x [3] & ( (!\t|x [4] & (\t|x [2] & ((\t|x [0]) # (\t|x [1])))) ) ) # ( !\t|x [3] & ( (!\t|x [1] & (\t|x [4] & !\t|x [2])) ) )

	.dataa(!\t|x [1]),
	.datab(!\t|x [4]),
	.datac(!\t|x [2]),
	.datad(!\t|x [0]),
	.datae(gnd),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~1 .extended_lut = "off";
defparam \t|vga_writer~1 .lut_mask = 64'h20202020040C040C;
defparam \t|vga_writer~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \t|LessThan24~0 (
// Equation(s):
// \t|LessThan24~0_combout  = ( \t|y [3] & ( (\t|y [4] & ((\t|y [2]) # (\t|y [1]))) ) )

	.dataa(gnd),
	.datab(!\t|y [4]),
	.datac(!\t|y [1]),
	.datad(!\t|y [2]),
	.datae(gnd),
	.dataf(!\t|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan24~0 .extended_lut = "off";
defparam \t|LessThan24~0 .lut_mask = 64'h0000000003330333;
defparam \t|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \t|LessThan23~0 (
// Equation(s):
// \t|LessThan23~0_combout  = ( \t|y [0] & ( (\t|y [4] & ((\t|y [3]) # (\t|y [2]))) ) ) # ( !\t|y [0] & ( (\t|y [4] & (((\t|y [2] & \t|y [1])) # (\t|y [3]))) ) )

	.dataa(!\t|y [2]),
	.datab(!\t|y [4]),
	.datac(!\t|y [1]),
	.datad(!\t|y [3]),
	.datae(gnd),
	.dataf(!\t|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan23~0 .extended_lut = "off";
defparam \t|LessThan23~0 .lut_mask = 64'h0133013311331133;
defparam \t|LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \t|vga_writer~0 (
// Equation(s):
// \t|vga_writer~0_combout  = (!\t|x [6] & (!\t|x [5] & !\t|x [7]))

	.dataa(gnd),
	.datab(!\t|x [6]),
	.datac(!\t|x [5]),
	.datad(!\t|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~0 .extended_lut = "off";
defparam \t|vga_writer~0 .lut_mask = 64'hC000C000C000C000;
defparam \t|vga_writer~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \t|vga_writer~2 (
// Equation(s):
// \t|vga_writer~2_combout  = ( \t|LessThan23~0_combout  & ( \t|vga_writer~0_combout  & ( (\t|LessThan7~0_combout  & (\t|vga_writer~1_combout  & !\t|LessThan24~0_combout )) ) ) )

	.dataa(!\t|LessThan7~0_combout ),
	.datab(gnd),
	.datac(!\t|vga_writer~1_combout ),
	.datad(!\t|LessThan24~0_combout ),
	.datae(!\t|LessThan23~0_combout ),
	.dataf(!\t|vga_writer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~2 .extended_lut = "off";
defparam \t|vga_writer~2 .lut_mask = 64'h0000000000000500;
defparam \t|vga_writer~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \state.jogando~0 (
// Equation(s):
// \state.jogando~0_combout  = ( !\state.inicio~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.inicio~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.jogando~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.jogando~0 .extended_lut = "off";
defparam \state.jogando~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \state.jogando~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \last_key_state~0 (
// Equation(s):
// \last_key_state~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_key_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_key_state~0 .extended_lut = "off";
defparam \last_key_state~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \last_key_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N35
dffeas last_key_state(
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\last_key_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_key_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_key_state.is_wysiwyg = "true";
defparam last_key_state.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \key_pressed~0 (
// Equation(s):
// \key_pressed~0_combout  = (!\KEY[1]~input_o  & (!\last_key_state~q  & !\key_pressed~q ))

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\last_key_state~q ),
	.datad(!\key_pressed~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_pressed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_pressed~0 .extended_lut = "off";
defparam \key_pressed~0 .lut_mask = 64'hC000C000C000C000;
defparam \key_pressed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N31
dffeas key_pressed(
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\key_pressed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_pressed~q ),
	.prn(vcc));
// synopsys translate_off
defparam key_pressed.is_wysiwyg = "true";
defparam key_pressed.power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N22
dffeas \state.jogando (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\state.jogando~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key_pressed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.jogando~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.jogando .is_wysiwyg = "true";
defparam \state.jogando .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N32
dffeas \state.resultado (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state.jogando~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_pressed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.resultado~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.resultado .is_wysiwyg = "true";
defparam \state.resultado .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N33
cyclonev_lcell_comb \state.inicio~0 (
// Equation(s):
// \state.inicio~0_combout  = !\state.resultado~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.resultado~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.inicio~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.inicio~0 .extended_lut = "off";
defparam \state.inicio~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \state.inicio~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N34
dffeas \state.inicio (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\state.inicio~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key_pressed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.inicio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.inicio .is_wysiwyg = "true";
defparam \state.inicio .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \t|vga_writer~7 (
// Equation(s):
// \t|vga_writer~7_combout  = ( \t|x [3] & ( (!\t|x [1] & !\t|x [2]) ) ) # ( !\t|x [3] & ( (\t|x [2] & ((\t|x [0]) # (\t|x [1]))) ) )

	.dataa(!\t|x [1]),
	.datab(!\t|x [2]),
	.datac(!\t|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~7 .extended_lut = "off";
defparam \t|vga_writer~7 .lut_mask = 64'h1313131388888888;
defparam \t|vga_writer~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \t|vga_writer~8 (
// Equation(s):
// \t|vga_writer~8_combout  = ( \t|LessThan7~0_combout  & ( \t|x [4] & ( (!\t|LessThan24~0_combout  & (\t|vga_writer~7_combout  & (\t|vga_writer~0_combout  & \t|LessThan23~0_combout ))) ) ) )

	.dataa(!\t|LessThan24~0_combout ),
	.datab(!\t|vga_writer~7_combout ),
	.datac(!\t|vga_writer~0_combout ),
	.datad(!\t|LessThan23~0_combout ),
	.datae(!\t|LessThan7~0_combout ),
	.dataf(!\t|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~8 .extended_lut = "off";
defparam \t|vga_writer~8 .lut_mask = 64'h0000000000000002;
defparam \t|vga_writer~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \t|vga_writer~11 (
// Equation(s):
// \t|vga_writer~11_combout  = ( !\t|y [2] & ( \t|y [5] & ( (!\t|y [6] & (!\t|y [4] & (!\t|y [1] & !\t|y [3]))) ) ) ) # ( \t|y [2] & ( !\t|y [5] & ( (!\t|y [6] & (\t|y [4] & \t|y [3])) ) ) )

	.dataa(!\t|y [6]),
	.datab(!\t|y [4]),
	.datac(!\t|y [1]),
	.datad(!\t|y [3]),
	.datae(!\t|y [2]),
	.dataf(!\t|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~11 .extended_lut = "off";
defparam \t|vga_writer~11 .lut_mask = 64'h0000002280000000;
defparam \t|vga_writer~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \t|vga_writer~10 (
// Equation(s):
// \t|vga_writer~10_combout  = ( !\t|y [0] & ( (!\t|y [1] & !\t|y [5]) ) )

	.dataa(!\t|y [1]),
	.datab(gnd),
	.datac(!\t|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~10 .extended_lut = "off";
defparam \t|vga_writer~10 .lut_mask = 64'hA0A0A0A000000000;
defparam \t|vga_writer~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \t|normal_video_word~0 (
// Equation(s):
// \t|normal_video_word~0_combout  = ( \t|vga_writer~10_combout  & ( \state.jogando~q  ) ) # ( !\t|vga_writer~10_combout  & ( (\state.jogando~q  & ((!\t|vga_writer~3_combout ) # ((!\t|vga_writer~9_combout ) # (!\t|vga_writer~11_combout )))) ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|vga_writer~9_combout ),
	.datac(!\state.jogando~q ),
	.datad(!\t|vga_writer~11_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~0 .extended_lut = "off";
defparam \t|normal_video_word~0 .lut_mask = 64'h0F0E0F0E0F0F0F0F;
defparam \t|normal_video_word~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \t|vga_writer~6 (
// Equation(s):
// \t|vga_writer~6_combout  = ( \t|x [4] & ( \t|vga_writer~3_combout  & ( (!\t|vga_writer~4_combout  & (\t|LessThan7~0_combout  & (!\t|LessThan17~0_combout  & \t|vga_writer~5_combout ))) ) ) )

	.dataa(!\t|vga_writer~4_combout ),
	.datab(!\t|LessThan7~0_combout ),
	.datac(!\t|LessThan17~0_combout ),
	.datad(!\t|vga_writer~5_combout ),
	.datae(!\t|x [4]),
	.dataf(!\t|vga_writer~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~6 .extended_lut = "off";
defparam \t|vga_writer~6 .lut_mask = 64'h0000000000000020;
defparam \t|vga_writer~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \t|normal_video_word~13 (
// Equation(s):
// \t|normal_video_word~13_combout  = ( \t|normal_video_word~0_combout  & ( !\t|vga_writer~6_combout  & ( (!\t|normal_video_word~2_combout  & (!\t|vga_writer~2_combout  & (\state.inicio~q  & !\t|vga_writer~8_combout ))) ) ) )

	.dataa(!\t|normal_video_word~2_combout ),
	.datab(!\t|vga_writer~2_combout ),
	.datac(!\state.inicio~q ),
	.datad(!\t|vga_writer~8_combout ),
	.datae(!\t|normal_video_word~0_combout ),
	.dataf(!\t|vga_writer~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~13 .extended_lut = "off";
defparam \t|normal_video_word~13 .lut_mask = 64'h0000080000000000;
defparam \t|normal_video_word~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \t|normal_video_word~9 (
// Equation(s):
// \t|normal_video_word~9_combout  = ( !\SW[4]~input_o  & ( \t|vga_writer~0_combout  & ( ((!\t|LessThan23~0_combout ) # ((!\t|LessThan7~0_combout ) # (!\t|vga_writer~1_combout ))) # (\t|LessThan24~0_combout ) ) ) ) # ( !\SW[4]~input_o  & ( 
// !\t|vga_writer~0_combout  ) )

	.dataa(!\t|LessThan24~0_combout ),
	.datab(!\t|LessThan23~0_combout ),
	.datac(!\t|LessThan7~0_combout ),
	.datad(!\t|vga_writer~1_combout ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\t|vga_writer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~9 .extended_lut = "off";
defparam \t|normal_video_word~9 .lut_mask = 64'hFFFF0000FFFD0000;
defparam \t|normal_video_word~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \t|normal_video_word~8 (
// Equation(s):
// \t|normal_video_word~8_combout  = ( \t|LessThan7~0_combout  & ( \t|vga_writer~0_combout  & ( (!\SW[8]~input_o  & (\t|vga_writer~1_combout  & (!\t|LessThan24~0_combout  & \t|LessThan23~0_combout ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\t|vga_writer~1_combout ),
	.datac(!\t|LessThan24~0_combout ),
	.datad(!\t|LessThan23~0_combout ),
	.datae(!\t|LessThan7~0_combout ),
	.dataf(!\t|vga_writer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~8 .extended_lut = "off";
defparam \t|normal_video_word~8 .lut_mask = 64'h0000000000000020;
defparam \t|normal_video_word~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \t|normal_video_word~10 (
// Equation(s):
// \t|normal_video_word~10_combout  = ( \t|normal_video_word~8_combout  & ( \t|vga_writer~6_combout  & ( (\t|normal_video_word~0_combout  & (\state.inicio~q  & !\t|vga_writer~8_combout )) ) ) ) # ( !\t|normal_video_word~8_combout  & ( \t|vga_writer~6_combout 
//  & ( (\t|normal_video_word~0_combout  & (\t|normal_video_word~9_combout  & (\state.inicio~q  & !\t|vga_writer~8_combout ))) ) ) ) # ( \t|normal_video_word~8_combout  & ( !\t|vga_writer~6_combout  & ( (\t|normal_video_word~0_combout  & (\state.inicio~q  & 
// !\t|vga_writer~8_combout )) ) ) )

	.dataa(!\t|normal_video_word~0_combout ),
	.datab(!\t|normal_video_word~9_combout ),
	.datac(!\state.inicio~q ),
	.datad(!\t|vga_writer~8_combout ),
	.datae(!\t|normal_video_word~8_combout ),
	.dataf(!\t|vga_writer~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~10 .extended_lut = "off";
defparam \t|normal_video_word~10 .lut_mask = 64'h0000050001000500;
defparam \t|normal_video_word~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \t|vga_writer~19 (
// Equation(s):
// \t|vga_writer~19_combout  = ( !\t|LessThan17~0_combout  & ( (\t|vga_writer~3_combout  & (\t|LessThan7~0_combout  & (!\t|vga_writer~4_combout  & \t|vga_writer~9_combout ))) ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|LessThan7~0_combout ),
	.datac(!\t|vga_writer~4_combout ),
	.datad(!\t|vga_writer~9_combout ),
	.datae(gnd),
	.dataf(!\t|LessThan17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~19 .extended_lut = "off";
defparam \t|vga_writer~19 .lut_mask = 64'h0010001000000000;
defparam \t|vga_writer~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \t|vga_writer~20 (
// Equation(s):
// \t|vga_writer~20_combout  = ( !\t|vga_writer~4_combout  & ( (\t|vga_writer~3_combout  & (\t|LessThan7~0_combout  & (\t|vga_writer~5_combout  & !\t|LessThan17~0_combout ))) ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|LessThan7~0_combout ),
	.datac(!\t|vga_writer~5_combout ),
	.datad(!\t|LessThan17~0_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~20 .extended_lut = "off";
defparam \t|vga_writer~20 .lut_mask = 64'h0100010000000000;
defparam \t|vga_writer~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \t|normal_video_word~11 (
// Equation(s):
// \t|normal_video_word~11_combout  = ( \t|vga_writer~20_combout  & ( \SW[6]~input_o  & ( (\t|vga_writer~19_combout  & (\state.inicio~q  & !\SW[5]~input_o )) ) ) ) # ( !\t|vga_writer~20_combout  & ( \SW[6]~input_o  & ( (\t|vga_writer~19_combout  & 
// (\state.inicio~q  & !\SW[5]~input_o )) ) ) ) # ( \t|vga_writer~20_combout  & ( !\SW[6]~input_o  & ( (\state.inicio~q  & ((!\t|vga_writer~19_combout  & ((!\t|x [4]))) # (\t|vga_writer~19_combout  & (!\SW[5]~input_o )))) ) ) ) # ( !\t|vga_writer~20_combout  
// & ( !\SW[6]~input_o  & ( (\t|vga_writer~19_combout  & (\state.inicio~q  & !\SW[5]~input_o )) ) ) )

	.dataa(!\t|vga_writer~19_combout ),
	.datab(!\state.inicio~q ),
	.datac(!\SW[5]~input_o ),
	.datad(!\t|x [4]),
	.datae(!\t|vga_writer~20_combout ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~11 .extended_lut = "off";
defparam \t|normal_video_word~11 .lut_mask = 64'h1010321010101010;
defparam \t|normal_video_word~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \t|normal_video_word~1 (
// Equation(s):
// \t|normal_video_word~1_combout  = ( !\t|vga_writer~6_combout  & ( (!\t|vga_writer~8_combout  & (\t|normal_video_word~0_combout  & !\t|vga_writer~2_combout )) ) )

	.dataa(gnd),
	.datab(!\t|vga_writer~8_combout ),
	.datac(!\t|normal_video_word~0_combout ),
	.datad(!\t|vga_writer~2_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~1 .extended_lut = "off";
defparam \t|normal_video_word~1 .lut_mask = 64'h0C000C0000000000;
defparam \t|normal_video_word~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \t|vga_writer~13 (
// Equation(s):
// \t|vga_writer~13_combout  = ( !\t|x [4] & ( !\t|x [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|x [3]),
	.datae(gnd),
	.dataf(!\t|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~13 .extended_lut = "off";
defparam \t|vga_writer~13 .lut_mask = 64'hFF00FF0000000000;
defparam \t|vga_writer~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \t|Equal2~1 (
// Equation(s):
// \t|Equal2~1_combout  = (!\t|x [7] & (\t|vga_writer~13_combout  & (\t|Equal2~0_combout  & \t|x [5])))

	.dataa(!\t|x [7]),
	.datab(!\t|vga_writer~13_combout ),
	.datac(!\t|Equal2~0_combout ),
	.datad(!\t|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|Equal2~1 .extended_lut = "off";
defparam \t|Equal2~1 .lut_mask = 64'h0002000200020002;
defparam \t|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \t|normal_video_word~16 (
// Equation(s):
// \t|normal_video_word~16_combout  = ( \state.jogando~q  & ( \state.inicio~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.inicio~q ),
	.datad(gnd),
	.datae(!\state.jogando~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~16 .extended_lut = "off";
defparam \t|normal_video_word~16 .lut_mask = 64'h00000F0F00000F0F;
defparam \t|normal_video_word~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \t|normal_video_word~15 (
// Equation(s):
// \t|normal_video_word~15_combout  = ( \t|vga_writer~11_combout  & ( (!\SW[7]~input_o  & ((!\t|vga_writer~3_combout ) # ((!\t|vga_writer~9_combout ) # (\t|vga_writer~10_combout )))) ) ) # ( !\t|vga_writer~11_combout  & ( !\SW[7]~input_o  ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|vga_writer~10_combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\t|vga_writer~9_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~15 .extended_lut = "off";
defparam \t|normal_video_word~15 .lut_mask = 64'hF0F0F0F0F0B0F0B0;
defparam \t|normal_video_word~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \t|normal_video_word~14 (
// Equation(s):
// \t|normal_video_word~14_combout  = ( !\SW[9]~input_o  & ( (\t|vga_writer~3_combout  & (!\t|vga_writer~10_combout  & (\t|vga_writer~11_combout  & \t|vga_writer~9_combout ))) ) )

	.dataa(!\t|vga_writer~3_combout ),
	.datab(!\t|vga_writer~10_combout ),
	.datac(!\t|vga_writer~11_combout ),
	.datad(!\t|vga_writer~9_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~14 .extended_lut = "off";
defparam \t|normal_video_word~14 .lut_mask = 64'h0004000400000000;
defparam \t|normal_video_word~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \t|vga_writer~18 (
// Equation(s):
// \t|vga_writer~18_combout  = ( \t|x [6] & ( (!\t|x [2] & (!\t|x [5] & ((!\t|x [0]) # (!\t|x [1])))) ) )

	.dataa(!\t|x [0]),
	.datab(!\t|x [2]),
	.datac(!\t|x [5]),
	.datad(!\t|x [1]),
	.datae(gnd),
	.dataf(!\t|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~18 .extended_lut = "off";
defparam \t|vga_writer~18 .lut_mask = 64'h00000000C080C080;
defparam \t|vga_writer~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \t|vga_writer~17 (
// Equation(s):
// \t|vga_writer~17_combout  = ( \t|x [0] & ( \t|x [3] & ( (!\t|x [6] & (\t|x [2] & \t|x [4])) ) ) ) # ( !\t|x [0] & ( \t|x [3] & ( (!\t|x [6] & (\t|x [2] & (\t|x [1] & \t|x [4]))) ) ) )

	.dataa(!\t|x [6]),
	.datab(!\t|x [2]),
	.datac(!\t|x [1]),
	.datad(!\t|x [4]),
	.datae(!\t|x [0]),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~17 .extended_lut = "off";
defparam \t|vga_writer~17 .lut_mask = 64'h0000000000020022;
defparam \t|vga_writer~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \t|normal_video_word~4 (
// Equation(s):
// \t|normal_video_word~4_combout  = ( !\t|y [6] & ( (!\t|x [7] & (!\state.inicio~q  & \t|y [5])) ) )

	.dataa(!\t|x [7]),
	.datab(gnd),
	.datac(!\state.inicio~q ),
	.datad(!\t|y [5]),
	.datae(gnd),
	.dataf(!\t|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~4 .extended_lut = "off";
defparam \t|normal_video_word~4 .lut_mask = 64'h00A000A000000000;
defparam \t|normal_video_word~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \t|normal_video_word~5 (
// Equation(s):
// \t|normal_video_word~5_combout  = ( \t|y [4] & ( (!\t|y [2] & (!\t|y [3] & ((!\t|y [1]) # (!\t|y [0])))) ) ) # ( !\t|y [4] & ( (\t|y [2] & (\t|y [3] & ((\t|y [0]) # (\t|y [1])))) ) )

	.dataa(!\t|y [2]),
	.datab(!\t|y [3]),
	.datac(!\t|y [1]),
	.datad(!\t|y [0]),
	.datae(gnd),
	.dataf(!\t|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~5 .extended_lut = "off";
defparam \t|normal_video_word~5 .lut_mask = 64'h0111011188808880;
defparam \t|normal_video_word~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \t|normal_video_word~6 (
// Equation(s):
// \t|normal_video_word~6_combout  = ( \t|normal_video_word~4_combout  & ( \t|normal_video_word~5_combout  & ( (!\t|x [5] & (\t|vga_writer~18_combout  & ((\t|vga_writer~13_combout )))) # (\t|x [5] & (((\t|vga_writer~18_combout  & \t|vga_writer~13_combout )) 
// # (\t|vga_writer~17_combout ))) ) ) )

	.dataa(!\t|x [5]),
	.datab(!\t|vga_writer~18_combout ),
	.datac(!\t|vga_writer~17_combout ),
	.datad(!\t|vga_writer~13_combout ),
	.datae(!\t|normal_video_word~4_combout ),
	.dataf(!\t|normal_video_word~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~6 .extended_lut = "off";
defparam \t|normal_video_word~6 .lut_mask = 64'h0000000000000537;
defparam \t|normal_video_word~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \t|normal_video_word~17 (
// Equation(s):
// \t|normal_video_word~17_combout  = ( \t|normal_video_word~14_combout  & ( !\t|normal_video_word~6_combout  & ( !\t|normal_video_word~16_combout  ) ) ) # ( !\t|normal_video_word~14_combout  & ( !\t|normal_video_word~6_combout  & ( 
// (!\t|normal_video_word~16_combout ) # ((!\t|Equal2~1_combout  & ((!\t|vga_writer~8_combout ) # (!\t|normal_video_word~15_combout )))) ) ) )

	.dataa(!\t|Equal2~1_combout ),
	.datab(!\t|vga_writer~8_combout ),
	.datac(!\t|normal_video_word~16_combout ),
	.datad(!\t|normal_video_word~15_combout ),
	.datae(!\t|normal_video_word~14_combout ),
	.dataf(!\t|normal_video_word~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~17 .extended_lut = "off";
defparam \t|normal_video_word~17 .lut_mask = 64'hFAF8F0F000000000;
defparam \t|normal_video_word~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \t|LessThan8~0 (
// Equation(s):
// \t|LessThan8~0_combout  = (\t|y [3] & ((\t|y [1]) # (\t|y [2])))

	.dataa(!\t|y [2]),
	.datab(!\t|y [3]),
	.datac(gnd),
	.datad(!\t|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan8~0 .extended_lut = "off";
defparam \t|LessThan8~0 .lut_mask = 64'h1133113311331133;
defparam \t|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \t|LessThan7~1 (
// Equation(s):
// \t|LessThan7~1_combout  = ( \t|y [0] & ( (!\t|y [2] & !\t|y [3]) ) ) # ( !\t|y [0] & ( (!\t|y [3] & ((!\t|y [2]) # (!\t|y [1]))) ) )

	.dataa(!\t|y [2]),
	.datab(!\t|y [3]),
	.datac(gnd),
	.datad(!\t|y [1]),
	.datae(gnd),
	.dataf(!\t|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan7~1 .extended_lut = "off";
defparam \t|LessThan7~1 .lut_mask = 64'hCC88CC8888888888;
defparam \t|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \t|LessThan7~2 (
// Equation(s):
// \t|LessThan7~2_combout  = ( !\t|y [6] & ( (!\t|y [4] & !\t|y [5]) ) )

	.dataa(gnd),
	.datab(!\t|y [4]),
	.datac(!\t|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|LessThan7~2 .extended_lut = "off";
defparam \t|LessThan7~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \t|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \t|vga_writer~14 (
// Equation(s):
// \t|vga_writer~14_combout  = ( \t|LessThan7~2_combout  & ( (!\t|LessThan8~0_combout  & !\t|LessThan7~1_combout ) ) )

	.dataa(!\t|LessThan8~0_combout ),
	.datab(gnd),
	.datac(!\t|LessThan7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|LessThan7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~14 .extended_lut = "off";
defparam \t|vga_writer~14 .lut_mask = 64'h00000000A0A0A0A0;
defparam \t|vga_writer~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \t|normal_video_word~19 (
// Equation(s):
// \t|normal_video_word~19_combout  = ( \SW[2]~input_o  & ( \t|vga_writer~1_combout  & ( (\t|x [4] & (!\SW[1]~input_o  & \t|vga_writer~7_combout )) ) ) ) # ( !\SW[2]~input_o  & ( \t|vga_writer~1_combout  & ( (!\t|x [4]) # ((!\SW[1]~input_o ) # 
// (!\t|vga_writer~7_combout )) ) ) ) # ( \SW[2]~input_o  & ( !\t|vga_writer~1_combout  & ( (\t|vga_writer~7_combout  & ((!\t|x [4] & (!\SW[3]~input_o )) # (\t|x [4] & ((!\SW[1]~input_o ))))) ) ) ) # ( !\SW[2]~input_o  & ( !\t|vga_writer~1_combout  & ( 
// (\t|vga_writer~7_combout  & ((!\t|x [4] & (!\SW[3]~input_o )) # (\t|x [4] & ((!\SW[1]~input_o ))))) ) ) )

	.dataa(!\t|x [4]),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\t|vga_writer~7_combout ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\t|vga_writer~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~19 .extended_lut = "off";
defparam \t|normal_video_word~19 .lut_mask = 64'h00D800D8FFFA0050;
defparam \t|normal_video_word~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \t|vga_writer~15 (
// Equation(s):
// \t|vga_writer~15_combout  = ( \t|x [0] & ( \t|x [3] & ( (\t|x [2] & (!\t|x [5] & \t|x [4])) ) ) ) # ( !\t|x [0] & ( \t|x [3] & ( (\t|x [2] & (!\t|x [5] & (\t|x [1] & \t|x [4]))) ) ) ) # ( \t|x [0] & ( !\t|x [3] & ( (!\t|x [2] & (\t|x [5] & (!\t|x [1] & 
// !\t|x [4]))) ) ) ) # ( !\t|x [0] & ( !\t|x [3] & ( (!\t|x [2] & (\t|x [5] & (!\t|x [1] & !\t|x [4]))) ) ) )

	.dataa(!\t|x [2]),
	.datab(!\t|x [5]),
	.datac(!\t|x [1]),
	.datad(!\t|x [4]),
	.datae(!\t|x [0]),
	.dataf(!\t|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~15 .extended_lut = "off";
defparam \t|vga_writer~15 .lut_mask = 64'h2000200000040044;
defparam \t|vga_writer~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \t|vga_writer~16 (
// Equation(s):
// \t|vga_writer~16_combout  = ( !\t|x [7] & ( !\t|LessThan8~0_combout  & ( (\t|vga_writer~15_combout  & (!\t|LessThan7~1_combout  & (!\t|x [6] & \t|LessThan7~2_combout ))) ) ) )

	.dataa(!\t|vga_writer~15_combout ),
	.datab(!\t|LessThan7~1_combout ),
	.datac(!\t|x [6]),
	.datad(!\t|LessThan7~2_combout ),
	.datae(!\t|x [7]),
	.dataf(!\t|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_writer~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_writer~16 .extended_lut = "off";
defparam \t|vga_writer~16 .lut_mask = 64'h0040000000000000;
defparam \t|vga_writer~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \t|normal_video_word~12 (
// Equation(s):
// \t|normal_video_word~12_combout  = ( \t|vga_writer~16_combout  & ( !\SW[0]~input_o  ) ) # ( !\t|vga_writer~16_combout  & ( (\t|vga_writer~0_combout  & (\t|vga_writer~14_combout  & \t|normal_video_word~19_combout )) ) )

	.dataa(!\t|vga_writer~0_combout ),
	.datab(!\t|vga_writer~14_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\t|normal_video_word~19_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~12 .extended_lut = "off";
defparam \t|normal_video_word~12 .lut_mask = 64'h00110011F0F0F0F0;
defparam \t|normal_video_word~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \t|normal_video_word~18 (
// Equation(s):
// \t|normal_video_word~18_combout  = ( \t|normal_video_word~17_combout  & ( \t|normal_video_word~12_combout  & ( (((\t|normal_video_word~11_combout  & \t|normal_video_word~1_combout )) # (\t|normal_video_word~10_combout )) # (\t|normal_video_word~13_combout 
// ) ) ) ) # ( !\t|normal_video_word~17_combout  & ( \t|normal_video_word~12_combout  ) ) # ( \t|normal_video_word~17_combout  & ( !\t|normal_video_word~12_combout  & ( ((\t|normal_video_word~11_combout  & \t|normal_video_word~1_combout )) # 
// (\t|normal_video_word~10_combout ) ) ) ) # ( !\t|normal_video_word~17_combout  & ( !\t|normal_video_word~12_combout  ) )

	.dataa(!\t|normal_video_word~13_combout ),
	.datab(!\t|normal_video_word~10_combout ),
	.datac(!\t|normal_video_word~11_combout ),
	.datad(!\t|normal_video_word~1_combout ),
	.datae(!\t|normal_video_word~17_combout ),
	.dataf(!\t|normal_video_word~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~18 .extended_lut = "off";
defparam \t|normal_video_word~18 .lut_mask = 64'hFFFF333FFFFF777F;
defparam \t|normal_video_word~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N7
dffeas \t|normal_video_word[0] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|normal_video_word~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_word[0] .is_wysiwyg = "true";
defparam \t|normal_video_word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \t|video_word[0]~1 (
// Equation(s):
// \t|video_word[0]~1_combout  = ( \t|state~q  & ( \t|normal_video_word [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|normal_video_word [0]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_word[0]~1 .extended_lut = "off";
defparam \t|video_word[0]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \t|video_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N44
dffeas \t|normal_video_address[0] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|x [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[0] .is_wysiwyg = "true";
defparam \t|normal_video_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \t|video_address[0]~0 (
// Equation(s):
// \t|video_address[0]~0_combout  = ( \t|state~q  & ( \t|normal_video_address [0] ) ) # ( !\t|state~q  & ( \t|clear_video_address[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address[0]~DUPLICATE_q ),
	.datad(!\t|normal_video_address [0]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[0]~0 .extended_lut = "off";
defparam \t|video_address[0]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \t|video_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \t|normal_video_address[1] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|x [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[1] .is_wysiwyg = "true";
defparam \t|normal_video_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \t|video_address[1]~1 (
// Equation(s):
// \t|video_address[1]~1_combout  = ( \t|state~q  & ( \t|normal_video_address [1] ) ) # ( !\t|state~q  & ( \t|clear_video_address [1] ) )

	.dataa(!\t|clear_video_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|normal_video_address [1]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[1]~1 .extended_lut = "off";
defparam \t|video_address[1]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \t|video_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \t|normal_video_address[2] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|x [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[2] .is_wysiwyg = "true";
defparam \t|normal_video_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \t|video_address[2]~2 (
// Equation(s):
// \t|video_address[2]~2_combout  = (!\t|state~q  & (\t|clear_video_address [2])) # (\t|state~q  & ((\t|normal_video_address [2])))

	.dataa(!\t|state~q ),
	.datab(gnd),
	.datac(!\t|clear_video_address [2]),
	.datad(!\t|normal_video_address [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[2]~2 .extended_lut = "off";
defparam \t|video_address[2]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \t|video_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \t|normal_video_address[3] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|x [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[3] .is_wysiwyg = "true";
defparam \t|normal_video_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \t|video_address[3]~3 (
// Equation(s):
// \t|video_address[3]~3_combout  = ( \t|state~q  & ( \t|normal_video_address [3] ) ) # ( !\t|state~q  & ( \t|clear_video_address [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|clear_video_address [3]),
	.datad(!\t|normal_video_address [3]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[3]~3 .extended_lut = "off";
defparam \t|video_address[3]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \t|video_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \t|normal_video_address[4] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|x [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[4] .is_wysiwyg = "true";
defparam \t|normal_video_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \t|video_address[4]~4 (
// Equation(s):
// \t|video_address[4]~4_combout  = ( \t|clear_video_address [4] & ( (!\t|state~q ) # (\t|normal_video_address [4]) ) ) # ( !\t|clear_video_address [4] & ( (\t|state~q  & \t|normal_video_address [4]) ) )

	.dataa(!\t|state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\t|normal_video_address [4]),
	.datae(gnd),
	.dataf(!\t|clear_video_address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[4]~4 .extended_lut = "off";
defparam \t|video_address[4]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \t|video_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \t|normal_video_address[5] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[5] .is_wysiwyg = "true";
defparam \t|normal_video_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \t|video_address[5]~5 (
// Equation(s):
// \t|video_address[5]~5_combout  = ( \t|normal_video_address [5] & ( (\t|clear_video_address [5]) # (\t|state~q ) ) ) # ( !\t|normal_video_address [5] & ( (!\t|state~q  & \t|clear_video_address [5]) ) )

	.dataa(gnd),
	.datab(!\t|state~q ),
	.datac(!\t|clear_video_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|normal_video_address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[5]~5 .extended_lut = "off";
defparam \t|video_address[5]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \t|video_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \t|clear_video_address[6]~DUPLICATE (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\t|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|clear_video_address[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \t|clear_video_address[6]~DUPLICATE .is_wysiwyg = "true";
defparam \t|clear_video_address[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \t|normal_video_address[6] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[6] .is_wysiwyg = "true";
defparam \t|normal_video_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \t|video_address[6]~6 (
// Equation(s):
// \t|video_address[6]~6_combout  = ( \t|state~q  & ( \t|normal_video_address [6] ) ) # ( !\t|state~q  & ( \t|clear_video_address[6]~DUPLICATE_q  ) )

	.dataa(!\t|clear_video_address[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\t|normal_video_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[6]~6 .extended_lut = "off";
defparam \t|video_address[6]~6 .lut_mask = 64'h555555550F0F0F0F;
defparam \t|video_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \t|normal_video_address[7] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[7] .is_wysiwyg = "true";
defparam \t|normal_video_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \t|video_address[7]~7 (
// Equation(s):
// \t|video_address[7]~7_combout  = ( \t|normal_video_address [7] & ( (\t|clear_video_address [7]) # (\t|state~q ) ) ) # ( !\t|normal_video_address [7] & ( (!\t|state~q  & \t|clear_video_address [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|state~q ),
	.datad(!\t|clear_video_address [7]),
	.datae(gnd),
	.dataf(!\t|normal_video_address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[7]~7 .extended_lut = "off";
defparam \t|video_address[7]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \t|video_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N10
dffeas \t|normal_video_address[8] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[8] .is_wysiwyg = "true";
defparam \t|normal_video_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \t|video_address[8]~8 (
// Equation(s):
// \t|video_address[8]~8_combout  = ( \t|state~q  & ( \t|normal_video_address [8] ) ) # ( !\t|state~q  & ( \t|clear_video_address [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|normal_video_address [8]),
	.datad(!\t|clear_video_address [8]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[8]~8 .extended_lut = "off";
defparam \t|video_address[8]~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \t|video_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \t|normal_video_address[9] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[9] .is_wysiwyg = "true";
defparam \t|normal_video_address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \t|video_address[9]~9 (
// Equation(s):
// \t|video_address[9]~9_combout  = ( \t|clear_video_address [9] & ( (!\t|state~q ) # (\t|normal_video_address [9]) ) ) # ( !\t|clear_video_address [9] & ( (\t|state~q  & \t|normal_video_address [9]) ) )

	.dataa(gnd),
	.datab(!\t|state~q ),
	.datac(gnd),
	.datad(!\t|normal_video_address [9]),
	.datae(gnd),
	.dataf(!\t|clear_video_address [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[9]~9 .extended_lut = "off";
defparam \t|video_address[9]~9 .lut_mask = 64'h00330033CCFFCCFF;
defparam \t|video_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \t|normal_video_address[10] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[10] .is_wysiwyg = "true";
defparam \t|normal_video_address[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \t|video_address[10]~10 (
// Equation(s):
// \t|video_address[10]~10_combout  = ( \t|state~q  & ( \t|normal_video_address [10] ) ) # ( !\t|state~q  & ( \t|clear_video_address [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|normal_video_address [10]),
	.datad(!\t|clear_video_address [10]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[10]~10 .extended_lut = "off";
defparam \t|video_address[10]~10 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \t|video_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \t|normal_video_address[11] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[11] .is_wysiwyg = "true";
defparam \t|normal_video_address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \t|video_address[11]~11 (
// Equation(s):
// \t|video_address[11]~11_combout  = ( \t|state~q  & ( \t|normal_video_address [11] ) ) # ( !\t|state~q  & ( \t|clear_video_address [11] ) )

	.dataa(!\t|normal_video_address [11]),
	.datab(gnd),
	.datac(!\t|clear_video_address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[11]~11 .extended_lut = "off";
defparam \t|video_address[11]~11 .lut_mask = 64'h0F0F0F0F55555555;
defparam \t|video_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \t|normal_video_word~3 (
// Equation(s):
// \t|normal_video_word~3_combout  = ( \t|vga_writer~1_combout  & ( (!\t|vga_writer~16_combout  & ((!\t|vga_writer~0_combout ) # (!\t|vga_writer~14_combout ))) ) ) # ( !\t|vga_writer~1_combout  & ( (!\t|vga_writer~16_combout  & ((!\t|vga_writer~0_combout ) # 
// ((!\t|vga_writer~14_combout ) # (!\t|vga_writer~7_combout )))) ) )

	.dataa(!\t|vga_writer~0_combout ),
	.datab(!\t|vga_writer~14_combout ),
	.datac(!\t|vga_writer~16_combout ),
	.datad(!\t|vga_writer~7_combout ),
	.datae(gnd),
	.dataf(!\t|vga_writer~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~3 .extended_lut = "off";
defparam \t|normal_video_word~3 .lut_mask = 64'hF0E0F0E0E0E0E0E0;
defparam \t|normal_video_word~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \t|normal_video_word~7 (
// Equation(s):
// \t|normal_video_word~7_combout  = ( \t|normal_video_word~1_combout  & ( \t|normal_video_word~6_combout  ) ) # ( !\t|normal_video_word~1_combout  & ( \t|normal_video_word~6_combout  ) ) # ( \t|normal_video_word~1_combout  & ( 
// !\t|normal_video_word~6_combout  & ( (\state.inicio~q  & (((!\t|normal_video_word~3_combout ) # (\t|normal_video_word~2_combout )) # (\t|Equal2~1_combout ))) ) ) ) # ( !\t|normal_video_word~1_combout  & ( !\t|normal_video_word~6_combout  & ( 
// \state.inicio~q  ) ) )

	.dataa(!\t|Equal2~1_combout ),
	.datab(!\t|normal_video_word~3_combout ),
	.datac(!\t|normal_video_word~2_combout ),
	.datad(!\state.inicio~q ),
	.datae(!\t|normal_video_word~1_combout ),
	.dataf(!\t|normal_video_word~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|normal_video_word~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|normal_video_word~7 .extended_lut = "off";
defparam \t|normal_video_word~7 .lut_mask = 64'h00FF00DFFFFFFFFF;
defparam \t|normal_video_word~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N31
dffeas \t|normal_video_word[2] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|normal_video_word~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_word[2] .is_wysiwyg = "true";
defparam \t|normal_video_word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \t|video_word[2]~0 (
// Equation(s):
// \t|video_word[2]~0_combout  = ( \t|state~q  & ( \t|normal_video_word [2] ) )

	.dataa(!\t|normal_video_word [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_word[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_word[2]~0 .extended_lut = "off";
defparam \t|video_word[2]~0 .lut_mask = 64'h0000000055555555;
defparam \t|video_word[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[2]~0_combout ,\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,\t|video_address[4]~4_combout ,
\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,\t|vga_component|h_count [6],
\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2] = ( \t|state~q  & ( (!\t|normal_video_address [14] & \t|normal_video_address [13]) ) ) # ( !\t|state~q  & ( (!\t|clear_video_address [14] & \t|clear_video_address [13]) ) )

	.dataa(!\t|clear_video_address [14]),
	.datab(!\t|clear_video_address [13]),
	.datac(!\t|normal_video_address [14]),
	.datad(!\t|normal_video_address [13]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h2222222200F000F0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2] = ( !\t|vga_component|Add3~5_sumout  & ( \t|vga_component|Add3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\t|vga_component|Add3~5_sumout ),
	.dataf(!\t|vga_component|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \t|normal_video_address[12] (
	.clk(\CLOCK~inputCLKENA0_outclk ),
	.d(\t|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|normal_video_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \t|normal_video_address[12] .is_wysiwyg = "true";
defparam \t|normal_video_address[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \t|video_address[12]~12 (
// Equation(s):
// \t|video_address[12]~12_combout  = ( \t|state~q  & ( \t|normal_video_address [12] ) ) # ( !\t|state~q  & ( \t|clear_video_address [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\t|normal_video_address [12]),
	.datad(!\t|clear_video_address [12]),
	.datae(gnd),
	.dataf(!\t|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|video_address[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|video_address[12]~12 .extended_lut = "off";
defparam \t|video_address[12]~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \t|video_address[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[2]~0_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X22_Y5_N59
dffeas \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2] = ( \t|normal_video_address [14] & ( (!\t|clear_video_address [14] & (!\t|clear_video_address [13] & !\t|state~q )) ) ) # ( !\t|normal_video_address [14] & ( (!\t|state~q  & 
// (!\t|clear_video_address [14] & (!\t|clear_video_address [13]))) # (\t|state~q  & (((!\t|normal_video_address [13])))) ) )

	.dataa(!\t|clear_video_address [14]),
	.datab(!\t|clear_video_address [13]),
	.datac(!\t|state~q ),
	.datad(!\t|normal_video_address [13]),
	.datae(gnd),
	.dataf(!\t|normal_video_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h8F808F8080808080;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2] = ( !\t|vga_component|Add3~5_sumout  & ( !\t|vga_component|Add3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\t|vga_component|Add3~5_sumout ),
	.dataf(!\t|vga_component|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[2]~0_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \t|vga_component|red[0]~0 (
// Equation(s):
// \t|vga_component|red[0]~0_combout  = ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) )

	.dataa(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(gnd),
	.datae(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|red[0]~0 .extended_lut = "off";
defparam \t|vga_component|red[0]~0 .lut_mask = 64'h03035555CFCF5555;
defparam \t|vga_component|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \t|vga_component|red[0]~1 (
// Equation(s):
// \t|vga_component|red[0]~1_combout  = ( \t|vga_component|h_count_d [9] & ( \t|vga_component|red[0]~0_combout  & ( (!\t|vga_component|v_count_d [9] & (!\t|vga_component|h_count_d [8] & (!\t|vga_component|h_count_d [7] & 
// !\t|vga_component|synchronization~0_combout ))) ) ) ) # ( !\t|vga_component|h_count_d [9] & ( \t|vga_component|red[0]~0_combout  & ( (!\t|vga_component|v_count_d [9] & !\t|vga_component|synchronization~0_combout ) ) ) )

	.dataa(!\t|vga_component|v_count_d [9]),
	.datab(!\t|vga_component|h_count_d [8]),
	.datac(!\t|vga_component|h_count_d [7]),
	.datad(!\t|vga_component|synchronization~0_combout ),
	.datae(!\t|vga_component|h_count_d [9]),
	.dataf(!\t|vga_component|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|red[0]~1 .extended_lut = "off";
defparam \t|vga_component|red[0]~1 .lut_mask = 64'h00000000AA008000;
defparam \t|vga_component|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \t|vga_component|green[0]~0 (
// Equation(s):
// \t|vga_component|green[0]~0_combout  = ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  ) ) # ( 
// !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & 
// (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) ) ) 
// # ( !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & ( !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & 
// (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) ) )

	.dataa(gnd),
	.datab(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|green[0]~0 .extended_lut = "off";
defparam \t|vga_component|green[0]~0 .lut_mask = 64'h0C3F00000C3FFFFF;
defparam \t|vga_component|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \t|vga_component|green[0]~1 (
// Equation(s):
// \t|vga_component|green[0]~1_combout  = ( \t|vga_component|h_count_d [9] & ( \t|vga_component|green[0]~0_combout  & ( (!\t|vga_component|v_count_d [9] & (!\t|vga_component|h_count_d [8] & (!\t|vga_component|synchronization~0_combout  & 
// !\t|vga_component|h_count_d [7]))) ) ) ) # ( !\t|vga_component|h_count_d [9] & ( \t|vga_component|green[0]~0_combout  & ( (!\t|vga_component|v_count_d [9] & !\t|vga_component|synchronization~0_combout ) ) ) )

	.dataa(!\t|vga_component|v_count_d [9]),
	.datab(!\t|vga_component|h_count_d [8]),
	.datac(!\t|vga_component|synchronization~0_combout ),
	.datad(!\t|vga_component|h_count_d [7]),
	.datae(!\t|vga_component|h_count_d [9]),
	.dataf(!\t|vga_component|green[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|green[0]~1 .extended_lut = "off";
defparam \t|vga_component|green[0]~1 .lut_mask = 64'h00000000A0A08000;
defparam \t|vga_component|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode126w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,\t|video_address[4]~4_combout ,
\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,\t|vga_component|h_count [6],
\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode105w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputCLKENA0_outclk ),
	.clk1(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|decode2|w_anode118w [2]),
	.ena1(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\t|video_word[0]~1_combout }),
	.portaaddr({\t|video_address[12]~12_combout ,\t|video_address[11]~11_combout ,\t|video_address[10]~10_combout ,\t|video_address[9]~9_combout ,\t|video_address[8]~8_combout ,\t|video_address[7]~7_combout ,\t|video_address[6]~6_combout ,\t|video_address[5]~5_combout ,
\t|video_address[4]~4_combout ,\t|video_address[3]~3_combout ,\t|video_address[2]~2_combout ,\t|video_address[1]~1_combout ,\t|video_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\t|vga_component|Add3~37_sumout ,\t|vga_component|Add3~33_sumout ,\t|vga_component|Add3~29_sumout ,\t|vga_component|Add3~25_sumout ,\t|vga_component|Add3~21_sumout ,\t|vga_component|Add3~17_sumout ,\t|vga_component|Add3~13_sumout ,\t|vga_component|Add3~9_sumout ,
\t|vga_component|h_count [6],\t|vga_component|h_count [5],\t|vga_component|h_count [4],\t|vga_component|h_count [3],\t|vga_component|h_count [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .init_file = "vga_mem.mif";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "tela:t|vgacon:vga_component|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_akl1:auto_generated|ALTSYNCRAM";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \t|vga_component|blue[0]~0 (
// Equation(s):
// \t|vga_component|blue[0]~0_combout  = ( \t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & 
// (((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]))) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & 
// (((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout )))) ) ) # ( !\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b 
// [1] & (!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1] & 
// (((\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\t|vga_component|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|blue[0]~0 .extended_lut = "off";
defparam \t|vga_component|blue[0]~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \t|vga_component|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \t|vga_component|blue[0]~1 (
// Equation(s):
// \t|vga_component|blue[0]~1_combout  = ( !\t|vga_component|v_count_d [9] & ( \t|vga_component|blue[0]~0_combout  & ( (!\t|vga_component|synchronization~0_combout  & ((!\t|vga_component|h_count_d [9]) # ((!\t|vga_component|h_count_d [8] & 
// !\t|vga_component|h_count_d [7])))) ) ) )

	.dataa(!\t|vga_component|h_count_d [9]),
	.datab(!\t|vga_component|h_count_d [8]),
	.datac(!\t|vga_component|h_count_d [7]),
	.datad(!\t|vga_component|synchronization~0_combout ),
	.datae(!\t|vga_component|v_count_d [9]),
	.dataf(!\t|vga_component|blue[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|blue[0]~1 .extended_lut = "off";
defparam \t|vga_component|blue[0]~1 .lut_mask = 64'h00000000EA000000;
defparam \t|vga_component|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \t|vga_component|synchronization~2 (
// Equation(s):
// \t|vga_component|synchronization~2_combout  = ( \t|vga_component|h_count_d [8] ) # ( !\t|vga_component|h_count_d [8] & ( (!\t|vga_component|h_count_d [9]) # (!\t|vga_component|h_count_d [7]) ) )

	.dataa(!\t|vga_component|h_count_d [9]),
	.datab(gnd),
	.datac(!\t|vga_component|h_count_d [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count_d [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~2 .extended_lut = "off";
defparam \t|vga_component|synchronization~2 .lut_mask = 64'hFAFAFAFAFFFFFFFF;
defparam \t|vga_component|synchronization~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \t|vga_component|h_count_d[3] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[3] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \t|vga_component|h_count_d[4]~feeder (
// Equation(s):
// \t|vga_component|h_count_d[4]~feeder_combout  = ( \t|vga_component|h_count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|h_count_d[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|h_count_d[4]~feeder .extended_lut = "off";
defparam \t|vga_component|h_count_d[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \t|vga_component|h_count_d[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N46
dffeas \t|vga_component|h_count_d[4] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|h_count_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[4] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \t|vga_component|h_count_d[2]~feeder (
// Equation(s):
// \t|vga_component|h_count_d[2]~feeder_combout  = ( \t|vga_component|h_count [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|h_count_d[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|h_count_d[2]~feeder .extended_lut = "off";
defparam \t|vga_component|h_count_d[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \t|vga_component|h_count_d[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \t|vga_component|h_count_d[2] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\t|vga_component|h_count_d[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[2] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \t|vga_component|h_count_d[5] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[5] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \t|vga_component|h_count_d[6] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[6] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N53
dffeas \t|vga_component|h_count_d[1] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[1] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \t|vga_component|h_count_d[0] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|h_count [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|h_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|h_count_d[0] .is_wysiwyg = "true";
defparam \t|vga_component|h_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \t|vga_component|synchronization~1 (
// Equation(s):
// \t|vga_component|synchronization~1_combout  = ( \t|vga_component|h_count_d [3] & ( !\t|vga_component|h_count_d [4] ) ) # ( !\t|vga_component|h_count_d [3] & ( (!\t|vga_component|h_count_d [4]) # ((!\t|vga_component|h_count_d [2] & 
// ((!\t|vga_component|h_count_d [1]) # (!\t|vga_component|h_count_d [0])))) ) )

	.dataa(!\t|vga_component|h_count_d [4]),
	.datab(!\t|vga_component|h_count_d [2]),
	.datac(!\t|vga_component|h_count_d [1]),
	.datad(!\t|vga_component|h_count_d [0]),
	.datae(gnd),
	.dataf(!\t|vga_component|h_count_d [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~1 .extended_lut = "off";
defparam \t|vga_component|synchronization~1 .lut_mask = 64'hEEEAEEEAAAAAAAAA;
defparam \t|vga_component|synchronization~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \t|vga_component|synchronization~5 (
// Equation(s):
// \t|vga_component|synchronization~5_combout  = ( !\t|vga_component|h_count_d [5] & ( (((\t|vga_component|synchronization~1_combout  & ((!\t|vga_component|h_count_d [6]))))) # (\t|vga_component|synchronization~2_combout ) ) ) # ( \t|vga_component|h_count_d 
// [5] & ( ((\t|vga_component|h_count_d [4] & (\t|vga_component|h_count_d [6] & ((\t|vga_component|h_count_d [2]) # (\t|vga_component|h_count_d [3]))))) # (\t|vga_component|synchronization~2_combout ) ) )

	.dataa(!\t|vga_component|synchronization~2_combout ),
	.datab(!\t|vga_component|h_count_d [3]),
	.datac(!\t|vga_component|h_count_d [4]),
	.datad(!\t|vga_component|h_count_d [2]),
	.datae(!\t|vga_component|h_count_d [5]),
	.dataf(!\t|vga_component|h_count_d [6]),
	.datag(!\t|vga_component|synchronization~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~5 .extended_lut = "on";
defparam \t|vga_component|synchronization~5 .lut_mask = 64'h5F5F55555555575F;
defparam \t|vga_component|synchronization~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \t|vga_component|v_count_d[0] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[0] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \t|vga_component|v_count_d[4] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[4] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \t|vga_component|v_count_d[3] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[3] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \t|vga_component|v_count_d[2] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count[2]~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[2] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \t|vga_component|synchronization~3 (
// Equation(s):
// \t|vga_component|synchronization~3_combout  = ( \t|vga_component|v_count_d [2] & ( (!\t|vga_component|v_count_d [9] & (!\t|vga_component|v_count_d [4] & \t|vga_component|v_count_d [3])) ) )

	.dataa(!\t|vga_component|v_count_d [9]),
	.datab(!\t|vga_component|v_count_d [4]),
	.datac(!\t|vga_component|v_count_d [3]),
	.datad(gnd),
	.datae(!\t|vga_component|v_count_d [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~3 .extended_lut = "off";
defparam \t|vga_component|synchronization~3 .lut_mask = 64'h0000080800000808;
defparam \t|vga_component|synchronization~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \t|vga_component|v_count_d[1] (
	.clk(\t|vga_component|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\t|vga_component|v_count [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t|vga_component|v_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t|vga_component|v_count_d[1] .is_wysiwyg = "true";
defparam \t|vga_component|v_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \t|vga_component|synchronization~4 (
// Equation(s):
// \t|vga_component|synchronization~4_combout  = ( \t|vga_component|synchronization~0_combout  & ( (!\t|vga_component|synchronization~3_combout ) # (!\t|vga_component|v_count_d [0] $ (\t|vga_component|v_count_d [1])) ) ) # ( 
// !\t|vga_component|synchronization~0_combout  )

	.dataa(gnd),
	.datab(!\t|vga_component|v_count_d [0]),
	.datac(!\t|vga_component|synchronization~3_combout ),
	.datad(!\t|vga_component|v_count_d [1]),
	.datae(gnd),
	.dataf(!\t|vga_component|synchronization~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\t|vga_component|synchronization~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \t|vga_component|synchronization~4 .extended_lut = "off";
defparam \t|vga_component|synchronization~4 .lut_mask = 64'hFFFFFFFFFCF3FCF3;
defparam \t|vga_component|synchronization~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y65_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
