# Four_input_AND_gate
 This demonstrates the use of behavioural, dataflow and structural modeling to design a four input AND gate in VHDL.
