# Digital_Design_VHDL_I

This repository includes digital design in VHDL such as adder, alu, BCDto7sd, comparator, 
conditional signal assignment statement, select signal assignment statement, counter, decoder, 
demux, encoder, flip-flop, frequency divider, fsm, mux, register.

## Tool Used

- **Vivado 2019.1**: All design, simulation, and synthesis were performed using this version of Vivado.
