// SPDX-License-Identifier: AGPL-3.0-or-later
//! Nouveau DRM ioctl definitions — pure Rust, no `*-sys` crates.
//!
//! Ioctl numbers and structures are derived from the Linux kernel
//! nouveau driver headers (`nouveau_drm.h`). Ioctl syscalls go through
//! [`crate::drm`] helpers built on `rustix::ioctl` — no inline assembly,
//! no libc dependency.
//!
//! ## Module structure
//!
//! - `mod.rs` — Legacy UAPI: channel alloc, GEM, pushbuf (pre-kernel 6.6)
//! - `new_uapi.rs` — New UAPI: `VM_INIT`, `VM_BIND`, `EXEC` (kernel 6.6+)
//! - `diag.rs` — Channel allocation diagnostics

pub mod diag;
pub mod gem;
pub mod new_uapi;

pub use diag::{ChannelAllocDiag, diagnose_channel_alloc, dump_channel_alloc_hex};
pub use diag::{
    FirmwareInventory, FwStatus, GpuIdentity, check_nouveau_firmware, firmware_inventory,
    probe_gpu_identity,
};
pub use gem::{GemNewResult, gem_cpu_prep, gem_new, pushbuf_submit};
pub use new_uapi::{
    exec_submit, exec_submit_with_signal, syncobj_create, syncobj_destroy, syncobj_wait,
    vm_bind_map, vm_bind_unmap, vm_init,
};

use crate::drm;
use crate::error::{DriverError, DriverResult};
use std::os::unix::io::RawFd;

/// Size of a `#[repr(C)]` struct as a `u32` for ioctl encoding.
#[expect(
    clippy::cast_possible_truncation,
    reason = "asserted in bounds; kernel ioctl structs are always < 4 GiB"
)]
const fn size_of_u32<T>() -> u32 {
    assert!(std::mem::size_of::<T>() <= u32::MAX as usize);
    std::mem::size_of::<T>() as u32
}

const DRM_COMMAND_BASE: u32 = 0x40;

// Legacy UAPI — channel management (present in all kernel versions).
// Offsets from kernel nouveau_drm.h: GETPARAM=0x00, SETPARAM=0x01,
// CHANNEL_ALLOC=0x02, CHANNEL_FREE=0x03.
const DRM_NOUVEAU_CHANNEL_ALLOC: u32 = DRM_COMMAND_BASE + 0x02;
const DRM_NOUVEAU_CHANNEL_FREE: u32 = DRM_COMMAND_BASE + 0x03;
const DRM_NOUVEAU_NVIF: u32 = DRM_COMMAND_BASE + 0x07;
const DRM_NOUVEAU_GEM_NEW: u32 = DRM_COMMAND_BASE + 0x40;
const DRM_NOUVEAU_GEM_PUSHBUF: u32 = DRM_COMMAND_BASE + 0x41;
const DRM_NOUVEAU_GEM_CPU_PREP: u32 = DRM_COMMAND_BASE + 0x42;
const _DRM_NOUVEAU_GEM_CPU_FINI: u32 = DRM_COMMAND_BASE + 0x43;

// New UAPI (kernel 6.6+) — required for Volta+ dispatch on modern kernels.
// NVK (Mesa 25.1+) uses this path: VM_INIT → GEM_NEW → VM_BIND → EXEC.
// Ecosystem Exp-051 confirmed: legacy CHANNEL_ALLOC → EINVAL on GV100 kernel 6.17.
// See: /usr/include/drm/nouveau_drm.h (drm_nouveau_vm_init, vm_bind, exec)
const DRM_NOUVEAU_VM_INIT: u32 = DRM_COMMAND_BASE + 0x10;
const DRM_NOUVEAU_VM_BIND: u32 = DRM_COMMAND_BASE + 0x11;
const DRM_NOUVEAU_EXEC: u32 = DRM_COMMAND_BASE + 0x12;

const _NOUVEAU_GEM_DOMAIN_CPU: u32 = 1 << 0;
const NOUVEAU_GEM_DOMAIN_VRAM: u32 = 1 << 1;
const NOUVEAU_GEM_DOMAIN_GART: u32 = 1 << 2;
const NOUVEAU_GEM_DOMAIN_MAPPABLE: u32 = 1 << 3;

// ---------------------------------------------------------------------------
// NVIF constants — aligned to Mesa `nvif/ioctl.h`
// ---------------------------------------------------------------------------

/// NVIF route: standard NVIF-routed ioctl (Mesa `NVIF_IOCTL_V0_ROUTE_NVIF`).
pub const NVIF_ROUTE_NVIF: u8 = 0x00;

/// NVIF route: hidden/internal (Mesa `NVIF_IOCTL_V0_ROUTE_HIDDEN`).
pub const NVIF_ROUTE_HIDDEN: u8 = 0xff;

/// NVIF owner: standard NVIF owner (Mesa `NVIF_IOCTL_V0_OWNER_NVIF`).
pub const NVIF_OWNER_NVIF: u8 = 0x00;

/// NVIF owner: wildcard (Mesa `NVIF_IOCTL_V0_OWNER_ANY`).
pub const NVIF_OWNER_ANY: u8 = 0xff;

// ---------------------------------------------------------------------------
// NVIF object class definitions — from NVK / nouveau kernel headers
// ---------------------------------------------------------------------------
//
// The kernel instantiates engine objects for each (handle, grclass) in the
// subchan array. Compute dispatch uses the compute class; 2D and copy
// engines are used by NVK for buffer copies. Reference: Mesa NVK channel setup.

/// Fermi 2D engine — used by NVK for 2D blits.
/// Kernel class: `FERMI_TWOD_A`.
pub const NVIF_CLASS_FERMI_TWOD_A: u32 = 0x902D;

/// Kepler inline-to-memory copy engine — used by NVK for buffer copies.
/// Kernel class: `KEPLER_INLINE_TO_MEMORY_B`.
pub const NVIF_CLASS_KEPLER_INLINE_TO_MEMORY_B: u32 = 0xA0B5;

/// Volta compute engine (GV100). Kernel class: `VOLTA_COMPUTE_A`.
pub const NVIF_CLASS_VOLTA_COMPUTE_A: u32 = 0xC3C0;

/// Turing compute engine. Kernel class: `TURING_COMPUTE_A`.
pub const NVIF_CLASS_TURING_COMPUTE_A: u32 = 0xC5C0;

/// Ampere compute engine. Kernel class: `AMPERE_COMPUTE_A`.
pub const NVIF_CLASS_AMPERE_COMPUTE_A: u32 = 0xC6C0;

/// Subchannel specification for channel creation.
///
/// Each subchannel binds an NVIF engine object (grclass) to a handle.
/// Subchannel index in the array corresponds to the subchan field in
/// push buffer headers (bits `[15:13]`).
#[derive(Clone, Copy, Debug)]
pub struct SubchanSpec {
    /// NVIF object handle (typically 1, 2, 3, ... for each subchannel).
    pub handle: u32,
    /// GPU engine class (e.g. [`NVIF_CLASS_VOLTA_COMPUTE_A`]).
    pub grclass: u32,
}

// ---------------------------------------------------------------------------
// Ioctl structures (must match kernel `nouveau_drm.h` layout)
// ---------------------------------------------------------------------------

#[repr(C)]
#[derive(Default, Clone, Copy, bytemuck::Pod, bytemuck::Zeroable)]
struct NouveauChannelAlloc {
    fb_ctxdma_handle: u32,
    tt_ctxdma_handle: u32,
    channel: i32,
    pushbuf_domains: u32,
    notifier_handle: u32,
    subchan: [NouveauSubchan; 8],
    nr_subchan: u32,
}

#[repr(C)]
#[derive(Default, Clone, Copy, bytemuck::Pod, bytemuck::Zeroable)]
struct NouveauSubchan {
    handle: u32,
    grclass: u32,
}

#[repr(C)]
#[derive(Default)]
struct NouveauChannelFree {
    channel: i32,
}


// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------

/// Create a nouveau GPU channel with a compute subchannel.
///
/// `compute_class` is the GPU compute engine class (e.g. `0xC3C0` for Volta).
/// The kernel instantiates the NVIF compute object and binds it to subchannel 0.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request (e.g. the
/// compute class is unsupported for this GPU or the kernel nouveau driver
/// lacks compute support).
pub fn create_channel(fd: RawFd, compute_class: u32) -> DriverResult<u32> {
    create_channel_with_subchannels(
        fd,
        &[SubchanSpec {
            handle: 1,
            grclass: compute_class,
        }],
    )
}

/// Create a nouveau GPU channel with multiple NVIF subchannel objects.
///
/// NVK-style setup uses [`NVIF_CLASS_FERMI_TWOD_A`], [`NVIF_CLASS_KEPLER_INLINE_TO_MEMORY_B`],
/// and a compute class. For compute-only dispatch, a single compute subchannel
/// is sufficient. The first subchannel (index 0) receives handle 1, the next
/// handle 2, etc. Push buffer method calls use the subchan index to target
/// the correct engine.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request.
pub fn create_channel_with_subchannels(fd: RawFd, subchans: &[SubchanSpec]) -> DriverResult<u32> {
    let nr = subchans
        .len()
        .min(8)
        .try_into()
        .map_err(|_| DriverError::platform_overflow("nr_subchan fits in u32"))?;

    let mut alloc = NouveauChannelAlloc {
        pushbuf_domains: NOUVEAU_GEM_DOMAIN_VRAM | NOUVEAU_GEM_DOMAIN_GART,
        nr_subchan: nr,
        ..Default::default()
    };

    for (i, spec) in subchans.iter().take(8).enumerate() {
        alloc.subchan[i] = NouveauSubchan {
            handle: spec.handle,
            grclass: spec.grclass,
        };
    }

    let ioctl_nr = drm::drm_iowr_pub(
        DRM_NOUVEAU_CHANNEL_ALLOC,
        size_of_u32::<NouveauChannelAlloc>(),
    );
    drm::drm_ioctl_named(fd, ioctl_nr, &mut alloc, "nouveau_channel_alloc")?;
    #[expect(
        clippy::cast_sign_loss,
        reason = "kernel returns non-negative channel id on success"
    )]
    let channel = alloc.channel as u32;
    Ok(channel)
}

/// Create a GV100 (Volta) compute channel with NVK-style subchannel binding.
///
/// Binds `FERMI_TWOD_A` (subchan 0), `KEPLER_INLINE_TO_MEMORY_B` (subchan 1),
/// and `VOLTA_COMPUTE_A` (subchan 2). For compute-only workloads, prefer
/// [`create_channel`] with [`NVIF_CLASS_VOLTA_COMPUTE_A`] — that binds
/// compute to subchan 0, matching the push buffer's default subchan.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request (e.g. GPU
/// is not Volta or kernel lacks support).
pub fn create_gv100_compute_channel(fd: RawFd) -> DriverResult<(u32, u8)> {
    let subchans = [
        SubchanSpec {
            handle: 1,
            grclass: NVIF_CLASS_FERMI_TWOD_A,
        },
        SubchanSpec {
            handle: 2,
            grclass: NVIF_CLASS_KEPLER_INLINE_TO_MEMORY_B,
        },
        SubchanSpec {
            handle: 3,
            grclass: NVIF_CLASS_VOLTA_COMPUTE_A,
        },
    ];
    let channel = create_channel_with_subchannels(fd, &subchans)?;
    // Compute is on subchan 2 when using NVK-style multi-engine setup.
    Ok((channel, 2))
}

/// Destroy a nouveau GPU channel.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request.
pub fn destroy_channel(fd: RawFd, channel: u32) -> DriverResult<()> {
    #[expect(
        clippy::cast_possible_wrap,
        reason = "channel ids fit in i32 (kernel allocates small positive values)"
    )]
    let mut free = NouveauChannelFree {
        channel: channel as i32,
    };
    let ioctl_nr = drm::drm_iowr_pub(
        DRM_NOUVEAU_CHANNEL_FREE,
        size_of_u32::<NouveauChannelFree>(),
    );
    drm::drm_ioctl_named(fd, ioctl_nr, &mut free, "nouveau_channel_free")
}

// ---------------------------------------------------------------------------
// NVIF (NV InterFace) — engine object allocation via DRM_NOUVEAU_NVIF.
//
// NVK (Mesa 25.1+) uses NVIF to allocate engine objects (compute, 2D, copy)
// on a bare channel AFTER CHANNEL_ALLOC. This is required on kernel 6.17+
// where the legacy subchan array in CHANNEL_ALLOC is not sufficient for GR
// context initialization.
//
// Protocol: nvif_ioctl_v0 header (24 bytes) + operation-specific data.
// ---------------------------------------------------------------------------

const NVIF_IOCTL_V0_SCLASS: u8 = 0x01;
const NVIF_IOCTL_V0_NEW: u8 = 0x02;

/// NVIF ioctl header (matches kernel `nvif_ioctl_v0`, 24 bytes).
#[repr(C)]
#[derive(Clone, Copy, Default)]
struct NvifIoctlV0 {
    version: u8,
    r#type: u8,
    pad02: [u8; 4],
    owner: u8,
    route: u8,
    token: u64,
    object: u64,
}

/// NVIF SCLASS query header (follows NvifIoctlV0).
#[repr(C)]
#[derive(Clone, Copy, Default)]
struct NvifSclassV0 {
    version: u8,
    count: u8,
    pad02: [u8; 6],
}

/// Single class entry in SCLASS response.
#[repr(C)]
#[derive(Clone, Copy, Default)]
struct NvifSclassOclass {
    oclass: i32,
    minver: i16,
    maxver: i16,
}

/// NVIF NEW operation (follows NvifIoctlV0).
#[repr(C)]
#[derive(Clone, Copy, Default)]
struct NvifNewV0 {
    version: u8,
    pad01: [u8; 6],
    route: u8,
    token: u64,
    object: u64,
    handle: u32,
    oclass: i32,
}

const MAX_NVIF_CLASSES: usize = 16;

/// Query supported engine classes for a channel via NVIF SCLASS.
///
/// Returns up to 16 class IDs that the kernel supports for subchannel
/// allocation on this channel.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request.
pub fn nvif_query_classes(fd: RawFd, channel: u32) -> DriverResult<Vec<u32>> {
    #[repr(C)]
    #[derive(Clone, Copy)]
    struct SclassArgs {
        ioctl: NvifIoctlV0,
        sclass: NvifSclassV0,
        list: [NvifSclassOclass; MAX_NVIF_CLASSES],
    }

    let mut args = SclassArgs {
        ioctl: NvifIoctlV0 {
            route: NVIF_ROUTE_HIDDEN,
            token: u64::from(channel),
            r#type: NVIF_IOCTL_V0_SCLASS,
            ..Default::default()
        },
        sclass: NvifSclassV0 {
            count: MAX_NVIF_CLASSES as u8,
            ..Default::default()
        },
        list: [NvifSclassOclass::default(); MAX_NVIF_CLASSES],
    };

    let ioctl_nr = drm::drm_iowr_pub(DRM_NOUVEAU_NVIF, size_of_u32::<SclassArgs>());
    drm::drm_ioctl_named(fd, ioctl_nr, &mut args, "nvif_sclass")?;

    let count = usize::from(args.sclass.count).min(MAX_NVIF_CLASSES);
    #[expect(clippy::cast_sign_loss, reason = "kernel returns non-negative class IDs")]
    let classes: Vec<u32> = args.list[..count]
        .iter()
        .map(|e| e.oclass as u32)
        .collect();
    Ok(classes)
}

/// Allocate an engine object on a channel via NVIF NEW.
///
/// Binds the engine identified by `oclass` to the channel with the given
/// `handle`. This is the NVK-style replacement for the subchan array in
/// `CHANNEL_ALLOC`.
///
/// # Errors
///
/// Returns [`DriverError`] if the kernel rejects the request (unsupported
/// class, channel not found, etc.).
pub fn nvif_new_object(fd: RawFd, channel: u32, handle: u32, oclass: u32) -> DriverResult<()> {
    #[repr(C)]
    #[derive(Clone, Copy)]
    struct NewArgs {
        ioctl: NvifIoctlV0,
        new: NvifNewV0,
    }

    #[expect(
        clippy::cast_possible_wrap,
        reason = "engine class IDs fit in i32 (< 0x10000)"
    )]
    let mut args = NewArgs {
        ioctl: NvifIoctlV0 {
            route: NVIF_ROUTE_HIDDEN,
            token: u64::from(channel),
            r#type: NVIF_IOCTL_V0_NEW,
            ..Default::default()
        },
        new: NvifNewV0 {
            handle,
            oclass: oclass as i32,
            route: NVIF_ROUTE_NVIF,
            ..Default::default()
        },
    };

    let ioctl_nr = drm::drm_iow_pub(DRM_NOUVEAU_NVIF, size_of_u32::<NewArgs>());
    drm::drm_ioctl_named(fd, ioctl_nr, &mut args, "nvif_new")
}

/// Create a bare channel and bind a compute engine via NVIF (NVK-style).
///
/// This is the modern path used by NVK on kernel 6.17+:
/// 1. `CHANNEL_ALLOC` with `nr_subchan=0` (bare channel)
/// 2. `NVIF SCLASS` to query supported engine classes
/// 3. `NVIF NEW` to bind the compute engine to the channel
///
/// Returns `(channel_id, compute_class, nvif_handle)` on success.
///
/// # Errors
///
/// Returns [`DriverError`] if channel creation or engine binding fails.
pub fn create_channel_nvk_style(fd: RawFd) -> DriverResult<(u32, u32, u32)> {
    let mut alloc = NouveauChannelAlloc::default();
    let ioctl_nr = drm::drm_iowr_pub(
        DRM_NOUVEAU_CHANNEL_ALLOC,
        size_of_u32::<NouveauChannelAlloc>(),
    );
    drm::drm_ioctl_named(fd, ioctl_nr, &mut alloc, "nouveau_channel_alloc_bare")?;
    #[expect(
        clippy::cast_sign_loss,
        reason = "kernel returns non-negative channel id on success"
    )]
    let channel = alloc.channel as u32;

    let classes = nvif_query_classes(fd, channel)?;
    tracing::debug!(channel, ?classes, "NVIF SCLASS: supported classes");

    // Find engine classes by type suffix (NVK convention).
    let find_class = |suffix: u8| -> Option<u32> {
        classes
            .iter()
            .copied()
            .filter(|&c| (c & 0xFF) == u32::from(suffix))
            .max()
    };

    let compute_class = find_class(0xC0).ok_or_else(|| {
        DriverError::Unsupported("no compute engine class found via NVIF SCLASS".into())
    })?;
    tracing::info!(
        channel,
        compute_class = format_args!("0x{compute_class:04X}"),
        "NVIF: found compute engine class"
    );

    let base = (0xBEEF_u32.wrapping_add(channel)) << 16;

    // NVK creates all engine objects for GR context initialization.
    // The 3D engine is required: the kernel initializes the shared GR
    // context when the 3D object is bound to the channel.
    if let Some(eng3d_class) = find_class(0x97) {
        let handle_3d = base | 0x003D;
        match nvif_new_object(fd, channel, handle_3d, eng3d_class) {
            Ok(()) => tracing::info!(
                channel,
                handle = format_args!("0x{handle_3d:08X}"),
                class = format_args!("0x{eng3d_class:04X}"),
                "NVIF NEW: 3D engine bound"
            ),
            Err(e) => tracing::warn!(
                channel,
                class = format_args!("0x{eng3d_class:04X}"),
                error = %e,
                "NVIF NEW: 3D engine bind failed (GR context may be incomplete)"
            ),
        }
    }

    // Bind copy engine (handle 0, matching NVK).
    if let Some(copy_class) = find_class(0xB5) {
        let _ = nvif_new_object(fd, channel, 0, copy_class);
        tracing::debug!(channel, class = format_args!("0x{copy_class:04X}"), "NVIF NEW: copy engine bound");
    }

    // Bind compute engine.
    let compute_handle = base | 0x00C0;
    nvif_new_object(fd, channel, compute_handle, compute_class)?;
    tracing::info!(
        channel,
        handle = format_args!("0x{compute_handle:08X}"),
        compute_class = format_args!("0x{compute_class:04X}"),
        "NVIF NEW: compute engine bound to channel"
    );

    Ok((channel, compute_class, compute_handle))
}


#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn ioctl_numbers_match_kernel_header() {
        assert_eq!(
            DRM_NOUVEAU_CHANNEL_ALLOC, 0x42,
            "CHANNEL_ALLOC = DRM_COMMAND_BASE + 0x02"
        );
        assert_eq!(
            DRM_NOUVEAU_CHANNEL_FREE, 0x43,
            "CHANNEL_FREE = DRM_COMMAND_BASE + 0x03"
        );
        assert_eq!(
            DRM_NOUVEAU_GEM_NEW, 0x80,
            "GEM_NEW = DRM_COMMAND_BASE + 0x40"
        );
        assert_eq!(
            DRM_NOUVEAU_GEM_PUSHBUF, 0x81,
            "GEM_PUSHBUF = DRM_COMMAND_BASE + 0x41"
        );
        assert_eq!(
            DRM_NOUVEAU_GEM_CPU_PREP, 0x82,
            "GEM_CPU_PREP = DRM_COMMAND_BASE + 0x42"
        );
        assert_eq!(
            DRM_NOUVEAU_VM_INIT, 0x50,
            "VM_INIT = DRM_COMMAND_BASE + 0x10"
        );
        assert_eq!(
            DRM_NOUVEAU_VM_BIND, 0x51,
            "VM_BIND = DRM_COMMAND_BASE + 0x11"
        );
        assert_eq!(DRM_NOUVEAU_EXEC, 0x52, "EXEC = DRM_COMMAND_BASE + 0x12");
    }

    #[test]
    fn gem_domain_flags() {
        assert_eq!(_NOUVEAU_GEM_DOMAIN_CPU, 1);
        assert_eq!(NOUVEAU_GEM_DOMAIN_VRAM, 2);
        assert_eq!(NOUVEAU_GEM_DOMAIN_GART, 4);
        assert_eq!(
            NOUVEAU_GEM_DOMAIN_MAPPABLE, 8,
            "MAPPABLE = (1 << 3) per kernel header"
        );
    }

    #[test]
    fn struct_sizes_are_reasonable() {
        assert!(std::mem::size_of::<NouveauChannelAlloc>() > 0);
    }

    #[test]
    fn nvif_constants_match_mesa() {
        assert_eq!(NVIF_ROUTE_NVIF, 0x00);
        assert_eq!(NVIF_ROUTE_HIDDEN, 0xFF);
        assert_eq!(NVIF_OWNER_NVIF, 0x00);
        assert_eq!(NVIF_OWNER_ANY, 0xFF);
    }

    #[test]
    fn nvif_compute_class_definitions() {
        assert_eq!(NVIF_CLASS_FERMI_TWOD_A, 0x902D);
        assert_eq!(NVIF_CLASS_KEPLER_INLINE_TO_MEMORY_B, 0xA0B5);
        assert_eq!(NVIF_CLASS_VOLTA_COMPUTE_A, 0xC3C0);
        assert_eq!(NVIF_CLASS_TURING_COMPUTE_A, 0xC5C0);
        assert_eq!(NVIF_CLASS_AMPERE_COMPUTE_A, 0xC6C0);
    }

    #[test]
    fn subchan_spec_layout() {
        let s = SubchanSpec {
            handle: 1,
            grclass: NVIF_CLASS_VOLTA_COMPUTE_A,
        };
        assert_eq!(s.handle, 1);
        assert_eq!(s.grclass, 0xC3C0);
    }

    #[test]
    fn channel_alloc_struct_has_subchan_array() {
        let alloc = NouveauChannelAlloc::default();
        assert_eq!(alloc.subchan.len(), 8);
    }

    #[test]
    fn channel_alloc_struct_size_matches_kernel_abi() {
        // NouveauChannelAlloc (kernel drm_nouveau_channel_alloc):
        //   fb_ctxdma_handle: u32 (4)
        //   tt_ctxdma_handle: u32 (4)
        //   channel: i32 (4)
        //   pushbuf_domains: u32 (4)
        //   notifier_handle: u32 (4)
        //   subchan: [NouveauSubchan; 8] = 8 * 8 = 64
        //   nr_subchan: u32 (4)
        //   Total: 88 bytes (20 header + 64 subchan + 4 trailer)
        assert_eq!(
            std::mem::size_of::<NouveauChannelAlloc>(),
            88,
            "NouveauChannelAlloc must match kernel drm_nouveau_channel_alloc (88 bytes)"
        );
    }

    #[test]
    fn channel_free_struct_size() {
        assert_eq!(
            std::mem::size_of::<NouveauChannelFree>(),
            4,
            "NouveauChannelFree must match kernel drm_nouveau_channel_free (4 bytes)"
        );
    }

    #[test]
    fn nouveau_subchan_struct_size() {
        assert_eq!(
            std::mem::size_of::<NouveauSubchan>(),
            8,
            "NouveauSubchan must be 8 bytes (handle + grclass)"
        );
    }

    #[test]
    fn dump_channel_alloc_hex_is_nonempty() {
        let hex = dump_channel_alloc_hex(NVIF_CLASS_VOLTA_COMPUTE_A);
        assert!(hex.contains("NouveauChannelAlloc"));
        assert!(hex.contains("bytes"));
    }

    #[test]
    fn ioctl_uses_drm_iowr_pub() {
        use crate::drm;
        let nr = drm::drm_iowr_pub(
            DRM_NOUVEAU_CHANNEL_ALLOC,
            size_of_u32::<NouveauChannelAlloc>(),
        );
        assert!(nr > 0);
        assert_eq!(nr & 0xFF, 0x42, "encoded NR field = CHANNEL_ALLOC = 0x42");
    }

    #[test]
    #[expect(clippy::cast_possible_truncation, reason = "test structs are small")]
    fn size_of_u32_matches_struct_sizes() {
        assert_eq!(
            size_of_u32::<NouveauChannelAlloc>(),
            std::mem::size_of::<NouveauChannelAlloc>() as u32
        );
    }
}
