library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity seven_seg_handler is
    port (
        digit_in : in  std_logic_vector(3 downto 0);  -- æ¥æ”¶ 0~9
        seg_out  : out std_logic_vector(6 downto 0)   -- g,f,e,d,c,b,a
    );
end entity seven_seg_handler;

architecture rtl of seven_seg_handler is
begin
    process(digit_in)
    begin
        case digit_in is
            when "0000" => seg_out <= "0000001"; -- 0
            when "0001" => seg_out <= "1001111"; -- 1
            when "0010" => seg_out <= "0010010"; -- 2
            when "0011" => seg_out <= "0000110"; -- 3
            when "0100" => seg_out <= "1001100"; -- 4
            when "0101" => seg_out <= "0100100"; -- 5
            when "0110" => seg_out <= "0100000"; -- 6
            when "0111" => seg_out <= "0001111"; -- 7
            when "1000" => seg_out <= "0000000"; -- 8
            when "1001" => seg_out <= "0000100"; -- 9
            when others => seg_out <= "1111111"; -- å…¨ç­
        end case;
    end process;
end architecture;
