{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548058381921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548058381922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 16:13:01 2019 " "Processing started: Mon Jan 21 16:13:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548058381922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548058381922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_Timer -c top_Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_Timer -c top_Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548058381922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1548058382456 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_timer.qsys " "Elaborating Qsys system entity \"qsys_timer.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058382544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Loading hardware/qsys_timer.qsys " "2019.01.21.16:13:03 Progress: Loading hardware/qsys_timer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Reading input file " "2019.01.21.16:13:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Adding clk \[clock_source 13.1\] " "2019.01.21.16:13:03 Progress: Adding clk \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Parameterizing module clk " "2019.01.21.16:13:03 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.1\] " "2019.01.21.16:13:03 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Parameterizing module nios2_qsys " "2019.01.21.16:13:03 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 13.1\] " "2019.01.21.16:13:03 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Parameterizing module onchip_ram " "2019.01.21.16:13:03 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:03 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 13.1\] " "2019.01.21.16:13:03 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058383958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Parameterizing module sysid_qsys " "2019.01.21.16:13:04 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.1\] " "2019.01.21.16:13:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Parameterizing module jtag_uart " "2019.01.21.16:13:04 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Adding timer \[altera_avalon_timer 13.1\] " "2019.01.21.16:13:04 Progress: Adding timer \[altera_avalon_timer 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Parameterizing module timer " "2019.01.21.16:13:04 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Adding pio_beep \[altera_avalon_pio 13.1\] " "2019.01.21.16:13:04 Progress: Adding pio_beep \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Parameterizing module pio_beep " "2019.01.21.16:13:04 Progress: Parameterizing module pio_beep" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Building connections " "2019.01.21.16:13:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Parameterizing connections " "2019.01.21.16:13:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Validating " "2019.01.21.16:13:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.21.16:13:04 Progress: Done reading input file " "2019.01.21.16:13:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_timer.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys_timer.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_timer.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys_timer.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058384938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_timer: Generating qsys_timer \"qsys_timer\" for QUARTUS_SYNTH " "Qsys_timer: Generating qsys_timer \"qsys_timer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections " "Merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 58 connections " "Merlin_translator_transform: After transform: 15 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 158 connections " "Merlin_domain_transform: After transform: 30 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 190 connections " "Merlin_router_transform: After transform: 38 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 40 modules, 200 connections " "Merlin_traffic_limiter_transform: After transform: 40 modules, 200 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058386956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 55 modules, 240 connections " "Merlin_network_to_switch_transform: After transform: 55 modules, 240 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 55 modules, 242 connections " "Limiter_update_transform: After transform: 55 modules, 242 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 57 modules, 298 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 57 modules, 298 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 8 modules, 31 connections " "Merlin_hierarchy_transform: After transform: 8 modules, 31 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 8 modules, 31 connections " "Merlin_mm_transform: After transform: 8 modules, 31 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 9 modules, 35 connections " "Merlin_interrupt_mapper_transform: After transform: 9 modules, 35 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 37 connections " "Reset_adaptation_transform: After transform: 11 modules, 37 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058387855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'qsys_timer_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'qsys_timer_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058388854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_timer_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0001_nios2_qsys_gen//qsys_timer_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys:   Generation command is \[exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_timer_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0001_nios2_qsys_gen//qsys_timer_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058388854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:09 (*) Starting Nios II generation " "Nios2_qsys: # 2019.01.21 16:13:09 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:09 (*)   Checking for plaintext license. " "Nios2_qsys: # 2019.01.21 16:13:09 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:10 (*)   Plaintext license not found. " "Nios2_qsys: # 2019.01.21 16:13:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:10 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys: # 2019.01.21 16:13:10 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Encrypted license found.  SOF will not be time-limited. " "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Creating all objects for CPU " "Nios2_qsys: # 2019.01.21 16:13:11 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)     Testbench " "Nios2_qsys: # 2019.01.21 16:13:11 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)     Instruction decoding " "Nios2_qsys: # 2019.01.21 16:13:11 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:11 (*)       Instruction fields " "Nios2_qsys: # 2019.01.21 16:13:11 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Instruction decodes " "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Signals for RTL simulation waveforms " "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Instruction controls " "Nios2_qsys: # 2019.01.21 16:13:12 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:12 (*)     Pipeline frontend " "Nios2_qsys: # 2019.01.21 16:13:12 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:12 (*)     Pipeline backend " "Nios2_qsys: # 2019.01.21 16:13:12 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:14 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2019.01.21 16:13:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:17 (*)   Creating encrypted RTL " "Nios2_qsys: # 2019.01.21 16:13:17 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2019.01.21 16:13:18 (*) Done Nios II generation " "Nios2_qsys: # 2019.01.21 16:13:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'qsys_timer_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'qsys_timer_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"qsys_timer\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"qsys_timer\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'qsys_timer_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'qsys_timer_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_timer_onchip_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0002_onchip_ram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0002_onchip_ram_gen//qsys_timer_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_timer_onchip_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0002_onchip_ram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0002_onchip_ram_gen//qsys_timer_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'qsys_timer_onchip_ram' " "Onchip_ram: Done RTL generation for module 'qsys_timer_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"qsys_timer\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"qsys_timer\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"qsys_timer\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"qsys_timer\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'qsys_timer_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'qsys_timer_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_timer_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0004_jtag_uart_gen//qsys_timer_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_timer_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0004_jtag_uart_gen//qsys_timer_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058398764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'qsys_timer_jtag_uart' " "Jtag_uart: Done RTL generation for module 'qsys_timer_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"qsys_timer\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"qsys_timer\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'qsys_timer_timer' " "Timer: Starting RTL generation for module 'qsys_timer_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0005_timer_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0005_timer_gen//qsys_timer_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0005_timer_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0005_timer_gen//qsys_timer_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'qsys_timer_timer' " "Timer: Done RTL generation for module 'qsys_timer_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"qsys_timer\" instantiated altera_avalon_timer \"timer\" " "Timer: \"qsys_timer\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_beep: Starting RTL generation for module 'qsys_timer_pio_beep' " "Pio_beep: Starting RTL generation for module 'qsys_timer_pio_beep'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_beep:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_timer_pio_beep --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0006_pio_beep_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0006_pio_beep_gen//qsys_timer_pio_beep_component_configuration.pl  --do_build_sim=0  \] " "Pio_beep:   Generation command is \[exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_timer_pio_beep --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0006_pio_beep_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7917_436493857687371189.dir/0006_pio_beep_gen//qsys_timer_pio_beep_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_beep: Done RTL generation for module 'qsys_timer_pio_beep' " "Pio_beep: Done RTL generation for module 'qsys_timer_pio_beep'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_beep: \"qsys_timer\" instantiated altera_avalon_pio \"pio_beep\" " "Pio_beep: \"qsys_timer\" instantiated altera_avalon_pio \"pio_beep\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 50 modules, 169 connections " "Pipeline_bridge_swap_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058399991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections " "Merlin_hierarchy_transform: After transform: 50 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_timer\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_timer\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys_timer\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys_timer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_timer\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_timer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\" " "Cmd_xbar_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\" " "Rsp_xbar_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_timer: Done \"qsys_timer\" with 28 modules, 49 files, 1292971 bytes " "Qsys_timer: Done \"qsys_timer\" with 28 modules, 49 files, 1292971 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1548058400850 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_timer.qsys " "Finished elaborating Qsys system entity \"qsys_timer.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058401887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer " "Found entity 1: qsys_timer" {  } { { "../qsys/hardware/qsys_timer/synthesis/qsys_timer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/qsys_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_irq_mapper " "Found entity 1: qsys_timer_irq_mapper" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0 " "Found entity 1: qsys_timer_mm_interconnect_0" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: qsys_timer_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: qsys_timer_mm_interconnect_0_rsp_xbar_mux" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: qsys_timer_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: qsys_timer_mm_interconnect_0_rsp_xbar_demux" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: qsys_timer_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: qsys_timer_mm_interconnect_0_cmd_xbar_mux" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: qsys_timer_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: qsys_timer_mm_interconnect_0_cmd_xbar_demux" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401970 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: qsys_timer_mm_interconnect_0_id_router_002_default_decode" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401979 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_mm_interconnect_0_id_router_002 " "Found entity 2: qsys_timer_mm_interconnect_0_id_router_002" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_id_router_default_decode " "Found entity 1: qsys_timer_mm_interconnect_0_id_router_default_decode" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401982 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_mm_interconnect_0_id_router " "Found entity 2: qsys_timer_mm_interconnect_0_id_router" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: qsys_timer_mm_interconnect_0_addr_router_001_default_decode" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401985 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_mm_interconnect_0_addr_router_001 " "Found entity 2: qsys_timer_mm_interconnect_0_addr_router_001" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058401987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_mm_interconnect_0_addr_router_default_decode " "Found entity 1: qsys_timer_mm_interconnect_0_addr_router_default_decode" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401988 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_mm_interconnect_0_addr_router " "Found entity 2: qsys_timer_mm_interconnect_0_addr_router" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058401999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058401999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_pio_beep " "Found entity 1: qsys_timer_pio_beep" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_timer " "Found entity 1: qsys_timer_timer" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_timer_jtag_uart_sim_scfifo_w" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_jtag_uart_scfifo_w " "Found entity 2: qsys_timer_jtag_uart_scfifo_w" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_timer_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_timer_jtag_uart_sim_scfifo_r" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_timer_jtag_uart_scfifo_r " "Found entity 4: qsys_timer_jtag_uart_scfifo_r" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_timer_jtag_uart " "Found entity 5: qsys_timer_jtag_uart" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_sysid_qsys " "Found entity 1: qsys_timer_sysid_qsys" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_onchip_ram " "Found entity 1: qsys_timer_onchip_ram" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_ic_data_module " "Found entity 1: qsys_timer_nios2_qsys_ic_data_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_timer_nios2_qsys_ic_tag_module " "Found entity 2: qsys_timer_nios2_qsys_ic_tag_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_timer_nios2_qsys_bht_module " "Found entity 3: qsys_timer_nios2_qsys_bht_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_timer_nios2_qsys_register_bank_a_module " "Found entity 4: qsys_timer_nios2_qsys_register_bank_a_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_timer_nios2_qsys_register_bank_b_module " "Found entity 5: qsys_timer_nios2_qsys_register_bank_b_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_timer_nios2_qsys_dc_tag_module " "Found entity 6: qsys_timer_nios2_qsys_dc_tag_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_timer_nios2_qsys_dc_data_module " "Found entity 7: qsys_timer_nios2_qsys_dc_data_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_timer_nios2_qsys_dc_victim_module " "Found entity 8: qsys_timer_nios2_qsys_dc_victim_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_timer_nios2_qsys_nios2_oci_debug " "Found entity 9: qsys_timer_nios2_qsys_nios2_oci_debug" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_timer_nios2_qsys_ociram_sp_ram_module " "Found entity 10: qsys_timer_nios2_qsys_ociram_sp_ram_module" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_timer_nios2_qsys_nios2_ocimem " "Found entity 11: qsys_timer_nios2_qsys_nios2_ocimem" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_timer_nios2_qsys_nios2_avalon_reg " "Found entity 12: qsys_timer_nios2_qsys_nios2_avalon_reg" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_timer_nios2_qsys_nios2_oci_break " "Found entity 13: qsys_timer_nios2_qsys_nios2_oci_break" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_timer_nios2_qsys_nios2_oci_xbrk " "Found entity 14: qsys_timer_nios2_qsys_nios2_oci_xbrk" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_timer_nios2_qsys_nios2_oci_dbrk " "Found entity 15: qsys_timer_nios2_qsys_nios2_oci_dbrk" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_timer_nios2_qsys_nios2_oci_itrace " "Found entity 16: qsys_timer_nios2_qsys_nios2_oci_itrace" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_timer_nios2_qsys_nios2_oci_td_mode " "Found entity 17: qsys_timer_nios2_qsys_nios2_oci_td_mode" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_timer_nios2_qsys_nios2_oci_dtrace " "Found entity 18: qsys_timer_nios2_qsys_nios2_oci_dtrace" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_timer_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: qsys_timer_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_timer_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: qsys_timer_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_timer_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: qsys_timer_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_timer_nios2_qsys_nios2_oci_fifo " "Found entity 22: qsys_timer_nios2_qsys_nios2_oci_fifo" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_timer_nios2_qsys_nios2_oci_pib " "Found entity 23: qsys_timer_nios2_qsys_nios2_oci_pib" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_timer_nios2_qsys_nios2_oci_im " "Found entity 24: qsys_timer_nios2_qsys_nios2_oci_im" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_timer_nios2_qsys_nios2_performance_monitors " "Found entity 25: qsys_timer_nios2_qsys_nios2_performance_monitors" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_timer_nios2_qsys_nios2_oci " "Found entity 26: qsys_timer_nios2_qsys_nios2_oci" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_timer_nios2_qsys " "Found entity 27: qsys_timer_nios2_qsys" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: qsys_timer_nios2_qsys_jtag_debug_module_sysclk" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_jtag_debug_module_tck " "Found entity 1: qsys_timer_nios2_qsys_jtag_debug_module_tck" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: qsys_timer_nios2_qsys_jtag_debug_module_wrapper" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_mult_cell " "Found entity 1: qsys_timer_nios2_qsys_mult_cell" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_oci_test_bench " "Found entity 1: qsys_timer_nios2_qsys_oci_test_bench" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer_nios2_qsys_test_bench " "Found entity 1: qsys_timer_nios2_qsys_test_bench" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/project/5_qsys_timer/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/5_qsys_timer/rtl/top_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/5_qsys_timer/rtl/top_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_Timer " "Found entity 1: top_Timer" {  } { { "../rtl/top_Timer.v" "" { Text "D:/project/5_qsys_timer/rtl/top_Timer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548058402730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402730 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer qsys_timer.v(6) " "Verilog HDL error at qsys_timer.v(6): module \"qsys_timer\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/qsys_timer.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/qsys_timer.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402756 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer qsys_timer.v(6) " "HDL info at qsys_timer.v(6): see declaration for object \"qsys_timer\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/qsys_timer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/qsys_timer.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/qsys_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/qsys_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402767 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "Verilog HDL error at altera_avalon_sc_fifo.v(21): module \"altera_avalon_sc_fifo\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402770 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "HDL info at altera_avalon_sc_fifo.v(21): see declaration for object \"altera_avalon_sc_fifo\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402771 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "Verilog HDL error at altera_avalon_st_pipeline_base.v(22): module \"altera_avalon_st_pipeline_base\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402773 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "HDL info at altera_avalon_st_pipeline_base.v(22): see declaration for object \"altera_avalon_st_pipeline_base\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402774 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402776 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402776 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402781 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402785 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402785 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402788 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402788 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "Verilog HDL error at altera_merlin_master_translator.sv(30): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402791 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "HDL info at altera_merlin_master_translator.sv(30): see declaration for object \"altera_merlin_master_translator\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402792 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "Verilog HDL error at altera_merlin_reorder_memory.sv(28): module \"altera_merlin_reorder_memory\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402794 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "HDL info at altera_merlin_reorder_memory.sv(28): see declaration for object \"altera_merlin_reorder_memory\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402794 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory_pointer_controller altera_merlin_reorder_memory.sv(187) " "Ignored design unit \"memory_pointer_controller\" at altera_merlin_reorder_memory.sv(187) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv" 187 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402794 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402797 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402798 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402801 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(44) " "Verilog HDL error at altera_merlin_traffic_limiter.sv(44): module \"altera_merlin_traffic_limiter\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_merlin_traffic_limiter.sv" 44 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402804 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(44) " "HDL info at altera_merlin_traffic_limiter.sv(44): see declaration for object \"altera_merlin_traffic_limiter\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402805 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_reset_controller.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402807 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402808 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402810 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402810 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_irq_mapper qsys_timer_irq_mapper.sv(31) " "Verilog HDL error at qsys_timer_irq_mapper.sv(31): module \"qsys_timer_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_irq_mapper.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402813 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_irq_mapper qsys_timer_irq_mapper.sv(31) " "HDL info at qsys_timer_irq_mapper.sv(31): see declaration for object \"qsys_timer_irq_mapper\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402813 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_jtag_uart_sim_scfifo_w qsys_timer_jtag_uart.v(21) " "Verilog HDL error at qsys_timer_jtag_uart.v(21): module \"qsys_timer_jtag_uart_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402815 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_jtag_uart_sim_scfifo_w qsys_timer_jtag_uart.v(21) " "HDL info at qsys_timer_jtag_uart.v(21): see declaration for object \"qsys_timer_jtag_uart_sim_scfifo_w\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_jtag_uart.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402815 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_jtag_uart_scfifo_w qsys_timer_jtag_uart.v(77) " "Ignored design unit \"qsys_timer_jtag_uart_scfifo_w\" at qsys_timer_jtag_uart.v(77) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402815 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_jtag_uart_sim_scfifo_r qsys_timer_jtag_uart.v(162) " "Ignored design unit \"qsys_timer_jtag_uart_sim_scfifo_r\" at qsys_timer_jtag_uart.v(162) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402816 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_jtag_uart_scfifo_r qsys_timer_jtag_uart.v(240) " "Ignored design unit \"qsys_timer_jtag_uart_scfifo_r\" at qsys_timer_jtag_uart.v(240) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" 240 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402816 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_jtag_uart qsys_timer_jtag_uart.v(327) " "Ignored design unit \"qsys_timer_jtag_uart\" at qsys_timer_jtag_uart.v(327) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" 327 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402817 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0 qsys_timer_mm_interconnect_0.v(9) " "Verilog HDL error at qsys_timer_mm_interconnect_0.v(9): module \"qsys_timer_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402823 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0 qsys_timer_mm_interconnect_0.v(9) " "HDL info at qsys_timer_mm_interconnect_0.v(9): see declaration for object \"qsys_timer_mm_interconnect_0\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402827 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_addr_router_default_decode qsys_timer_mm_interconnect_0_addr_router.sv(45) " "Verilog HDL error at qsys_timer_mm_interconnect_0_addr_router.sv(45): module \"qsys_timer_mm_interconnect_0_addr_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402827 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_addr_router_default_decode qsys_timer_mm_interconnect_0_addr_router.sv(45) " "HDL info at qsys_timer_mm_interconnect_0_addr_router.sv(45): see declaration for object \"qsys_timer_mm_interconnect_0_addr_router_default_decode\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402827 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_mm_interconnect_0_addr_router qsys_timer_mm_interconnect_0_addr_router.sv(86) " "Ignored design unit \"qsys_timer_mm_interconnect_0_addr_router\" at qsys_timer_mm_interconnect_0_addr_router.sv(86) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402830 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_addr_router_001_default_decode qsys_timer_mm_interconnect_0_addr_router_001.sv(45) " "Verilog HDL error at qsys_timer_mm_interconnect_0_addr_router_001.sv(45): module \"qsys_timer_mm_interconnect_0_addr_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402830 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_addr_router_001_default_decode qsys_timer_mm_interconnect_0_addr_router_001.sv(45) " "HDL info at qsys_timer_mm_interconnect_0_addr_router_001.sv(45): see declaration for object \"qsys_timer_mm_interconnect_0_addr_router_001_default_decode\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402831 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_mm_interconnect_0_addr_router_001 qsys_timer_mm_interconnect_0_addr_router_001.sv(86) " "Ignored design unit \"qsys_timer_mm_interconnect_0_addr_router_001\" at qsys_timer_mm_interconnect_0_addr_router_001.sv(86) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_addr_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402831 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_cmd_xbar_demux qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv(43) " "Verilog HDL error at qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv(43): module \"qsys_timer_mm_interconnect_0_cmd_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402833 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_cmd_xbar_demux qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv(43) " "HDL info at qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv(43): see declaration for object \"qsys_timer_mm_interconnect_0_cmd_xbar_demux\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402834 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_cmd_xbar_demux_001 qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv(43) " "Verilog HDL error at qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv(43): module \"qsys_timer_mm_interconnect_0_cmd_xbar_demux_001\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402836 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_cmd_xbar_demux_001 qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv(43) " "HDL info at qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv(43): see declaration for object \"qsys_timer_mm_interconnect_0_cmd_xbar_demux_001\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402836 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_cmd_xbar_mux qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv(38) " "Verilog HDL error at qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv(38): module \"qsys_timer_mm_interconnect_0_cmd_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402838 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_cmd_xbar_mux qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv(38) " "HDL info at qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv(38): see declaration for object \"qsys_timer_mm_interconnect_0_cmd_xbar_mux\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402839 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_cmd_xbar_mux_002 qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv(38) " "Verilog HDL error at qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv(38): module \"qsys_timer_mm_interconnect_0_cmd_xbar_mux_002\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402840 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_cmd_xbar_mux_002 qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv(38) " "HDL info at qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv(38): see declaration for object \"qsys_timer_mm_interconnect_0_cmd_xbar_mux_002\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_cmd_xbar_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402843 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_id_router_default_decode qsys_timer_mm_interconnect_0_id_router.sv(45) " "Verilog HDL error at qsys_timer_mm_interconnect_0_id_router.sv(45): module \"qsys_timer_mm_interconnect_0_id_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402843 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_id_router_default_decode qsys_timer_mm_interconnect_0_id_router.sv(45) " "HDL info at qsys_timer_mm_interconnect_0_id_router.sv(45): see declaration for object \"qsys_timer_mm_interconnect_0_id_router_default_decode\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402843 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_mm_interconnect_0_id_router qsys_timer_mm_interconnect_0_id_router.sv(86) " "Ignored design unit \"qsys_timer_mm_interconnect_0_id_router\" at qsys_timer_mm_interconnect_0_id_router.sv(86) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_timer_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_timer_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at qsys_timer_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1548058402845 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_id_router_002_default_decode qsys_timer_mm_interconnect_0_id_router_002.sv(45) " "Verilog HDL error at qsys_timer_mm_interconnect_0_id_router_002.sv(45): module \"qsys_timer_mm_interconnect_0_id_router_002_default_decode\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402845 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_id_router_002_default_decode qsys_timer_mm_interconnect_0_id_router_002.sv(45) " "HDL info at qsys_timer_mm_interconnect_0_id_router_002.sv(45): see declaration for object \"qsys_timer_mm_interconnect_0_id_router_002_default_decode\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402845 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_mm_interconnect_0_id_router_002 qsys_timer_mm_interconnect_0_id_router_002.sv(86) " "Ignored design unit \"qsys_timer_mm_interconnect_0_id_router_002\" at qsys_timer_mm_interconnect_0_id_router_002.sv(86) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_id_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402846 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_rsp_xbar_demux qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv(43) " "Verilog HDL error at qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv(43): module \"qsys_timer_mm_interconnect_0_rsp_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402848 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_rsp_xbar_demux qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv(43) " "HDL info at qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv(43): see declaration for object \"qsys_timer_mm_interconnect_0_rsp_xbar_demux\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402848 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_rsp_xbar_demux_002 qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv(43) " "Verilog HDL error at qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv(43): module \"qsys_timer_mm_interconnect_0_rsp_xbar_demux_002\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402851 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_rsp_xbar_demux_002 qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv(43) " "HDL info at qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv(43): see declaration for object \"qsys_timer_mm_interconnect_0_rsp_xbar_demux_002\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402851 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_rsp_xbar_mux qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv(38) " "Verilog HDL error at qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv(38): module \"qsys_timer_mm_interconnect_0_rsp_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402853 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_rsp_xbar_mux qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv(38) " "HDL info at qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv(38): see declaration for object \"qsys_timer_mm_interconnect_0_rsp_xbar_mux\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402854 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_mm_interconnect_0_rsp_xbar_mux_001 qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv(38) " "Verilog HDL error at qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv(38): module \"qsys_timer_mm_interconnect_0_rsp_xbar_mux_001\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402856 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_mm_interconnect_0_rsp_xbar_mux_001 qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv(38) " "HDL info at qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv(38): see declaration for object \"qsys_timer_mm_interconnect_0_rsp_xbar_mux_001\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058402856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_mm_interconnect_0_rsp_xbar_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058402857 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_ic_data_module qsys_timer_nios2_qsys.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys.v(21): module \"qsys_timer_nios2_qsys_ic_data_module\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058402877 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_ic_tag_module qsys_timer_nios2_qsys.v(88) " "Ignored design unit \"qsys_timer_nios2_qsys_ic_tag_module\" at qsys_timer_nios2_qsys.v(88) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 88 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_bht_module qsys_timer_nios2_qsys.v(156) " "Ignored design unit \"qsys_timer_nios2_qsys_bht_module\" at qsys_timer_nios2_qsys.v(156) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 156 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_register_bank_a_module qsys_timer_nios2_qsys.v(224) " "Ignored design unit \"qsys_timer_nios2_qsys_register_bank_a_module\" at qsys_timer_nios2_qsys.v(224) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 224 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402890 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_register_bank_b_module qsys_timer_nios2_qsys.v(289) " "Ignored design unit \"qsys_timer_nios2_qsys_register_bank_b_module\" at qsys_timer_nios2_qsys.v(289) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 289 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402890 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_dc_tag_module qsys_timer_nios2_qsys.v(354) " "Ignored design unit \"qsys_timer_nios2_qsys_dc_tag_module\" at qsys_timer_nios2_qsys.v(354) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 354 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402890 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_dc_data_module qsys_timer_nios2_qsys.v(419) " "Ignored design unit \"qsys_timer_nios2_qsys_dc_data_module\" at qsys_timer_nios2_qsys.v(419) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 419 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402891 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_dc_victim_module qsys_timer_nios2_qsys.v(483) " "Ignored design unit \"qsys_timer_nios2_qsys_dc_victim_module\" at qsys_timer_nios2_qsys.v(483) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 483 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402902 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_debug qsys_timer_nios2_qsys.v(550) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_debug\" at qsys_timer_nios2_qsys.v(550) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 550 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402903 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_ociram_sp_ram_module qsys_timer_nios2_qsys.v(691) " "Ignored design unit \"qsys_timer_nios2_qsys_ociram_sp_ram_module\" at qsys_timer_nios2_qsys.v(691) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 691 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402903 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_ocimem qsys_timer_nios2_qsys.v(754) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_ocimem\" at qsys_timer_nios2_qsys.v(754) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 754 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402915 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_avalon_reg qsys_timer_nios2_qsys.v(935) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_avalon_reg\" at qsys_timer_nios2_qsys.v(935) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 935 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402927 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_break qsys_timer_nios2_qsys.v(1027) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_break\" at qsys_timer_nios2_qsys.v(1027) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 1027 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402940 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_xbrk qsys_timer_nios2_qsys.v(1321) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_xbrk\" at qsys_timer_nios2_qsys.v(1321) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 1321 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402952 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_dbrk qsys_timer_nios2_qsys.v(1581) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_dbrk\" at qsys_timer_nios2_qsys.v(1581) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 1581 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402964 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_itrace qsys_timer_nios2_qsys.v(1769) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_itrace\" at qsys_timer_nios2_qsys.v(1769) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 1769 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402988 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_td_mode qsys_timer_nios2_qsys.v(2152) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_td_mode\" at qsys_timer_nios2_qsys.v(2152) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 2152 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402989 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_dtrace qsys_timer_nios2_qsys.v(2219) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_dtrace\" at qsys_timer_nios2_qsys.v(2219) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 2219 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058402989 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "qsys_timer_nios2_qsys_nios2_oci_compute_input_tm_cnt qsys_timer_nios2_qsys.v(2313) " "Ignored design unit \"qsys_timer_nios2_qsys_nios2_oci_compute_input_tm_cnt\" at qsys_timer_nios2_qsys.v(2313) due to previous errors" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" 2313 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1548058403001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403547 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_jtag_debug_module_sysclk qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v(21): module \"qsys_timer_nios2_qsys_jtag_debug_module_sysclk\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403549 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_jtag_debug_module_sysclk qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v(21) " "HDL info at qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v(21): see declaration for object \"qsys_timer_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403550 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_jtag_debug_module_tck qsys_timer_nios2_qsys_jtag_debug_module_tck.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_jtag_debug_module_tck.v(21): module \"qsys_timer_nios2_qsys_jtag_debug_module_tck\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403552 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_jtag_debug_module_tck qsys_timer_nios2_qsys_jtag_debug_module_tck.v(21) " "HDL info at qsys_timer_nios2_qsys_jtag_debug_module_tck.v(21): see declaration for object \"qsys_timer_nios2_qsys_jtag_debug_module_tck\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403553 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_jtag_debug_module_wrapper qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v(21): module \"qsys_timer_nios2_qsys_jtag_debug_module_wrapper\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403555 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_jtag_debug_module_wrapper qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v(21) " "HDL info at qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v(21): see declaration for object \"qsys_timer_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403556 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_mult_cell qsys_timer_nios2_qsys_mult_cell.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_mult_cell.v(21): module \"qsys_timer_nios2_qsys_mult_cell\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_mult_cell.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_mult_cell.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403558 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_mult_cell qsys_timer_nios2_qsys_mult_cell.v(21) " "HDL info at qsys_timer_nios2_qsys_mult_cell.v(21): see declaration for object \"qsys_timer_nios2_qsys_mult_cell\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_mult_cell.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403558 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_oci_test_bench qsys_timer_nios2_qsys_oci_test_bench.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_oci_test_bench.v(21): module \"qsys_timer_nios2_qsys_oci_test_bench\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_oci_test_bench qsys_timer_nios2_qsys_oci_test_bench.v(21) " "HDL info at qsys_timer_nios2_qsys_oci_test_bench.v(21): see declaration for object \"qsys_timer_nios2_qsys_oci_test_bench\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403560 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_nios2_qsys_test_bench qsys_timer_nios2_qsys_test_bench.v(21) " "Verilog HDL error at qsys_timer_nios2_qsys_test_bench.v(21): module \"qsys_timer_nios2_qsys_test_bench\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_test_bench.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403563 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_nios2_qsys_test_bench qsys_timer_nios2_qsys_test_bench.v(21) " "HDL info at qsys_timer_nios2_qsys_test_bench.v(21): see declaration for object \"qsys_timer_nios2_qsys_test_bench\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_nios2_qsys_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_nios2_qsys_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403564 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_onchip_ram qsys_timer_onchip_ram.v(21) " "Verilog HDL error at qsys_timer_onchip_ram.v(21): module \"qsys_timer_onchip_ram\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_onchip_ram.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_onchip_ram.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403566 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_onchip_ram qsys_timer_onchip_ram.v(21) " "HDL info at qsys_timer_onchip_ram.v(21): see declaration for object \"qsys_timer_onchip_ram\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_onchip_ram.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_onchip_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_onchip_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403567 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_pio_beep qsys_timer_pio_beep.v(21) " "Verilog HDL error at qsys_timer_pio_beep.v(21): module \"qsys_timer_pio_beep\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_pio_beep.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_pio_beep.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403569 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_pio_beep qsys_timer_pio_beep.v(21) " "HDL info at qsys_timer_pio_beep.v(21): see declaration for object \"qsys_timer_pio_beep\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_pio_beep.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_pio_beep.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_pio_beep.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403569 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_sysid_qsys qsys_timer_sysid_qsys.v(21) " "Verilog HDL error at qsys_timer_sysid_qsys.v(21): module \"qsys_timer_sysid_qsys\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_sysid_qsys.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_sysid_qsys.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_sysid_qsys qsys_timer_sysid_qsys.v(21) " "HDL info at qsys_timer_sysid_qsys.v(21): see declaration for object \"qsys_timer_sysid_qsys\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_sysid_qsys.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_sysid_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_sysid_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403572 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "qsys_timer_timer qsys_timer_timer.v(21) " "Verilog HDL error at qsys_timer_timer.v(21): module \"qsys_timer_timer\" cannot be declared more than once" {  } { { "db/ip/qsys_timer/submodules/qsys_timer_timer.v" "" { Text "D:/project/5_qsys_timer/par/db/ip/qsys_timer/submodules/qsys_timer_timer.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1548058403574 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "qsys_timer_timer qsys_timer_timer.v(21) " "HDL info at qsys_timer_timer.v(21): see declaration for object \"qsys_timer_timer\"" {  } { { "../qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v" "" { Text "D:/project/5_qsys_timer/qsys/hardware/qsys_timer/synthesis/submodules/qsys_timer_timer.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548058403574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_timer/submodules/qsys_timer_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys_timer/submodules/qsys_timer_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548058403574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/5_qsys_timer/par/output_files/top_Timer.map.smsg " "Generated suppressed messages file D:/project/5_qsys_timer/par/output_files/top_Timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1548058403623 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 67 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 67 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548058403680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 21 16:13:23 2019 " "Processing ended: Mon Jan 21 16:13:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548058403680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548058403680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548058403680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548058403680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 69 s 0 s " "Quartus II Full Compilation was unsuccessful. 69 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548058404543 ""}
