(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (and (bvule #x500e9244  bv_0) (bvslt bv_3 bv_0)) (xor (bvsgt #xbc5d2bf0  bv_4) (=> bool_2 false))))
(assert (xor (xor (bvugt bv_2 #xc32d44f0 ) (bvsle #x49970fa8  #xb4aeafdc )) (bvsge (bvurem #x5b4f87d6  bv_2) (bvnand bv_3 #xd06c285a ))))
(assert (bvult (bvadd (bvurem #x567b8b77  #xcd26635c ) (bvsdiv #x9cc5de43  #x58286d52 )) (bvxor (bvsrem #x31bbfe0e  #x465e0262 ) (bvadd bv_1 bv_2))))
(assert (bvslt (bvashr (bvlshr #x57d588ff  #x1fbb3ac3 ) (bvashr bv_2 #x30d724ec )) (bvurem (bvxnor #xd593df89  bv_1) (bvsub bv_3 bv_3))))
(assert (and (and (or bool_0 true) (and bool_2 bool_0)) (bvuge (bvsdiv bv_2 bv_3) (bvudiv #xa6731bb5  bv_2))))
(check-sat)
(exit)
