$date
  Tue Dec 19 23:56:30 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module kb_addr_decoder_tb $end
$var reg 1 ! e $end
$var reg 2 " a[1:0] $end
$var reg 4 # c[3:0] $end
$scope module kb_addr_decoder_0 $end
$var reg 1 $ e $end
$var reg 2 % a[1:0] $end
$var reg 4 & c[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b00 "
b0001 #
1$
b00 %
b0001 &
#1000000
b01 "
b0010 #
b01 %
b0010 &
#2000000
b10 "
b0100 #
b10 %
b0100 &
#3000000
b11 "
b1000 #
b11 %
b1000 &
#4000000
bX1 "
b0000 #
bX1 %
b0000 &
#5000000
b1X "
b1X %
#6000000
bXX "
bXX %
#7000000
0!
b00 "
0$
b00 %
#8000000
b01 "
b01 %
#9000000
b10 "
b10 %
#10000000
b11 "
b11 %
#11000000
bXX "
bXX %
#12000000
