
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.584728                       # Number of seconds simulated
sim_ticks                                584727719000                       # Number of ticks simulated
final_tick                               2541735189500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47089                       # Simulator instruction rate (inst/s)
host_op_rate                                    91461                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              275345112                       # Simulator tick rate (ticks/s)
host_mem_usage                                2254848                       # Number of bytes of host memory used
host_seconds                                  2123.62                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     194227640                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst          37761856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         119464896                       # Number of bytes read from this memory
system.physmem.bytes_read::total            157226752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     37761856                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        37761856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9456576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9456576                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             590029                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1866639                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2456668                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          147759                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               147759                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             64580239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            204308590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               268888830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        64580239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           64580239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16172615                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16172615                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16172615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            64580239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           204308590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              285061444                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2481746                       # number of replacements
system.l2.tagsinuse                       1015.804132                       # Cycle average of tags in use
system.l2.total_refs                          1632326                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2482770                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.657462                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1957563301500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            59.080862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             227.904438                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             728.818832                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.057696                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.222563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.711737                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.991996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               637383                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               582018                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1219401                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           519898                       # number of Writeback hits
system.l2.Writeback_hits::total                519898                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             111543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111543                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                637383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                693561                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1330944                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               637383                       # number of overall hits
system.l2.overall_hits::cpu.data               693561                       # number of overall hits
system.l2.overall_hits::total                 1330944                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             590029                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1785768                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2375797                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            80871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80871                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              590029                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1866639                       # number of demand (read+write) misses
system.l2.demand_misses::total                2456668                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             590029                       # number of overall misses
system.l2.overall_misses::cpu.data            1866639                       # number of overall misses
system.l2.overall_misses::total               2456668                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  30883541500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  93312367500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    124195909000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   4234089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4234089000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   30883541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   97546456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128429998000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  30883541500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  97546456500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128429998000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1227412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2367786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3595198                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       519898                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            519898                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         192414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            192414                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1227412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2560200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3787612                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1227412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2560200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3787612                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.480710                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.754193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.660825                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.420297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.480710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.729099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.648606                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.480710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.729099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.648606                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52342.412831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52253.354019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52275.471768                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52356.085618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52356.085618                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52342.412831                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52257.804803                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52278.125494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52342.412831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52257.804803                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52278.125494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               147759                       # number of writebacks
system.l2.writebacks::total                    147759                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst        590029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1785768                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2375797                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        80871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80871                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         590029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1866639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2456668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        590029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1866639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2456668                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst  23651993000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  71507208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  95159201000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3243446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3243446000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  23651993000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  74750654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  98402647000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  23651993000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  74750654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  98402647000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.480710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.754193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.660825                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.420297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420297                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.480710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.729099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.648606                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.480710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.729099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.648606                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40086.153392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40042.831992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40053.590858                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40106.416392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40106.416392                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40086.153392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40045.586747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40055.329821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40086.153392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40045.586747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40055.329821                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                24818254                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24818254                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1827908                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20103185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14335507                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.309631                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                       1169455438                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           39315580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101608418                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24818254                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14335507                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     198383351                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3655816                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              696139006                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15630272                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                109865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          935665845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.209522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.406968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                739623192     79.05%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                196042653     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            935665845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.021222                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.086885                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                164566791                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             573361222                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 145458571                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              50451350                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1827908                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              195909924                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1827908                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                231692780                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               506603526                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             51                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55599469                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             139942110                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              195541569                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41638755                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           234008349                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             492922997                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        492918803                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4194                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232625254                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1383092                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 11                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 140043770                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30255977                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10125590                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1129                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194224550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3091                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 194227641                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     935665845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.207582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.405576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           741438204     79.24%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           194227641     20.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       935665845                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            656268      0.34%      0.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             153189596     78.87%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 210      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30255977     15.58%     94.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10125590      5.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194227641                       # Type of FU issued
system.cpu.iq.rate                           0.166084                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1324120622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         194227389                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    194227388                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 504                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                252                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          252                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              193571121                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     252                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            16684                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1827908                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               125112096                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              20619639                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194227641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               498                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30255977                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10125590                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 11                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1334149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       493759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1827908                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             194227640                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30255977                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     40381567                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24815445                       # Number of branches executed
system.cpu.iew.exec_stores                   10125590                       # Number of stores executed
system.cpu.iew.exec_rate                     0.166084                       # Inst execution rate
system.cpu.iew.wb_sent                      194227640                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     194227640                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.166084                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls            3091                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1827908                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    933837937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.207989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.405869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    739610297     79.20%     79.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    194227640     20.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    933837937                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              194227640                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40381567                       # Number of memory references committed
system.cpu.commit.loads                      30255977                       # Number of loads committed
system.cpu.commit.membars                        3080                       # Number of memory barriers committed
system.cpu.commit.branches                   24815445                       # Number of branches committed
system.cpu.commit.fp_insts                        252                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 193648261                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             194227640                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    933837937                       # The number of ROB reads
system.cpu.rob.rob_writes                   390283189                       # The number of ROB writes
system.cpu.timesIdled                         3461617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       233789593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     194227640                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                              11.694554                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.694554                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.085510                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.085510                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                402136647                       # number of integer regfile reads
system.cpu.int_regfile_writes               232625055                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       378                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      210                       # number of floating regfile writes
system.cpu.misc_regfile_reads                87444263                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                1227156                       # number of replacements
system.cpu.icache.tagsinuse                255.533691                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14397067                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1227412                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  11.729612                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           1960755933000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     255.533691                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.998178                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.998178                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14397067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14397067                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14397067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14397067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14397067                       # number of overall hits
system.cpu.icache.overall_hits::total        14397067                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1233205                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1233205                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1233205                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1233205                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1233205                       # number of overall misses
system.cpu.icache.overall_misses::total       1233205                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  41123039500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  41123039500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  41123039500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  41123039500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  41123039500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  41123039500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15630272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15630272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15630272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15630272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15630272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15630272                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.078898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.078898                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.078898                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.078898                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.078898                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.078898                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33346.474836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33346.474836                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 33346.474836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33346.474836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 33346.474836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33346.474836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5793                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5793                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5793                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5793                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5793                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5793                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1227412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1227412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1227412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1227412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1227412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1227412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  38486803000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  38486803000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  38486803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  38486803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  38486803000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  38486803000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.078528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.078528                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078528                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.078528                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078528                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31356.058927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31356.058927                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31356.058927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31356.058927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31356.058927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31356.058927                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2559944                       # number of replacements
system.cpu.dcache.tagsinuse                255.982078                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 37803019                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2560200                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  14.765651                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1957227536000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.982078                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999930                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999930                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27863085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27863085                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9939934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9939934                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      37803019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37803019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     37803019                       # number of overall hits
system.cpu.dcache.overall_hits::total        37803019                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2378194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2378194                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       192414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       192414                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2570608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2570608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2570608                       # number of overall misses
system.cpu.dcache.overall_misses::total       2570608                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 106342000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 106342000500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5926836500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5926836500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 112268837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112268837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 112268837000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112268837000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     30241279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30241279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     40373627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40373627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     40373627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40373627                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078641                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018990                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063670                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44715.443946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44715.443946                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30802.522166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30802.522166                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43674.040149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43674.040149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43674.040149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43674.040149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       519898                       # number of writebacks
system.cpu.dcache.writebacks::total            519898                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10384                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10408                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10408                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2367810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2367810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       192390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       192390                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2560200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2560200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2560200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2560200                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 101502459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101502459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5541744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5541744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 107044204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 107044204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 107044204000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 107044204000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.078297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063413                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42867.653866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42867.653866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28804.742970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28804.742970                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 41810.875713                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41810.875713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41810.875713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41810.875713                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
