   1               		.file	"hw_timer.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  12               	cpu_irq_save:
  13               	.LFB4:
  14               		.file 1 "../../../platform/common/utils/interrupt/interrupt_avr8.h"
   1:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
   2:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \file
   3:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   4:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Global interrupt management for 8-bit AVR
   5:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   6:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Copyright (C) 2010-2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
   8:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \asf_license_start
   9:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  10:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \page License
  11:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  12:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  15:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  18:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  22:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  25:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  28:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  40:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \asf_license_stop
  41:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  42:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  43:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifndef UTILS_INTERRUPT_INTERRUPT_H
  44:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #define UTILS_INTERRUPT_INTERRUPT_H
  45:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  46:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #include <compiler.h>
  47:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #include <parts.h>
  48:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  49:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  50:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \weakgroup interrupt_group
  51:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  52:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * @{
  53:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  54:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  55:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifdef ISR_CUSTOM_H
  56:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  include ISR_CUSTOM_H
  57:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #else
  58:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  59:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  60:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \def ISR
  61:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Define service routine for specified interrupt vector
  62:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  63:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Usage:
  64:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \code
  65:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * ISR(FOO_vect)
  66:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * {
  67:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *     ...
  68:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * }
  69:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \endcode
  70:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  *
  71:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \param vect Interrupt vector name as found in the device header files.
  72:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  73:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #if defined(__DOXYGEN__)
  74:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define ISR(vect)
  75:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #elif defined(__GNUC__)
  76:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  include <avr/interrupt.h>
  77:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #elif defined(__ICCAVR__)
  78:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define __ISR(x) _Pragma(#x)
  79:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define ISR(vect) __ISR(vector=vect) __interrupt void handler_##vect(void)
  80:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
  81:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif // ISR_CUSTOM_H
  82:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  83:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #if XMEGA
  84:../../../platform/common/utils/interrupt/interrupt_avr8.h **** /**
  85:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * \brief Initialize interrupt vectors
  86:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * Enables all interrupt levels, with vectors located in the application section
  87:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  * and fixed priority scheduling.
  88:../../../platform/common/utils/interrupt/interrupt_avr8.h ****  */
  89:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #define irq_initialize_vectors() \
  90:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	PMIC.CTRL = PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
  91:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
  92:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
  93:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #ifdef __GNUC__
  94:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_enable()     sei()
  95:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_disable()    cli()
  96:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #else
  97:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_enable()     __enable_interrupt()
  98:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #  define cpu_irq_disable()    __disable_interrupt()
  99:../../../platform/common/utils/interrupt/interrupt_avr8.h **** #endif
 100:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 101:../../../platform/common/utils/interrupt/interrupt_avr8.h **** typedef uint8_t irqflags_t;
 102:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 103:../../../platform/common/utils/interrupt/interrupt_avr8.h **** static inline irqflags_t cpu_irq_save(void)
 104:../../../platform/common/utils/interrupt/interrupt_avr8.h **** {
  15               		.loc 1 104 0
  16               		.cfi_startproc
  17 0000 CF93      		push r28
  18               	.LCFI0:
  19               		.cfi_def_cfa_offset 3
  20               		.cfi_offset 28, -2
  21 0002 DF93      		push r29
  22               	.LCFI1:
  23               		.cfi_def_cfa_offset 4
  24               		.cfi_offset 29, -3
  25 0004 1F92      		push __zero_reg__
  26               	.LCFI2:
  27               		.cfi_def_cfa_offset 5
  28 0006 CDB7      		in r28,__SP_L__
  29 0008 DEB7      		in r29,__SP_H__
  30               	.LCFI3:
  31               		.cfi_def_cfa_register 28
  32               	/* prologue: function */
  33               	/* frame size = 1 */
  34               	/* stack size = 3 */
  35               	.L__stack_usage = 3
 105:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	irqflags_t flags = SREG;
  36               		.loc 1 105 0
  37 000a 8FE5      		ldi r24,lo8(95)
  38 000c 90E0      		ldi r25,0
  39 000e FC01      		movw r30,r24
  40 0010 8081      		ld r24,Z
  41 0012 8983      		std Y+1,r24
 106:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	cpu_irq_disable();
  42               		.loc 1 106 0
  43               	/* #APP */
  44               	 ;  106 "../../../platform/common/utils/interrupt/interrupt_avr8.h" 1
  45 0014 F894      		cli
  46               	 ;  0 "" 2
 107:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	return flags;
  47               		.loc 1 107 0
  48               	/* #NOAPP */
  49 0016 8981      		ldd r24,Y+1
  50               	/* epilogue start */
 108:../../../platform/common/utils/interrupt/interrupt_avr8.h **** }
  51               		.loc 1 108 0
  52 0018 0F90      		pop __tmp_reg__
  53 001a DF91      		pop r29
  54 001c CF91      		pop r28
  55 001e 0895      		ret
  56               		.cfi_endproc
  57               	.LFE4:
  60               	cpu_irq_restore:
  61               	.LFB5:
 109:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 
 110:../../../platform/common/utils/interrupt/interrupt_avr8.h **** static inline void cpu_irq_restore(irqflags_t flags)
 111:../../../platform/common/utils/interrupt/interrupt_avr8.h **** {
  62               		.loc 1 111 0
  63               		.cfi_startproc
  64 0020 CF93      		push r28
  65               	.LCFI4:
  66               		.cfi_def_cfa_offset 3
  67               		.cfi_offset 28, -2
  68 0022 DF93      		push r29
  69               	.LCFI5:
  70               		.cfi_def_cfa_offset 4
  71               		.cfi_offset 29, -3
  72 0024 1F92      		push __zero_reg__
  73               	.LCFI6:
  74               		.cfi_def_cfa_offset 5
  75 0026 CDB7      		in r28,__SP_L__
  76 0028 DEB7      		in r29,__SP_H__
  77               	.LCFI7:
  78               		.cfi_def_cfa_register 28
  79               	/* prologue: function */
  80               	/* frame size = 1 */
  81               	/* stack size = 3 */
  82               	.L__stack_usage = 3
  83 002a 8983      		std Y+1,r24
 112:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	barrier();
  84               		.loc 1 112 0
 113:../../../platform/common/utils/interrupt/interrupt_avr8.h **** 	SREG = flags;
  85               		.loc 1 113 0
  86 002c 8FE5      		ldi r24,lo8(95)
  87 002e 90E0      		ldi r25,0
  88 0030 2981      		ldd r18,Y+1
  89 0032 FC01      		movw r30,r24
  90 0034 2083      		st Z,r18
 114:../../../platform/common/utils/interrupt/interrupt_avr8.h **** }
  91               		.loc 1 114 0
  92 0036 0000      		nop
  93               	/* epilogue start */
  94 0038 0F90      		pop __tmp_reg__
  95 003a DF91      		pop r29
  96 003c CF91      		pop r28
  97 003e 0895      		ret
  98               		.cfi_endproc
  99               	.LFE5:
 102               	sysclk_get_main_hz:
 103               	.LFB65:
 104               		.file 2 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
 105               		.loc 2 175 0
 106               		.cfi_startproc
 107 0040 CF93      		push r28
 108               	.LCFI8:
 109               		.cfi_def_cfa_offset 3
 110               		.cfi_offset 28, -2
 111 0042 DF93      		push r29
 112               	.LCFI9:
 113               		.cfi_def_cfa_offset 4
 114               		.cfi_offset 29, -3
 115 0044 CDB7      		in r28,__SP_L__
 116 0046 DEB7      		in r29,__SP_H__
 117               	.LCFI10:
 118               		.cfi_def_cfa_register 28
 119               	/* prologue: function */
 120               	/* frame size = 0 */
 121               	/* stack size = 2 */
 122               	.L__stack_usage = 2
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 123               		.loc 2 185 0
 124 0048 80E0      		ldi r24,0
 125 004a 94E2      		ldi r25,lo8(36)
 126 004c A4EF      		ldi r26,lo8(-12)
 127 004e B0E0      		ldi r27,0
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
 128               		.loc 2 195 0
 129 0050 BC01      		movw r22,r24
 130 0052 CD01      		movw r24,r26
 131               	/* epilogue start */
 132 0054 DF91      		pop r29
 133 0056 CF91      		pop r28
 134 0058 0895      		ret
 135               		.cfi_endproc
 136               	.LFE65:
 139               	sysclk_get_source_clock_hz:
 140               	.LFB66:
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
 141               		.loc 2 206 0
 142               		.cfi_startproc
 143 005a CF93      		push r28
 144               	.LCFI11:
 145               		.cfi_def_cfa_offset 3
 146               		.cfi_offset 28, -2
 147 005c DF93      		push r29
 148               	.LCFI12:
 149               		.cfi_def_cfa_offset 4
 150               		.cfi_offset 29, -3
 151 005e CDB7      		in r28,__SP_L__
 152 0060 DEB7      		in r29,__SP_H__
 153               	.LCFI13:
 154               		.cfi_def_cfa_register 28
 155               	/* prologue: function */
 156               	/* frame size = 0 */
 157               	/* stack size = 2 */
 158               	.L__stack_usage = 2
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
 159               		.loc 2 213 0
 160 0062 0E94 0000 		call sysclk_get_main_hz
 161 0066 DC01      		movw r26,r24
 162 0068 CB01      		movw r24,r22
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
 163               		.loc 2 284 0
 164 006a BC01      		movw r22,r24
 165 006c CD01      		movw r24,r26
 166               	/* epilogue start */
 167 006e DF91      		pop r29
 168 0070 CF91      		pop r28
 169 0072 0895      		ret
 170               		.cfi_endproc
 171               	.LFE66:
 174               	sysclk_get_peripheral_bus_hz:
 175               	.LFB72:
 285:../../../platform/common/services/clock/mega/sysclk.h **** 
 286:../../../platform/common/services/clock/mega/sysclk.h **** /**
 287:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the CPU clock.
 288:../../../platform/common/services/clock/mega/sysclk.h ****  *
 289:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 290:../../../platform/common/services/clock/mega/sysclk.h ****  */
 291:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_cpu_hz(void)
 292:../../../platform/common/services/clock/mega/sysclk.h **** {
 293:../../../platform/common/services/clock/mega/sysclk.h **** 	return sysclk_get_source_clock_hz();
 294:../../../platform/common/services/clock/mega/sysclk.h **** }
 295:../../../platform/common/services/clock/mega/sysclk.h **** 
 296:../../../platform/common/services/clock/mega/sysclk.h **** /**
 297:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the clock from internal oscillator
 298:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 299:../../../platform/common/services/clock/mega/sysclk.h ****  */
 300:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_rc_osc_hz(void)
 301:../../../platform/common/services/clock/mega/sysclk.h **** {
 302:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 303:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1:
 304:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 305:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 306:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 307:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 308:../../../platform/common/services/clock/mega/sysclk.h **** 
 309:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 310:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 311:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 312:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 313:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 314:../../../platform/common/services/clock/mega/sysclk.h **** 
 315:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 316:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 317:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 318:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 319:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 320:../../../platform/common/services/clock/mega/sysclk.h **** 
 321:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 322:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 323:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 324:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 325:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 326:../../../platform/common/services/clock/mega/sysclk.h **** 
 327:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 328:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 329:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 330:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 331:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 332:../../../platform/common/services/clock/mega/sysclk.h **** 
 333:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 334:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 335:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 336:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 337:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 338:../../../platform/common/services/clock/mega/sysclk.h **** 
 339:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 340:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 341:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 342:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 343:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 344:../../../platform/common/services/clock/mega/sysclk.h **** 
 345:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 346:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 347:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 348:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 349:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 350:../../../platform/common/services/clock/mega/sysclk.h **** 
 351:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 352:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 353:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 354:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 355:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 356:../../../platform/common/services/clock/mega/sysclk.h **** 
 357:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 358:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 359:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 360:../../../platform/common/services/clock/mega/sysclk.h **** }
 361:../../../platform/common/services/clock/mega/sysclk.h **** 
 362:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Enabling and disabling synchronous clocks */
 363:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 364:../../../platform/common/services/clock/mega/sysclk.h **** 
 365:../../../platform/common/services/clock/mega/sysclk.h **** /**
 366:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Enable the clock to peripheral \a id on port \a port
 367:../../../platform/common/services/clock/mega/sysclk.h ****  *
 368:../../../platform/common/services/clock/mega/sysclk.h ****  * \param port ID of the port to which the module is connected (one of
 369:../../../platform/common/services/clock/mega/sysclk.h ****  * the \c power_red_id *definitions).
 370:../../../platform/common/services/clock/mega/sysclk.h ****  * \param id The ID (bitmask) of the peripheral module to be disabled.*
 371:../../../platform/common/services/clock/mega/sysclk.h ****  */
 372:../../../platform/common/services/clock/mega/sysclk.h **** extern void sysclk_enable_module(enum power_red_id port, uint8_t id);
 373:../../../platform/common/services/clock/mega/sysclk.h **** 
 374:../../../platform/common/services/clock/mega/sysclk.h **** /**
 375:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Disable the clock to peripheral \a id on port \a port
 376:../../../platform/common/services/clock/mega/sysclk.h ****  *
 377:../../../platform/common/services/clock/mega/sysclk.h ****  * \param port ID of the port to which the module is connected (one of
 378:../../../platform/common/services/clock/mega/sysclk.h ****  * the \c power_red_id *definitions).
 379:../../../platform/common/services/clock/mega/sysclk.h ****  * \param id The ID (bit mask) of the peripheral module to be disabled.
 380:../../../platform/common/services/clock/mega/sysclk.h ****  */
 381:../../../platform/common/services/clock/mega/sysclk.h **** extern void sysclk_disable_module(enum power_red_id port, uint8_t id);
 382:../../../platform/common/services/clock/mega/sysclk.h **** 
 383:../../../platform/common/services/clock/mega/sysclk.h **** /**
 384:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Enable a peripherals clock from its base address.
 385:../../../platform/common/services/clock/mega/sysclk.h ****  *
 386:../../../platform/common/services/clock/mega/sysclk.h ****  *  Enables the clock to a peripheral, given its base address. If the peripheral
 387:../../../platform/common/services/clock/mega/sysclk.h ****  *  has an associated clock on the HSB bus, this will be enabled also.
 388:../../../platform/common/services/clock/mega/sysclk.h ****  *
 389:../../../platform/common/services/clock/mega/sysclk.h ****  * \param module Pointer to the module's base address.
 390:../../../platform/common/services/clock/mega/sysclk.h ****  */
 391:../../../platform/common/services/clock/mega/sysclk.h **** static inline void sysclk_enable_peripheral_clock(const volatile void *module)
 392:../../../platform/common/services/clock/mega/sysclk.h **** {
 393:../../../platform/common/services/clock/mega/sysclk.h **** 	if (module == NULL) {
 394:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 395:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 396:../../../platform/common/services/clock/mega/sysclk.h **** 
 397:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN1
 398:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &ADC) {
 399:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
 400:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 401:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
 402:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 403:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &UCSR0A) {
 404:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
 405:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 406:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 407:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &SPCR) {
 408:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
 409:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 410:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 411:../../../platform/common/services/clock/mega/sysclk.h **** 
 412:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR1A) {
 413:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
 414:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 415:../../../platform/common/services/clock/mega/sysclk.h **** 
 416:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 417:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &LCDCRA) {
 418:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
 419:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 420:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 421:../../../platform/common/services/clock/mega/sysclk.h **** 
 422:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN2
 423:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR0A) {
 424:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
 425:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 426:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
 427:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 428:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
 429:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 430:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 431:../../../platform/common/services/clock/mega/sysclk.h **** 
 432:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 433:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &UCSR1A) {
 434:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
 435:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 436:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
 437:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 438:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
 439:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 440:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
 441:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 442:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
 443:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 444:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 445:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 446:../../../platform/common/services/clock/mega/sysclk.h **** 	else {
 447:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 448:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 449:../../../platform/common/services/clock/mega/sysclk.h **** }
 450:../../../platform/common/services/clock/mega/sysclk.h **** 
 451:../../../platform/common/services/clock/mega/sysclk.h **** /**
 452:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Disable a peripheral's clock from its base address.
 453:../../../platform/common/services/clock/mega/sysclk.h ****  *
 454:../../../platform/common/services/clock/mega/sysclk.h ****  *  Disables the clock to a peripheral, given its base address.
 455:../../../platform/common/services/clock/mega/sysclk.h ****  *
 456:../../../platform/common/services/clock/mega/sysclk.h ****  * \param module Pointer to the module's base address.
 457:../../../platform/common/services/clock/mega/sysclk.h ****  */
 458:../../../platform/common/services/clock/mega/sysclk.h **** static inline void sysclk_disable_peripheral_clock(const volatile void *module)
 459:../../../platform/common/services/clock/mega/sysclk.h **** {
 460:../../../platform/common/services/clock/mega/sysclk.h **** 	if (module == NULL) {
 461:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 462:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 463:../../../platform/common/services/clock/mega/sysclk.h **** 
 464:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN1
 465:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &ADC) {
 466:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
 467:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 468:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
 469:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 470:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &UCSR0A) {
 471:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
 472:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 473:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 474:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &SPCR) {
 475:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
 476:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 477:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 478:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR1A) {
 479:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
 480:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 481:../../../platform/common/services/clock/mega/sysclk.h **** 
 482:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 483:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &LCDCRA) {
 484:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
 485:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 486:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 487:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN2
 488:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR0A) {
 489:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
 490:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 491:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
 492:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 493:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
 494:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 495:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 496:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 497:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &UCSR1A) {
 498:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
 499:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR3A) {
 500:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
 501:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 502:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
 503:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 504:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
 505:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 506:../../../platform/common/services/clock/mega/sysclk.h **** 		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
 507:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 508:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 509:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 510:../../../platform/common/services/clock/mega/sysclk.h **** 	else {
 511:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 512:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 513:../../../platform/common/services/clock/mega/sysclk.h **** }
 514:../../../platform/common/services/clock/mega/sysclk.h **** 
 515:../../../platform/common/services/clock/mega/sysclk.h **** /**
 516:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Set system clock prescaler configuration
 517:../../../platform/common/services/clock/mega/sysclk.h ****  *
 518:../../../platform/common/services/clock/mega/sysclk.h ****  * This function will change the system clock prescaler configuration to
 519:../../../platform/common/services/clock/mega/sysclk.h ****  * match the parameters.
 520:../../../platform/common/services/clock/mega/sysclk.h ****  *
 521:../../../platform/common/services/clock/mega/sysclk.h ****  * \note The parameters to this function are device-specific.
 522:../../../platform/common/services/clock/mega/sysclk.h ****  *
 523:../../../platform/common/services/clock/mega/sysclk.h ****  * \param psbcdiv The prescaler  settings (one of the \c SYSCLK_PSCDIV_*
 524:../../../platform/common/services/clock/mega/sysclk.h ****  * definitions). These determine the clkIO, clkADC and clkCPU frequencies.
 525:../../../platform/common/services/clock/mega/sysclk.h ****  * Note: Prescaler setting is not working with the brain dead un optimised code
 526:../../../platform/common/services/clock/mega/sysclk.h ****  * e.g. avr-gcc -00
 527:../../../platform/common/services/clock/mega/sysclk.h ****  */
 528:../../../platform/common/services/clock/mega/sysclk.h **** 
 529:../../../platform/common/services/clock/mega/sysclk.h **** static inline void sysclk_set_prescalers(uint8_t psdiv)
 530:../../../platform/common/services/clock/mega/sysclk.h **** {
 531:../../../platform/common/services/clock/mega/sysclk.h **** 	(void) psdiv;
 532:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 533:../../../platform/common/services/clock/mega/sysclk.h **** 	irqflags_t flags = cpu_irq_save();
 534:../../../platform/common/services/clock/mega/sysclk.h **** 
 535:../../../platform/common/services/clock/mega/sysclk.h **** 	ASM(
 536:../../../platform/common/services/clock/mega/sysclk.h **** 			"push r21                    \n\t"
 537:../../../platform/common/services/clock/mega/sysclk.h **** 
 538:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x80              \n\t" /* CLKPR = 1 <<
 539:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    * CLKPCE   */
 540:../../../platform/common/services/clock/mega/sysclk.h **** 			"sts  0x0061, r21            \n\t"
 541:../../../platform/common/services/clock/mega/sysclk.h **** 
 542:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_1)
 543:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x00              \n\t" /* divider = 0; //
 544:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    * RC-Oscillator/2 */
 545:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 546:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_2)
 547:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x01              \n\t" /* divider = 2; //
 548:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    * RC-Oscillator/4 */
 549:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 550:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_4)
 551:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x02              \n\t" /* divider = 4; //
 552:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    * RC-Oscillator/8 */
 553:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 554:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_8)
 555:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x03              \n\t" /* divider = 8; //
 556:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    * RC-Oscillator/16
 557:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    **/
 558:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 559:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_16)
 560:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x04              \n\t" /* divider = 16; //
 561:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                   * RC-Oscillator/32*/
 562:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 563:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_32)
 564:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x05              \n\t" /* divider = 32; //
 565:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                   * RC-Oscillator/64*/
 566:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 567:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_64)
 568:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x06              \n\t" /* divider = 64;//
 569:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    *
 570:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    *RC-Oscillator/128*/
 571:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 572:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_128)
 573:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x07              \n\t" /* divider =
 574:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    *
 575:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    *128;//RC-Oscillator/256*/
 576:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 577:../../../platform/common/services/clock/mega/sysclk.h **** #if (CONFIG_SYSCLK_PSDIV == SYSCLK_PSDIV_256)
 578:../../../platform/common/services/clock/mega/sysclk.h **** 			"ldi  r21, 0x08             \n\t" /* divider =
 579:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                   *
 580:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                   *256;//RC-Oscillator/512*/
 581:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 582:../../../platform/common/services/clock/mega/sysclk.h **** 			"sts  0x0061, r21            \n\t" /* CLKPR = divider
 583:../../../platform/common/services/clock/mega/sysclk.h **** 	                                                    *      */
 584:../../../platform/common/services/clock/mega/sysclk.h **** 
 585:../../../platform/common/services/clock/mega/sysclk.h **** 			"pop r21                     \n\t"
 586:../../../platform/common/services/clock/mega/sysclk.h **** 			);
 587:../../../platform/common/services/clock/mega/sysclk.h **** 
 588:../../../platform/common/services/clock/mega/sysclk.h **** 	cpu_irq_restore(flags);
 589:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 590:../../../platform/common/services/clock/mega/sysclk.h **** }
 591:../../../platform/common/services/clock/mega/sysclk.h **** 
 592:../../../platform/common/services/clock/mega/sysclk.h **** /**
 593:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Retrieves the current rate in Hz of the Peripheral Bus clock attached
 594:../../../platform/common/services/clock/mega/sysclk.h ****  *  to the specified peripheral.
 595:../../../platform/common/services/clock/mega/sysclk.h ****  *
 596:../../../platform/common/services/clock/mega/sysclk.h ****  * \param module Pointer to the module's base address.
 597:../../../platform/common/services/clock/mega/sysclk.h ****  *
 598:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the bus attached to the specified peripheral, in Hz.
 599:../../../platform/common/services/clock/mega/sysclk.h ****  */
 600:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
 601:../../../platform/common/services/clock/mega/sysclk.h **** {
 176               		.loc 2 601 0
 177               		.cfi_startproc
 178 0074 CF93      		push r28
 179               	.LCFI14:
 180               		.cfi_def_cfa_offset 3
 181               		.cfi_offset 28, -2
 182 0076 DF93      		push r29
 183               	.LCFI15:
 184               		.cfi_def_cfa_offset 4
 185               		.cfi_offset 29, -3
 186 0078 00D0      		rcall .
 187               	.LCFI16:
 188               		.cfi_def_cfa_offset 6
 189 007a CDB7      		in r28,__SP_L__
 190 007c DEB7      		in r29,__SP_H__
 191               	.LCFI17:
 192               		.cfi_def_cfa_register 28
 193               	/* prologue: function */
 194               	/* frame size = 2 */
 195               	/* stack size = 4 */
 196               	.L__stack_usage = 4
 197 007e 9A83      		std Y+2,r25
 198 0080 8983      		std Y+1,r24
 602:../../../platform/common/services/clock/mega/sysclk.h **** 	if (module == NULL) {
 199               		.loc 2 602 0
 200 0082 8981      		ldd r24,Y+1
 201 0084 9A81      		ldd r25,Y+2
 202 0086 892B      		or r24,r25
 203 0088 01F4      		brne .L9
 603:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 604:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 204               		.loc 2 604 0
 205 008a 80E0      		ldi r24,0
 206 008c 90E0      		ldi r25,0
 207 008e DC01      		movw r26,r24
 208 0090 00C0      		rjmp .L10
 209               	.L9:
 605:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &ADC) {
 210               		.loc 2 605 0
 211 0092 8981      		ldd r24,Y+1
 212 0094 9A81      		ldd r25,Y+2
 213 0096 8837      		cpi r24,120
 214 0098 9105      		cpc r25,__zero_reg__
 215 009a 01F4      		brne .L11
 606:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 216               		.loc 2 606 0
 217 009c 0E94 0000 		call sysclk_get_source_clock_hz
 218 00a0 DC01      		movw r26,r24
 219 00a2 CB01      		movw r24,r22
 220 00a4 00C0      		rjmp .L10
 221               	.L11:
 607:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 608:../../../platform/common/services/clock/mega/sysclk.h **** 
 609:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 610:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &UCSR0A) {
 222               		.loc 2 610 0
 223 00a6 8981      		ldd r24,Y+1
 224 00a8 9A81      		ldd r25,Y+2
 225 00aa 803C      		cpi r24,-64
 226 00ac 9105      		cpc r25,__zero_reg__
 227 00ae 01F4      		brne .L12
 611:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 228               		.loc 2 611 0
 229 00b0 0E94 0000 		call sysclk_get_source_clock_hz
 230 00b4 DC01      		movw r26,r24
 231 00b6 CB01      		movw r24,r22
 232 00b8 00C0      		rjmp .L10
 233               	.L12:
 612:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 613:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 614:../../../platform/common/services/clock/mega/sysclk.h **** 
 615:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 616:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &SPCR) {
 234               		.loc 2 616 0
 235 00ba 8981      		ldd r24,Y+1
 236 00bc 9A81      		ldd r25,Y+2
 237 00be 8C34      		cpi r24,76
 238 00c0 9105      		cpc r25,__zero_reg__
 239 00c2 01F4      		brne .L13
 617:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 240               		.loc 2 617 0
 241 00c4 0E94 0000 		call sysclk_get_source_clock_hz
 242 00c8 DC01      		movw r26,r24
 243 00ca CB01      		movw r24,r22
 244 00cc 00C0      		rjmp .L10
 245               	.L13:
 618:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 619:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 620:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR1A) {
 246               		.loc 2 620 0
 247 00ce 8981      		ldd r24,Y+1
 248 00d0 9A81      		ldd r25,Y+2
 249 00d2 8038      		cpi r24,-128
 250 00d4 9105      		cpc r25,__zero_reg__
 251 00d6 01F4      		brne .L14
 621:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 252               		.loc 2 621 0
 253 00d8 0E94 0000 		call sysclk_get_source_clock_hz
 254 00dc DC01      		movw r26,r24
 255 00de CB01      		movw r24,r22
 256 00e0 00C0      		rjmp .L10
 257               	.L14:
 622:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 623:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 624:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR0A) {
 258               		.loc 2 624 0
 259 00e2 8981      		ldd r24,Y+1
 260 00e4 9A81      		ldd r25,Y+2
 261 00e6 8434      		cpi r24,68
 262 00e8 9105      		cpc r25,__zero_reg__
 263 00ea 01F4      		brne .L15
 625:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 264               		.loc 2 625 0
 265 00ec 0E94 0000 		call sysclk_get_source_clock_hz
 266 00f0 DC01      		movw r26,r24
 267 00f2 CB01      		movw r24,r22
 268 00f4 00C0      		rjmp .L10
 269               	.L15:
 626:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR2A) {
 270               		.loc 2 626 0
 271 00f6 8981      		ldd r24,Y+1
 272 00f8 9A81      		ldd r25,Y+2
 273 00fa 803B      		cpi r24,-80
 274 00fc 9105      		cpc r25,__zero_reg__
 275 00fe 01F4      		brne .L16
 627:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 276               		.loc 2 627 0
 277 0100 0E94 0000 		call sysclk_get_source_clock_hz
 278 0104 DC01      		movw r26,r24
 279 0106 CB01      		movw r24,r22
 280 0108 00C0      		rjmp .L10
 281               	.L16:
 628:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &UCSR0A) {
 282               		.loc 2 628 0
 283 010a 8981      		ldd r24,Y+1
 284 010c 9A81      		ldd r25,Y+2
 285 010e 803C      		cpi r24,-64
 286 0110 9105      		cpc r25,__zero_reg__
 287 0112 01F4      		brne .L17
 629:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 288               		.loc 2 629 0
 289 0114 0E94 0000 		call sysclk_get_source_clock_hz
 290 0118 DC01      		movw r26,r24
 291 011a CB01      		movw r24,r22
 292 011c 00C0      		rjmp .L10
 293               	.L17:
 630:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TWBR) {
 294               		.loc 2 630 0
 295 011e 8981      		ldd r24,Y+1
 296 0120 9A81      		ldd r25,Y+2
 297 0122 883B      		cpi r24,-72
 298 0124 9105      		cpc r25,__zero_reg__
 299 0126 01F4      		brne .L18
 631:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 300               		.loc 2 631 0
 301 0128 0E94 0000 		call sysclk_get_source_clock_hz
 302 012c DC01      		movw r26,r24
 303 012e CB01      		movw r24,r22
 304 0130 00C0      		rjmp .L10
 305               	.L18:
 632:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 633:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 634:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 635:../../../platform/common/services/clock/mega/sysclk.h **** 	else if (module == &TCCR3A) {
 306               		.loc 2 635 0
 307 0132 8981      		ldd r24,Y+1
 308 0134 9A81      		ldd r25,Y+2
 309 0136 8039      		cpi r24,-112
 310 0138 9105      		cpc r25,__zero_reg__
 311 013a 01F4      		brne .L19
 636:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 312               		.loc 2 636 0
 313 013c 0E94 0000 		call sysclk_get_source_clock_hz
 314 0140 DC01      		movw r26,r24
 315 0142 CB01      		movw r24,r22
 316 0144 00C0      		rjmp .L10
 317               	.L19:
 637:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR4A) {
 318               		.loc 2 637 0
 319 0146 8981      		ldd r24,Y+1
 320 0148 9A81      		ldd r25,Y+2
 321 014a 803A      		cpi r24,-96
 322 014c 9105      		cpc r25,__zero_reg__
 323 014e 01F4      		brne .L20
 638:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 324               		.loc 2 638 0
 325 0150 0E94 0000 		call sysclk_get_source_clock_hz
 326 0154 DC01      		movw r26,r24
 327 0156 CB01      		movw r24,r22
 328 0158 00C0      		rjmp .L10
 329               	.L20:
 639:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TCCR5A) {
 330               		.loc 2 639 0
 331 015a 8981      		ldd r24,Y+1
 332 015c 9A81      		ldd r25,Y+2
 333 015e 8032      		cpi r24,32
 334 0160 9140      		sbci r25,1
 335 0162 01F4      		brne .L21
 640:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 336               		.loc 2 640 0
 337 0164 0E94 0000 		call sysclk_get_source_clock_hz
 338 0168 DC01      		movw r26,r24
 339 016a CB01      		movw r24,r22
 340 016c 00C0      		rjmp .L10
 341               	.L21:
 641:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &TRX_CTRL_0) {
 342               		.loc 2 641 0
 343 016e 8981      		ldd r24,Y+1
 344 0170 9A81      		ldd r25,Y+2
 345 0172 8334      		cpi r24,67
 346 0174 9140      		sbci r25,1
 347 0176 01F4      		brne .L22
 642:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 348               		.loc 2 642 0
 349 0178 0E94 0000 		call sysclk_get_source_clock_hz
 350 017c DC01      		movw r26,r24
 351 017e CB01      		movw r24,r22
 352 0180 00C0      		rjmp .L10
 353               	.L22:
 643:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &DRTRAM0) {
 354               		.loc 2 643 0
 355 0182 8981      		ldd r24,Y+1
 356 0184 9A81      		ldd r25,Y+2
 357 0186 8533      		cpi r24,53
 358 0188 9140      		sbci r25,1
 359 018a 01F4      		brne .L23
 644:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 360               		.loc 2 644 0
 361 018c 0E94 0000 		call sysclk_get_source_clock_hz
 362 0190 DC01      		movw r26,r24
 363 0192 CB01      		movw r24,r22
 364 0194 00C0      		rjmp .L10
 365               	.L23:
 645:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &DRTRAM1) {
 366               		.loc 2 645 0
 367 0196 8981      		ldd r24,Y+1
 368 0198 9A81      		ldd r25,Y+2
 369 019a 8433      		cpi r24,52
 370 019c 9140      		sbci r25,1
 371 019e 01F4      		brne .L24
 646:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 372               		.loc 2 646 0
 373 01a0 0E94 0000 		call sysclk_get_source_clock_hz
 374 01a4 DC01      		movw r26,r24
 375 01a6 CB01      		movw r24,r22
 376 01a8 00C0      		rjmp .L10
 377               	.L24:
 647:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &DRTRAM2) {
 378               		.loc 2 647 0
 379 01aa 8981      		ldd r24,Y+1
 380 01ac 9A81      		ldd r25,Y+2
 381 01ae 8333      		cpi r24,51
 382 01b0 9140      		sbci r25,1
 383 01b2 01F4      		brne .L25
 648:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 384               		.loc 2 648 0
 385 01b4 0E94 0000 		call sysclk_get_source_clock_hz
 386 01b8 DC01      		movw r26,r24
 387 01ba CB01      		movw r24,r22
 388 01bc 00C0      		rjmp .L10
 389               	.L25:
 649:../../../platform/common/services/clock/mega/sysclk.h **** 	} else if (module == &DRTRAM3) {
 390               		.loc 2 649 0
 391 01be 8981      		ldd r24,Y+1
 392 01c0 9A81      		ldd r25,Y+2
 393 01c2 8233      		cpi r24,50
 394 01c4 9140      		sbci r25,1
 395 01c6 01F4      		brne .L26
 650:../../../platform/common/services/clock/mega/sysclk.h **** 		return sysclk_get_source_clock_hz();
 396               		.loc 2 650 0
 397 01c8 0E94 0000 		call sysclk_get_source_clock_hz
 398 01cc DC01      		movw r26,r24
 399 01ce CB01      		movw r24,r22
 400 01d0 00C0      		rjmp .L10
 401               	.L26:
 651:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 652:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 653:../../../platform/common/services/clock/mega/sysclk.h **** 	else {
 654:../../../platform/common/services/clock/mega/sysclk.h **** 		Assert(false);
 655:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 402               		.loc 2 655 0
 403 01d2 80E0      		ldi r24,0
 404 01d4 90E0      		ldi r25,0
 405 01d6 DC01      		movw r26,r24
 406               	.L10:
 656:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 657:../../../platform/common/services/clock/mega/sysclk.h **** }
 407               		.loc 2 657 0
 408 01d8 BC01      		movw r22,r24
 409 01da CD01      		movw r24,r26
 410               	/* epilogue start */
 411 01dc 0F90      		pop __tmp_reg__
 412 01de 0F90      		pop __tmp_reg__
 413 01e0 DF91      		pop r29
 414 01e2 CF91      		pop r28
 415 01e4 0895      		ret
 416               		.cfi_endproc
 417               	.LFE72:
 420               	tc_write_clock_source:
 421               	.LFB74:
 422               		.file 3 "../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h"
   1:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
   2:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \file tc_megarf.h
   3:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
   4:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \brief AVR MEGA Timer Counter (TC) driver
   5:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
   6:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * Copyright (c) 2014 Atmel Corporation. All rights reserved.
   7:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
   8:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \asf_license_start
   9:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  10:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \page License
  11:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  12:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  15:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *    this list of conditions and the following disclaimer.
  17:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  18:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *    and/or other materials provided with the distribution.
  21:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  22:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *    from this software without specific prior written permission.
  24:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  25:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *    Atmel microcontroller product.
  27:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  28:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  40:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \asf_license_stop
  41:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  42:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
  43:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** #ifndef _TC_H_
  44:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** #define _TC_H_
  45:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
  46:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /* Timer prescalars */
  47:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** typedef enum TC_CLKSEL_enum {
  48:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_OFF_gc = (0x00),      /* /< Timer Off */
  49:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_DIV1_gc = (0x01),     /* /< System Clock */
  50:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_DIV8_gc = (0x02),     /* /< System Clock / 8 */
  51:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_DIV64_gc = (0x03),    /* /< System Clock / 64 */
  52:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_DIV256_gc = (0x04),   /* /< System Clock / 256 */
  53:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_CLKSEL_DIV1024_gc = (0x05),  /* /< System Clock / 1024 */
  54:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_EXT_CLK_FALLING_gc = (0x06), /* /< External Clock source on falling
  55:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	                                 * edge */
  56:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_EXT_CLK_RISING_gc = (0x07)   /* /< External Clock source on rising
  57:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	                                 * edge */
  58:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** } TC_CLKSEL_t;
  59:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
  60:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /* Timer Modes of operation */
  61:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** typedef enum TC_MODE_enum {
  62:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	NORMAL     = 0X00,
  63:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode1  = 0X01,
  64:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode2  = 0X02,
  65:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode3   = 0X03,
  66:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	CTC_Mode1   = 0X04,
  67:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode4   = 0X05,
  68:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode5   = 0X06,
  69:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode6   = 0X07,
  70:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode7   = 0X08,
  71:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode8   = 0X09,
  72:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode9   = 0X0A,
  73:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode10   = 0X0B,
  74:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	CTC_Mode2   = 0X0C,     /* 0X0D is reserved */
  75:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode11   = 0X0E,
  76:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	PWM_Mode12   = 0X0F
  77:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** } TC_MODE_t;
  78:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** #define TCCRB_OFFSET 1
  79:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
  80:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** #define TCNT_OFFSET  4
  81:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
  82:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /* ! Timer Counter Capture Compare Channel index */
  83:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** enum tc_cc_channel_t {
  84:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	/* ! Channel A */
  85:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_COMPA = 0X08,
  86:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	/* ! Channel B */
  87:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_COMPB = 0X0A,
  88:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	/* ! Channel C */
  89:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	TC_COMPC = 0X0C,
  90:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** };
  91:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
  92:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
  93:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * \brief Interrupt event callback function type
  94:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  95:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * The interrupt handler can be configured to do a function callback,
  96:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * the callback function must match the tc_callback_t type.
  97:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  *
  98:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
  99:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** typedef void (*tc_callback_t)(void);
 100:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 101:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 102:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Enable Timer
 103:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 104:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 105:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_enable(volatile void *tc);
 106:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 107:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 108:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Disable Timer
 109:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 110:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 111:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_disable(volatile void *tc);
 112:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 113:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 114:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Register a Overflow interrupt callback
 115:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 116:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param callback Callback called once Overflow interrupt occurs
 117:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 118:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_set_overflow_interrupt_callback(volatile void *tc,
 119:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		tc_callback_t callback);
 120:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 121:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 122:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Register a Compare interrupt callback
 123:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 124:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param callback Callback called once Compare interrupt occurs in channel A
 125:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 126:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback);
 127:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 128:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 129:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Register a Compare interrupt callback
 130:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 131:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param callback Callback called once Compare interrupt occurs in channel B
 132:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 133:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback);
 134:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 135:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 136:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Register a Compare interrupt callback
 137:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 138:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param callback Callback called once Compare interrupt occurs in channel C
 139:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 140:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback);
 141:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 142:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 143:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Select a source for a timer
 144:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 145:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param TC_CLKSEL_enum Select a source from enum type
 146:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 147:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_write_clock_source(volatile void *tc,
 148:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TC_CLKSEL_t TC_CLKSEL_enum)
 149:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 423               		.loc 3 149 0
 424               		.cfi_startproc
 425 01e6 CF93      		push r28
 426               	.LCFI18:
 427               		.cfi_def_cfa_offset 3
 428               		.cfi_offset 28, -2
 429 01e8 DF93      		push r29
 430               	.LCFI19:
 431               		.cfi_def_cfa_offset 4
 432               		.cfi_offset 29, -3
 433 01ea 00D0      		rcall .
 434 01ec 1F92      		push __zero_reg__
 435               	.LCFI20:
 436               		.cfi_def_cfa_offset 7
 437 01ee CDB7      		in r28,__SP_L__
 438 01f0 DEB7      		in r29,__SP_H__
 439               	.LCFI21:
 440               		.cfi_def_cfa_register 28
 441               	/* prologue: function */
 442               	/* frame size = 3 */
 443               	/* stack size = 5 */
 444               	.L__stack_usage = 5
 445 01f2 9A83      		std Y+2,r25
 446 01f4 8983      		std Y+1,r24
 447 01f6 6B83      		std Y+3,r22
 150:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 448               		.loc 3 150 0
 449 01f8 8981      		ldd r24,Y+1
 450 01fa 9A81      		ldd r25,Y+2
 451 01fc 8038      		cpi r24,-128
 452 01fe 9105      		cpc r25,__zero_reg__
 453 0200 01F4      		brne .L28
 151:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR1B |=  TC_CLKSEL_enum;
 454               		.loc 3 151 0
 455 0202 81E8      		ldi r24,lo8(-127)
 456 0204 90E0      		ldi r25,0
 457 0206 21E8      		ldi r18,lo8(-127)
 458 0208 30E0      		ldi r19,0
 459 020a F901      		movw r30,r18
 460 020c 3081      		ld r19,Z
 461 020e 2B81      		ldd r18,Y+3
 462 0210 232B      		or r18,r19
 463 0212 FC01      		movw r30,r24
 464 0214 2083      		st Z,r18
 152:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 153:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR3B |=  TC_CLKSEL_enum;
 154:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 155:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR4B |=  TC_CLKSEL_enum;
 156:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 157:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR5B |=  TC_CLKSEL_enum;
 158:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 159:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 465               		.loc 3 159 0
 466 0216 00C0      		rjmp .L32
 467               	.L28:
 152:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 468               		.loc 3 152 0
 469 0218 8981      		ldd r24,Y+1
 470 021a 9A81      		ldd r25,Y+2
 471 021c 8039      		cpi r24,-112
 472 021e 9105      		cpc r25,__zero_reg__
 473 0220 01F4      		brne .L30
 153:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 474               		.loc 3 153 0
 475 0222 81E9      		ldi r24,lo8(-111)
 476 0224 90E0      		ldi r25,0
 477 0226 21E9      		ldi r18,lo8(-111)
 478 0228 30E0      		ldi r19,0
 479 022a F901      		movw r30,r18
 480 022c 3081      		ld r19,Z
 481 022e 2B81      		ldd r18,Y+3
 482 0230 232B      		or r18,r19
 483 0232 FC01      		movw r30,r24
 484 0234 2083      		st Z,r18
 485               		.loc 3 159 0
 486 0236 00C0      		rjmp .L32
 487               	.L30:
 154:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR4B |=  TC_CLKSEL_enum;
 488               		.loc 3 154 0
 489 0238 8981      		ldd r24,Y+1
 490 023a 9A81      		ldd r25,Y+2
 491 023c 803A      		cpi r24,-96
 492 023e 9105      		cpc r25,__zero_reg__
 493 0240 01F4      		brne .L31
 155:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 494               		.loc 3 155 0
 495 0242 81EA      		ldi r24,lo8(-95)
 496 0244 90E0      		ldi r25,0
 497 0246 21EA      		ldi r18,lo8(-95)
 498 0248 30E0      		ldi r19,0
 499 024a F901      		movw r30,r18
 500 024c 3081      		ld r19,Z
 501 024e 2B81      		ldd r18,Y+3
 502 0250 232B      		or r18,r19
 503 0252 FC01      		movw r30,r24
 504 0254 2083      		st Z,r18
 505               		.loc 3 159 0
 506 0256 00C0      		rjmp .L32
 507               	.L31:
 156:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCCR5B |=  TC_CLKSEL_enum;
 508               		.loc 3 156 0
 509 0258 8981      		ldd r24,Y+1
 510 025a 9A81      		ldd r25,Y+2
 511 025c 8032      		cpi r24,32
 512 025e 9140      		sbci r25,1
 513 0260 01F4      		brne .L32
 157:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 514               		.loc 3 157 0
 515 0262 81E2      		ldi r24,lo8(33)
 516 0264 91E0      		ldi r25,lo8(1)
 517 0266 21E2      		ldi r18,lo8(33)
 518 0268 31E0      		ldi r19,lo8(1)
 519 026a F901      		movw r30,r18
 520 026c 3081      		ld r19,Z
 521 026e 2B81      		ldd r18,Y+3
 522 0270 232B      		or r18,r19
 523 0272 FC01      		movw r30,r24
 524 0274 2083      		st Z,r18
 525               	.L32:
 526               		.loc 3 159 0
 527 0276 0000      		nop
 528               	/* epilogue start */
 529 0278 0F90      		pop __tmp_reg__
 530 027a 0F90      		pop __tmp_reg__
 531 027c 0F90      		pop __tmp_reg__
 532 027e DF91      		pop r29
 533 0280 CF91      		pop r28
 534 0282 0895      		ret
 535               		.cfi_endproc
 536               	.LFE74:
 539               	tc_enable_ovf_int:
 540               	.LFB75:
 160:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 161:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 162:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Enable Overflow Interrupt
 163:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 164:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 165:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_enable_ovf_int(volatile void *tc)
 166:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 541               		.loc 3 166 0
 542               		.cfi_startproc
 543 0284 CF93      		push r28
 544               	.LCFI22:
 545               		.cfi_def_cfa_offset 3
 546               		.cfi_offset 28, -2
 547 0286 DF93      		push r29
 548               	.LCFI23:
 549               		.cfi_def_cfa_offset 4
 550               		.cfi_offset 29, -3
 551 0288 00D0      		rcall .
 552               	.LCFI24:
 553               		.cfi_def_cfa_offset 6
 554 028a CDB7      		in r28,__SP_L__
 555 028c DEB7      		in r29,__SP_H__
 556               	.LCFI25:
 557               		.cfi_def_cfa_register 28
 558               	/* prologue: function */
 559               	/* frame size = 2 */
 560               	/* stack size = 4 */
 561               	.L__stack_usage = 4
 562 028e 9A83      		std Y+2,r25
 563 0290 8983      		std Y+1,r24
 167:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 564               		.loc 3 167 0
 565 0292 8981      		ldd r24,Y+1
 566 0294 9A81      		ldd r25,Y+2
 567 0296 8038      		cpi r24,-128
 568 0298 9105      		cpc r25,__zero_reg__
 569 029a 01F4      		brne .L34
 168:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 |= (1 << TOIE1);
 570               		.loc 3 168 0
 571 029c 8FE6      		ldi r24,lo8(111)
 572 029e 90E0      		ldi r25,0
 573 02a0 2FE6      		ldi r18,lo8(111)
 574 02a2 30E0      		ldi r19,0
 575 02a4 F901      		movw r30,r18
 576 02a6 2081      		ld r18,Z
 577 02a8 2160      		ori r18,lo8(1)
 578 02aa FC01      		movw r30,r24
 579 02ac 2083      		st Z,r18
 169:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 170:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 |= (1 << TOIE3);
 171:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 172:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << TOIE4);
 173:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 174:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << TOIE5);
 175:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 176:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 580               		.loc 3 176 0
 581 02ae 00C0      		rjmp .L38
 582               	.L34:
 169:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 583               		.loc 3 169 0
 584 02b0 8981      		ldd r24,Y+1
 585 02b2 9A81      		ldd r25,Y+2
 586 02b4 8039      		cpi r24,-112
 587 02b6 9105      		cpc r25,__zero_reg__
 588 02b8 01F4      		brne .L36
 170:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 589               		.loc 3 170 0
 590 02ba 81E7      		ldi r24,lo8(113)
 591 02bc 90E0      		ldi r25,0
 592 02be 21E7      		ldi r18,lo8(113)
 593 02c0 30E0      		ldi r19,0
 594 02c2 F901      		movw r30,r18
 595 02c4 2081      		ld r18,Z
 596 02c6 2160      		ori r18,lo8(1)
 597 02c8 FC01      		movw r30,r24
 598 02ca 2083      		st Z,r18
 599               		.loc 3 176 0
 600 02cc 00C0      		rjmp .L38
 601               	.L36:
 171:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << TOIE4);
 602               		.loc 3 171 0
 603 02ce 8981      		ldd r24,Y+1
 604 02d0 9A81      		ldd r25,Y+2
 605 02d2 803A      		cpi r24,-96
 606 02d4 9105      		cpc r25,__zero_reg__
 607 02d6 01F4      		brne .L37
 172:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 608               		.loc 3 172 0
 609 02d8 82E7      		ldi r24,lo8(114)
 610 02da 90E0      		ldi r25,0
 611 02dc 22E7      		ldi r18,lo8(114)
 612 02de 30E0      		ldi r19,0
 613 02e0 F901      		movw r30,r18
 614 02e2 2081      		ld r18,Z
 615 02e4 2160      		ori r18,lo8(1)
 616 02e6 FC01      		movw r30,r24
 617 02e8 2083      		st Z,r18
 618               		.loc 3 176 0
 619 02ea 00C0      		rjmp .L38
 620               	.L37:
 173:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << TOIE5);
 621               		.loc 3 173 0
 622 02ec 8981      		ldd r24,Y+1
 623 02ee 9A81      		ldd r25,Y+2
 624 02f0 8032      		cpi r24,32
 625 02f2 9140      		sbci r25,1
 626 02f4 01F4      		brne .L38
 174:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 627               		.loc 3 174 0
 628 02f6 83E7      		ldi r24,lo8(115)
 629 02f8 90E0      		ldi r25,0
 630 02fa 23E7      		ldi r18,lo8(115)
 631 02fc 30E0      		ldi r19,0
 632 02fe F901      		movw r30,r18
 633 0300 2081      		ld r18,Z
 634 0302 2160      		ori r18,lo8(1)
 635 0304 FC01      		movw r30,r24
 636 0306 2083      		st Z,r18
 637               	.L38:
 638               		.loc 3 176 0
 639 0308 0000      		nop
 640               	/* epilogue start */
 641 030a 0F90      		pop __tmp_reg__
 642 030c 0F90      		pop __tmp_reg__
 643 030e DF91      		pop r29
 644 0310 CF91      		pop r28
 645 0312 0895      		ret
 646               		.cfi_endproc
 647               	.LFE75:
 650               	tc_enable_compa_int:
 651               	.LFB76:
 177:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 178:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 179:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Enable Compare Interrupt in channel A
 180:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 181:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 182:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_enable_compa_int(volatile void *tc)
 183:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 652               		.loc 3 183 0
 653               		.cfi_startproc
 654 0314 CF93      		push r28
 655               	.LCFI26:
 656               		.cfi_def_cfa_offset 3
 657               		.cfi_offset 28, -2
 658 0316 DF93      		push r29
 659               	.LCFI27:
 660               		.cfi_def_cfa_offset 4
 661               		.cfi_offset 29, -3
 662 0318 00D0      		rcall .
 663               	.LCFI28:
 664               		.cfi_def_cfa_offset 6
 665 031a CDB7      		in r28,__SP_L__
 666 031c DEB7      		in r29,__SP_H__
 667               	.LCFI29:
 668               		.cfi_def_cfa_register 28
 669               	/* prologue: function */
 670               	/* frame size = 2 */
 671               	/* stack size = 4 */
 672               	.L__stack_usage = 4
 673 031e 9A83      		std Y+2,r25
 674 0320 8983      		std Y+1,r24
 184:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 675               		.loc 3 184 0
 676 0322 8981      		ldd r24,Y+1
 677 0324 9A81      		ldd r25,Y+2
 678 0326 8038      		cpi r24,-128
 679 0328 9105      		cpc r25,__zero_reg__
 680 032a 01F4      		brne .L40
 185:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 |= (1 << OCIE1A);
 681               		.loc 3 185 0
 682 032c 8FE6      		ldi r24,lo8(111)
 683 032e 90E0      		ldi r25,0
 684 0330 2FE6      		ldi r18,lo8(111)
 685 0332 30E0      		ldi r19,0
 686 0334 F901      		movw r30,r18
 687 0336 2081      		ld r18,Z
 688 0338 2260      		ori r18,lo8(2)
 689 033a FC01      		movw r30,r24
 690 033c 2083      		st Z,r18
 186:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 187:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 |= (1 << OCIE3A);
 188:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 189:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << OCIE4A);
 190:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 191:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << OCIE5A);
 192:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 193:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 691               		.loc 3 193 0
 692 033e 00C0      		rjmp .L44
 693               	.L40:
 186:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 694               		.loc 3 186 0
 695 0340 8981      		ldd r24,Y+1
 696 0342 9A81      		ldd r25,Y+2
 697 0344 8039      		cpi r24,-112
 698 0346 9105      		cpc r25,__zero_reg__
 699 0348 01F4      		brne .L42
 187:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 700               		.loc 3 187 0
 701 034a 81E7      		ldi r24,lo8(113)
 702 034c 90E0      		ldi r25,0
 703 034e 21E7      		ldi r18,lo8(113)
 704 0350 30E0      		ldi r19,0
 705 0352 F901      		movw r30,r18
 706 0354 2081      		ld r18,Z
 707 0356 2260      		ori r18,lo8(2)
 708 0358 FC01      		movw r30,r24
 709 035a 2083      		st Z,r18
 710               		.loc 3 193 0
 711 035c 00C0      		rjmp .L44
 712               	.L42:
 188:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << OCIE4A);
 713               		.loc 3 188 0
 714 035e 8981      		ldd r24,Y+1
 715 0360 9A81      		ldd r25,Y+2
 716 0362 803A      		cpi r24,-96
 717 0364 9105      		cpc r25,__zero_reg__
 718 0366 01F4      		brne .L43
 189:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 719               		.loc 3 189 0
 720 0368 82E7      		ldi r24,lo8(114)
 721 036a 90E0      		ldi r25,0
 722 036c 22E7      		ldi r18,lo8(114)
 723 036e 30E0      		ldi r19,0
 724 0370 F901      		movw r30,r18
 725 0372 2081      		ld r18,Z
 726 0374 2260      		ori r18,lo8(2)
 727 0376 FC01      		movw r30,r24
 728 0378 2083      		st Z,r18
 729               		.loc 3 193 0
 730 037a 00C0      		rjmp .L44
 731               	.L43:
 190:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << OCIE5A);
 732               		.loc 3 190 0
 733 037c 8981      		ldd r24,Y+1
 734 037e 9A81      		ldd r25,Y+2
 735 0380 8032      		cpi r24,32
 736 0382 9140      		sbci r25,1
 737 0384 01F4      		brne .L44
 191:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 738               		.loc 3 191 0
 739 0386 83E7      		ldi r24,lo8(115)
 740 0388 90E0      		ldi r25,0
 741 038a 23E7      		ldi r18,lo8(115)
 742 038c 30E0      		ldi r19,0
 743 038e F901      		movw r30,r18
 744 0390 2081      		ld r18,Z
 745 0392 2260      		ori r18,lo8(2)
 746 0394 FC01      		movw r30,r24
 747 0396 2083      		st Z,r18
 748               	.L44:
 749               		.loc 3 193 0
 750 0398 0000      		nop
 751               	/* epilogue start */
 752 039a 0F90      		pop __tmp_reg__
 753 039c 0F90      		pop __tmp_reg__
 754 039e DF91      		pop r29
 755 03a0 CF91      		pop r28
 756 03a2 0895      		ret
 757               		.cfi_endproc
 758               	.LFE76:
 761               	tc_disable_compa_int:
 762               	.LFB80:
 194:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 195:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 196:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Enable Compare Interrupt in channel B
 197:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 198:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 199:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_enable_compb_int(volatile void *tc)
 200:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 201:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 202:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 |= (1 << OCIE1B);
 203:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 204:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 |= (1 << OCIE3B);
 205:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 206:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << OCIE4B);
 207:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 208:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << OCIE5B);
 209:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 210:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 211:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 212:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 213:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Enable Compare Interrupt in channel C
 214:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 215:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 216:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_enable_compc_int(volatile void *tc)
 217:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 218:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 219:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 |= (1 << OCIE1C);
 220:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 221:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 |= (1 << OCIE3C);
 222:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 223:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 |= (1 << OCIE4C);
 224:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 225:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 |= (1 << OCIE5C);
 226:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 227:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 228:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 229:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 230:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Disable Overflow Interrupt
 231:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 232:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 233:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_disable_ovf_int(volatile void *tc)
 234:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 235:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 236:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 &= ~(1 << TOIE1);
 237:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 238:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 &= ~(1 << TOIE3);
 239:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 240:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 &= ~(1 << TOIE4);
 241:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 242:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 &= ~(1 << TOIE5);
 243:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 244:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 245:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 246:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 247:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Disable Compare Interrupt in channel A
 248:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 249:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 250:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_disable_compa_int(volatile void *tc)
 251:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 763               		.loc 3 251 0
 764               		.cfi_startproc
 765 03a4 CF93      		push r28
 766               	.LCFI30:
 767               		.cfi_def_cfa_offset 3
 768               		.cfi_offset 28, -2
 769 03a6 DF93      		push r29
 770               	.LCFI31:
 771               		.cfi_def_cfa_offset 4
 772               		.cfi_offset 29, -3
 773 03a8 00D0      		rcall .
 774               	.LCFI32:
 775               		.cfi_def_cfa_offset 6
 776 03aa CDB7      		in r28,__SP_L__
 777 03ac DEB7      		in r29,__SP_H__
 778               	.LCFI33:
 779               		.cfi_def_cfa_register 28
 780               	/* prologue: function */
 781               	/* frame size = 2 */
 782               	/* stack size = 4 */
 783               	.L__stack_usage = 4
 784 03ae 9A83      		std Y+2,r25
 785 03b0 8983      		std Y+1,r24
 252:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 786               		.loc 3 252 0
 787 03b2 8981      		ldd r24,Y+1
 788 03b4 9A81      		ldd r25,Y+2
 789 03b6 8038      		cpi r24,-128
 790 03b8 9105      		cpc r25,__zero_reg__
 791 03ba 01F4      		brne .L46
 253:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 &= ~(1 << OCIE1A);
 792               		.loc 3 253 0
 793 03bc 8FE6      		ldi r24,lo8(111)
 794 03be 90E0      		ldi r25,0
 795 03c0 2FE6      		ldi r18,lo8(111)
 796 03c2 30E0      		ldi r19,0
 797 03c4 F901      		movw r30,r18
 798 03c6 2081      		ld r18,Z
 799 03c8 2D7F      		andi r18,lo8(-3)
 800 03ca FC01      		movw r30,r24
 801 03cc 2083      		st Z,r18
 254:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 255:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 &= ~(1 << OCIE3A);
 256:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 257:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 &= ~(1 << OCIE4A);
 258:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 259:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 &= ~(1 << OCIE5A);
 260:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 261:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 802               		.loc 3 261 0
 803 03ce 00C0      		rjmp .L50
 804               	.L46:
 254:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 805               		.loc 3 254 0
 806 03d0 8981      		ldd r24,Y+1
 807 03d2 9A81      		ldd r25,Y+2
 808 03d4 8039      		cpi r24,-112
 809 03d6 9105      		cpc r25,__zero_reg__
 810 03d8 01F4      		brne .L48
 255:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 811               		.loc 3 255 0
 812 03da 81E7      		ldi r24,lo8(113)
 813 03dc 90E0      		ldi r25,0
 814 03de 21E7      		ldi r18,lo8(113)
 815 03e0 30E0      		ldi r19,0
 816 03e2 F901      		movw r30,r18
 817 03e4 2081      		ld r18,Z
 818 03e6 2D7F      		andi r18,lo8(-3)
 819 03e8 FC01      		movw r30,r24
 820 03ea 2083      		st Z,r18
 821               		.loc 3 261 0
 822 03ec 00C0      		rjmp .L50
 823               	.L48:
 256:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 &= ~(1 << OCIE4A);
 824               		.loc 3 256 0
 825 03ee 8981      		ldd r24,Y+1
 826 03f0 9A81      		ldd r25,Y+2
 827 03f2 803A      		cpi r24,-96
 828 03f4 9105      		cpc r25,__zero_reg__
 829 03f6 01F4      		brne .L49
 257:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 830               		.loc 3 257 0
 831 03f8 82E7      		ldi r24,lo8(114)
 832 03fa 90E0      		ldi r25,0
 833 03fc 22E7      		ldi r18,lo8(114)
 834 03fe 30E0      		ldi r19,0
 835 0400 F901      		movw r30,r18
 836 0402 2081      		ld r18,Z
 837 0404 2D7F      		andi r18,lo8(-3)
 838 0406 FC01      		movw r30,r24
 839 0408 2083      		st Z,r18
 840               		.loc 3 261 0
 841 040a 00C0      		rjmp .L50
 842               	.L49:
 258:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 &= ~(1 << OCIE5A);
 843               		.loc 3 258 0
 844 040c 8981      		ldd r24,Y+1
 845 040e 9A81      		ldd r25,Y+2
 846 0410 8032      		cpi r24,32
 847 0412 9140      		sbci r25,1
 848 0414 01F4      		brne .L50
 259:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 849               		.loc 3 259 0
 850 0416 83E7      		ldi r24,lo8(115)
 851 0418 90E0      		ldi r25,0
 852 041a 23E7      		ldi r18,lo8(115)
 853 041c 30E0      		ldi r19,0
 854 041e F901      		movw r30,r18
 855 0420 2081      		ld r18,Z
 856 0422 2D7F      		andi r18,lo8(-3)
 857 0424 FC01      		movw r30,r24
 858 0426 2083      		st Z,r18
 859               	.L50:
 860               		.loc 3 261 0
 861 0428 0000      		nop
 862               	/* epilogue start */
 863 042a 0F90      		pop __tmp_reg__
 864 042c 0F90      		pop __tmp_reg__
 865 042e DF91      		pop r29
 866 0430 CF91      		pop r28
 867 0432 0895      		ret
 868               		.cfi_endproc
 869               	.LFE80:
 872               	tc_write_cc:
 873               	.LFB83:
 262:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 263:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 264:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Disable Compare Interrupt in channel B
 265:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 266:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 267:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_disable_compb_int(volatile void *tc)
 268:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 269:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 270:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 &= ~(1 << OCIE1B);
 271:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 272:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 &= ~(1 << OCIE3B);
 273:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 274:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 &= ~(1 << OCIE4B);
 275:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 276:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 &= ~(1 << OCIE5B);
 277:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 278:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 279:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 280:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 281:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Disable Compare Interrupt in channel C
 282:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 283:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 284:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_disable_compc_int(volatile void *tc)
 285:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 286:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 287:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK1 &= ~(1 << OCIE1C);
 288:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 289:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK3 &= ~(1 << OCIE3C);
 290:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 291:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK4 &= ~(1 << OCIE4C);
 292:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 293:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIMSK5 &= ~(1 << OCIE5C);
 294:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 295:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 296:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 297:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 298:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Write Compare register with timer Value
 299:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 300:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param channel_index Compare Channel to be used
 301:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param value Compare value to be written
 302:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 303:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_write_cc(volatile void *tc,
 304:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		enum tc_cc_channel_t channel_index, uint16_t value)
 305:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 874               		.loc 3 305 0
 875               		.cfi_startproc
 876 0434 CF93      		push r28
 877               	.LCFI34:
 878               		.cfi_def_cfa_offset 3
 879               		.cfi_offset 28, -2
 880 0436 DF93      		push r29
 881               	.LCFI35:
 882               		.cfi_def_cfa_offset 4
 883               		.cfi_offset 29, -3
 884 0438 CDB7      		in r28,__SP_L__
 885 043a DEB7      		in r29,__SP_H__
 886               	.LCFI36:
 887               		.cfi_def_cfa_register 28
 888 043c 2797      		sbiw r28,7
 889               	.LCFI37:
 890               		.cfi_def_cfa_offset 11
 891 043e 0FB6      		in __tmp_reg__,__SREG__
 892 0440 F894      		cli
 893 0442 DEBF      		out __SP_H__,r29
 894 0444 0FBE      		out __SREG__,__tmp_reg__
 895 0446 CDBF      		out __SP_L__,r28
 896               	/* prologue: function */
 897               	/* frame size = 7 */
 898               	/* stack size = 9 */
 899               	.L__stack_usage = 9
 900 0448 9C83      		std Y+4,r25
 901 044a 8B83      		std Y+3,r24
 902 044c 6D83      		std Y+5,r22
 903 044e 5F83      		std Y+7,r21
 904 0450 4E83      		std Y+6,r20
 306:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	uint8_t *reg = (uint8_t *)tc;
 905               		.loc 3 306 0
 906 0452 8B81      		ldd r24,Y+3
 907 0454 9C81      		ldd r25,Y+4
 908 0456 9A83      		std Y+2,r25
 909 0458 8983      		std Y+1,r24
 307:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	*(reg + channel_index + 1) |=  (value >> 8);
 910               		.loc 3 307 0
 911 045a 8D81      		ldd r24,Y+5
 912 045c 882F      		mov r24,r24
 913 045e 90E0      		ldi r25,0
 914 0460 0196      		adiw r24,1
 915 0462 2981      		ldd r18,Y+1
 916 0464 3A81      		ldd r19,Y+2
 917 0466 820F      		add r24,r18
 918 0468 931F      		adc r25,r19
 919 046a 2D81      		ldd r18,Y+5
 920 046c 222F      		mov r18,r18
 921 046e 30E0      		ldi r19,0
 922 0470 2F5F      		subi r18,-1
 923 0472 3F4F      		sbci r19,-1
 924 0474 4981      		ldd r20,Y+1
 925 0476 5A81      		ldd r21,Y+2
 926 0478 240F      		add r18,r20
 927 047a 351F      		adc r19,r21
 928 047c F901      		movw r30,r18
 929 047e 4081      		ld r20,Z
 930 0480 2E81      		ldd r18,Y+6
 931 0482 3F81      		ldd r19,Y+7
 932 0484 232F      		mov r18,r19
 933 0486 3327      		clr r19
 934 0488 242B      		or r18,r20
 935 048a FC01      		movw r30,r24
 936 048c 2083      		st Z,r18
 308:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	*(reg + channel_index) |=  value;
 937               		.loc 3 308 0
 938 048e 8D81      		ldd r24,Y+5
 939 0490 882F      		mov r24,r24
 940 0492 90E0      		ldi r25,0
 941 0494 2981      		ldd r18,Y+1
 942 0496 3A81      		ldd r19,Y+2
 943 0498 820F      		add r24,r18
 944 049a 931F      		adc r25,r19
 945 049c 2D81      		ldd r18,Y+5
 946 049e 222F      		mov r18,r18
 947 04a0 30E0      		ldi r19,0
 948 04a2 4981      		ldd r20,Y+1
 949 04a4 5A81      		ldd r21,Y+2
 950 04a6 240F      		add r18,r20
 951 04a8 351F      		adc r19,r21
 952 04aa F901      		movw r30,r18
 953 04ac 3081      		ld r19,Z
 954 04ae 2E81      		ldd r18,Y+6
 955 04b0 232B      		or r18,r19
 956 04b2 FC01      		movw r30,r24
 957 04b4 2083      		st Z,r18
 309:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 958               		.loc 3 309 0
 959 04b6 0000      		nop
 960               	/* epilogue start */
 961 04b8 2796      		adiw r28,7
 962 04ba 0FB6      		in __tmp_reg__,__SREG__
 963 04bc F894      		cli
 964 04be DEBF      		out __SP_H__,r29
 965 04c0 0FBE      		out __SREG__,__tmp_reg__
 966 04c2 CDBF      		out __SP_L__,r28
 967 04c4 DF91      		pop r29
 968 04c6 CF91      		pop r28
 969 04c8 0895      		ret
 970               		.cfi_endproc
 971               	.LFE83:
 974               	clear_ovf_flag:
 975               	.LFB85:
 310:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 311:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 312:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Checks whether a timer has overflowed
 313:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 314:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 315:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline bool tc_is_overflow(volatile void *tc)
 316:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 317:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 318:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR1 & (1 << TOV1));
 319:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 320:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR3 & (1 << TOV3));
 321:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 322:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR4 & (1 << TOV4));
 323:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 324:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR5 & (1 << TOV5));
 325:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {
 326:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return false;
 327:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 328:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 329:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 330:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 331:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Clears Overflow Flag
 332:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 333:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 334:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void clear_ovf_flag(volatile void *tc)
 335:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 976               		.loc 3 335 0
 977               		.cfi_startproc
 978 04ca CF93      		push r28
 979               	.LCFI38:
 980               		.cfi_def_cfa_offset 3
 981               		.cfi_offset 28, -2
 982 04cc DF93      		push r29
 983               	.LCFI39:
 984               		.cfi_def_cfa_offset 4
 985               		.cfi_offset 29, -3
 986 04ce 00D0      		rcall .
 987               	.LCFI40:
 988               		.cfi_def_cfa_offset 6
 989 04d0 CDB7      		in r28,__SP_L__
 990 04d2 DEB7      		in r29,__SP_H__
 991               	.LCFI41:
 992               		.cfi_def_cfa_register 28
 993               	/* prologue: function */
 994               	/* frame size = 2 */
 995               	/* stack size = 4 */
 996               	.L__stack_usage = 4
 997 04d4 9A83      		std Y+2,r25
 998 04d6 8983      		std Y+1,r24
 336:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 999               		.loc 3 336 0
 1000 04d8 8981      		ldd r24,Y+1
 1001 04da 9A81      		ldd r25,Y+2
 1002 04dc 8038      		cpi r24,-128
 1003 04de 9105      		cpc r25,__zero_reg__
 1004 04e0 01F4      		brne .L53
 337:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIFR1 |= (1 << TOV1);
 1005               		.loc 3 337 0
 1006 04e2 86E3      		ldi r24,lo8(54)
 1007 04e4 90E0      		ldi r25,0
 1008 04e6 26E3      		ldi r18,lo8(54)
 1009 04e8 30E0      		ldi r19,0
 1010 04ea F901      		movw r30,r18
 1011 04ec 2081      		ld r18,Z
 1012 04ee 2160      		ori r18,lo8(1)
 1013 04f0 FC01      		movw r30,r24
 1014 04f2 2083      		st Z,r18
 338:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 339:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR3 |= (1 << TOV3));
 340:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 341:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << TOV4));
 342:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 343:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << TOV5));
 344:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 345:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 1015               		.loc 3 345 0
 1016 04f4 00C0      		rjmp .L57
 1017               	.L53:
 338:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 1018               		.loc 3 338 0
 1019 04f6 8981      		ldd r24,Y+1
 1020 04f8 9A81      		ldd r25,Y+2
 1021 04fa 8039      		cpi r24,-112
 1022 04fc 9105      		cpc r25,__zero_reg__
 1023 04fe 01F4      		brne .L55
 339:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 1024               		.loc 3 339 0
 1025 0500 88E3      		ldi r24,lo8(56)
 1026 0502 90E0      		ldi r25,0
 1027 0504 28E3      		ldi r18,lo8(56)
 1028 0506 30E0      		ldi r19,0
 1029 0508 F901      		movw r30,r18
 1030 050a 2081      		ld r18,Z
 1031 050c 2160      		ori r18,lo8(1)
 1032 050e FC01      		movw r30,r24
 1033 0510 2083      		st Z,r18
 1034               		.loc 3 345 0
 1035 0512 00C0      		rjmp .L57
 1036               	.L55:
 340:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << TOV4));
 1037               		.loc 3 340 0
 1038 0514 8981      		ldd r24,Y+1
 1039 0516 9A81      		ldd r25,Y+2
 1040 0518 803A      		cpi r24,-96
 1041 051a 9105      		cpc r25,__zero_reg__
 1042 051c 01F4      		brne .L56
 341:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 1043               		.loc 3 341 0
 1044 051e 89E3      		ldi r24,lo8(57)
 1045 0520 90E0      		ldi r25,0
 1046 0522 29E3      		ldi r18,lo8(57)
 1047 0524 30E0      		ldi r19,0
 1048 0526 F901      		movw r30,r18
 1049 0528 2081      		ld r18,Z
 1050 052a 2160      		ori r18,lo8(1)
 1051 052c FC01      		movw r30,r24
 1052 052e 2083      		st Z,r18
 1053               		.loc 3 345 0
 1054 0530 00C0      		rjmp .L57
 1055               	.L56:
 342:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << TOV5));
 1056               		.loc 3 342 0
 1057 0532 8981      		ldd r24,Y+1
 1058 0534 9A81      		ldd r25,Y+2
 1059 0536 8032      		cpi r24,32
 1060 0538 9140      		sbci r25,1
 1061 053a 01F4      		brne .L57
 343:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 1062               		.loc 3 343 0
 1063 053c 8AE3      		ldi r24,lo8(58)
 1064 053e 90E0      		ldi r25,0
 1065 0540 2AE3      		ldi r18,lo8(58)
 1066 0542 30E0      		ldi r19,0
 1067 0544 F901      		movw r30,r18
 1068 0546 2081      		ld r18,Z
 1069 0548 2160      		ori r18,lo8(1)
 1070 054a FC01      		movw r30,r24
 1071 054c 2083      		st Z,r18
 1072               	.L57:
 1073               		.loc 3 345 0
 1074 054e 0000      		nop
 1075               	/* epilogue start */
 1076 0550 0F90      		pop __tmp_reg__
 1077 0552 0F90      		pop __tmp_reg__
 1078 0554 DF91      		pop r29
 1079 0556 CF91      		pop r28
 1080 0558 0895      		ret
 1081               		.cfi_endproc
 1082               	.LFE85:
 1085               	clear_compa_flag:
 1086               	.LFB87:
 346:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 347:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 348:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Checks whether a Compare Match has occured in Channel A
 349:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 350:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 351:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline bool tc_is_compa_match(volatile void *tc)
 352:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 353:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 354:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR1 & (1 << OCF1A));
 355:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 356:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR3 & (1 << OCF3A));
 357:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 358:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR4 & (1 << OCF4A));
 359:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 360:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR5 & (1 << OCF5A));
 361:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {
 362:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return false;
 363:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 364:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 365:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 366:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 367:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Clears Compare Match  Flag in channel A
 368:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 369:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 370:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void clear_compa_flag(volatile void *tc)
 371:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 1087               		.loc 3 371 0
 1088               		.cfi_startproc
 1089 055a CF93      		push r28
 1090               	.LCFI42:
 1091               		.cfi_def_cfa_offset 3
 1092               		.cfi_offset 28, -2
 1093 055c DF93      		push r29
 1094               	.LCFI43:
 1095               		.cfi_def_cfa_offset 4
 1096               		.cfi_offset 29, -3
 1097 055e 00D0      		rcall .
 1098               	.LCFI44:
 1099               		.cfi_def_cfa_offset 6
 1100 0560 CDB7      		in r28,__SP_L__
 1101 0562 DEB7      		in r29,__SP_H__
 1102               	.LCFI45:
 1103               		.cfi_def_cfa_register 28
 1104               	/* prologue: function */
 1105               	/* frame size = 2 */
 1106               	/* stack size = 4 */
 1107               	.L__stack_usage = 4
 1108 0564 9A83      		std Y+2,r25
 1109 0566 8983      		std Y+1,r24
 372:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 1110               		.loc 3 372 0
 1111 0568 8981      		ldd r24,Y+1
 1112 056a 9A81      		ldd r25,Y+2
 1113 056c 8038      		cpi r24,-128
 1114 056e 9105      		cpc r25,__zero_reg__
 1115 0570 01F4      		brne .L59
 373:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIFR1 |= (1 << OCF1A);
 1116               		.loc 3 373 0
 1117 0572 86E3      		ldi r24,lo8(54)
 1118 0574 90E0      		ldi r25,0
 1119 0576 26E3      		ldi r18,lo8(54)
 1120 0578 30E0      		ldi r19,0
 1121 057a F901      		movw r30,r18
 1122 057c 2081      		ld r18,Z
 1123 057e 2260      		ori r18,lo8(2)
 1124 0580 FC01      		movw r30,r24
 1125 0582 2083      		st Z,r18
 374:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 375:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR3 |= (1 << OCF1A));
 376:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 377:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << OCF1A));
 378:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 379:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << OCF1A));
 380:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 381:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 1126               		.loc 3 381 0
 1127 0584 00C0      		rjmp .L63
 1128               	.L59:
 374:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 1129               		.loc 3 374 0
 1130 0586 8981      		ldd r24,Y+1
 1131 0588 9A81      		ldd r25,Y+2
 1132 058a 8039      		cpi r24,-112
 1133 058c 9105      		cpc r25,__zero_reg__
 1134 058e 01F4      		brne .L61
 375:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 1135               		.loc 3 375 0
 1136 0590 88E3      		ldi r24,lo8(56)
 1137 0592 90E0      		ldi r25,0
 1138 0594 28E3      		ldi r18,lo8(56)
 1139 0596 30E0      		ldi r19,0
 1140 0598 F901      		movw r30,r18
 1141 059a 2081      		ld r18,Z
 1142 059c 2260      		ori r18,lo8(2)
 1143 059e FC01      		movw r30,r24
 1144 05a0 2083      		st Z,r18
 1145               		.loc 3 381 0
 1146 05a2 00C0      		rjmp .L63
 1147               	.L61:
 376:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << OCF1A));
 1148               		.loc 3 376 0
 1149 05a4 8981      		ldd r24,Y+1
 1150 05a6 9A81      		ldd r25,Y+2
 1151 05a8 803A      		cpi r24,-96
 1152 05aa 9105      		cpc r25,__zero_reg__
 1153 05ac 01F4      		brne .L62
 377:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 1154               		.loc 3 377 0
 1155 05ae 89E3      		ldi r24,lo8(57)
 1156 05b0 90E0      		ldi r25,0
 1157 05b2 29E3      		ldi r18,lo8(57)
 1158 05b4 30E0      		ldi r19,0
 1159 05b6 F901      		movw r30,r18
 1160 05b8 2081      		ld r18,Z
 1161 05ba 2260      		ori r18,lo8(2)
 1162 05bc FC01      		movw r30,r24
 1163 05be 2083      		st Z,r18
 1164               		.loc 3 381 0
 1165 05c0 00C0      		rjmp .L63
 1166               	.L62:
 378:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << OCF1A));
 1167               		.loc 3 378 0
 1168 05c2 8981      		ldd r24,Y+1
 1169 05c4 9A81      		ldd r25,Y+2
 1170 05c6 8032      		cpi r24,32
 1171 05c8 9140      		sbci r25,1
 1172 05ca 01F4      		brne .L63
 379:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 1173               		.loc 3 379 0
 1174 05cc 8AE3      		ldi r24,lo8(58)
 1175 05ce 90E0      		ldi r25,0
 1176 05d0 2AE3      		ldi r18,lo8(58)
 1177 05d2 30E0      		ldi r19,0
 1178 05d4 F901      		movw r30,r18
 1179 05d6 2081      		ld r18,Z
 1180 05d8 2260      		ori r18,lo8(2)
 1181 05da FC01      		movw r30,r24
 1182 05dc 2083      		st Z,r18
 1183               	.L63:
 1184               		.loc 3 381 0
 1185 05de 0000      		nop
 1186               	/* epilogue start */
 1187 05e0 0F90      		pop __tmp_reg__
 1188 05e2 0F90      		pop __tmp_reg__
 1189 05e4 DF91      		pop r29
 1190 05e6 CF91      		pop r28
 1191 05e8 0895      		ret
 1192               		.cfi_endproc
 1193               	.LFE87:
 1196               	tc_read_count:
 1197               	.LFB93:
 382:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 383:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 384:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Checks whether a Compare Match has occured in Channel B
 385:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 386:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 387:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline bool tc_is_compb_match(volatile void *tc)
 388:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 389:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 390:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR1 & (1 << OCF1B));
 391:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 392:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR3 & (1 << OCF3B));
 393:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 394:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR4 & (1 << OCF4B));
 395:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 396:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR5 & (1 << OCF5B));
 397:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {
 398:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return false;
 399:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 400:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 401:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 402:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 403:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Clears Compare Match  Flag in channel B
 404:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 405:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 406:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void clear_compb_flag(volatile void *tc)
 407:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 408:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 409:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIFR1 |= (1 << OCF1B);
 410:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 411:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR3 |= (1 << OCF1B));
 412:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 413:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << OCF1B));
 414:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 415:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << OCF1B));
 416:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 417:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 418:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 419:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 420:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Checks whether a Compare Match has occured in Channel C
 421:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 422:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 423:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline bool tc_is_compc_match(volatile void *tc)
 424:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 425:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 426:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR1 & (1 << OCF1C));
 427:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 428:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR3 & (1 << OCF3C));
 429:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 430:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR4 & (1 << OCF4C));
 431:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 432:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return (TIFR5 & (1 << OCF5C));
 433:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {
 434:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return false;
 435:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 436:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 437:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 438:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 439:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Clears Compare Match  Flag in channel C
 440:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 441:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 442:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void clear_compc_flag(volatile void *tc)
 443:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 444:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 445:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TIFR1 |= (1 << OCF1C);
 446:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 447:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR3 |= (1 << OCF1C));
 448:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 449:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR4 |= (1 << OCF1C));
 450:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 451:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		(TIFR5 |= (1 << OCF1C));
 452:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 453:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 454:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 455:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 456:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Writes a count value to the Timer Counter Register
 457:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 458:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param value count to be written in the register
 459:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 460:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_write_count(volatile void *tc, uint16_t value)
 461:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 462:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 463:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCNT1 = value;
 464:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 465:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCNT3 = value;
 466:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 467:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCNT4 = value;
 468:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 469:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		TCNT5 = value;
 470:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else {}
 471:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 472:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 473:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 474:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Reads the  count value in the Timer Counter Register
 475:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 476:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @return  count  in the register
 477:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 478:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline uint16_t tc_read_count(volatile void *tc)
 479:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 1198               		.loc 3 479 0
 1199               		.cfi_startproc
 1200 05ea CF93      		push r28
 1201               	.LCFI46:
 1202               		.cfi_def_cfa_offset 3
 1203               		.cfi_offset 28, -2
 1204 05ec DF93      		push r29
 1205               	.LCFI47:
 1206               		.cfi_def_cfa_offset 4
 1207               		.cfi_offset 29, -3
 1208 05ee 00D0      		rcall .
 1209               	.LCFI48:
 1210               		.cfi_def_cfa_offset 6
 1211 05f0 CDB7      		in r28,__SP_L__
 1212 05f2 DEB7      		in r29,__SP_H__
 1213               	.LCFI49:
 1214               		.cfi_def_cfa_register 28
 1215               	/* prologue: function */
 1216               	/* frame size = 2 */
 1217               	/* stack size = 4 */
 1218               	.L__stack_usage = 4
 1219 05f4 9A83      		std Y+2,r25
 1220 05f6 8983      		std Y+1,r24
 480:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
 1221               		.loc 3 480 0
 1222 05f8 8981      		ldd r24,Y+1
 1223 05fa 9A81      		ldd r25,Y+2
 1224 05fc 8038      		cpi r24,-128
 1225 05fe 9105      		cpc r25,__zero_reg__
 1226 0600 01F4      		brne .L65
 481:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return TCNT1;
 1227               		.loc 3 481 0
 1228 0602 84E8      		ldi r24,lo8(-124)
 1229 0604 90E0      		ldi r25,0
 1230 0606 FC01      		movw r30,r24
 1231 0608 8081      		ld r24,Z
 1232 060a 9181      		ldd r25,Z+1
 1233 060c 00C0      		rjmp .L66
 1234               	.L65:
 482:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
 1235               		.loc 3 482 0
 1236 060e 8981      		ldd r24,Y+1
 1237 0610 9A81      		ldd r25,Y+2
 1238 0612 8039      		cpi r24,-112
 1239 0614 9105      		cpc r25,__zero_reg__
 1240 0616 01F4      		brne .L67
 483:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return TCNT3;
 1241               		.loc 3 483 0
 1242 0618 84E9      		ldi r24,lo8(-108)
 1243 061a 90E0      		ldi r25,0
 1244 061c FC01      		movw r30,r24
 1245 061e 8081      		ld r24,Z
 1246 0620 9181      		ldd r25,Z+1
 1247 0622 00C0      		rjmp .L66
 1248               	.L67:
 484:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
 1249               		.loc 3 484 0
 1250 0624 8981      		ldd r24,Y+1
 1251 0626 9A81      		ldd r25,Y+2
 1252 0628 803A      		cpi r24,-96
 1253 062a 9105      		cpc r25,__zero_reg__
 1254 062c 01F4      		brne .L68
 485:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return TCNT4;
 1255               		.loc 3 485 0
 1256 062e 84EA      		ldi r24,lo8(-92)
 1257 0630 90E0      		ldi r25,0
 1258 0632 FC01      		movw r30,r24
 1259 0634 8081      		ld r24,Z
 1260 0636 9181      		ldd r25,Z+1
 1261 0638 00C0      		rjmp .L66
 1262               	.L68:
 486:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
 1263               		.loc 3 486 0
 1264 063a 8981      		ldd r24,Y+1
 1265 063c 9A81      		ldd r25,Y+2
 1266 063e 8032      		cpi r24,32
 1267 0640 9140      		sbci r25,1
 1268 0642 01F4      		brne .L69
 487:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		return TCNT5;
 1269               		.loc 3 487 0
 1270 0644 84E2      		ldi r24,lo8(36)
 1271 0646 91E0      		ldi r25,lo8(1)
 1272 0648 FC01      		movw r30,r24
 1273 064a 8081      		ld r24,Z
 1274 064c 9181      		ldd r25,Z+1
 1275 064e 00C0      		rjmp .L66
 1276               	.L69:
 488:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 489:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 490:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	return 0;
 1277               		.loc 3 490 0
 1278 0650 80E0      		ldi r24,0
 1279 0652 90E0      		ldi r25,0
 1280               	.L66:
 1281               	/* epilogue start */
 491:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 1282               		.loc 3 491 0
 1283 0654 0F90      		pop __tmp_reg__
 1284 0656 0F90      		pop __tmp_reg__
 1285 0658 DF91      		pop r29
 1286 065a CF91      		pop r28
 1287 065c 0895      		ret
 1288               		.cfi_endproc
 1289               	.LFE93:
 1292               	tc_set_mode:
 1293               	.LFB94:
 492:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 
 493:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** /**
 494:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @brief Sets a timer in a particular mode of operation
 495:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param tc Timer Address
 496:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  * @param mode Enum value of the selected mode
 497:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h ****  */
 498:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
 499:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** {
 1294               		.loc 3 499 0
 1295               		.cfi_startproc
 1296 065e CF93      		push r28
 1297               	.LCFI50:
 1298               		.cfi_def_cfa_offset 3
 1299               		.cfi_offset 28, -2
 1300 0660 DF93      		push r29
 1301               	.LCFI51:
 1302               		.cfi_def_cfa_offset 4
 1303               		.cfi_offset 29, -3
 1304 0662 00D0      		rcall .
 1305 0664 00D0      		rcall .
 1306 0666 1F92      		push __zero_reg__
 1307               	.LCFI52:
 1308               		.cfi_def_cfa_offset 9
 1309 0668 CDB7      		in r28,__SP_L__
 1310 066a DEB7      		in r29,__SP_H__
 1311               	.LCFI53:
 1312               		.cfi_def_cfa_register 28
 1313               	/* prologue: function */
 1314               	/* frame size = 5 */
 1315               	/* stack size = 7 */
 1316               	.L__stack_usage = 7
 1317 066c 9C83      		std Y+4,r25
 1318 066e 8B83      		std Y+3,r24
 1319 0670 6D83      		std Y+5,r22
 500:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	uint8_t *reg = (uint8_t *)tc;
 1320               		.loc 3 500 0
 1321 0672 8B81      		ldd r24,Y+3
 1322 0674 9C81      		ldd r25,Y+4
 1323 0676 9A83      		std Y+2,r25
 1324 0678 8983      		std Y+1,r24
 501:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	if (mode == NORMAL) {
 1325               		.loc 3 501 0
 1326 067a 8D81      		ldd r24,Y+5
 1327 067c 8823      		tst r24
 1328 067e 01F4      		brne .L71
 502:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
 1329               		.loc 3 502 0
 1330 0680 8981      		ldd r24,Y+1
 1331 0682 9A81      		ldd r25,Y+2
 1332 0684 FC01      		movw r30,r24
 1333 0686 2081      		ld r18,Z
 1334 0688 8981      		ldd r24,Y+1
 1335 068a 9A81      		ldd r25,Y+2
 1336 068c FC01      		movw r30,r24
 1337 068e 2083      		st Z,r18
 503:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if (mode == CTC_Mode1) {
 504:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
 505:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 506:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** }
 1338               		.loc 3 506 0
 1339 0690 00C0      		rjmp .L73
 1340               	.L71:
 503:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	} else if (mode == CTC_Mode1) {
 1341               		.loc 3 503 0
 1342 0692 8D81      		ldd r24,Y+5
 1343 0694 8430      		cpi r24,lo8(4)
 1344 0696 01F4      		brne .L73
 504:../../../stack/LwMesh/TDMA/services/mega_rf/drivers/tc/tc_megarf.h **** 	}
 1345               		.loc 3 504 0
 1346 0698 8981      		ldd r24,Y+1
 1347 069a 9A81      		ldd r25,Y+2
 1348 069c 0196      		adiw r24,1
 1349 069e 2981      		ldd r18,Y+1
 1350 06a0 3A81      		ldd r19,Y+2
 1351 06a2 2F5F      		subi r18,-1
 1352 06a4 3F4F      		sbci r19,-1
 1353 06a6 F901      		movw r30,r18
 1354 06a8 2081      		ld r18,Z
 1355 06aa 2860      		ori r18,lo8(8)
 1356 06ac FC01      		movw r30,r24
 1357 06ae 2083      		st Z,r18
 1358               	.L73:
 1359               		.loc 3 506 0
 1360 06b0 0000      		nop
 1361               	/* epilogue start */
 1362 06b2 0F90      		pop __tmp_reg__
 1363 06b4 0F90      		pop __tmp_reg__
 1364 06b6 0F90      		pop __tmp_reg__
 1365 06b8 0F90      		pop __tmp_reg__
 1366 06ba 0F90      		pop __tmp_reg__
 1367 06bc DF91      		pop r29
 1368 06be CF91      		pop r28
 1369 06c0 0895      		ret
 1370               		.cfi_endproc
 1371               	.LFE94:
 1373               	.global	tmr_read_count
 1375               	tmr_read_count:
 1376               	.LFB95:
 1377               		.file 4 "../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c"
   1:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /**
   2:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * @file hw_timer.c
   3:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
   4:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * @brief
   5:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
   6:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
   7:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *  Copyright (c) 2014 Atmel Corporation. All rights reserved.
   8:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
   9:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * \asf_license_start
  10:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  11:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * \page License
  12:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  13:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * Redistribution and use in source and binary forms, with or without
  14:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * modification, are permitted provided that the following conditions are met:
  15:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  16:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *    this list of conditions and the following disclaimer.
  18:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  19:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *    and/or other materials provided with the distribution.
  22:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  23:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *    from this software without specific prior written permission.
  25:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  26:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *    Atmel microcontroller product.
  28:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *
  29:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  41:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include <compiler.h>
  42:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include <parts.h>
  43:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include "sysclk.h"
  44:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include "hw_timer.h"
  45:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include "tc_megarf.h"
  46:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include "common_hw_timer.h"
  47:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #include "conf_hw_timer.h"
  48:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  49:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** #define TIMER_PERIOD  UINT16_MAX
  50:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  51:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /* === Prototypes =========================================================== */
  52:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tc_ovf_callback(void);
  53:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tc_cca_callback(void);
  54:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** static void configure_tc_callback(volatile void *timer);
  55:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  56:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  read the actual timer count from register
  57:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  58:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** uint16_t tmr_read_count(void)
  59:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1378               		.loc 4 59 0
 1379               		.cfi_startproc
 1380 06c2 CF93      		push r28
 1381               	.LCFI54:
 1382               		.cfi_def_cfa_offset 3
 1383               		.cfi_offset 28, -2
 1384 06c4 DF93      		push r29
 1385               	.LCFI55:
 1386               		.cfi_def_cfa_offset 4
 1387               		.cfi_offset 29, -3
 1388 06c6 CDB7      		in r28,__SP_L__
 1389 06c8 DEB7      		in r29,__SP_H__
 1390               	.LCFI56:
 1391               		.cfi_def_cfa_register 28
 1392               	/* prologue: function */
 1393               	/* frame size = 0 */
 1394               	/* stack size = 2 */
 1395               	.L__stack_usage = 2
  60:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	return tc_read_count(TIMER);
 1396               		.loc 4 60 0
 1397 06ca 80E8      		ldi r24,lo8(-128)
 1398 06cc 90E0      		ldi r25,0
 1399 06ce 0E94 0000 		call tc_read_count
 1400               	/* epilogue start */
  61:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1401               		.loc 4 61 0
 1402 06d2 DF91      		pop r29
 1403 06d4 CF91      		pop r28
 1404 06d6 0895      		ret
 1405               		.cfi_endproc
 1406               	.LFE95:
 1408               	.global	tmr_disable_cc_interrupt
 1410               	tmr_disable_cc_interrupt:
 1411               	.LFB96:
  62:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  63:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to disable compare interrupt
  64:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  65:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tmr_disable_cc_interrupt(void)
  66:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1412               		.loc 4 66 0
 1413               		.cfi_startproc
 1414 06d8 CF93      		push r28
 1415               	.LCFI57:
 1416               		.cfi_def_cfa_offset 3
 1417               		.cfi_offset 28, -2
 1418 06da DF93      		push r29
 1419               	.LCFI58:
 1420               		.cfi_def_cfa_offset 4
 1421               		.cfi_offset 29, -3
 1422 06dc CDB7      		in r28,__SP_L__
 1423 06de DEB7      		in r29,__SP_H__
 1424               	.LCFI59:
 1425               		.cfi_def_cfa_register 28
 1426               	/* prologue: function */
 1427               	/* frame size = 0 */
 1428               	/* stack size = 2 */
 1429               	.L__stack_usage = 2
  67:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_disable_compa_int(TIMER);
 1430               		.loc 4 67 0
 1431 06e0 80E8      		ldi r24,lo8(-128)
 1432 06e2 90E0      		ldi r25,0
 1433 06e4 0E94 0000 		call tc_disable_compa_int
  68:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	clear_compa_flag(TIMER);
 1434               		.loc 4 68 0
 1435 06e8 80E8      		ldi r24,lo8(-128)
 1436 06ea 90E0      		ldi r25,0
 1437 06ec 0E94 0000 		call clear_compa_flag
  69:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1438               		.loc 4 69 0
 1439 06f0 0000      		nop
 1440               	/* epilogue start */
 1441 06f2 DF91      		pop r29
 1442 06f4 CF91      		pop r28
 1443 06f6 0895      		ret
 1444               		.cfi_endproc
 1445               	.LFE96:
 1447               	.global	tmr_enable_cc_interrupt
 1449               	tmr_enable_cc_interrupt:
 1450               	.LFB97:
  70:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  71:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to enable compare interrupt
  72:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  73:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tmr_enable_cc_interrupt(void)
  74:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1451               		.loc 4 74 0
 1452               		.cfi_startproc
 1453 06f8 CF93      		push r28
 1454               	.LCFI60:
 1455               		.cfi_def_cfa_offset 3
 1456               		.cfi_offset 28, -2
 1457 06fa DF93      		push r29
 1458               	.LCFI61:
 1459               		.cfi_def_cfa_offset 4
 1460               		.cfi_offset 29, -3
 1461 06fc CDB7      		in r28,__SP_L__
 1462 06fe DEB7      		in r29,__SP_H__
 1463               	.LCFI62:
 1464               		.cfi_def_cfa_register 28
 1465               	/* prologue: function */
 1466               	/* frame size = 0 */
 1467               	/* stack size = 2 */
 1468               	.L__stack_usage = 2
  75:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	clear_compa_flag(TIMER);
 1469               		.loc 4 75 0
 1470 0700 80E8      		ldi r24,lo8(-128)
 1471 0702 90E0      		ldi r25,0
 1472 0704 0E94 0000 		call clear_compa_flag
  76:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_enable_compa_int(TIMER);
 1473               		.loc 4 76 0
 1474 0708 80E8      		ldi r24,lo8(-128)
 1475 070a 90E0      		ldi r25,0
 1476 070c 0E94 0000 		call tc_enable_compa_int
  77:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1477               		.loc 4 77 0
 1478 0710 0000      		nop
 1479               	/* epilogue start */
 1480 0712 DF91      		pop r29
 1481 0714 CF91      		pop r28
 1482 0716 0895      		ret
 1483               		.cfi_endproc
 1484               	.LFE97:
 1486               	.global	tmr_disable_ovf_interrupt
 1488               	tmr_disable_ovf_interrupt:
 1489               	.LFB98:
  78:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  79:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to disable overflow interrupt
  80:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  81:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tmr_disable_ovf_interrupt(void)
  82:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1490               		.loc 4 82 0
 1491               		.cfi_startproc
 1492 0718 CF93      		push r28
 1493               	.LCFI63:
 1494               		.cfi_def_cfa_offset 3
 1495               		.cfi_offset 28, -2
 1496 071a DF93      		push r29
 1497               	.LCFI64:
 1498               		.cfi_def_cfa_offset 4
 1499               		.cfi_offset 29, -3
 1500 071c CDB7      		in r28,__SP_L__
 1501 071e DEB7      		in r29,__SP_H__
 1502               	.LCFI65:
 1503               		.cfi_def_cfa_register 28
 1504               	/* prologue: function */
 1505               	/* frame size = 0 */
 1506               	/* stack size = 2 */
 1507               	.L__stack_usage = 2
  83:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_enable_ovf_int(TIMER);
 1508               		.loc 4 83 0
 1509 0720 80E8      		ldi r24,lo8(-128)
 1510 0722 90E0      		ldi r25,0
 1511 0724 0E94 0000 		call tc_enable_ovf_int
  84:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	clear_ovf_flag(TIMER);
 1512               		.loc 4 84 0
 1513 0728 80E8      		ldi r24,lo8(-128)
 1514 072a 90E0      		ldi r25,0
 1515 072c 0E94 0000 		call clear_ovf_flag
  85:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1516               		.loc 4 85 0
 1517 0730 0000      		nop
 1518               	/* epilogue start */
 1519 0732 DF91      		pop r29
 1520 0734 CF91      		pop r28
 1521 0736 0895      		ret
 1522               		.cfi_endproc
 1523               	.LFE98:
 1525               	.global	tmr_stop
 1527               	tmr_stop:
 1528               	.LFB99:
  86:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  87:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to stop the running timer
  88:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  89:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tmr_stop(void)
  90:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1529               		.loc 4 90 0
 1530               		.cfi_startproc
 1531 0738 CF93      		push r28
 1532               	.LCFI66:
 1533               		.cfi_def_cfa_offset 3
 1534               		.cfi_offset 28, -2
 1535 073a DF93      		push r29
 1536               	.LCFI67:
 1537               		.cfi_def_cfa_offset 4
 1538               		.cfi_offset 29, -3
 1539 073c CDB7      		in r28,__SP_L__
 1540 073e DEB7      		in r29,__SP_H__
 1541               	.LCFI68:
 1542               		.cfi_def_cfa_register 28
 1543               	/* prologue: function */
 1544               	/* frame size = 0 */
 1545               	/* stack size = 2 */
 1546               	.L__stack_usage = 2
  91:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_disable(TIMER);
 1547               		.loc 4 91 0
 1548 0740 80E8      		ldi r24,lo8(-128)
 1549 0742 90E0      		ldi r25,0
 1550 0744 0E94 0000 		call tc_disable
  92:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1551               		.loc 4 92 0
 1552 0748 0000      		nop
 1553               	/* epilogue start */
 1554 074a DF91      		pop r29
 1555 074c CF91      		pop r28
 1556 074e 0895      		ret
 1557               		.cfi_endproc
 1558               	.LFE99:
 1560               	.global	tmr_write_cmpreg
 1562               	tmr_write_cmpreg:
 1563               	.LFB100:
  93:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
  94:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to load compare value in channel compare register
  95:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
  96:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tmr_write_cmpreg(uint16_t compare_value)
  97:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1564               		.loc 4 97 0
 1565               		.cfi_startproc
 1566 0750 CF93      		push r28
 1567               	.LCFI69:
 1568               		.cfi_def_cfa_offset 3
 1569               		.cfi_offset 28, -2
 1570 0752 DF93      		push r29
 1571               	.LCFI70:
 1572               		.cfi_def_cfa_offset 4
 1573               		.cfi_offset 29, -3
 1574 0754 00D0      		rcall .
 1575               	.LCFI71:
 1576               		.cfi_def_cfa_offset 6
 1577 0756 CDB7      		in r28,__SP_L__
 1578 0758 DEB7      		in r29,__SP_H__
 1579               	.LCFI72:
 1580               		.cfi_def_cfa_register 28
 1581               	/* prologue: function */
 1582               	/* frame size = 2 */
 1583               	/* stack size = 4 */
 1584               	.L__stack_usage = 4
 1585 075a 9A83      		std Y+2,r25
 1586 075c 8983      		std Y+1,r24
  98:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_write_cc(TIMER, TC_COMPA, compare_value);
 1587               		.loc 4 98 0
 1588 075e 8981      		ldd r24,Y+1
 1589 0760 9A81      		ldd r25,Y+2
 1590 0762 AC01      		movw r20,r24
 1591 0764 68E0      		ldi r22,lo8(8)
 1592 0766 80E8      		ldi r24,lo8(-128)
 1593 0768 90E0      		ldi r25,0
 1594 076a 0E94 0000 		call tc_write_cc
  99:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1595               		.loc 4 99 0
 1596 076e 0000      		nop
 1597               	/* epilogue start */
 1598 0770 0F90      		pop __tmp_reg__
 1599 0772 0F90      		pop __tmp_reg__
 1600 0774 DF91      		pop r29
 1601 0776 CF91      		pop r28
 1602 0778 0895      		ret
 1603               		.cfi_endproc
 1604               	.LFE100:
 1606               	.global	save_cpu_interrupt
 1608               	save_cpu_interrupt:
 1609               	.LFB101:
 100:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 101:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to save current interrupts status
 102:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 103:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** uint8_t save_cpu_interrupt(void)
 104:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1610               		.loc 4 104 0
 1611               		.cfi_startproc
 1612 077a CF93      		push r28
 1613               	.LCFI73:
 1614               		.cfi_def_cfa_offset 3
 1615               		.cfi_offset 28, -2
 1616 077c DF93      		push r29
 1617               	.LCFI74:
 1618               		.cfi_def_cfa_offset 4
 1619               		.cfi_offset 29, -3
 1620 077e CDB7      		in r28,__SP_L__
 1621 0780 DEB7      		in r29,__SP_H__
 1622               	.LCFI75:
 1623               		.cfi_def_cfa_register 28
 1624               	/* prologue: function */
 1625               	/* frame size = 0 */
 1626               	/* stack size = 2 */
 1627               	.L__stack_usage = 2
 105:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	return cpu_irq_save();
 1628               		.loc 4 105 0
 1629 0782 0E94 0000 		call cpu_irq_save
 1630               	/* epilogue start */
 106:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1631               		.loc 4 106 0
 1632 0786 DF91      		pop r29
 1633 0788 CF91      		pop r28
 1634 078a 0895      		ret
 1635               		.cfi_endproc
 1636               	.LFE101:
 1638               	.global	restore_cpu_interrupt
 1640               	restore_cpu_interrupt:
 1641               	.LFB102:
 107:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 108:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to restore saved interrupts status
 109:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *  \param  saved interrupt status
 110:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 111:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void restore_cpu_interrupt(uint8_t flags)
 112:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1642               		.loc 4 112 0
 1643               		.cfi_startproc
 1644 078c CF93      		push r28
 1645               	.LCFI76:
 1646               		.cfi_def_cfa_offset 3
 1647               		.cfi_offset 28, -2
 1648 078e DF93      		push r29
 1649               	.LCFI77:
 1650               		.cfi_def_cfa_offset 4
 1651               		.cfi_offset 29, -3
 1652 0790 1F92      		push __zero_reg__
 1653               	.LCFI78:
 1654               		.cfi_def_cfa_offset 5
 1655 0792 CDB7      		in r28,__SP_L__
 1656 0794 DEB7      		in r29,__SP_H__
 1657               	.LCFI79:
 1658               		.cfi_def_cfa_register 28
 1659               	/* prologue: function */
 1660               	/* frame size = 1 */
 1661               	/* stack size = 3 */
 1662               	.L__stack_usage = 3
 1663 0796 8983      		std Y+1,r24
 113:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	cpu_irq_restore(flags);
 1664               		.loc 4 113 0
 1665 0798 8981      		ldd r24,Y+1
 1666 079a 0E94 0000 		call cpu_irq_restore
 114:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1667               		.loc 4 114 0
 1668 079e 0000      		nop
 1669               	/* epilogue start */
 1670 07a0 0F90      		pop __tmp_reg__
 1671 07a2 DF91      		pop r29
 1672 07a4 CF91      		pop r28
 1673 07a6 0895      		ret
 1674               		.cfi_endproc
 1675               	.LFE102:
 1677               	.global	tmr_init
 1679               	tmr_init:
 1680               	.LFB103:
 115:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 116:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  to initialiaze hw timer
 117:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 118:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** uint8_t tmr_init(void)
 119:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1681               		.loc 4 119 0
 1682               		.cfi_startproc
 1683 07a8 CF93      		push r28
 1684               	.LCFI80:
 1685               		.cfi_def_cfa_offset 3
 1686               		.cfi_offset 28, -2
 1687 07aa DF93      		push r29
 1688               	.LCFI81:
 1689               		.cfi_def_cfa_offset 4
 1690               		.cfi_offset 29, -3
 1691 07ac 1F92      		push __zero_reg__
 1692               	.LCFI82:
 1693               		.cfi_def_cfa_offset 5
 1694 07ae CDB7      		in r28,__SP_L__
 1695 07b0 DEB7      		in r29,__SP_H__
 1696               	.LCFI83:
 1697               		.cfi_def_cfa_register 28
 1698               	/* prologue: function */
 1699               	/* frame size = 1 */
 1700               	/* stack size = 3 */
 1701               	.L__stack_usage = 3
 120:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	uint8_t timer_multiplier;
 121:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 122:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_enable(TIMER);
 1702               		.loc 4 122 0
 1703 07b2 80E8      		ldi r24,lo8(-128)
 1704 07b4 90E0      		ldi r25,0
 1705 07b6 0E94 0000 		call tc_enable
 123:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 124:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
 1706               		.loc 4 124 0
 1707 07ba 60E0      		ldi r22,lo8(gs(tc_ovf_callback))
 1708 07bc 70E0      		ldi r23,hi8(gs(tc_ovf_callback))
 1709 07be 80E8      		ldi r24,lo8(-128)
 1710 07c0 90E0      		ldi r25,0
 1711 07c2 0E94 0000 		call tc_set_overflow_interrupt_callback
 125:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 126:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_set_mode(TIMER, NORMAL);
 1712               		.loc 4 126 0
 1713 07c6 60E0      		ldi r22,0
 1714 07c8 80E8      		ldi r24,lo8(-128)
 1715 07ca 90E0      		ldi r25,0
 1716 07cc 0E94 0000 		call tc_set_mode
 127:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 128:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_enable_ovf_int(TIMER);
 1717               		.loc 4 128 0
 1718 07d0 80E8      		ldi r24,lo8(-128)
 1719 07d2 90E0      		ldi r25,0
 1720 07d4 0E94 0000 		call tc_enable_ovf_int
 129:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 130:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	configure_tc_callback(TIMER);
 1721               		.loc 4 130 0
 1722 07d8 80E8      		ldi r24,lo8(-128)
 1723 07da 90E0      		ldi r25,0
 1724 07dc 0E94 0000 		call configure_tc_callback
 131:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 132:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_disable_compa_int(TIMER);
 1725               		.loc 4 132 0
 1726 07e0 80E8      		ldi r24,lo8(-128)
 1727 07e2 90E0      		ldi r25,0
 1728 07e4 0E94 0000 		call tc_disable_compa_int
 133:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 134:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
 1729               		.loc 4 134 0
 1730 07e8 61E0      		ldi r22,lo8(1)
 1731 07ea 80E8      		ldi r24,lo8(-128)
 1732 07ec 90E0      		ldi r25,0
 1733 07ee 0E94 0000 		call tc_write_clock_source
 135:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 136:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
 1734               		.loc 4 136 0
 1735 07f2 80E8      		ldi r24,lo8(-128)
 1736 07f4 90E0      		ldi r25,0
 1737 07f6 0E94 0000 		call sysclk_get_peripheral_bus_hz
 1738 07fa DC01      		movw r26,r24
 1739 07fc CB01      		movw r24,r22
 1740 07fe 20E4      		ldi r18,lo8(64)
 1741 0800 32E4      		ldi r19,lo8(66)
 1742 0802 4FE0      		ldi r20,lo8(15)
 1743 0804 50E0      		ldi r21,0
 1744 0806 BC01      		movw r22,r24
 1745 0808 CD01      		movw r24,r26
 1746 080a 0E94 0000 		call __udivmodsi4
 1747 080e DA01      		movw r26,r20
 1748 0810 C901      		movw r24,r18
 1749 0812 8983      		std Y+1,r24
 137:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 138:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	return timer_multiplier;
 1750               		.loc 4 138 0
 1751 0814 8981      		ldd r24,Y+1
 1752               	/* epilogue start */
 139:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1753               		.loc 4 139 0
 1754 0816 0F90      		pop __tmp_reg__
 1755 0818 DF91      		pop r29
 1756 081a CF91      		pop r28
 1757 081c 0895      		ret
 1758               		.cfi_endproc
 1759               	.LFE103:
 1762               	configure_tc_callback:
 1763               	.LFB104:
 140:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 141:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief to set compare interrupt callback according to the timer channel
 142:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  * input
 143:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  *  \param timer - hw timer channel
 144:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 145:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** static void configure_tc_callback(volatile void *timer)
 146:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1764               		.loc 4 146 0
 1765               		.cfi_startproc
 1766 081e CF93      		push r28
 1767               	.LCFI84:
 1768               		.cfi_def_cfa_offset 3
 1769               		.cfi_offset 28, -2
 1770 0820 DF93      		push r29
 1771               	.LCFI85:
 1772               		.cfi_def_cfa_offset 4
 1773               		.cfi_offset 29, -3
 1774 0822 00D0      		rcall .
 1775               	.LCFI86:
 1776               		.cfi_def_cfa_offset 6
 1777 0824 CDB7      		in r28,__SP_L__
 1778 0826 DEB7      		in r29,__SP_H__
 1779               	.LCFI87:
 1780               		.cfi_def_cfa_register 28
 1781               	/* prologue: function */
 1782               	/* frame size = 2 */
 1783               	/* stack size = 4 */
 1784               	.L__stack_usage = 4
 1785 0828 9A83      		std Y+2,r25
 1786 082a 8983      		std Y+1,r24
 147:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
 1787               		.loc 4 147 0
 1788 082c 8981      		ldd r24,Y+1
 1789 082e 9A81      		ldd r25,Y+2
 1790 0830 8038      		cpi r24,-128
 1791 0832 9105      		cpc r25,__zero_reg__
 1792 0834 01F0      		breq .L87
 1793               		.loc 4 147 0 is_stmt 0 discriminator 1
 1794 0836 8981      		ldd r24,Y+1
 1795 0838 9A81      		ldd r25,Y+2
 1796 083a 8039      		cpi r24,-112
 1797 083c 9105      		cpc r25,__zero_reg__
 1798 083e 01F0      		breq .L87
 1799               		.loc 4 147 0 discriminator 2
 1800 0840 8981      		ldd r24,Y+1
 1801 0842 9A81      		ldd r25,Y+2
 1802 0844 803A      		cpi r24,-96
 1803 0846 9105      		cpc r25,__zero_reg__
 1804 0848 01F0      		breq .L87
 148:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 			(&TCCR4A == timer) || (&TCCR5A == timer)) {
 1805               		.loc 4 148 0 is_stmt 1
 1806 084a 8981      		ldd r24,Y+1
 1807 084c 9A81      		ldd r25,Y+2
 1808 084e 8032      		cpi r24,32
 1809 0850 9140      		sbci r25,1
 1810 0852 01F4      		brne .L88
 1811               	.L87:
 149:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
 1812               		.loc 4 149 0
 1813 0854 60E0      		ldi r22,lo8(gs(tc_cca_callback))
 1814 0856 70E0      		ldi r23,hi8(gs(tc_cca_callback))
 1815 0858 80E8      		ldi r24,lo8(-128)
 1816 085a 90E0      		ldi r25,0
 1817 085c 0E94 0000 		call tc_set_compa_interrupt_callback
 1818 0860 00C0      		rjmp .L89
 1819               	.L88:
 150:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
 1820               		.loc 4 150 0
 1821 0862 8981      		ldd r24,Y+1
 1822 0864 9A81      		ldd r25,Y+2
 1823 0866 8138      		cpi r24,-127
 1824 0868 9105      		cpc r25,__zero_reg__
 1825 086a 01F0      		breq .L90
 1826               		.loc 4 150 0 is_stmt 0 discriminator 1
 1827 086c 8981      		ldd r24,Y+1
 1828 086e 9A81      		ldd r25,Y+2
 1829 0870 8139      		cpi r24,-111
 1830 0872 9105      		cpc r25,__zero_reg__
 1831 0874 01F0      		breq .L90
 1832               		.loc 4 150 0 discriminator 2
 1833 0876 8981      		ldd r24,Y+1
 1834 0878 9A81      		ldd r25,Y+2
 1835 087a 813A      		cpi r24,-95
 1836 087c 9105      		cpc r25,__zero_reg__
 1837 087e 01F0      		breq .L90
 151:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 			(&TCCR4B == timer) || (&TCCR5B == timer)) {
 1838               		.loc 4 151 0 is_stmt 1
 1839 0880 8981      		ldd r24,Y+1
 1840 0882 9A81      		ldd r25,Y+2
 1841 0884 8132      		cpi r24,33
 1842 0886 9140      		sbci r25,1
 1843 0888 01F4      		brne .L91
 1844               	.L90:
 152:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
 1845               		.loc 4 152 0
 1846 088a 60E0      		ldi r22,lo8(gs(tc_cca_callback))
 1847 088c 70E0      		ldi r23,hi8(gs(tc_cca_callback))
 1848 088e 80E8      		ldi r24,lo8(-128)
 1849 0890 90E0      		ldi r25,0
 1850 0892 0E94 0000 		call tc_set_compb_interrupt_callback
 1851 0896 00C0      		rjmp .L89
 1852               	.L91:
 153:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
 1853               		.loc 4 153 0
 1854 0898 8981      		ldd r24,Y+1
 1855 089a 9A81      		ldd r25,Y+2
 1856 089c 8238      		cpi r24,-126
 1857 089e 9105      		cpc r25,__zero_reg__
 1858 08a0 01F0      		breq .L92
 1859               		.loc 4 153 0 is_stmt 0 discriminator 1
 1860 08a2 8981      		ldd r24,Y+1
 1861 08a4 9A81      		ldd r25,Y+2
 1862 08a6 8239      		cpi r24,-110
 1863 08a8 9105      		cpc r25,__zero_reg__
 1864 08aa 01F0      		breq .L92
 1865               		.loc 4 153 0 discriminator 2
 1866 08ac 8981      		ldd r24,Y+1
 1867 08ae 9A81      		ldd r25,Y+2
 1868 08b0 823A      		cpi r24,-94
 1869 08b2 9105      		cpc r25,__zero_reg__
 1870 08b4 01F0      		breq .L92
 154:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 			(&TCCR4C == timer) || (&TCCR5C == timer)) {
 1871               		.loc 4 154 0 is_stmt 1
 1872 08b6 8981      		ldd r24,Y+1
 1873 08b8 9A81      		ldd r25,Y+2
 1874 08ba 8232      		cpi r24,34
 1875 08bc 9140      		sbci r25,1
 1876 08be 01F4      		brne .L93
 1877               	.L92:
 155:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
 1878               		.loc 4 155 0
 1879 08c0 60E0      		ldi r22,lo8(gs(tc_cca_callback))
 1880 08c2 70E0      		ldi r23,hi8(gs(tc_cca_callback))
 1881 08c4 80E8      		ldi r24,lo8(-128)
 1882 08c6 90E0      		ldi r25,0
 1883 08c8 0E94 0000 		call tc_set_compc_interrupt_callback
 156:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	}
 157:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1884               		.loc 4 157 0
 1885 08cc 00C0      		rjmp .L93
 1886               	.L89:
 1887               	.L93:
 1888 08ce 0000      		nop
 1889               	/* epilogue start */
 1890 08d0 0F90      		pop __tmp_reg__
 1891 08d2 0F90      		pop __tmp_reg__
 1892 08d4 DF91      		pop r29
 1893 08d6 CF91      		pop r28
 1894 08d8 0895      		ret
 1895               		.cfi_endproc
 1896               	.LFE104:
 1898               	.global	tc_ovf_callback
 1900               	tc_ovf_callback:
 1901               	.LFB105:
 158:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 159:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  hw timer overflow callback
 160:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 161:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tc_ovf_callback(void)
 162:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1902               		.loc 4 162 0
 1903               		.cfi_startproc
 1904 08da CF93      		push r28
 1905               	.LCFI88:
 1906               		.cfi_def_cfa_offset 3
 1907               		.cfi_offset 28, -2
 1908 08dc DF93      		push r29
 1909               	.LCFI89:
 1910               		.cfi_def_cfa_offset 4
 1911               		.cfi_offset 29, -3
 1912 08de CDB7      		in r28,__SP_L__
 1913 08e0 DEB7      		in r29,__SP_H__
 1914               	.LCFI90:
 1915               		.cfi_def_cfa_register 28
 1916               	/* prologue: function */
 1917               	/* frame size = 0 */
 1918               	/* stack size = 2 */
 1919               	.L__stack_usage = 2
 163:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tmr_ovf_callback();
 1920               		.loc 4 163 0
 1921 08e2 0E94 0000 		call tmr_ovf_callback
 164:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1922               		.loc 4 164 0
 1923 08e6 0000      		nop
 1924               	/* epilogue start */
 1925 08e8 DF91      		pop r29
 1926 08ea CF91      		pop r28
 1927 08ec 0895      		ret
 1928               		.cfi_endproc
 1929               	.LFE105:
 1931               	.global	tc_cca_callback
 1933               	tc_cca_callback:
 1934               	.LFB106:
 165:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 
 166:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** /*! \brief  hw timer compare callback
 167:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c ****  */
 168:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** void tc_cca_callback(void)
 169:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** {
 1935               		.loc 4 169 0
 1936               		.cfi_startproc
 1937 08ee CF93      		push r28
 1938               	.LCFI91:
 1939               		.cfi_def_cfa_offset 3
 1940               		.cfi_offset 28, -2
 1941 08f0 DF93      		push r29
 1942               	.LCFI92:
 1943               		.cfi_def_cfa_offset 4
 1944               		.cfi_offset 29, -3
 1945 08f2 CDB7      		in r28,__SP_L__
 1946 08f4 DEB7      		in r29,__SP_H__
 1947               	.LCFI93:
 1948               		.cfi_def_cfa_register 28
 1949               	/* prologue: function */
 1950               	/* frame size = 0 */
 1951               	/* stack size = 2 */
 1952               	.L__stack_usage = 2
 170:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** 	tmr_cca_callback();
 1953               		.loc 4 170 0
 1954 08f6 0E94 0000 		call tmr_cca_callback
 171:../../../stack/LwMesh/TDMA/services/common_hw_timer/mega_rf/hw_timer.c **** }
 1955               		.loc 4 171 0
 1956 08fa 0000      		nop
 1957               	/* epilogue start */
 1958 08fc DF91      		pop r29
 1959 08fe CF91      		pop r28
 1960 0900 0895      		ret
 1961               		.cfi_endproc
 1962               	.LFE106:
 1964               	.Letext0:
 1965               		.file 5 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
DEFINED SYMBOLS
                            *ABS*:00000000 hw_timer.c
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:2      *ABS*:0000003e __SP_H__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:3      *ABS*:0000003d __SP_L__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:4      *ABS*:0000003f __SREG__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:7      *ABS*:00000001 __zero_reg__
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:12     .text:00000000 cpu_irq_save
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:60     .text:00000020 cpu_irq_restore
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:102    .text:00000040 sysclk_get_main_hz
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:139    .text:0000005a sysclk_get_source_clock_hz
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:174    .text:00000074 sysclk_get_peripheral_bus_hz
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:420    .text:000001e6 tc_write_clock_source
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:539    .text:00000284 tc_enable_ovf_int
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:650    .text:00000314 tc_enable_compa_int
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:761    .text:000003a4 tc_disable_compa_int
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:872    .text:00000434 tc_write_cc
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:974    .text:000004ca clear_ovf_flag
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1085   .text:0000055a clear_compa_flag
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1196   .text:000005ea tc_read_count
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1292   .text:0000065e tc_set_mode
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1375   .text:000006c2 tmr_read_count
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1410   .text:000006d8 tmr_disable_cc_interrupt
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1449   .text:000006f8 tmr_enable_cc_interrupt
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1488   .text:00000718 tmr_disable_ovf_interrupt
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1527   .text:00000738 tmr_stop
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1562   .text:00000750 tmr_write_cmpreg
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1608   .text:0000077a save_cpu_interrupt
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1640   .text:0000078c restore_cpu_interrupt
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1679   .text:000007a8 tmr_init
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1900   .text:000008da tc_ovf_callback
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1762   .text:0000081e configure_tc_callback
C:\Users\guilh\AppData\Local\Temp\ccK22EX4.s:1933   .text:000008ee tc_cca_callback

UNDEFINED SYMBOLS
tc_disable
tc_enable
tc_set_overflow_interrupt_callback
__udivmodsi4
tc_set_compa_interrupt_callback
tc_set_compb_interrupt_callback
tc_set_compc_interrupt_callback
tmr_ovf_callback
tmr_cca_callback
