
create_project {{ project_name }} {{ base_path }}/{{ project_name }} -part xc7z020clg484-1

set_property board_part    em.avnet.com:zed:part0:1.4 [current_project]
set_property ip_repo_paths {{ ip_repo_path }} [current_project]
update_ip_catalog

create_bd_design "design_1"
update_compile_order -fileset sources_1

create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0

apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]

set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {{'{'}}{{ pl_freq }}{{'}'}} {% for i in range(num_hp_ports) %} CONFIG.PCW_USE_S_AXI_HP{{i}} {1} {%- endfor %} ] [get_bd_cells processing_system7_0]


create_bd_cell -type ip -vlnv xilinx.com:hls:{{ ip_name }}:1.0 {{ ip_name }}_0

{% for i in range(num_hp_ports) %}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/{{ ip_name }}_0/m_axi_{{ bundle[i] }}} Slave {/processing_system7_0/S_AXI_HP{{ i }}} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP{{ i }}]
{%- endfor %}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/{{ ip_name }}_0/s_axi_ctrl} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins {{ ip_name }}_0/s_axi_ctrl]

validate_bd_design
save_bd_design

make_wrapper -files [get_files {{ base_path }}/{{ project_name }}/{{ project_name }}.srcs/sources_1/bd/design_1/design_1.bd] -top

add_files -norecurse {{ base_path }}/{{ project_name }}/{{ project_name }}.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4

wait_on_run impl_1
