// Seed: 1344441574
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always_comb @(posedge 1);
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd5
) (
    output tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    input wand _id_4,
    input uwire id_5
);
  initial begin : LABEL_0
    id_2 <= #id_1 -1'b0 ^ 1;
  end
  static logic [id_4 : -1] id_7 = id_5;
  logic id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  assign id_8 = id_4;
  wire id_10;
endmodule
