
uCOS-II_MemoryPartition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  08006d04  08006d04  00007d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f80  08006f80  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  08006f80  08006f80  00007f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f88  08006f88  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f88  08006f88  00007f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f8c  08006f8c  00007f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006f90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002634  20000068  08006ff8  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000269c  08006ff8  0000869c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f7f  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000330f  00000000  00000000  0001a017  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  0001d328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b42  00000000  00000000  0001e220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f1c  00000000  00000000  0001ed62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015526  00000000  00000000  00048c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edd38  00000000  00000000  0005e1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014bedc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004168  00000000  00000000  0014bf20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a0  00000000  00000000  00150088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006cec 	.word	0x08006cec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006cec 	.word	0x08006cec

080001d0 <OS_CPU_FP_Reg_Push>:

#if (defined(__VFP_FP__) && !defined(__SOFTFP__))

.thumb_func
OS_CPU_FP_Reg_Push:
    MRS     R1, PSP                                             @ PSP is process stack pointer
 80001d0:	f3ef 8109 	mrs	r1, PSP
    CBZ     R1, OS_CPU_FP_nosave                                @ Skip FP register save the first time
 80001d4:	b121      	cbz	r1, 80001e0 <OS_CPU_FP_nosave>

    VSTMDB  R0!, {S16-S31}
 80001d6:	ed20 8a10 	vstmdb	r0!, {s16-s31}
    LDR     R1, =OSTCBCur
 80001da:	4951      	ldr	r1, [pc, #324]	@ (8000320 <OS_CPU_PendSVHandler+0x7a>)
    LDR     R2, [R1]
 80001dc:	680a      	ldr	r2, [r1, #0]
    STR     R0, [R2]
 80001de:	6010      	str	r0, [r2, #0]

080001e0 <OS_CPU_FP_nosave>:
OS_CPU_FP_nosave:
    BX      LR
 80001e0:	4770      	bx	lr

080001e2 <OS_CPU_FP_Reg_Pop>:

#if (defined(__VFP_FP__) && !defined(__SOFTFP__))

.thumb_func
OS_CPU_FP_Reg_Pop:
    VLDMIA  R0!, {S16-S31}
 80001e2:	ecb0 8a10 	vldmia	r0!, {s16-s31}
    LDR     R1, =OSTCBHighRdy
 80001e6:	494f      	ldr	r1, [pc, #316]	@ (8000324 <OS_CPU_PendSVHandler+0x7e>)
    LDR     R2, [R1]
 80001e8:	680a      	ldr	r2, [r1, #0]
    STR     R0, [R2]
 80001ea:	6010      	str	r0, [r2, #0]
    BX      LR
 80001ec:	4770      	bx	lr

080001ee <OS_CPU_SR_Save>:
@                      CPSIE i
@********************************************************************************************************

.thumb_func
OS_CPU_SR_Save:
    CPSID   I                                   @ Cortex-M7 errata notice. See Note #2
 80001ee:	b672      	cpsid	i
    PUSH   {R1}
 80001f0:	b402      	push	{r1}
    MRS     R1, BASEPRI
 80001f2:	f3ef 8111 	mrs	r1, BASEPRI
    MSR     BASEPRI, R0
 80001f6:	f380 8811 	msr	BASEPRI, r0
    DSB
 80001fa:	f3bf 8f4f 	dsb	sy
    ISB
 80001fe:	f3bf 8f6f 	isb	sy
    MOV     R0, R1
 8000202:	4608      	mov	r0, r1
    POP    {R1}
 8000204:	bc02      	pop	{r1}
    CPSIE   I
 8000206:	b662      	cpsie	i
    BX      LR
 8000208:	4770      	bx	lr

0800020a <OS_CPU_SR_Restore>:

.thumb_func
OS_CPU_SR_Restore:
    CPSID   I                                   @ Cortex-M7 errata notice. See Note #2
 800020a:	b672      	cpsid	i
    MSR     BASEPRI, R0
 800020c:	f380 8811 	msr	BASEPRI, r0
    DSB
 8000210:	f3bf 8f4f 	dsb	sy
    ISB
 8000214:	f3bf 8f6f 	isb	sy
    CPSIE   I
 8000218:	b662      	cpsie	i
    BX      LR
 800021a:	4770      	bx	lr

0800021c <OSStartHighRdy>:
@              i) Enable interrupts (tasks will run with interrupts enabled).
@********************************************************************************************************

.thumb_func
OSStartHighRdy:
    CPSID   I                                                   @ Prevent interruption during context switch
 800021c:	b672      	cpsid	i
    MOVW    R0, #:lower16:NVIC_SYSPRI14                         @ Set the PendSV exception priority
 800021e:	f64e 5022 	movw	r0, #60706	@ 0xed22
    MOVT    R0, #:upper16:NVIC_SYSPRI14
 8000222:	f2ce 0000 	movt	r0, #57344	@ 0xe000

    MOVW    R1, #:lower16:NVIC_PENDSV_PRI
 8000226:	f240 01ff 	movw	r1, #255	@ 0xff
    MOVT    R1, #:upper16:NVIC_PENDSV_PRI
 800022a:	f2c0 0100 	movt	r1, #0
    STRB    R1, [R0]
 800022e:	7001      	strb	r1, [r0, #0]

    MOVS    R0, #0                                              @ Set the PSP to 0 for initial context switch call
 8000230:	2000      	movs	r0, #0
    MSR     PSP, R0
 8000232:	f380 8809 	msr	PSP, r0

    MOVW    R0, #:lower16:OS_CPU_ExceptStkBase                  @ Initialize the MSP to the OS_CPU_ExceptStkBase
 8000236:	f241 1020 	movw	r0, #4384	@ 0x1120
    MOVT    R0, #:upper16:OS_CPU_ExceptStkBase
 800023a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    LDR     R1, [R0]
 800023e:	6801      	ldr	r1, [r0, #0]
    MSR     MSP, R1
 8000240:	f381 8808 	msr	MSP, r1

    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 8000244:	f003 fcd6 	bl	8003bf4 <OSTaskSwHook>

    LDR     R0, =OSRunning                                      @ OSRunning = TRUE
 8000248:	4837      	ldr	r0, [pc, #220]	@ (8000328 <OS_CPU_PendSVHandler+0x82>)
    MOVS    R1, #1
 800024a:	2101      	movs	r1, #1
    STRB    R1, [R0]
 800024c:	7001      	strb	r1, [r0, #0]

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 800024e:	f241 408a 	movw	r0, #5258	@ 0x148a
    MOVT    R0, #:upper16:OSPrioCur
 8000252:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 8000256:	f241 418b 	movw	r1, #5259	@ 0x148b
    MOVT    R1, #:upper16:OSPrioHighRdy
 800025a:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 800025e:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 8000260:	7002      	strb	r2, [r0, #0]

    MOVW    R0, #:lower16:OSTCBCur                              @ OSTCBCur  = OSTCBHighRdy;
 8000262:	f241 60a0 	movw	r0, #5792	@ 0x16a0
    MOVT    R0, #:upper16:OSTCBCur
 8000266:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSTCBHighRdy
 800026a:	f241 61a8 	movw	r1, #5800	@ 0x16a8
    MOVT    R1, #:upper16:OSTCBHighRdy
 800026e:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 8000272:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R0]
 8000274:	6002      	str	r2, [r0, #0]

    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdy->OSTCBStkPtr;
 8000276:	6810      	ldr	r0, [r2, #0]
    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000278:	f380 8809 	msr	PSP, r0

    MRS     R0, CONTROL
 800027c:	f3ef 8014 	mrs	r0, CONTROL
    ORR     R0, R0, #2
 8000280:	f040 0002 	orr.w	r0, r0, #2
    MSR     CONTROL, R0
 8000284:	f380 8814 	msr	CONTROL, r0
    ISB                                                         @ Sync instruction stream
 8000288:	f3bf 8f6f 	isb	sy

    LDMFD    SP!, {R4-R11, LR}                                  @ Restore r4-11, lr from new process stack
 800028c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    LDMFD    SP!, {R0-R3}                                       @ Restore r0, r3
 8000290:	bc0f      	pop	{r0, r1, r2, r3}
    LDMFD    SP!, {R12, LR}                                     @ Load R12 and LR
 8000292:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
    LDMFD    SP!, {R1, R2}                                      @ Load PC and discard xPSR
 8000296:	bc06      	pop	{r1, r2}
    CPSIE    I
 8000298:	b662      	cpsie	i
    BX       R1
 800029a:	4708      	bx	r1

0800029c <OSCtxSw>:
@********************************************************************************************************

.thumb_func
OSCtxSw:
OSIntCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800029c:	4823      	ldr	r0, [pc, #140]	@ (800032c <OS_CPU_PendSVHandler+0x86>)
    LDR     R1, =NVIC_PENDSVSET
 800029e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
    STR     R1, [R0]
 80002a2:	6001      	str	r1, [r0, #0]
    BX      LR
 80002a4:	4770      	bx	lr

080002a6 <OS_CPU_PendSVHandler>:
@                  CPSIE i
@********************************************************************************************************

.thumb_func
OS_CPU_PendSVHandler:
    CPSID   I                                                   @ Cortex-M7 errata notice. See Note #5
 80002a6:	b672      	cpsid	i
    MOVW    R2, #:lower16:OS_KA_BASEPRI_Boundary                @ Set BASEPRI priority level required for exception preemption
 80002a8:	f241 1228 	movw	r2, #4392	@ 0x1128
    MOVT    R2, #:upper16:OS_KA_BASEPRI_Boundary
 80002ac:	f2c2 0200 	movt	r2, #8192	@ 0x2000
    LDR     R1, [R2]
 80002b0:	6811      	ldr	r1, [r2, #0]
    MSR     BASEPRI, R1
 80002b2:	f381 8811 	msr	BASEPRI, r1
    DSB
 80002b6:	f3bf 8f4f 	dsb	sy
    ISB
 80002ba:	f3bf 8f6f 	isb	sy
    CPSIE   I
 80002be:	b662      	cpsie	i

    MRS     R0, PSP                                             @ PSP is process stack pointer
 80002c0:	f3ef 8009 	mrs	r0, PSP
    STMFD   R0!, {R4-R11, R14}                                  @ Save remaining regs r4-11, R14 on process stack
 80002c4:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    MOVW    R5, #:lower16:OSTCBCur                              @ OSTCBCur->OSTCBStkPtr = SP;
 80002c8:	f241 65a0 	movw	r5, #5792	@ 0x16a0
    MOVT    R5, #:upper16:OSTCBCur
 80002cc:	f2c2 0500 	movt	r5, #8192	@ 0x2000
    LDR     R1, [R5]
 80002d0:	6829      	ldr	r1, [r5, #0]
    STR     R0, [R1]                                            @ R0 is SP of process being switched out
 80002d2:	6008      	str	r0, [r1, #0]

                                                                @ At this point, entire context of process has been saved
    MOV     R4, LR                                              @ Save LR exc_return value
 80002d4:	4674      	mov	r4, lr
    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 80002d6:	f003 fc8d 	bl	8003bf4 <OSTaskSwHook>

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 80002da:	f241 408a 	movw	r0, #5258	@ 0x148a
    MOVT    R0, #:upper16:OSPrioCur
 80002de:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 80002e2:	f241 418b 	movw	r1, #5259	@ 0x148b
    MOVT    R1, #:upper16:OSPrioHighRdy
 80002e6:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 80002ea:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 80002ec:	7002      	strb	r2, [r0, #0]

    MOVW    R1, #:lower16:OSTCBHighRdy                          @ OSTCBCur  = OSTCBHighRdy;
 80002ee:	f241 61a8 	movw	r1, #5800	@ 0x16a8
    MOVT    R1, #:upper16:OSTCBHighRdy
 80002f2:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 80002f6:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R5]
 80002f8:	602a      	str	r2, [r5, #0]

    ORR     LR,  R4, #0x04                                      @ Ensure exception return uses process stack
 80002fa:	f044 0e04 	orr.w	lr, r4, #4
    LDR     R0,  [R2]                                           @ R0 is new process SP; SP = OSTCBHighRdy->OSTCBStkPtr;
 80002fe:	6810      	ldr	r0, [r2, #0]
    LDMFD   R0!, {R4-R11, R14}                                  @ Restore r4-11, R14 from new process stack
 8000300:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000304:	f380 8809 	msr	PSP, r0

    MOV     R2, #0                                              @ Restore BASEPRI priority level to 0
 8000308:	f04f 0200 	mov.w	r2, #0
    CPSID   I
 800030c:	b672      	cpsid	i
    MSR     BASEPRI, R2
 800030e:	f382 8811 	msr	BASEPRI, r2
    DSB
 8000312:	f3bf 8f4f 	dsb	sy
    ISB
 8000316:	f3bf 8f6f 	isb	sy
    CPSIE   I
 800031a:	b662      	cpsie	i
    BX      LR                                                  @ Exception return will restore remaining context
 800031c:	4770      	bx	lr
 800031e:	0000      	.short	0x0000
    LDR     R1, =OSTCBCur
 8000320:	200016a0 	.word	0x200016a0
    LDR     R1, =OSTCBHighRdy
 8000324:	200016a8 	.word	0x200016a8
    LDR     R0, =OSRunning                                      @ OSRunning = TRUE
 8000328:	20001498 	.word	0x20001498
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800032c:	e000ed04 	.word	0xe000ed04

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <__aeabi_uldivmod>:
 80003d0:	b953      	cbnz	r3, 80003e8 <__aeabi_uldivmod+0x18>
 80003d2:	b94a      	cbnz	r2, 80003e8 <__aeabi_uldivmod+0x18>
 80003d4:	2900      	cmp	r1, #0
 80003d6:	bf08      	it	eq
 80003d8:	2800      	cmpeq	r0, #0
 80003da:	bf1c      	itt	ne
 80003dc:	f04f 31ff 	movne.w	r1, #4294967295
 80003e0:	f04f 30ff 	movne.w	r0, #4294967295
 80003e4:	f000 b96a 	b.w	80006bc <__aeabi_idiv0>
 80003e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003f0:	f000 f806 	bl	8000400 <__udivmoddi4>
 80003f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003fc:	b004      	add	sp, #16
 80003fe:	4770      	bx	lr

08000400 <__udivmoddi4>:
 8000400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000404:	9d08      	ldr	r5, [sp, #32]
 8000406:	460c      	mov	r4, r1
 8000408:	2b00      	cmp	r3, #0
 800040a:	d14e      	bne.n	80004aa <__udivmoddi4+0xaa>
 800040c:	4694      	mov	ip, r2
 800040e:	458c      	cmp	ip, r1
 8000410:	4686      	mov	lr, r0
 8000412:	fab2 f282 	clz	r2, r2
 8000416:	d962      	bls.n	80004de <__udivmoddi4+0xde>
 8000418:	b14a      	cbz	r2, 800042e <__udivmoddi4+0x2e>
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	4091      	lsls	r1, r2
 8000420:	fa20 f303 	lsr.w	r3, r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	4319      	orrs	r1, r3
 800042a:	fa00 fe02 	lsl.w	lr, r0, r2
 800042e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000432:	fa1f f68c 	uxth.w	r6, ip
 8000436:	fbb1 f4f7 	udiv	r4, r1, r7
 800043a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043e:	fb07 1114 	mls	r1, r7, r4, r1
 8000442:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000446:	fb04 f106 	mul.w	r1, r4, r6
 800044a:	4299      	cmp	r1, r3
 800044c:	d90a      	bls.n	8000464 <__udivmoddi4+0x64>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f104 30ff 	add.w	r0, r4, #4294967295
 8000456:	f080 8112 	bcs.w	800067e <__udivmoddi4+0x27e>
 800045a:	4299      	cmp	r1, r3
 800045c:	f240 810f 	bls.w	800067e <__udivmoddi4+0x27e>
 8000460:	3c02      	subs	r4, #2
 8000462:	4463      	add	r3, ip
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	fa1f f38e 	uxth.w	r3, lr
 800046a:	fbb1 f0f7 	udiv	r0, r1, r7
 800046e:	fb07 1110 	mls	r1, r7, r0, r1
 8000472:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000476:	fb00 f606 	mul.w	r6, r0, r6
 800047a:	429e      	cmp	r6, r3
 800047c:	d90a      	bls.n	8000494 <__udivmoddi4+0x94>
 800047e:	eb1c 0303 	adds.w	r3, ip, r3
 8000482:	f100 31ff 	add.w	r1, r0, #4294967295
 8000486:	f080 80fc 	bcs.w	8000682 <__udivmoddi4+0x282>
 800048a:	429e      	cmp	r6, r3
 800048c:	f240 80f9 	bls.w	8000682 <__udivmoddi4+0x282>
 8000490:	4463      	add	r3, ip
 8000492:	3802      	subs	r0, #2
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800049a:	2100      	movs	r1, #0
 800049c:	b11d      	cbz	r5, 80004a6 <__udivmoddi4+0xa6>
 800049e:	40d3      	lsrs	r3, r2
 80004a0:	2200      	movs	r2, #0
 80004a2:	e9c5 3200 	strd	r3, r2, [r5]
 80004a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d905      	bls.n	80004ba <__udivmoddi4+0xba>
 80004ae:	b10d      	cbz	r5, 80004b4 <__udivmoddi4+0xb4>
 80004b0:	e9c5 0100 	strd	r0, r1, [r5]
 80004b4:	2100      	movs	r1, #0
 80004b6:	4608      	mov	r0, r1
 80004b8:	e7f5      	b.n	80004a6 <__udivmoddi4+0xa6>
 80004ba:	fab3 f183 	clz	r1, r3
 80004be:	2900      	cmp	r1, #0
 80004c0:	d146      	bne.n	8000550 <__udivmoddi4+0x150>
 80004c2:	42a3      	cmp	r3, r4
 80004c4:	d302      	bcc.n	80004cc <__udivmoddi4+0xcc>
 80004c6:	4290      	cmp	r0, r2
 80004c8:	f0c0 80f0 	bcc.w	80006ac <__udivmoddi4+0x2ac>
 80004cc:	1a86      	subs	r6, r0, r2
 80004ce:	eb64 0303 	sbc.w	r3, r4, r3
 80004d2:	2001      	movs	r0, #1
 80004d4:	2d00      	cmp	r5, #0
 80004d6:	d0e6      	beq.n	80004a6 <__udivmoddi4+0xa6>
 80004d8:	e9c5 6300 	strd	r6, r3, [r5]
 80004dc:	e7e3      	b.n	80004a6 <__udivmoddi4+0xa6>
 80004de:	2a00      	cmp	r2, #0
 80004e0:	f040 8090 	bne.w	8000604 <__udivmoddi4+0x204>
 80004e4:	eba1 040c 	sub.w	r4, r1, ip
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa1f f78c 	uxth.w	r7, ip
 80004f0:	2101      	movs	r1, #1
 80004f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004fa:	fb08 4416 	mls	r4, r8, r6, r4
 80004fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000502:	fb07 f006 	mul.w	r0, r7, r6
 8000506:	4298      	cmp	r0, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x11c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0x11a>
 8000514:	4298      	cmp	r0, r3
 8000516:	f200 80cd 	bhi.w	80006b4 <__udivmoddi4+0x2b4>
 800051a:	4626      	mov	r6, r4
 800051c:	1a1c      	subs	r4, r3, r0
 800051e:	fa1f f38e 	uxth.w	r3, lr
 8000522:	fbb4 f0f8 	udiv	r0, r4, r8
 8000526:	fb08 4410 	mls	r4, r8, r0, r4
 800052a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800052e:	fb00 f707 	mul.w	r7, r0, r7
 8000532:	429f      	cmp	r7, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x148>
 8000536:	eb1c 0303 	adds.w	r3, ip, r3
 800053a:	f100 34ff 	add.w	r4, r0, #4294967295
 800053e:	d202      	bcs.n	8000546 <__udivmoddi4+0x146>
 8000540:	429f      	cmp	r7, r3
 8000542:	f200 80b0 	bhi.w	80006a6 <__udivmoddi4+0x2a6>
 8000546:	4620      	mov	r0, r4
 8000548:	1bdb      	subs	r3, r3, r7
 800054a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800054e:	e7a5      	b.n	800049c <__udivmoddi4+0x9c>
 8000550:	f1c1 0620 	rsb	r6, r1, #32
 8000554:	408b      	lsls	r3, r1
 8000556:	fa22 f706 	lsr.w	r7, r2, r6
 800055a:	431f      	orrs	r7, r3
 800055c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000560:	fa04 f301 	lsl.w	r3, r4, r1
 8000564:	ea43 030c 	orr.w	r3, r3, ip
 8000568:	40f4      	lsrs	r4, r6
 800056a:	fa00 f801 	lsl.w	r8, r0, r1
 800056e:	0c38      	lsrs	r0, r7, #16
 8000570:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000574:	fbb4 fef0 	udiv	lr, r4, r0
 8000578:	fa1f fc87 	uxth.w	ip, r7
 800057c:	fb00 441e 	mls	r4, r0, lr, r4
 8000580:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000584:	fb0e f90c 	mul.w	r9, lr, ip
 8000588:	45a1      	cmp	r9, r4
 800058a:	fa02 f201 	lsl.w	r2, r2, r1
 800058e:	d90a      	bls.n	80005a6 <__udivmoddi4+0x1a6>
 8000590:	193c      	adds	r4, r7, r4
 8000592:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000596:	f080 8084 	bcs.w	80006a2 <__udivmoddi4+0x2a2>
 800059a:	45a1      	cmp	r9, r4
 800059c:	f240 8081 	bls.w	80006a2 <__udivmoddi4+0x2a2>
 80005a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005a4:	443c      	add	r4, r7
 80005a6:	eba4 0409 	sub.w	r4, r4, r9
 80005aa:	fa1f f983 	uxth.w	r9, r3
 80005ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80005b2:	fb00 4413 	mls	r4, r0, r3, r4
 80005b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80005be:	45a4      	cmp	ip, r4
 80005c0:	d907      	bls.n	80005d2 <__udivmoddi4+0x1d2>
 80005c2:	193c      	adds	r4, r7, r4
 80005c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005c8:	d267      	bcs.n	800069a <__udivmoddi4+0x29a>
 80005ca:	45a4      	cmp	ip, r4
 80005cc:	d965      	bls.n	800069a <__udivmoddi4+0x29a>
 80005ce:	3b02      	subs	r3, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005d6:	fba0 9302 	umull	r9, r3, r0, r2
 80005da:	eba4 040c 	sub.w	r4, r4, ip
 80005de:	429c      	cmp	r4, r3
 80005e0:	46ce      	mov	lr, r9
 80005e2:	469c      	mov	ip, r3
 80005e4:	d351      	bcc.n	800068a <__udivmoddi4+0x28a>
 80005e6:	d04e      	beq.n	8000686 <__udivmoddi4+0x286>
 80005e8:	b155      	cbz	r5, 8000600 <__udivmoddi4+0x200>
 80005ea:	ebb8 030e 	subs.w	r3, r8, lr
 80005ee:	eb64 040c 	sbc.w	r4, r4, ip
 80005f2:	fa04 f606 	lsl.w	r6, r4, r6
 80005f6:	40cb      	lsrs	r3, r1
 80005f8:	431e      	orrs	r6, r3
 80005fa:	40cc      	lsrs	r4, r1
 80005fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000600:	2100      	movs	r1, #0
 8000602:	e750      	b.n	80004a6 <__udivmoddi4+0xa6>
 8000604:	f1c2 0320 	rsb	r3, r2, #32
 8000608:	fa20 f103 	lsr.w	r1, r0, r3
 800060c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000610:	fa24 f303 	lsr.w	r3, r4, r3
 8000614:	4094      	lsls	r4, r2
 8000616:	430c      	orrs	r4, r1
 8000618:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800061c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000620:	fa1f f78c 	uxth.w	r7, ip
 8000624:	fbb3 f0f8 	udiv	r0, r3, r8
 8000628:	fb08 3110 	mls	r1, r8, r0, r3
 800062c:	0c23      	lsrs	r3, r4, #16
 800062e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000632:	fb00 f107 	mul.w	r1, r0, r7
 8000636:	4299      	cmp	r1, r3
 8000638:	d908      	bls.n	800064c <__udivmoddi4+0x24c>
 800063a:	eb1c 0303 	adds.w	r3, ip, r3
 800063e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000642:	d22c      	bcs.n	800069e <__udivmoddi4+0x29e>
 8000644:	4299      	cmp	r1, r3
 8000646:	d92a      	bls.n	800069e <__udivmoddi4+0x29e>
 8000648:	3802      	subs	r0, #2
 800064a:	4463      	add	r3, ip
 800064c:	1a5b      	subs	r3, r3, r1
 800064e:	b2a4      	uxth	r4, r4
 8000650:	fbb3 f1f8 	udiv	r1, r3, r8
 8000654:	fb08 3311 	mls	r3, r8, r1, r3
 8000658:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800065c:	fb01 f307 	mul.w	r3, r1, r7
 8000660:	42a3      	cmp	r3, r4
 8000662:	d908      	bls.n	8000676 <__udivmoddi4+0x276>
 8000664:	eb1c 0404 	adds.w	r4, ip, r4
 8000668:	f101 36ff 	add.w	r6, r1, #4294967295
 800066c:	d213      	bcs.n	8000696 <__udivmoddi4+0x296>
 800066e:	42a3      	cmp	r3, r4
 8000670:	d911      	bls.n	8000696 <__udivmoddi4+0x296>
 8000672:	3902      	subs	r1, #2
 8000674:	4464      	add	r4, ip
 8000676:	1ae4      	subs	r4, r4, r3
 8000678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800067c:	e739      	b.n	80004f2 <__udivmoddi4+0xf2>
 800067e:	4604      	mov	r4, r0
 8000680:	e6f0      	b.n	8000464 <__udivmoddi4+0x64>
 8000682:	4608      	mov	r0, r1
 8000684:	e706      	b.n	8000494 <__udivmoddi4+0x94>
 8000686:	45c8      	cmp	r8, r9
 8000688:	d2ae      	bcs.n	80005e8 <__udivmoddi4+0x1e8>
 800068a:	ebb9 0e02 	subs.w	lr, r9, r2
 800068e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000692:	3801      	subs	r0, #1
 8000694:	e7a8      	b.n	80005e8 <__udivmoddi4+0x1e8>
 8000696:	4631      	mov	r1, r6
 8000698:	e7ed      	b.n	8000676 <__udivmoddi4+0x276>
 800069a:	4603      	mov	r3, r0
 800069c:	e799      	b.n	80005d2 <__udivmoddi4+0x1d2>
 800069e:	4630      	mov	r0, r6
 80006a0:	e7d4      	b.n	800064c <__udivmoddi4+0x24c>
 80006a2:	46d6      	mov	lr, sl
 80006a4:	e77f      	b.n	80005a6 <__udivmoddi4+0x1a6>
 80006a6:	4463      	add	r3, ip
 80006a8:	3802      	subs	r0, #2
 80006aa:	e74d      	b.n	8000548 <__udivmoddi4+0x148>
 80006ac:	4606      	mov	r6, r0
 80006ae:	4623      	mov	r3, r4
 80006b0:	4608      	mov	r0, r1
 80006b2:	e70f      	b.n	80004d4 <__udivmoddi4+0xd4>
 80006b4:	3e02      	subs	r6, #2
 80006b6:	4463      	add	r3, ip
 80006b8:	e730      	b.n	800051c <__udivmoddi4+0x11c>
 80006ba:	bf00      	nop

080006bc <__aeabi_idiv0>:
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af06      	add	r7, sp, #24
	HAL_Init();
 80006c6:	f000 fb3d 	bl	8000d44 <HAL_Init>
	SystemClock_Config();
 80006ca:	f000 f865 	bl	8000798 <SystemClock_Config>
	MX_GPIO_Init();
 80006ce:	f000 f8e5 	bl	800089c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80006d2:	f000 f8b3 	bl	800083c <MX_USART2_UART_Init>
	RetargetInit(&huart2);
 80006d6:	4813      	ldr	r0, [pc, #76]	@ (8000724 <main+0x64>)
 80006d8:	f000 f954 	bl	8000984 <RetargetInit>

	OSInit();
 80006dc:	f003 fc00 	bl	8003ee0 <OSInit>

	OSTaskCreateExt(task1,
 80006e0:	2303      	movs	r3, #3
 80006e2:	9304      	str	r3, [sp, #16]
 80006e4:	2300      	movs	r3, #0
 80006e6:	9303      	str	r3, [sp, #12]
 80006e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006ec:	9302      	str	r3, [sp, #8]
 80006ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <main+0x68>)
 80006f0:	9301      	str	r3, [sp, #4]
 80006f2:	2306      	movs	r3, #6
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2306      	movs	r3, #6
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <main+0x6c>)
 80006fa:	2100      	movs	r1, #0
 80006fc:	480c      	ldr	r0, [pc, #48]	@ (8000730 <main+0x70>)
 80006fe:	f004 fd89 	bl	8005214 <OSTaskCreateExt>
					TASK_STACKSIZE,
					NULL,
					OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR
					);
	INT8U  err;
    CommMem = OSMemCreate(&CommBuf[0][0], PARTITION_COUNT, PARTITION_SIZE * sizeof(INT32U) , &err);
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	2280      	movs	r2, #128	@ 0x80
 8000706:	2108      	movs	r1, #8
 8000708:	480a      	ldr	r0, [pc, #40]	@ (8000734 <main+0x74>)
 800070a:	f004 fb09 	bl	8004d20 <OSMemCreate>
 800070e:	4603      	mov	r3, r0
 8000710:	4a09      	ldr	r2, [pc, #36]	@ (8000738 <main+0x78>)
 8000712:	6013      	str	r3, [r2, #0]

	OSStart();
 8000714:	f003 fcd0 	bl	80040b8 <OSStart>
	return 0;
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	20000084 	.word	0x20000084
 8000728:	2000010c 	.word	0x2000010c
 800072c:	20000908 	.word	0x20000908
 8000730:	0800073d 	.word	0x0800073d
 8000734:	20000910 	.word	0x20000910
 8000738:	2000090c 	.word	0x2000090c

0800073c <task1>:

void task1(void *p_arg) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    INT8U *pBlock;

    // Task loop
    while (1) {
        // Allocate memory from the partition
        pBlock = OSMemGet(CommMem, &err);
 8000744:	4b11      	ldr	r3, [pc, #68]	@ (800078c <task1+0x50>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f107 020b 	add.w	r2, r7, #11
 800074c:	4611      	mov	r1, r2
 800074e:	4618      	mov	r0, r3
 8000750:	f004 fb62 	bl	8004e18 <OSMemGet>
 8000754:	60f8      	str	r0, [r7, #12]

        if (pBlock != (INT8U *)0) {
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d0f3      	beq.n	8000744 <task1+0x8>
        	printf("Memory allocated at: %p\r\n", pBlock);
 800075c:	68f9      	ldr	r1, [r7, #12]
 800075e:	480c      	ldr	r0, [pc, #48]	@ (8000790 <task1+0x54>)
 8000760:	f005 fb9a 	bl	8005e98 <iprintf>
            // Use the memory block (e.g., initialize it)
            // For demonstration, we just clear the memory
            //memset(pBlock, 0, PARTITION_SIZE);

            // Simulate some processing
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000764:	2120      	movs	r1, #32
 8000766:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800076a:	f000 fe27 	bl	80013bc <HAL_GPIO_TogglePin>


            // Free the memory block back to the partition
            OSMemPut(CommMem, (void*)CommMsg);
 800076e:	4b07      	ldr	r3, [pc, #28]	@ (800078c <task1+0x50>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a08      	ldr	r2, [pc, #32]	@ (8000794 <task1+0x58>)
 8000774:	6812      	ldr	r2, [r2, #0]
 8000776:	4611      	mov	r1, r2
 8000778:	4618      	mov	r0, r3
 800077a:	f004 fb83 	bl	8004e84 <OSMemPut>
            OSTimeDlyHMSM(0, 0, 20, 0);
 800077e:	2300      	movs	r3, #0
 8000780:	2214      	movs	r2, #20
 8000782:	2100      	movs	r1, #0
 8000784:	2000      	movs	r0, #0
 8000786:	f005 f87b 	bl	8005880 <OSTimeDlyHMSM>
        pBlock = OSMemGet(CommMem, &err);
 800078a:	e7db      	b.n	8000744 <task1+0x8>
 800078c:	2000090c 	.word	0x2000090c
 8000790:	08006d04 	.word	0x08006d04
 8000794:	20000d10 	.word	0x20000d10

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b096      	sub	sp, #88	@ 0x58
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	2244      	movs	r2, #68	@ 0x44
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f005 fc7f 	bl	80060aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	463b      	mov	r3, r7
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007be:	f000 fe49 	bl	8001454 <HAL_PWREx_ControlVoltageScaling>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007c8:	f000 f8d6 	bl	8000978 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007cc:	2302      	movs	r3, #2
 80007ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d6:	2310      	movs	r3, #16
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007da:	2302      	movs	r3, #2
 80007dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007de:	2302      	movs	r3, #2
 80007e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007e2:	2301      	movs	r3, #1
 80007e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007e6:	230a      	movs	r3, #10
 80007e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007ea:	2307      	movs	r3, #7
 80007ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 fe80 	bl	8001500 <HAL_RCC_OscConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000806:	f000 f8b7 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080a:	230f      	movs	r3, #15
 800080c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	2303      	movs	r3, #3
 8000810:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800081e:	463b      	mov	r3, r7
 8000820:	2104      	movs	r1, #4
 8000822:	4618      	mov	r0, r3
 8000824:	f001 fa48 	bl	8001cb8 <HAL_RCC_ClockConfig>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800082e:	f000 f8a3 	bl	8000978 <Error_Handler>
  }
}
 8000832:	bf00      	nop
 8000834:	3758      	adds	r7, #88	@ 0x58
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000840:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000842:	4a15      	ldr	r2, [pc, #84]	@ (8000898 <MX_USART2_UART_Init+0x5c>)
 8000844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000846:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000848:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800084c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 800087a:	2200      	movs	r2, #0
 800087c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_USART2_UART_Init+0x58>)
 8000880:	f002 f8fa 	bl	8002a78 <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800088a:	f000 f875 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000084 	.word	0x20000084
 8000898:	40004400 	.word	0x40004400

0800089c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08a      	sub	sp, #40	@ 0x28
 80008a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b2:	4b2f      	ldr	r3, [pc, #188]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	4a2e      	ldr	r2, [pc, #184]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008b8:	f043 0304 	orr.w	r3, r3, #4
 80008bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008be:	4b2c      	ldr	r3, [pc, #176]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	f003 0304 	and.w	r3, r3, #4
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ca:	4b29      	ldr	r3, [pc, #164]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ce:	4a28      	ldr	r2, [pc, #160]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d6:	4b26      	ldr	r3, [pc, #152]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	4b23      	ldr	r3, [pc, #140]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e6:	4a22      	ldr	r2, [pc, #136]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ee:	4b20      	ldr	r3, [pc, #128]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <MX_GPIO_Init+0xd4>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000970 <MX_GPIO_Init+0xd4>)
 8000900:	f043 0302 	orr.w	r3, r3, #2
 8000904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000906:	4b1a      	ldr	r3, [pc, #104]	@ (8000970 <MX_GPIO_Init+0xd4>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	f003 0302 	and.w	r3, r3, #2
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	2120      	movs	r1, #32
 8000916:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800091a:	f000 fd37 	bl	800138c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800091e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000924:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	480f      	ldr	r0, [pc, #60]	@ (8000974 <MX_GPIO_Init+0xd8>)
 8000936:	f000 fb7f 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800093a:	2320      	movs	r3, #32
 800093c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	4619      	mov	r1, r3
 8000950:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000954:	f000 fb70 	bl	8001038 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000958:	2200      	movs	r2, #0
 800095a:	2100      	movs	r1, #0
 800095c:	2028      	movs	r0, #40	@ 0x28
 800095e:	f000 fb34 	bl	8000fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000962:	2028      	movs	r0, #40	@ 0x28
 8000964:	f000 fb4d 	bl	8001002 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000968:	bf00      	nop
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000
 8000974:	48000800 	.word	0x48000800

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800098c:	4a07      	ldr	r2, [pc, #28]	@ (80009ac <RetargetInit+0x28>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000992:	4b07      	ldr	r3, [pc, #28]	@ (80009b0 <RetargetInit+0x2c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	6898      	ldr	r0, [r3, #8]
 8000998:	2300      	movs	r3, #0
 800099a:	2202      	movs	r2, #2
 800099c:	2100      	movs	r1, #0
 800099e:	f005 fa8d 	bl	8005ebc <setvbuf>
}
 80009a2:	bf00      	nop
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000d14 	.word	0x20000d14
 80009b0:	20000018 	.word	0x20000018

080009b4 <_isatty>:

int _isatty(int fd) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	db04      	blt.n	80009cc <_isatty+0x18>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b02      	cmp	r3, #2
 80009c6:	dc01      	bgt.n	80009cc <_isatty+0x18>
    return 1;
 80009c8:	2301      	movs	r3, #1
 80009ca:	e005      	b.n	80009d8 <_isatty+0x24>

  errno = EBADF;
 80009cc:	f005 fbbc 	bl	8006148 <__errno>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2209      	movs	r2, #9
 80009d4:	601a      	str	r2, [r3, #0]
  return 0;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <_write>:

int _write(int fd, char* ptr, int len) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d002      	beq.n	80009f8 <_write+0x18>
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d111      	bne.n	8000a1c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80009f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <_write+0x54>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	f04f 33ff 	mov.w	r3, #4294967295
 8000a04:	68b9      	ldr	r1, [r7, #8]
 8000a06:	f002 f885 	bl	8002b14 <HAL_UART_Transmit>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <_write+0x38>
      return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	e008      	b.n	8000a2a <_write+0x4a>
    else
      return EIO;
 8000a18:	2305      	movs	r3, #5
 8000a1a:	e006      	b.n	8000a2a <_write+0x4a>
  }
  errno = EBADF;
 8000a1c:	f005 fb94 	bl	8006148 <__errno>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2209      	movs	r2, #9
 8000a24:	601a      	str	r2, [r3, #0]
  return -1;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3718      	adds	r7, #24
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000d14 	.word	0x20000d14

08000a38 <_close>:

int _close(int fd) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	db04      	blt.n	8000a50 <_close+0x18>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	dc01      	bgt.n	8000a50 <_close+0x18>
    return 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	e006      	b.n	8000a5e <_close+0x26>

  errno = EBADF;
 8000a50:	f005 fb7a 	bl	8006148 <__errno>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2209      	movs	r2, #9
 8000a58:	601a      	str	r2, [r3, #0]
  return -1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <_read>:

int _read(int fd, char* ptr, int len) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
 8000a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d110      	bne.n	8000a9c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <_read+0x4c>)
 8000a7c:	6818      	ldr	r0, [r3, #0]
 8000a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a82:	2201      	movs	r2, #1
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	f002 f8ce 	bl	8002c26 <HAL_UART_Receive>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a8e:	7dfb      	ldrb	r3, [r7, #23]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d101      	bne.n	8000a98 <_read+0x30>
      return 1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	e008      	b.n	8000aaa <_read+0x42>
    else
      return EIO;
 8000a98:	2305      	movs	r3, #5
 8000a9a:	e006      	b.n	8000aaa <_read+0x42>
  }
  errno = EBADF;
 8000a9c:	f005 fb54 	bl	8006148 <__errno>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2209      	movs	r2, #9
 8000aa4:	601a      	str	r2, [r3, #0]
  return -1;
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000d14 	.word	0x20000d14

08000ab8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	db08      	blt.n	8000ada <_fstat+0x22>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	dc05      	bgt.n	8000ada <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ad4:	605a      	str	r2, [r3, #4]
    return 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e005      	b.n	8000ae6 <_fstat+0x2e>
  }

  errno = EBADF;
 8000ada:	f005 fb35 	bl	8006148 <__errno>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2209      	movs	r2, #9
 8000ae2:	601a      	str	r2, [r3, #0]
  return 0;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <HAL_MspInit+0x44>)
 8000af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000afa:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <HAL_MspInit+0x44>)
 8000afc:	f043 0301 	orr.w	r3, r3, #1
 8000b00:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b02:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b12:	4a08      	ldr	r2, [pc, #32]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b18:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b1a:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40021000 	.word	0x40021000

08000b38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b0ac      	sub	sp, #176	@ 0xb0
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
 8000b4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	2288      	movs	r2, #136	@ 0x88
 8000b56:	2100      	movs	r1, #0
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f005 faa6 	bl	80060aa <memset>
  if(huart->Instance==USART2)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a21      	ldr	r2, [pc, #132]	@ (8000be8 <HAL_UART_MspInit+0xb0>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d13b      	bne.n	8000be0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4618      	mov	r0, r3
 8000b76:	f001 fac3 	bl	8002100 <HAL_RCCEx_PeriphCLKConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b80:	f7ff fefa 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b84:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b88:	4a18      	ldr	r2, [pc, #96]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000b8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b90:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba0:	4a12      	ldr	r2, [pc, #72]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba8:	4b10      	ldr	r3, [pc, #64]	@ (8000bec <HAL_UART_MspInit+0xb4>)
 8000baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bac:	f003 0301 	and.w	r3, r3, #1
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bb4:	230c      	movs	r3, #12
 8000bb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bdc:	f000 fa2c 	bl	8001038 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000be0:	bf00      	nop
 8000be2:	37b0      	adds	r7, #176	@ 0xb0
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40004400 	.word	0x40004400
 8000bec:	40021000 	.word	0x40021000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <HardFault_Handler+0x4>

08000c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <MemManage_Handler+0x4>

08000c08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c38:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c3c:	f000 fbd8 	bl	80013f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <_lseek>:
  (void)file;
  return 1;
}*/

int _lseek(int file, int ptr, int dir)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3714      	adds	r7, #20
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
	...

08000c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c68:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <_sbrk+0x5c>)
 8000c6a:	4b15      	ldr	r3, [pc, #84]	@ (8000cc0 <_sbrk+0x60>)
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c74:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d102      	bne.n	8000c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c7c:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <_sbrk+0x64>)
 8000c7e:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <_sbrk+0x68>)
 8000c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c82:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <_sbrk+0x64>)
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d207      	bcs.n	8000ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c90:	f005 fa5a 	bl	8006148 <__errno>
 8000c94:	4603      	mov	r3, r0
 8000c96:	220c      	movs	r2, #12
 8000c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9e:	e009      	b.n	8000cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca6:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	4a05      	ldr	r2, [pc, #20]	@ (8000cc4 <_sbrk+0x64>)
 8000cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20018000 	.word	0x20018000
 8000cc0:	00000400 	.word	0x00000400
 8000cc4:	20000d18 	.word	0x20000d18
 8000cc8:	200026a0 	.word	0x200026a0

08000ccc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <SystemInit+0x20>)
 8000cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cd6:	4a05      	ldr	r2, [pc, #20]	@ (8000cec <SystemInit+0x20>)
 8000cd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d28 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf4:	f7ff ffea 	bl	8000ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d34 <LoopForever+0xe>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	@ (8000d3c <LoopForever+0x16>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d1e:	f005 fa19 	bl	8006154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d22:	f7ff fccd 	bl	80006c0 <main>

08000d26 <LoopForever>:

LoopForever:
    b LoopForever
 8000d26:	e7fe      	b.n	8000d26 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d28:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d34:	08006f90 	.word	0x08006f90
  ldr r2, =_sbss
 8000d38:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d3c:	2000269c 	.word	0x2000269c

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>
	...

08000d44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <HAL_Init+0x3c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a0b      	ldr	r2, [pc, #44]	@ (8000d80 <HAL_Init+0x3c>)
 8000d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d58:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d5a:	2003      	movs	r0, #3
 8000d5c:	f000 f92a 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 f80f 	bl	8000d84 <HAL_InitTick>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	71fb      	strb	r3, [r7, #7]
 8000d70:	e001      	b.n	8000d76 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d72:	f7ff febd 	bl	8000af0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d76:	79fb      	ldrb	r3, [r7, #7]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40022000 	.word	0x40022000

08000d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <HAL_InitTick+0x6c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d023      	beq.n	8000de0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <HAL_InitTick+0x70>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <HAL_InitTick+0x6c>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4619      	mov	r1, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f935 	bl	800101e <HAL_SYSTICK_Config>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d10f      	bne.n	8000dda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d809      	bhi.n	8000dd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f000 f8ff 	bl	8000fca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <HAL_InitTick+0x74>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e007      	b.n	8000de4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
 8000dd8:	e004      	b.n	8000de4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e001      	b.n	8000de4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000004 	.word	0x20000004

08000dfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000e00:	4b03      	ldr	r3, [pc, #12]	@ (8000e10 <HAL_GetTick+0x14>)
 8000e02:	681b      	ldr	r3, [r3, #0]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	20000d1c 	.word	0x20000d1c

08000e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e30:	4013      	ands	r3, r2
 8000e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e46:	4a04      	ldr	r2, [pc, #16]	@ (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	60d3      	str	r3, [r2, #12]
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e60:	4b04      	ldr	r3, [pc, #16]	@ (8000e74 <__NVIC_GetPriorityGrouping+0x18>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	f003 0307 	and.w	r3, r3, #7
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	db0b      	blt.n	8000ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f003 021f 	and.w	r2, r3, #31
 8000e90:	4907      	ldr	r1, [pc, #28]	@ (8000eb0 <__NVIC_EnableIRQ+0x38>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	095b      	lsrs	r3, r3, #5
 8000e98:	2001      	movs	r0, #1
 8000e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000e100 	.word	0xe000e100

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	db0a      	blt.n	8000ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	490c      	ldr	r1, [pc, #48]	@ (8000f00 <__NVIC_SetPriority+0x4c>)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	0112      	lsls	r2, r2, #4
 8000ed4:	b2d2      	uxtb	r2, r2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000edc:	e00a      	b.n	8000ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4908      	ldr	r1, [pc, #32]	@ (8000f04 <__NVIC_SetPriority+0x50>)
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	3b04      	subs	r3, #4
 8000eec:	0112      	lsls	r2, r2, #4
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	761a      	strb	r2, [r3, #24]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	@ 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	f1c3 0307 	rsb	r3, r3, #7
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	bf28      	it	cs
 8000f26:	2304      	movcs	r3, #4
 8000f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	2b06      	cmp	r3, #6
 8000f30:	d902      	bls.n	8000f38 <NVIC_EncodePriority+0x30>
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3b03      	subs	r3, #3
 8000f36:	e000      	b.n	8000f3a <NVIC_EncodePriority+0x32>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43da      	mvns	r2, r3
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	43d9      	mvns	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	4313      	orrs	r3, r2
         );
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3724      	adds	r7, #36	@ 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f80:	d301      	bcc.n	8000f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00f      	b.n	8000fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <SysTick_Config+0x40>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8e:	210f      	movs	r1, #15
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f7ff ff8e 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <SysTick_Config+0x40>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9e:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <SysTick_Config+0x40>)
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000e010 	.word	0xe000e010

08000fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff29 	bl	8000e14 <__NVIC_SetPriorityGrouping>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff3e 	bl	8000e5c <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff8e 	bl	8000f08 <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5d 	bl	8000eb4 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff31 	bl	8000e78 <__NVIC_EnableIRQ>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffa2 	bl	8000f70 <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001046:	e17f      	b.n	8001348 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2101      	movs	r1, #1
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	4013      	ands	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 8171 	beq.w	8001342 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b01      	cmp	r3, #1
 800106a:	d005      	beq.n	8001078 <HAL_GPIO_Init+0x40>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f003 0303 	and.w	r3, r3, #3
 8001074:	2b02      	cmp	r3, #2
 8001076:	d130      	bne.n	80010da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	2203      	movs	r2, #3
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	4313      	orrs	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ae:	2201      	movs	r2, #1
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43db      	mvns	r3, r3
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	091b      	lsrs	r3, r3, #4
 80010c4:	f003 0201 	and.w	r2, r3, #1
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d118      	bne.n	8001118 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010ec:	2201      	movs	r2, #1
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4013      	ands	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	08db      	lsrs	r3, r3, #3
 8001102:	f003 0201 	and.w	r2, r3, #1
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	2b03      	cmp	r3, #3
 8001122:	d017      	beq.n	8001154 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	2203      	movs	r2, #3
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d123      	bne.n	80011a8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	08da      	lsrs	r2, r3, #3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3208      	adds	r2, #8
 8001168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	220f      	movs	r2, #15
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4013      	ands	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	691a      	ldr	r2, [r3, #16]
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	6939      	ldr	r1, [r7, #16]
 80011a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	2203      	movs	r2, #3
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0203 	and.w	r2, r3, #3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 80ac 	beq.w	8001342 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	4b5f      	ldr	r3, [pc, #380]	@ (8001368 <HAL_GPIO_Init+0x330>)
 80011ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ee:	4a5e      	ldr	r2, [pc, #376]	@ (8001368 <HAL_GPIO_Init+0x330>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011f6:	4b5c      	ldr	r3, [pc, #368]	@ (8001368 <HAL_GPIO_Init+0x330>)
 80011f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001202:	4a5a      	ldr	r2, [pc, #360]	@ (800136c <HAL_GPIO_Init+0x334>)
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	089b      	lsrs	r3, r3, #2
 8001208:	3302      	adds	r3, #2
 800120a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	220f      	movs	r2, #15
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	4013      	ands	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800122c:	d025      	beq.n	800127a <HAL_GPIO_Init+0x242>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a4f      	ldr	r2, [pc, #316]	@ (8001370 <HAL_GPIO_Init+0x338>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d01f      	beq.n	8001276 <HAL_GPIO_Init+0x23e>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4e      	ldr	r2, [pc, #312]	@ (8001374 <HAL_GPIO_Init+0x33c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d019      	beq.n	8001272 <HAL_GPIO_Init+0x23a>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a4d      	ldr	r2, [pc, #308]	@ (8001378 <HAL_GPIO_Init+0x340>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d013      	beq.n	800126e <HAL_GPIO_Init+0x236>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4c      	ldr	r2, [pc, #304]	@ (800137c <HAL_GPIO_Init+0x344>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d00d      	beq.n	800126a <HAL_GPIO_Init+0x232>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4b      	ldr	r2, [pc, #300]	@ (8001380 <HAL_GPIO_Init+0x348>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d007      	beq.n	8001266 <HAL_GPIO_Init+0x22e>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4a      	ldr	r2, [pc, #296]	@ (8001384 <HAL_GPIO_Init+0x34c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d101      	bne.n	8001262 <HAL_GPIO_Init+0x22a>
 800125e:	2306      	movs	r3, #6
 8001260:	e00c      	b.n	800127c <HAL_GPIO_Init+0x244>
 8001262:	2307      	movs	r3, #7
 8001264:	e00a      	b.n	800127c <HAL_GPIO_Init+0x244>
 8001266:	2305      	movs	r3, #5
 8001268:	e008      	b.n	800127c <HAL_GPIO_Init+0x244>
 800126a:	2304      	movs	r3, #4
 800126c:	e006      	b.n	800127c <HAL_GPIO_Init+0x244>
 800126e:	2303      	movs	r3, #3
 8001270:	e004      	b.n	800127c <HAL_GPIO_Init+0x244>
 8001272:	2302      	movs	r3, #2
 8001274:	e002      	b.n	800127c <HAL_GPIO_Init+0x244>
 8001276:	2301      	movs	r3, #1
 8001278:	e000      	b.n	800127c <HAL_GPIO_Init+0x244>
 800127a:	2300      	movs	r3, #0
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	f002 0203 	and.w	r2, r2, #3
 8001282:	0092      	lsls	r2, r2, #2
 8001284:	4093      	lsls	r3, r2
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800128c:	4937      	ldr	r1, [pc, #220]	@ (800136c <HAL_GPIO_Init+0x334>)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	089b      	lsrs	r3, r3, #2
 8001292:	3302      	adds	r3, #2
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800129a:	4b3b      	ldr	r3, [pc, #236]	@ (8001388 <HAL_GPIO_Init+0x350>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	43db      	mvns	r3, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012be:	4a32      	ldr	r2, [pc, #200]	@ (8001388 <HAL_GPIO_Init+0x350>)
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012c4:	4b30      	ldr	r3, [pc, #192]	@ (8001388 <HAL_GPIO_Init+0x350>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	43db      	mvns	r3, r3
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012e8:	4a27      	ldr	r2, [pc, #156]	@ (8001388 <HAL_GPIO_Init+0x350>)
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012ee:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <HAL_GPIO_Init+0x350>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	43db      	mvns	r3, r3
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	4013      	ands	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001312:	4a1d      	ldr	r2, [pc, #116]	@ (8001388 <HAL_GPIO_Init+0x350>)
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001318:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <HAL_GPIO_Init+0x350>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	43db      	mvns	r3, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d003      	beq.n	800133c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800133c:	4a12      	ldr	r2, [pc, #72]	@ (8001388 <HAL_GPIO_Init+0x350>)
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	3301      	adds	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	fa22 f303 	lsr.w	r3, r2, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	f47f ae78 	bne.w	8001048 <HAL_GPIO_Init+0x10>
  }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	371c      	adds	r7, #28
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000
 800136c:	40010000 	.word	0x40010000
 8001370:	48000400 	.word	0x48000400
 8001374:	48000800 	.word	0x48000800
 8001378:	48000c00 	.word	0x48000c00
 800137c:	48001000 	.word	0x48001000
 8001380:	48001400 	.word	0x48001400
 8001384:	48001800 	.word	0x48001800
 8001388:	40010400 	.word	0x40010400

0800138c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	807b      	strh	r3, [r7, #2]
 8001398:	4613      	mov	r3, r2
 800139a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800139c:	787b      	ldrb	r3, [r7, #1]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013a8:	e002      	b.n	80013b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013aa:	887a      	ldrh	r2, [r7, #2]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	695b      	ldr	r3, [r3, #20]
 80013cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013ce:	887a      	ldrh	r2, [r7, #2]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4013      	ands	r3, r2
 80013d4:	041a      	lsls	r2, r3, #16
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	43d9      	mvns	r1, r3
 80013da:	887b      	ldrh	r3, [r7, #2]
 80013dc:	400b      	ands	r3, r1
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	619a      	str	r2, [r3, #24]
}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013fa:	4b08      	ldr	r3, [pc, #32]	@ (800141c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013fc:	695a      	ldr	r2, [r3, #20]
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	4013      	ands	r3, r2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d006      	beq.n	8001414 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001406:	4a05      	ldr	r2, [pc, #20]	@ (800141c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f806 	bl	8001420 <HAL_GPIO_EXTI_Callback>
  }
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40010400 	.word	0x40010400

08001420 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <HAL_PWREx_GetVoltageRange+0x18>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40007000 	.word	0x40007000

08001454 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001462:	d130      	bne.n	80014c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001464:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800146c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001470:	d038      	beq.n	80014e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001472:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800147a:	4a1e      	ldr	r2, [pc, #120]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800147c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001480:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001482:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2232      	movs	r2, #50	@ 0x32
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	4a1b      	ldr	r2, [pc, #108]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800148e:	fba2 2303 	umull	r2, r3, r2, r3
 8001492:	0c9b      	lsrs	r3, r3, #18
 8001494:	3301      	adds	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001498:	e002      	b.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	3b01      	subs	r3, #1
 800149e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014a0:	4b14      	ldr	r3, [pc, #80]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ac:	d102      	bne.n	80014b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1f2      	bne.n	800149a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014c0:	d110      	bne.n	80014e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e00f      	b.n	80014e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014c6:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014d2:	d007      	beq.n	80014e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014d4:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014dc:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3714      	adds	r7, #20
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40007000 	.word	0x40007000
 80014f8:	20000000 	.word	0x20000000
 80014fc:	431bde83 	.word	0x431bde83

08001500 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e3ca      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001512:	4b97      	ldr	r3, [pc, #604]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800151c:	4b94      	ldr	r3, [pc, #592]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0310 	and.w	r3, r3, #16
 800152e:	2b00      	cmp	r3, #0
 8001530:	f000 80e4 	beq.w	80016fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d007      	beq.n	800154a <HAL_RCC_OscConfig+0x4a>
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	2b0c      	cmp	r3, #12
 800153e:	f040 808b 	bne.w	8001658 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	2b01      	cmp	r3, #1
 8001546:	f040 8087 	bne.w	8001658 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800154a:	4b89      	ldr	r3, [pc, #548]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d005      	beq.n	8001562 <HAL_RCC_OscConfig+0x62>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e3a2      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a1a      	ldr	r2, [r3, #32]
 8001566:	4b82      	ldr	r3, [pc, #520]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0308 	and.w	r3, r3, #8
 800156e:	2b00      	cmp	r3, #0
 8001570:	d004      	beq.n	800157c <HAL_RCC_OscConfig+0x7c>
 8001572:	4b7f      	ldr	r3, [pc, #508]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800157a:	e005      	b.n	8001588 <HAL_RCC_OscConfig+0x88>
 800157c:	4b7c      	ldr	r3, [pc, #496]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800157e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001582:	091b      	lsrs	r3, r3, #4
 8001584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001588:	4293      	cmp	r3, r2
 800158a:	d223      	bcs.n	80015d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	4618      	mov	r0, r3
 8001592:	f000 fd55 	bl	8002040 <RCC_SetFlashLatencyFromMSIRange>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e383      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015a0:	4b73      	ldr	r3, [pc, #460]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a72      	ldr	r2, [pc, #456]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015a6:	f043 0308 	orr.w	r3, r3, #8
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	4b70      	ldr	r3, [pc, #448]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	496d      	ldr	r1, [pc, #436]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015be:	4b6c      	ldr	r3, [pc, #432]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	4968      	ldr	r1, [pc, #416]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	604b      	str	r3, [r1, #4]
 80015d2:	e025      	b.n	8001620 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015d4:	4b66      	ldr	r3, [pc, #408]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a65      	ldr	r2, [pc, #404]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015da:	f043 0308 	orr.w	r3, r3, #8
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	4b63      	ldr	r3, [pc, #396]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a1b      	ldr	r3, [r3, #32]
 80015ec:	4960      	ldr	r1, [pc, #384]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	021b      	lsls	r3, r3, #8
 8001600:	495b      	ldr	r1, [pc, #364]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001602:	4313      	orrs	r3, r2
 8001604:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d109      	bne.n	8001620 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fd15 	bl	8002040 <RCC_SetFlashLatencyFromMSIRange>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e343      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001620:	f000 fc4a 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 8001624:	4602      	mov	r2, r0
 8001626:	4b52      	ldr	r3, [pc, #328]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	091b      	lsrs	r3, r3, #4
 800162c:	f003 030f 	and.w	r3, r3, #15
 8001630:	4950      	ldr	r1, [pc, #320]	@ (8001774 <HAL_RCC_OscConfig+0x274>)
 8001632:	5ccb      	ldrb	r3, [r1, r3]
 8001634:	f003 031f 	and.w	r3, r3, #31
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	4a4e      	ldr	r2, [pc, #312]	@ (8001778 <HAL_RCC_OscConfig+0x278>)
 800163e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001640:	4b4e      	ldr	r3, [pc, #312]	@ (800177c <HAL_RCC_OscConfig+0x27c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fb9d 	bl	8000d84 <HAL_InitTick>
 800164a:	4603      	mov	r3, r0
 800164c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d052      	beq.n	80016fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	e327      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d032      	beq.n	80016c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001660:	4b43      	ldr	r3, [pc, #268]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a42      	ldr	r2, [pc, #264]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800166c:	f7ff fbc6 	bl	8000dfc <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001674:	f7ff fbc2 	bl	8000dfc <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e310      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001686:	4b3a      	ldr	r3, [pc, #232]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0f0      	beq.n	8001674 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001692:	4b37      	ldr	r3, [pc, #220]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a36      	ldr	r2, [pc, #216]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001698:	f043 0308 	orr.w	r3, r3, #8
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b34      	ldr	r3, [pc, #208]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	4931      	ldr	r1, [pc, #196]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	021b      	lsls	r3, r3, #8
 80016be:	492c      	ldr	r1, [pc, #176]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
 80016c4:	e01a      	b.n	80016fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a29      	ldr	r2, [pc, #164]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016cc:	f023 0301 	bic.w	r3, r3, #1
 80016d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016d2:	f7ff fb93 	bl	8000dfc <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016d8:	e008      	b.n	80016ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016da:	f7ff fb8f 	bl	8000dfc <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d901      	bls.n	80016ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80016e8:	2303      	movs	r3, #3
 80016ea:	e2dd      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016ec:	4b20      	ldr	r3, [pc, #128]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1f0      	bne.n	80016da <HAL_RCC_OscConfig+0x1da>
 80016f8:	e000      	b.n	80016fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b00      	cmp	r3, #0
 8001706:	d074      	beq.n	80017f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	2b08      	cmp	r3, #8
 800170c:	d005      	beq.n	800171a <HAL_RCC_OscConfig+0x21a>
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	2b0c      	cmp	r3, #12
 8001712:	d10e      	bne.n	8001732 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	2b03      	cmp	r3, #3
 8001718:	d10b      	bne.n	8001732 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800171a:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d064      	beq.n	80017f0 <HAL_RCC_OscConfig+0x2f0>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d160      	bne.n	80017f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e2ba      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800173a:	d106      	bne.n	800174a <HAL_RCC_OscConfig+0x24a>
 800173c:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0b      	ldr	r2, [pc, #44]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	e026      	b.n	8001798 <HAL_RCC_OscConfig+0x298>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001752:	d115      	bne.n	8001780 <HAL_RCC_OscConfig+0x280>
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a05      	ldr	r2, [pc, #20]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 800175a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	4b03      	ldr	r3, [pc, #12]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a02      	ldr	r2, [pc, #8]	@ (8001770 <HAL_RCC_OscConfig+0x270>)
 8001766:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800176a:	6013      	str	r3, [r2, #0]
 800176c:	e014      	b.n	8001798 <HAL_RCC_OscConfig+0x298>
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	08006d90 	.word	0x08006d90
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004
 8001780:	4ba0      	ldr	r3, [pc, #640]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a9f      	ldr	r2, [pc, #636]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b9d      	ldr	r3, [pc, #628]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a9c      	ldr	r2, [pc, #624]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d013      	beq.n	80017c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff fb2c 	bl	8000dfc <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fb28 	bl	8000dfc <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	@ 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e276      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ba:	4b92      	ldr	r3, [pc, #584]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0x2a8>
 80017c6:	e014      	b.n	80017f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c8:	f7ff fb18 	bl	8000dfc <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fb14 	bl	8000dfc <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	@ 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e262      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017e2:	4b88      	ldr	r3, [pc, #544]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x2d0>
 80017ee:	e000      	b.n	80017f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d060      	beq.n	80018c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	2b04      	cmp	r3, #4
 8001802:	d005      	beq.n	8001810 <HAL_RCC_OscConfig+0x310>
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2b0c      	cmp	r3, #12
 8001808:	d119      	bne.n	800183e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d116      	bne.n	800183e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001810:	4b7c      	ldr	r3, [pc, #496]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_OscConfig+0x328>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e23f      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001828:	4b76      	ldr	r3, [pc, #472]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	061b      	lsls	r3, r3, #24
 8001836:	4973      	ldr	r1, [pc, #460]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800183c:	e040      	b.n	80018c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d023      	beq.n	800188e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001846:	4b6f      	ldr	r3, [pc, #444]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a6e      	ldr	r2, [pc, #440]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001852:	f7ff fad3 	bl	8000dfc <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800185a:	f7ff facf 	bl	8000dfc <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e21d      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800186c:	4b65      	ldr	r3, [pc, #404]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0f0      	beq.n	800185a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001878:	4b62      	ldr	r3, [pc, #392]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	061b      	lsls	r3, r3, #24
 8001886:	495f      	ldr	r1, [pc, #380]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001888:	4313      	orrs	r3, r2
 800188a:	604b      	str	r3, [r1, #4]
 800188c:	e018      	b.n	80018c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800188e:	4b5d      	ldr	r3, [pc, #372]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a5c      	ldr	r2, [pc, #368]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189a:	f7ff faaf 	bl	8000dfc <HAL_GetTick>
 800189e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018a2:	f7ff faab 	bl	8000dfc <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e1f9      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018b4:	4b53      	ldr	r3, [pc, #332]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1f0      	bne.n	80018a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d03c      	beq.n	8001946 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d01c      	beq.n	800190e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80018d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018da:	4a4a      	ldr	r2, [pc, #296]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e4:	f7ff fa8a 	bl	8000dfc <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ec:	f7ff fa86 	bl	8000dfc <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e1d4      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018fe:	4b41      	ldr	r3, [pc, #260]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d0ef      	beq.n	80018ec <HAL_RCC_OscConfig+0x3ec>
 800190c:	e01b      	b.n	8001946 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800190e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001914:	4a3b      	ldr	r2, [pc, #236]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001916:	f023 0301 	bic.w	r3, r3, #1
 800191a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191e:	f7ff fa6d 	bl	8000dfc <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001926:	f7ff fa69 	bl	8000dfc <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e1b7      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001938:	4b32      	ldr	r3, [pc, #200]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800193a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1ef      	bne.n	8001926 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0304 	and.w	r3, r3, #4
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 80a6 	beq.w	8001aa0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001958:	4b2a      	ldr	r3, [pc, #168]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800195a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10d      	bne.n	8001980 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001964:	4b27      	ldr	r3, [pc, #156]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001968:	4a26      	ldr	r2, [pc, #152]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 800196a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001970:	4b24      	ldr	r3, [pc, #144]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 8001972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800197c:	2301      	movs	r3, #1
 800197e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001980:	4b21      	ldr	r3, [pc, #132]	@ (8001a08 <HAL_RCC_OscConfig+0x508>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001988:	2b00      	cmp	r3, #0
 800198a:	d118      	bne.n	80019be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800198c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <HAL_RCC_OscConfig+0x508>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a1d      	ldr	r2, [pc, #116]	@ (8001a08 <HAL_RCC_OscConfig+0x508>)
 8001992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001996:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001998:	f7ff fa30 	bl	8000dfc <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019a0:	f7ff fa2c 	bl	8000dfc <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e17a      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019b2:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <HAL_RCC_OscConfig+0x508>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d108      	bne.n	80019d8 <HAL_RCC_OscConfig+0x4d8>
 80019c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019d6:	e029      	b.n	8001a2c <HAL_RCC_OscConfig+0x52c>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b05      	cmp	r3, #5
 80019de:	d115      	bne.n	8001a0c <HAL_RCC_OscConfig+0x50c>
 80019e0:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019e6:	4a07      	ldr	r2, [pc, #28]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019f0:	4b04      	ldr	r3, [pc, #16]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019f6:	4a03      	ldr	r2, [pc, #12]	@ (8001a04 <HAL_RCC_OscConfig+0x504>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a00:	e014      	b.n	8001a2c <HAL_RCC_OscConfig+0x52c>
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000
 8001a08:	40007000 	.word	0x40007000
 8001a0c:	4b9c      	ldr	r3, [pc, #624]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a12:	4a9b      	ldr	r2, [pc, #620]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a14:	f023 0301 	bic.w	r3, r3, #1
 8001a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a1c:	4b98      	ldr	r3, [pc, #608]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a22:	4a97      	ldr	r2, [pc, #604]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a24:	f023 0304 	bic.w	r3, r3, #4
 8001a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d016      	beq.n	8001a62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a34:	f7ff f9e2 	bl	8000dfc <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a3a:	e00a      	b.n	8001a52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3c:	f7ff f9de 	bl	8000dfc <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e12a      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a52:	4b8b      	ldr	r3, [pc, #556]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d0ed      	beq.n	8001a3c <HAL_RCC_OscConfig+0x53c>
 8001a60:	e015      	b.n	8001a8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a62:	f7ff f9cb 	bl	8000dfc <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7ff f9c7 	bl	8000dfc <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e113      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a80:	4b7f      	ldr	r3, [pc, #508]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1ed      	bne.n	8001a6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a8e:	7ffb      	ldrb	r3, [r7, #31]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d105      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a94:	4b7a      	ldr	r3, [pc, #488]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a98:	4a79      	ldr	r2, [pc, #484]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 80fe 	beq.w	8001ca6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	f040 80d0 	bne.w	8001c54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ab4:	4b72      	ldr	r3, [pc, #456]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	f003 0203 	and.w	r2, r3, #3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d130      	bne.n	8001b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d127      	bne.n	8001b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ae4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d11f      	bne.n	8001b2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001af4:	2a07      	cmp	r2, #7
 8001af6:	bf14      	ite	ne
 8001af8:	2201      	movne	r2, #1
 8001afa:	2200      	moveq	r2, #0
 8001afc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d113      	bne.n	8001b2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d109      	bne.n	8001b2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b20:	085b      	lsrs	r3, r3, #1
 8001b22:	3b01      	subs	r3, #1
 8001b24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d06e      	beq.n	8001c08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	2b0c      	cmp	r3, #12
 8001b2e:	d069      	beq.n	8001c04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b30:	4b53      	ldr	r3, [pc, #332]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d105      	bne.n	8001b48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b3c:	4b50      	ldr	r3, [pc, #320]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0ad      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a4b      	ldr	r2, [pc, #300]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b58:	f7ff f950 	bl	8000dfc <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b60:	f7ff f94c 	bl	8000dfc <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e09a      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b72:	4b43      	ldr	r3, [pc, #268]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f0      	bne.n	8001b60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b7e:	4b40      	ldr	r3, [pc, #256]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	4b40      	ldr	r3, [pc, #256]	@ (8001c84 <HAL_RCC_OscConfig+0x784>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b8e:	3a01      	subs	r2, #1
 8001b90:	0112      	lsls	r2, r2, #4
 8001b92:	4311      	orrs	r1, r2
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b98:	0212      	lsls	r2, r2, #8
 8001b9a:	4311      	orrs	r1, r2
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ba0:	0852      	lsrs	r2, r2, #1
 8001ba2:	3a01      	subs	r2, #1
 8001ba4:	0552      	lsls	r2, r2, #21
 8001ba6:	4311      	orrs	r1, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001bac:	0852      	lsrs	r2, r2, #1
 8001bae:	3a01      	subs	r2, #1
 8001bb0:	0652      	lsls	r2, r2, #25
 8001bb2:	4311      	orrs	r1, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001bb8:	0912      	lsrs	r2, r2, #4
 8001bba:	0452      	lsls	r2, r2, #17
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	4930      	ldr	r1, [pc, #192]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001bdc:	f7ff f90e 	bl	8000dfc <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be4:	f7ff f90a 	bl	8000dfc <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e058      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf6:	4b22      	ldr	r3, [pc, #136]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c02:	e050      	b.n	8001ca6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e04f      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c08:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d148      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c14:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a19      	ldr	r2, [pc, #100]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c20:	4b17      	ldr	r3, [pc, #92]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	4a16      	ldr	r2, [pc, #88]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c2c:	f7ff f8e6 	bl	8000dfc <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c34:	f7ff f8e2 	bl	8000dfc <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e030      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c46:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0f0      	beq.n	8001c34 <HAL_RCC_OscConfig+0x734>
 8001c52:	e028      	b.n	8001ca6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	2b0c      	cmp	r3, #12
 8001c58:	d023      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a08      	ldr	r2, [pc, #32]	@ (8001c80 <HAL_RCC_OscConfig+0x780>)
 8001c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c66:	f7ff f8c9 	bl	8000dfc <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c6c:	e00c      	b.n	8001c88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6e:	f7ff f8c5 	bl	8000dfc <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d905      	bls.n	8001c88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e013      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
 8001c80:	40021000 	.word	0x40021000
 8001c84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_RCC_OscConfig+0x7b0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1ec      	bne.n	8001c6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_RCC_OscConfig+0x7b0>)
 8001c96:	68da      	ldr	r2, [r3, #12]
 8001c98:	4905      	ldr	r1, [pc, #20]	@ (8001cb0 <HAL_RCC_OscConfig+0x7b0>)
 8001c9a:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <HAL_RCC_OscConfig+0x7b4>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60cb      	str	r3, [r1, #12]
 8001ca0:	e001      	b.n	8001ca6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	feeefffc 	.word	0xfeeefffc

08001cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d101      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0e7      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ccc:	4b75      	ldr	r3, [pc, #468]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d910      	bls.n	8001cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cda:	4b72      	ldr	r3, [pc, #456]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f023 0207 	bic.w	r2, r3, #7
 8001ce2:	4970      	ldr	r1, [pc, #448]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cea:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d001      	beq.n	8001cfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e0cf      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d010      	beq.n	8001d2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	4b66      	ldr	r3, [pc, #408]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d908      	bls.n	8001d2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d18:	4b63      	ldr	r3, [pc, #396]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	4960      	ldr	r1, [pc, #384]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d04c      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b03      	cmp	r3, #3
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d3e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d121      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e0a6      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d107      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d56:	4b54      	ldr	r3, [pc, #336]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d115      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e09a      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d107      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d109      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e08e      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e086      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d8e:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f023 0203 	bic.w	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	4943      	ldr	r1, [pc, #268]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001da0:	f7ff f82c 	bl	8000dfc <HAL_GetTick>
 8001da4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da6:	e00a      	b.n	8001dbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da8:	f7ff f828 	bl	8000dfc <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e06e      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 020c 	and.w	r2, r3, #12
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d1eb      	bne.n	8001da8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d010      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	4b31      	ldr	r3, [pc, #196]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d208      	bcs.n	8001dfe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dec:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	492b      	ldr	r1, [pc, #172]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfe:	4b29      	ldr	r3, [pc, #164]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d210      	bcs.n	8001e2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f023 0207 	bic.w	r2, r3, #7
 8001e14:	4923      	ldr	r1, [pc, #140]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1c:	4b21      	ldr	r3, [pc, #132]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1ec>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d001      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e036      	b.n	8001e9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d008      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	4918      	ldr	r1, [pc, #96]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d009      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e58:	4b13      	ldr	r3, [pc, #76]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	4910      	ldr	r1, [pc, #64]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e6c:	f000 f824 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 8001e70:	4602      	mov	r2, r0
 8001e72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	091b      	lsrs	r3, r3, #4
 8001e78:	f003 030f 	and.w	r3, r3, #15
 8001e7c:	490b      	ldr	r1, [pc, #44]	@ (8001eac <HAL_RCC_ClockConfig+0x1f4>)
 8001e7e:	5ccb      	ldrb	r3, [r1, r3]
 8001e80:	f003 031f 	and.w	r3, r3, #31
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
 8001e88:	4a09      	ldr	r2, [pc, #36]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1f8>)
 8001e8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e8c:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1fc>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe ff77 	bl	8000d84 <HAL_InitTick>
 8001e96:	4603      	mov	r3, r0
 8001e98:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e9a:	7afb      	ldrb	r3, [r7, #11]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40022000 	.word	0x40022000
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	08006d90 	.word	0x08006d90
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000004 	.word	0x20000004

08001eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b089      	sub	sp, #36	@ 0x24
 8001ebc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d005      	beq.n	8001eec <HAL_RCC_GetSysClockFreq+0x34>
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	2b0c      	cmp	r3, #12
 8001ee4:	d121      	bne.n	8001f2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d11e      	bne.n	8001f2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001eec:	4b34      	ldr	r3, [pc, #208]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0308 	and.w	r3, r3, #8
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d107      	bne.n	8001f08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ef8:	4b31      	ldr	r3, [pc, #196]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efe:	0a1b      	lsrs	r3, r3, #8
 8001f00:	f003 030f 	and.w	r3, r3, #15
 8001f04:	61fb      	str	r3, [r7, #28]
 8001f06:	e005      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f08:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f14:	4a2b      	ldr	r2, [pc, #172]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10d      	bne.n	8001f40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d102      	bne.n	8001f36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f30:	4b25      	ldr	r3, [pc, #148]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f32:	61bb      	str	r3, [r7, #24]
 8001f34:	e004      	b.n	8001f40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d101      	bne.n	8001f40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f3c:	4b23      	ldr	r3, [pc, #140]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8001f3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	2b0c      	cmp	r3, #12
 8001f44:	d134      	bne.n	8001fb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f46:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d003      	beq.n	8001f5e <HAL_RCC_GetSysClockFreq+0xa6>
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	2b03      	cmp	r3, #3
 8001f5a:	d003      	beq.n	8001f64 <HAL_RCC_GetSysClockFreq+0xac>
 8001f5c:	e005      	b.n	8001f6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f60:	617b      	str	r3, [r7, #20]
      break;
 8001f62:	e005      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f64:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x114>)
 8001f66:	617b      	str	r3, [r7, #20]
      break;
 8001f68:	e002      	b.n	8001f70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	617b      	str	r3, [r7, #20]
      break;
 8001f6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f70:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	091b      	lsrs	r3, r3, #4
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	0a1b      	lsrs	r3, r3, #8
 8001f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	fb03 f202 	mul.w	r2, r3, r2
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f96:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	0e5b      	lsrs	r3, r3, #25
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fb0:	69bb      	ldr	r3, [r7, #24]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3724      	adds	r7, #36	@ 0x24
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	08006da8 	.word	0x08006da8
 8001fc8:	00f42400 	.word	0x00f42400
 8001fcc:	007a1200 	.word	0x007a1200

08001fd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	@ (8001fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	20000000 	.word	0x20000000

08001fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001fec:	f7ff fff0 	bl	8001fd0 <HAL_RCC_GetHCLKFreq>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	0a1b      	lsrs	r3, r3, #8
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	4904      	ldr	r1, [pc, #16]	@ (8002010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ffe:	5ccb      	ldrb	r3, [r1, r3]
 8002000:	f003 031f 	and.w	r3, r3, #31
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002008:	4618      	mov	r0, r3
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	08006da0 	.word	0x08006da0

08002014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002018:	f7ff ffda 	bl	8001fd0 <HAL_RCC_GetHCLKFreq>
 800201c:	4602      	mov	r2, r0
 800201e:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	0adb      	lsrs	r3, r3, #11
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	4904      	ldr	r1, [pc, #16]	@ (800203c <HAL_RCC_GetPCLK2Freq+0x28>)
 800202a:	5ccb      	ldrb	r3, [r1, r3]
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002034:	4618      	mov	r0, r3
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40021000 	.word	0x40021000
 800203c:	08006da0 	.word	0x08006da0

08002040 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002048:	2300      	movs	r3, #0
 800204a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800204c:	4b2a      	ldr	r3, [pc, #168]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002058:	f7ff f9ee 	bl	8001438 <HAL_PWREx_GetVoltageRange>
 800205c:	6178      	str	r0, [r7, #20]
 800205e:	e014      	b.n	800208a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002060:	4b25      	ldr	r3, [pc, #148]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	4a24      	ldr	r2, [pc, #144]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800206a:	6593      	str	r3, [r2, #88]	@ 0x58
 800206c:	4b22      	ldr	r3, [pc, #136]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800206e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002078:	f7ff f9de 	bl	8001438 <HAL_PWREx_GetVoltageRange>
 800207c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800207e:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002082:	4a1d      	ldr	r2, [pc, #116]	@ (80020f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002088:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002090:	d10b      	bne.n	80020aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b80      	cmp	r3, #128	@ 0x80
 8002096:	d919      	bls.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2ba0      	cmp	r3, #160	@ 0xa0
 800209c:	d902      	bls.n	80020a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800209e:	2302      	movs	r3, #2
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	e013      	b.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020a4:	2301      	movs	r3, #1
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	e010      	b.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b80      	cmp	r3, #128	@ 0x80
 80020ae:	d902      	bls.n	80020b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020b0:	2303      	movs	r3, #3
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	e00a      	b.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b80      	cmp	r3, #128	@ 0x80
 80020ba:	d102      	bne.n	80020c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020bc:	2302      	movs	r3, #2
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	e004      	b.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b70      	cmp	r3, #112	@ 0x70
 80020c6:	d101      	bne.n	80020cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020c8:	2301      	movs	r3, #1
 80020ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020cc:	4b0b      	ldr	r3, [pc, #44]	@ (80020fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f023 0207 	bic.w	r2, r3, #7
 80020d4:	4909      	ldr	r1, [pc, #36]	@ (80020fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80020dc:	4b07      	ldr	r3, [pc, #28]	@ (80020fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d001      	beq.n	80020ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40022000 	.word	0x40022000

08002100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002108:	2300      	movs	r3, #0
 800210a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800210c:	2300      	movs	r3, #0
 800210e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002118:	2b00      	cmp	r3, #0
 800211a:	d041      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002120:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002124:	d02a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002126:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800212a:	d824      	bhi.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800212c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002130:	d008      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002136:	d81e      	bhi.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00a      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800213c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002140:	d010      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002142:	e018      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002144:	4b86      	ldr	r3, [pc, #536]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	4a85      	ldr	r2, [pc, #532]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800214e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002150:	e015      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	3304      	adds	r3, #4
 8002156:	2100      	movs	r1, #0
 8002158:	4618      	mov	r0, r3
 800215a:	f000 fabb 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 800215e:	4603      	mov	r3, r0
 8002160:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002162:	e00c      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3320      	adds	r3, #32
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f000 fba6 	bl	80028bc <RCCEx_PLLSAI2_Config>
 8002170:	4603      	mov	r3, r0
 8002172:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002174:	e003      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	74fb      	strb	r3, [r7, #19]
      break;
 800217a:	e000      	b.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800217c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800217e:	7cfb      	ldrb	r3, [r7, #19]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10b      	bne.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002184:	4b76      	ldr	r3, [pc, #472]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002192:	4973      	ldr	r1, [pc, #460]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002194:	4313      	orrs	r3, r2
 8002196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800219a:	e001      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800219c:	7cfb      	ldrb	r3, [r7, #19]
 800219e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d041      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80021b4:	d02a      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80021b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80021ba:	d824      	bhi.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80021c0:	d008      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80021c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80021c6:	d81e      	bhi.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80021cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021d0:	d010      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021d2:	e018      	b.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d4:	4b62      	ldr	r3, [pc, #392]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	4a61      	ldr	r2, [pc, #388]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021e0:	e015      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3304      	adds	r3, #4
 80021e6:	2100      	movs	r1, #0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 fa73 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 80021ee:	4603      	mov	r3, r0
 80021f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021f2:	e00c      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3320      	adds	r3, #32
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 fb5e 	bl	80028bc <RCCEx_PLLSAI2_Config>
 8002200:	4603      	mov	r3, r0
 8002202:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002204:	e003      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	74fb      	strb	r3, [r7, #19]
      break;
 800220a:	e000      	b.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800220c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220e:	7cfb      	ldrb	r3, [r7, #19]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10b      	bne.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002214:	4b52      	ldr	r3, [pc, #328]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002222:	494f      	ldr	r1, [pc, #316]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002224:	4313      	orrs	r3, r2
 8002226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800222a:	e001      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800222c:	7cfb      	ldrb	r3, [r7, #19]
 800222e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 80a0 	beq.w	800237e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223e:	2300      	movs	r3, #0
 8002240:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002242:	4b47      	ldr	r3, [pc, #284]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800224e:	2301      	movs	r3, #1
 8002250:	e000      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002252:	2300      	movs	r3, #0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00d      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002258:	4b41      	ldr	r3, [pc, #260]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225c:	4a40      	ldr	r2, [pc, #256]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800225e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002262:	6593      	str	r3, [r2, #88]	@ 0x58
 8002264:	4b3e      	ldr	r3, [pc, #248]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002270:	2301      	movs	r3, #1
 8002272:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002274:	4b3b      	ldr	r3, [pc, #236]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a3a      	ldr	r2, [pc, #232]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800227a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800227e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002280:	f7fe fdbc 	bl	8000dfc <HAL_GetTick>
 8002284:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002286:	e009      	b.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002288:	f7fe fdb8 	bl	8000dfc <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d902      	bls.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	74fb      	strb	r3, [r7, #19]
        break;
 800229a:	e005      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800229c:	4b31      	ldr	r3, [pc, #196]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0ef      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022a8:	7cfb      	ldrb	r3, [r7, #19]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d15c      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d01f      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d019      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022cc:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022d8:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022de:	4a20      	ldr	r2, [pc, #128]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022f8:	4a19      	ldr	r2, [pc, #100]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d016      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230a:	f7fe fd77 	bl	8000dfc <HAL_GetTick>
 800230e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002310:	e00b      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002312:	f7fe fd73 	bl	8000dfc <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002320:	4293      	cmp	r3, r2
 8002322:	d902      	bls.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	74fb      	strb	r3, [r7, #19]
            break;
 8002328:	e006      	b.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800232a:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800232c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0ec      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002338:	7cfb      	ldrb	r3, [r7, #19]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10c      	bne.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800233e:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002344:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800234e:	4904      	ldr	r1, [pc, #16]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002350:	4313      	orrs	r3, r2
 8002352:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002356:	e009      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002358:	7cfb      	ldrb	r3, [r7, #19]
 800235a:	74bb      	strb	r3, [r7, #18]
 800235c:	e006      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002368:	7cfb      	ldrb	r3, [r7, #19]
 800236a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800236c:	7c7b      	ldrb	r3, [r7, #17]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d105      	bne.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002372:	4b9e      	ldr	r3, [pc, #632]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002376:	4a9d      	ldr	r2, [pc, #628]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002378:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800237c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800238a:	4b98      	ldr	r3, [pc, #608]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002390:	f023 0203 	bic.w	r2, r3, #3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002398:	4994      	ldr	r1, [pc, #592]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239a:	4313      	orrs	r3, r2
 800239c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00a      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023ac:	4b8f      	ldr	r3, [pc, #572]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b2:	f023 020c 	bic.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ba:	498c      	ldr	r1, [pc, #560]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0304 	and.w	r3, r3, #4
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023ce:	4b87      	ldr	r3, [pc, #540]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	4983      	ldr	r1, [pc, #524]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00a      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023f0:	4b7e      	ldr	r3, [pc, #504]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	497b      	ldr	r1, [pc, #492]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002400:	4313      	orrs	r3, r2
 8002402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002412:	4b76      	ldr	r3, [pc, #472]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002418:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002420:	4972      	ldr	r1, [pc, #456]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0320 	and.w	r3, r3, #32
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002434:	4b6d      	ldr	r3, [pc, #436]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800243a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002442:	496a      	ldr	r1, [pc, #424]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002456:	4b65      	ldr	r3, [pc, #404]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800245c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002464:	4961      	ldr	r1, [pc, #388]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002478:	4b5c      	ldr	r3, [pc, #368]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800247e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002486:	4959      	ldr	r1, [pc, #356]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800249a:	4b54      	ldr	r3, [pc, #336]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024a8:	4950      	ldr	r1, [pc, #320]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024bc:	4b4b      	ldr	r3, [pc, #300]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ca:	4948      	ldr	r1, [pc, #288]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024de:	4b43      	ldr	r3, [pc, #268]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ec:	493f      	ldr	r1, [pc, #252]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d028      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002500:	4b3a      	ldr	r3, [pc, #232]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800250e:	4937      	ldr	r1, [pc, #220]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800251a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800251e:	d106      	bne.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002520:	4b32      	ldr	r3, [pc, #200]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4a31      	ldr	r2, [pc, #196]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800252a:	60d3      	str	r3, [r2, #12]
 800252c:	e011      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002536:	d10c      	bne.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3304      	adds	r3, #4
 800253c:	2101      	movs	r1, #1
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f8c8 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 8002544:	4603      	mov	r3, r0
 8002546:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002548:	7cfb      	ldrb	r3, [r7, #19]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800254e:	7cfb      	ldrb	r3, [r7, #19]
 8002550:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d028      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800255e:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002564:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	491f      	ldr	r1, [pc, #124]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800257c:	d106      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800257e:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	4a1a      	ldr	r2, [pc, #104]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002588:	60d3      	str	r3, [r2, #12]
 800258a:	e011      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002594:	d10c      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3304      	adds	r3, #4
 800259a:	2101      	movs	r1, #1
 800259c:	4618      	mov	r0, r3
 800259e:	f000 f899 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 80025a2:	4603      	mov	r3, r0
 80025a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025a6:	7cfb      	ldrb	r3, [r7, #19]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80025ac:	7cfb      	ldrb	r3, [r7, #19]
 80025ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d02b      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025bc:	4b0b      	ldr	r3, [pc, #44]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ca:	4908      	ldr	r1, [pc, #32]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025da:	d109      	bne.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	4a02      	ldr	r2, [pc, #8]	@ (80025ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025e6:	60d3      	str	r3, [r2, #12]
 80025e8:	e014      	b.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80025ea:	bf00      	nop
 80025ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025f8:	d10c      	bne.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2101      	movs	r1, #1
 8002600:	4618      	mov	r0, r3
 8002602:	f000 f867 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 8002606:	4603      	mov	r3, r0
 8002608:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800260a:	7cfb      	ldrb	r3, [r7, #19]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002610:	7cfb      	ldrb	r3, [r7, #19]
 8002612:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d02f      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002620:	4b2b      	ldr	r3, [pc, #172]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002626:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800262e:	4928      	ldr	r1, [pc, #160]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002630:	4313      	orrs	r3, r2
 8002632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800263a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800263e:	d10d      	bne.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3304      	adds	r3, #4
 8002644:	2102      	movs	r1, #2
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f844 	bl	80026d4 <RCCEx_PLLSAI1_Config>
 800264c:	4603      	mov	r3, r0
 800264e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002650:	7cfb      	ldrb	r3, [r7, #19]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d014      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002656:	7cfb      	ldrb	r3, [r7, #19]
 8002658:	74bb      	strb	r3, [r7, #18]
 800265a:	e011      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002664:	d10c      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	3320      	adds	r3, #32
 800266a:	2102      	movs	r1, #2
 800266c:	4618      	mov	r0, r3
 800266e:	f000 f925 	bl	80028bc <RCCEx_PLLSAI2_Config>
 8002672:	4603      	mov	r3, r0
 8002674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002676:	7cfb      	ldrb	r3, [r7, #19]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800267c:	7cfb      	ldrb	r3, [r7, #19]
 800267e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800268c:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002692:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800269a:	490d      	ldr	r1, [pc, #52]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026ae:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026be:	4904      	ldr	r1, [pc, #16]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000

080026d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026e2:	4b75      	ldr	r3, [pc, #468]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d018      	beq.n	8002720 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026ee:	4b72      	ldr	r3, [pc, #456]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f003 0203 	and.w	r2, r3, #3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d10d      	bne.n	800271a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
       ||
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002706:	4b6c      	ldr	r3, [pc, #432]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
       ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d047      	beq.n	80027aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	73fb      	strb	r3, [r7, #15]
 800271e:	e044      	b.n	80027aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d018      	beq.n	800275a <RCCEx_PLLSAI1_Config+0x86>
 8002728:	2b03      	cmp	r3, #3
 800272a:	d825      	bhi.n	8002778 <RCCEx_PLLSAI1_Config+0xa4>
 800272c:	2b01      	cmp	r3, #1
 800272e:	d002      	beq.n	8002736 <RCCEx_PLLSAI1_Config+0x62>
 8002730:	2b02      	cmp	r3, #2
 8002732:	d009      	beq.n	8002748 <RCCEx_PLLSAI1_Config+0x74>
 8002734:	e020      	b.n	8002778 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002736:	4b60      	ldr	r3, [pc, #384]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d11d      	bne.n	800277e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002746:	e01a      	b.n	800277e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002748:	4b5b      	ldr	r3, [pc, #364]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002750:	2b00      	cmp	r3, #0
 8002752:	d116      	bne.n	8002782 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002758:	e013      	b.n	8002782 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800275a:	4b57      	ldr	r3, [pc, #348]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10f      	bne.n	8002786 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002766:	4b54      	ldr	r3, [pc, #336]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d109      	bne.n	8002786 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002776:	e006      	b.n	8002786 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      break;
 800277c:	e004      	b.n	8002788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800277e:	bf00      	nop
 8002780:	e002      	b.n	8002788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002782:	bf00      	nop
 8002784:	e000      	b.n	8002788 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002786:	bf00      	nop
    }

    if(status == HAL_OK)
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10d      	bne.n	80027aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800278e:	4b4a      	ldr	r3, [pc, #296]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6819      	ldr	r1, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	430b      	orrs	r3, r1
 80027a4:	4944      	ldr	r1, [pc, #272]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d17d      	bne.n	80028ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027b0:	4b41      	ldr	r3, [pc, #260]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a40      	ldr	r2, [pc, #256]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80027ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027bc:	f7fe fb1e 	bl	8000dfc <HAL_GetTick>
 80027c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027c2:	e009      	b.n	80027d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027c4:	f7fe fb1a 	bl	8000dfc <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d902      	bls.n	80027d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	73fb      	strb	r3, [r7, #15]
        break;
 80027d6:	e005      	b.n	80027e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027d8:	4b37      	ldr	r3, [pc, #220]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1ef      	bne.n	80027c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d160      	bne.n	80028ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d111      	bne.n	8002814 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027f0:	4b31      	ldr	r3, [pc, #196]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6892      	ldr	r2, [r2, #8]
 8002800:	0211      	lsls	r1, r2, #8
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	68d2      	ldr	r2, [r2, #12]
 8002806:	0912      	lsrs	r2, r2, #4
 8002808:	0452      	lsls	r2, r2, #17
 800280a:	430a      	orrs	r2, r1
 800280c:	492a      	ldr	r1, [pc, #168]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800280e:	4313      	orrs	r3, r2
 8002810:	610b      	str	r3, [r1, #16]
 8002812:	e027      	b.n	8002864 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d112      	bne.n	8002840 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800281a:	4b27      	ldr	r3, [pc, #156]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002822:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6892      	ldr	r2, [r2, #8]
 800282a:	0211      	lsls	r1, r2, #8
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6912      	ldr	r2, [r2, #16]
 8002830:	0852      	lsrs	r2, r2, #1
 8002832:	3a01      	subs	r2, #1
 8002834:	0552      	lsls	r2, r2, #21
 8002836:	430a      	orrs	r2, r1
 8002838:	491f      	ldr	r1, [pc, #124]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800283a:	4313      	orrs	r3, r2
 800283c:	610b      	str	r3, [r1, #16]
 800283e:	e011      	b.n	8002864 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002840:	4b1d      	ldr	r3, [pc, #116]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002848:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6892      	ldr	r2, [r2, #8]
 8002850:	0211      	lsls	r1, r2, #8
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6952      	ldr	r2, [r2, #20]
 8002856:	0852      	lsrs	r2, r2, #1
 8002858:	3a01      	subs	r2, #1
 800285a:	0652      	lsls	r2, r2, #25
 800285c:	430a      	orrs	r2, r1
 800285e:	4916      	ldr	r1, [pc, #88]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002860:	4313      	orrs	r3, r2
 8002862:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002864:	4b14      	ldr	r3, [pc, #80]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a13      	ldr	r2, [pc, #76]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800286a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800286e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002870:	f7fe fac4 	bl	8000dfc <HAL_GetTick>
 8002874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002876:	e009      	b.n	800288c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002878:	f7fe fac0 	bl	8000dfc <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d902      	bls.n	800288c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	73fb      	strb	r3, [r7, #15]
          break;
 800288a:	e005      	b.n	8002898 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800288c:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0ef      	beq.n	8002878 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800289e:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a0:	691a      	ldr	r2, [r3, #16]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	4904      	ldr	r1, [pc, #16]	@ (80028b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000

080028bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d018      	beq.n	8002908 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80028d6:	4b67      	ldr	r3, [pc, #412]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0203 	and.w	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d10d      	bne.n	8002902 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
       ||
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80028ee:	4b61      	ldr	r3, [pc, #388]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	091b      	lsrs	r3, r3, #4
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
       ||
 80028fe:	429a      	cmp	r2, r3
 8002900:	d047      	beq.n	8002992 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	73fb      	strb	r3, [r7, #15]
 8002906:	e044      	b.n	8002992 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b03      	cmp	r3, #3
 800290e:	d018      	beq.n	8002942 <RCCEx_PLLSAI2_Config+0x86>
 8002910:	2b03      	cmp	r3, #3
 8002912:	d825      	bhi.n	8002960 <RCCEx_PLLSAI2_Config+0xa4>
 8002914:	2b01      	cmp	r3, #1
 8002916:	d002      	beq.n	800291e <RCCEx_PLLSAI2_Config+0x62>
 8002918:	2b02      	cmp	r3, #2
 800291a:	d009      	beq.n	8002930 <RCCEx_PLLSAI2_Config+0x74>
 800291c:	e020      	b.n	8002960 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800291e:	4b55      	ldr	r3, [pc, #340]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d11d      	bne.n	8002966 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800292e:	e01a      	b.n	8002966 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002930:	4b50      	ldr	r3, [pc, #320]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002938:	2b00      	cmp	r3, #0
 800293a:	d116      	bne.n	800296a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002940:	e013      	b.n	800296a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002942:	4b4c      	ldr	r3, [pc, #304]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10f      	bne.n	800296e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800294e:	4b49      	ldr	r3, [pc, #292]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800295e:	e006      	b.n	800296e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	73fb      	strb	r3, [r7, #15]
      break;
 8002964:	e004      	b.n	8002970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002966:	bf00      	nop
 8002968:	e002      	b.n	8002970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800296a:	bf00      	nop
 800296c:	e000      	b.n	8002970 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800296e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002970:	7bfb      	ldrb	r3, [r7, #15]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10d      	bne.n	8002992 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002976:	4b3f      	ldr	r3, [pc, #252]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6819      	ldr	r1, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	430b      	orrs	r3, r1
 800298c:	4939      	ldr	r1, [pc, #228]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800298e:	4313      	orrs	r3, r2
 8002990:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002992:	7bfb      	ldrb	r3, [r7, #15]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d167      	bne.n	8002a68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002998:	4b36      	ldr	r3, [pc, #216]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a35      	ldr	r2, [pc, #212]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 800299e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029a4:	f7fe fa2a 	bl	8000dfc <HAL_GetTick>
 80029a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029aa:	e009      	b.n	80029c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029ac:	f7fe fa26 	bl	8000dfc <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d902      	bls.n	80029c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	73fb      	strb	r3, [r7, #15]
        break;
 80029be:	e005      	b.n	80029cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1ef      	bne.n	80029ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d14a      	bne.n	8002a68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d111      	bne.n	80029fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029d8:	4b26      	ldr	r3, [pc, #152]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80029e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6892      	ldr	r2, [r2, #8]
 80029e8:	0211      	lsls	r1, r2, #8
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	68d2      	ldr	r2, [r2, #12]
 80029ee:	0912      	lsrs	r2, r2, #4
 80029f0:	0452      	lsls	r2, r2, #17
 80029f2:	430a      	orrs	r2, r1
 80029f4:	491f      	ldr	r1, [pc, #124]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	614b      	str	r3, [r1, #20]
 80029fa:	e011      	b.n	8002a20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002a04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6892      	ldr	r2, [r2, #8]
 8002a0c:	0211      	lsls	r1, r2, #8
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6912      	ldr	r2, [r2, #16]
 8002a12:	0852      	lsrs	r2, r2, #1
 8002a14:	3a01      	subs	r2, #1
 8002a16:	0652      	lsls	r2, r2, #25
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	4916      	ldr	r1, [pc, #88]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a20:	4b14      	ldr	r3, [pc, #80]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a13      	ldr	r2, [pc, #76]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2c:	f7fe f9e6 	bl	8000dfc <HAL_GetTick>
 8002a30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a32:	e009      	b.n	8002a48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a34:	f7fe f9e2 	bl	8000dfc <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d902      	bls.n	8002a48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	73fb      	strb	r3, [r7, #15]
          break;
 8002a46:	e005      	b.n	8002a54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a48:	4b0a      	ldr	r3, [pc, #40]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0ef      	beq.n	8002a34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a5c:	695a      	ldr	r2, [r3, #20]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	4904      	ldr	r1, [pc, #16]	@ (8002a74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000

08002a78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e040      	b.n	8002b0c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fe f84c 	bl	8000b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2224      	movs	r2, #36	@ 0x24
 8002aa4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0201 	bic.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d002      	beq.n	8002ac4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 fc32 	bl	8003328 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f977 	bl	8002db8 <UART_SetConfig>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e01b      	b.n	8002b0c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ae2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002af2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0201 	orr.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fcb1 	bl	800346c <UART_CheckIdleState>
 8002b0a:	4603      	mov	r3, r0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	@ 0x28
 8002b18:	af02      	add	r7, sp, #8
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	4613      	mov	r3, r2
 8002b22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b28:	2b20      	cmp	r3, #32
 8002b2a:	d177      	bne.n	8002c1c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d002      	beq.n	8002b38 <HAL_UART_Transmit+0x24>
 8002b32:	88fb      	ldrh	r3, [r7, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e070      	b.n	8002c1e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2221      	movs	r2, #33	@ 0x21
 8002b48:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b4a:	f7fe f957 	bl	8000dfc <HAL_GetTick>
 8002b4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	88fa      	ldrh	r2, [r7, #6]
 8002b54:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	88fa      	ldrh	r2, [r7, #6]
 8002b5c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b68:	d108      	bne.n	8002b7c <HAL_UART_Transmit+0x68>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d104      	bne.n	8002b7c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	e003      	b.n	8002b84 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b84:	e02f      	b.n	8002be6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2180      	movs	r1, #128	@ 0x80
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 fd13 	bl	80035bc <UART_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d004      	beq.n	8002ba6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e03b      	b.n	8002c1e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10b      	bne.n	8002bc4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	881a      	ldrh	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bb8:	b292      	uxth	r2, r2
 8002bba:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e007      	b.n	8002bd4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	781a      	ldrb	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1c9      	bne.n	8002b86 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2140      	movs	r1, #64	@ 0x40
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 fcdd 	bl	80035bc <UART_WaitOnFlagUntilTimeout>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d004      	beq.n	8002c12 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e005      	b.n	8002c1e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2220      	movs	r2, #32
 8002c16:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e000      	b.n	8002c1e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002c1c:	2302      	movs	r3, #2
  }
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b08a      	sub	sp, #40	@ 0x28
 8002c2a:	af02      	add	r7, sp, #8
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	603b      	str	r3, [r7, #0]
 8002c32:	4613      	mov	r3, r2
 8002c34:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c3c:	2b20      	cmp	r3, #32
 8002c3e:	f040 80b6 	bne.w	8002dae <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <HAL_UART_Receive+0x28>
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e0ae      	b.n	8002db0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2222      	movs	r2, #34	@ 0x22
 8002c5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c68:	f7fe f8c8 	bl	8000dfc <HAL_GetTick>
 8002c6c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	88fa      	ldrh	r2, [r7, #6]
 8002c72:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	88fa      	ldrh	r2, [r7, #6]
 8002c7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c86:	d10e      	bne.n	8002ca6 <HAL_UART_Receive+0x80>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d105      	bne.n	8002c9c <HAL_UART_Receive+0x76>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002c96:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002c9a:	e02d      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	22ff      	movs	r2, #255	@ 0xff
 8002ca0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002ca4:	e028      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10d      	bne.n	8002cca <HAL_UART_Receive+0xa4>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d104      	bne.n	8002cc0 <HAL_UART_Receive+0x9a>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	22ff      	movs	r2, #255	@ 0xff
 8002cba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002cbe:	e01b      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	227f      	movs	r2, #127	@ 0x7f
 8002cc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002cc8:	e016      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cd2:	d10d      	bne.n	8002cf0 <HAL_UART_Receive+0xca>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d104      	bne.n	8002ce6 <HAL_UART_Receive+0xc0>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	227f      	movs	r2, #127	@ 0x7f
 8002ce0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002ce4:	e008      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	223f      	movs	r2, #63	@ 0x3f
 8002cea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002cee:	e003      	b.n	8002cf8 <HAL_UART_Receive+0xd2>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002cfe:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d08:	d108      	bne.n	8002d1c <HAL_UART_Receive+0xf6>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d104      	bne.n	8002d1c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	61bb      	str	r3, [r7, #24]
 8002d1a:	e003      	b.n	8002d24 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002d24:	e037      	b.n	8002d96 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2120      	movs	r1, #32
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 fc43 	bl	80035bc <UART_WaitOnFlagUntilTimeout>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e033      	b.n	8002db0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10c      	bne.n	8002d68 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	8a7b      	ldrh	r3, [r7, #18]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	3302      	adds	r3, #2
 8002d64:	61bb      	str	r3, [r7, #24]
 8002d66:	e00d      	b.n	8002d84 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	8a7b      	ldrh	r3, [r7, #18]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	4013      	ands	r3, r2
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3301      	adds	r3, #1
 8002d82:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1c1      	bne.n	8002d26 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	e000      	b.n	8002db0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002dae:	2302      	movs	r3, #2
  }
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3720      	adds	r7, #32
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dbc:	b08a      	sub	sp, #40	@ 0x28
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	4ba4      	ldr	r3, [pc, #656]	@ (8003078 <UART_SetConfig+0x2c0>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002df0:	430b      	orrs	r3, r1
 8002df2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a99      	ldr	r2, [pc, #612]	@ (800307c <UART_SetConfig+0x2c4>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d004      	beq.n	8002e24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e20:	4313      	orrs	r3, r2
 8002e22:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e34:	430a      	orrs	r2, r1
 8002e36:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a90      	ldr	r2, [pc, #576]	@ (8003080 <UART_SetConfig+0x2c8>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d126      	bne.n	8002e90 <UART_SetConfig+0xd8>
 8002e42:	4b90      	ldr	r3, [pc, #576]	@ (8003084 <UART_SetConfig+0x2cc>)
 8002e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d81b      	bhi.n	8002e88 <UART_SetConfig+0xd0>
 8002e50:	a201      	add	r2, pc, #4	@ (adr r2, 8002e58 <UART_SetConfig+0xa0>)
 8002e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e56:	bf00      	nop
 8002e58:	08002e69 	.word	0x08002e69
 8002e5c:	08002e79 	.word	0x08002e79
 8002e60:	08002e71 	.word	0x08002e71
 8002e64:	08002e81 	.word	0x08002e81
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e6e:	e116      	b.n	800309e <UART_SetConfig+0x2e6>
 8002e70:	2302      	movs	r3, #2
 8002e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e76:	e112      	b.n	800309e <UART_SetConfig+0x2e6>
 8002e78:	2304      	movs	r3, #4
 8002e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e7e:	e10e      	b.n	800309e <UART_SetConfig+0x2e6>
 8002e80:	2308      	movs	r3, #8
 8002e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e86:	e10a      	b.n	800309e <UART_SetConfig+0x2e6>
 8002e88:	2310      	movs	r3, #16
 8002e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e8e:	e106      	b.n	800309e <UART_SetConfig+0x2e6>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a7c      	ldr	r2, [pc, #496]	@ (8003088 <UART_SetConfig+0x2d0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d138      	bne.n	8002f0c <UART_SetConfig+0x154>
 8002e9a:	4b7a      	ldr	r3, [pc, #488]	@ (8003084 <UART_SetConfig+0x2cc>)
 8002e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea0:	f003 030c 	and.w	r3, r3, #12
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d82d      	bhi.n	8002f04 <UART_SetConfig+0x14c>
 8002ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb0 <UART_SetConfig+0xf8>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ee5 	.word	0x08002ee5
 8002eb4:	08002f05 	.word	0x08002f05
 8002eb8:	08002f05 	.word	0x08002f05
 8002ebc:	08002f05 	.word	0x08002f05
 8002ec0:	08002ef5 	.word	0x08002ef5
 8002ec4:	08002f05 	.word	0x08002f05
 8002ec8:	08002f05 	.word	0x08002f05
 8002ecc:	08002f05 	.word	0x08002f05
 8002ed0:	08002eed 	.word	0x08002eed
 8002ed4:	08002f05 	.word	0x08002f05
 8002ed8:	08002f05 	.word	0x08002f05
 8002edc:	08002f05 	.word	0x08002f05
 8002ee0:	08002efd 	.word	0x08002efd
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002eea:	e0d8      	b.n	800309e <UART_SetConfig+0x2e6>
 8002eec:	2302      	movs	r3, #2
 8002eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ef2:	e0d4      	b.n	800309e <UART_SetConfig+0x2e6>
 8002ef4:	2304      	movs	r3, #4
 8002ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002efa:	e0d0      	b.n	800309e <UART_SetConfig+0x2e6>
 8002efc:	2308      	movs	r3, #8
 8002efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f02:	e0cc      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f04:	2310      	movs	r3, #16
 8002f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f0a:	e0c8      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a5e      	ldr	r2, [pc, #376]	@ (800308c <UART_SetConfig+0x2d4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d125      	bne.n	8002f62 <UART_SetConfig+0x1aa>
 8002f16:	4b5b      	ldr	r3, [pc, #364]	@ (8003084 <UART_SetConfig+0x2cc>)
 8002f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f20:	2b30      	cmp	r3, #48	@ 0x30
 8002f22:	d016      	beq.n	8002f52 <UART_SetConfig+0x19a>
 8002f24:	2b30      	cmp	r3, #48	@ 0x30
 8002f26:	d818      	bhi.n	8002f5a <UART_SetConfig+0x1a2>
 8002f28:	2b20      	cmp	r3, #32
 8002f2a:	d00a      	beq.n	8002f42 <UART_SetConfig+0x18a>
 8002f2c:	2b20      	cmp	r3, #32
 8002f2e:	d814      	bhi.n	8002f5a <UART_SetConfig+0x1a2>
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <UART_SetConfig+0x182>
 8002f34:	2b10      	cmp	r3, #16
 8002f36:	d008      	beq.n	8002f4a <UART_SetConfig+0x192>
 8002f38:	e00f      	b.n	8002f5a <UART_SetConfig+0x1a2>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f40:	e0ad      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f42:	2302      	movs	r3, #2
 8002f44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f48:	e0a9      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f4a:	2304      	movs	r3, #4
 8002f4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f50:	e0a5      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f52:	2308      	movs	r3, #8
 8002f54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f58:	e0a1      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f5a:	2310      	movs	r3, #16
 8002f5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f60:	e09d      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a4a      	ldr	r2, [pc, #296]	@ (8003090 <UART_SetConfig+0x2d8>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d125      	bne.n	8002fb8 <UART_SetConfig+0x200>
 8002f6c:	4b45      	ldr	r3, [pc, #276]	@ (8003084 <UART_SetConfig+0x2cc>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f76:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f78:	d016      	beq.n	8002fa8 <UART_SetConfig+0x1f0>
 8002f7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f7c:	d818      	bhi.n	8002fb0 <UART_SetConfig+0x1f8>
 8002f7e:	2b80      	cmp	r3, #128	@ 0x80
 8002f80:	d00a      	beq.n	8002f98 <UART_SetConfig+0x1e0>
 8002f82:	2b80      	cmp	r3, #128	@ 0x80
 8002f84:	d814      	bhi.n	8002fb0 <UART_SetConfig+0x1f8>
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <UART_SetConfig+0x1d8>
 8002f8a:	2b40      	cmp	r3, #64	@ 0x40
 8002f8c:	d008      	beq.n	8002fa0 <UART_SetConfig+0x1e8>
 8002f8e:	e00f      	b.n	8002fb0 <UART_SetConfig+0x1f8>
 8002f90:	2300      	movs	r3, #0
 8002f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f96:	e082      	b.n	800309e <UART_SetConfig+0x2e6>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f9e:	e07e      	b.n	800309e <UART_SetConfig+0x2e6>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fa6:	e07a      	b.n	800309e <UART_SetConfig+0x2e6>
 8002fa8:	2308      	movs	r3, #8
 8002faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fae:	e076      	b.n	800309e <UART_SetConfig+0x2e6>
 8002fb0:	2310      	movs	r3, #16
 8002fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fb6:	e072      	b.n	800309e <UART_SetConfig+0x2e6>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a35      	ldr	r2, [pc, #212]	@ (8003094 <UART_SetConfig+0x2dc>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d12a      	bne.n	8003018 <UART_SetConfig+0x260>
 8002fc2:	4b30      	ldr	r3, [pc, #192]	@ (8003084 <UART_SetConfig+0x2cc>)
 8002fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fd0:	d01a      	beq.n	8003008 <UART_SetConfig+0x250>
 8002fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fd6:	d81b      	bhi.n	8003010 <UART_SetConfig+0x258>
 8002fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fdc:	d00c      	beq.n	8002ff8 <UART_SetConfig+0x240>
 8002fde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fe2:	d815      	bhi.n	8003010 <UART_SetConfig+0x258>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <UART_SetConfig+0x238>
 8002fe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fec:	d008      	beq.n	8003000 <UART_SetConfig+0x248>
 8002fee:	e00f      	b.n	8003010 <UART_SetConfig+0x258>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ff6:	e052      	b.n	800309e <UART_SetConfig+0x2e6>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ffe:	e04e      	b.n	800309e <UART_SetConfig+0x2e6>
 8003000:	2304      	movs	r3, #4
 8003002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003006:	e04a      	b.n	800309e <UART_SetConfig+0x2e6>
 8003008:	2308      	movs	r3, #8
 800300a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800300e:	e046      	b.n	800309e <UART_SetConfig+0x2e6>
 8003010:	2310      	movs	r3, #16
 8003012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003016:	e042      	b.n	800309e <UART_SetConfig+0x2e6>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a17      	ldr	r2, [pc, #92]	@ (800307c <UART_SetConfig+0x2c4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d13a      	bne.n	8003098 <UART_SetConfig+0x2e0>
 8003022:	4b18      	ldr	r3, [pc, #96]	@ (8003084 <UART_SetConfig+0x2cc>)
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003028:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800302c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003030:	d01a      	beq.n	8003068 <UART_SetConfig+0x2b0>
 8003032:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003036:	d81b      	bhi.n	8003070 <UART_SetConfig+0x2b8>
 8003038:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800303c:	d00c      	beq.n	8003058 <UART_SetConfig+0x2a0>
 800303e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003042:	d815      	bhi.n	8003070 <UART_SetConfig+0x2b8>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <UART_SetConfig+0x298>
 8003048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304c:	d008      	beq.n	8003060 <UART_SetConfig+0x2a8>
 800304e:	e00f      	b.n	8003070 <UART_SetConfig+0x2b8>
 8003050:	2300      	movs	r3, #0
 8003052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003056:	e022      	b.n	800309e <UART_SetConfig+0x2e6>
 8003058:	2302      	movs	r3, #2
 800305a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800305e:	e01e      	b.n	800309e <UART_SetConfig+0x2e6>
 8003060:	2304      	movs	r3, #4
 8003062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003066:	e01a      	b.n	800309e <UART_SetConfig+0x2e6>
 8003068:	2308      	movs	r3, #8
 800306a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800306e:	e016      	b.n	800309e <UART_SetConfig+0x2e6>
 8003070:	2310      	movs	r3, #16
 8003072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003076:	e012      	b.n	800309e <UART_SetConfig+0x2e6>
 8003078:	efff69f3 	.word	0xefff69f3
 800307c:	40008000 	.word	0x40008000
 8003080:	40013800 	.word	0x40013800
 8003084:	40021000 	.word	0x40021000
 8003088:	40004400 	.word	0x40004400
 800308c:	40004800 	.word	0x40004800
 8003090:	40004c00 	.word	0x40004c00
 8003094:	40005000 	.word	0x40005000
 8003098:	2310      	movs	r3, #16
 800309a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a9f      	ldr	r2, [pc, #636]	@ (8003320 <UART_SetConfig+0x568>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d17a      	bne.n	800319e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	d824      	bhi.n	80030fa <UART_SetConfig+0x342>
 80030b0:	a201      	add	r2, pc, #4	@ (adr r2, 80030b8 <UART_SetConfig+0x300>)
 80030b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b6:	bf00      	nop
 80030b8:	080030dd 	.word	0x080030dd
 80030bc:	080030fb 	.word	0x080030fb
 80030c0:	080030e5 	.word	0x080030e5
 80030c4:	080030fb 	.word	0x080030fb
 80030c8:	080030eb 	.word	0x080030eb
 80030cc:	080030fb 	.word	0x080030fb
 80030d0:	080030fb 	.word	0x080030fb
 80030d4:	080030fb 	.word	0x080030fb
 80030d8:	080030f3 	.word	0x080030f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030dc:	f7fe ff84 	bl	8001fe8 <HAL_RCC_GetPCLK1Freq>
 80030e0:	61f8      	str	r0, [r7, #28]
        break;
 80030e2:	e010      	b.n	8003106 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030e4:	4b8f      	ldr	r3, [pc, #572]	@ (8003324 <UART_SetConfig+0x56c>)
 80030e6:	61fb      	str	r3, [r7, #28]
        break;
 80030e8:	e00d      	b.n	8003106 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030ea:	f7fe fee5 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 80030ee:	61f8      	str	r0, [r7, #28]
        break;
 80030f0:	e009      	b.n	8003106 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030f6:	61fb      	str	r3, [r7, #28]
        break;
 80030f8:	e005      	b.n	8003106 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003104:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 80fb 	beq.w	8003304 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	69fa      	ldr	r2, [r7, #28]
 800311a:	429a      	cmp	r2, r3
 800311c:	d305      	bcc.n	800312a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003124:	69fa      	ldr	r2, [r7, #28]
 8003126:	429a      	cmp	r2, r3
 8003128:	d903      	bls.n	8003132 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003130:	e0e8      	b.n	8003304 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	2200      	movs	r2, #0
 8003136:	461c      	mov	r4, r3
 8003138:	4615      	mov	r5, r2
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	022b      	lsls	r3, r5, #8
 8003144:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003148:	0222      	lsls	r2, r4, #8
 800314a:	68f9      	ldr	r1, [r7, #12]
 800314c:	6849      	ldr	r1, [r1, #4]
 800314e:	0849      	lsrs	r1, r1, #1
 8003150:	2000      	movs	r0, #0
 8003152:	4688      	mov	r8, r1
 8003154:	4681      	mov	r9, r0
 8003156:	eb12 0a08 	adds.w	sl, r2, r8
 800315a:	eb43 0b09 	adc.w	fp, r3, r9
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	603b      	str	r3, [r7, #0]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	e9d7 2300 	ldrd	r2, r3, [r7]
 800316c:	4650      	mov	r0, sl
 800316e:	4659      	mov	r1, fp
 8003170:	f7fd f92e 	bl	80003d0 <__aeabi_uldivmod>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4613      	mov	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003182:	d308      	bcc.n	8003196 <UART_SetConfig+0x3de>
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800318a:	d204      	bcs.n	8003196 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	60da      	str	r2, [r3, #12]
 8003194:	e0b6      	b.n	8003304 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800319c:	e0b2      	b.n	8003304 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031a6:	d15e      	bne.n	8003266 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80031a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80031ac:	2b08      	cmp	r3, #8
 80031ae:	d828      	bhi.n	8003202 <UART_SetConfig+0x44a>
 80031b0:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <UART_SetConfig+0x400>)
 80031b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b6:	bf00      	nop
 80031b8:	080031dd 	.word	0x080031dd
 80031bc:	080031e5 	.word	0x080031e5
 80031c0:	080031ed 	.word	0x080031ed
 80031c4:	08003203 	.word	0x08003203
 80031c8:	080031f3 	.word	0x080031f3
 80031cc:	08003203 	.word	0x08003203
 80031d0:	08003203 	.word	0x08003203
 80031d4:	08003203 	.word	0x08003203
 80031d8:	080031fb 	.word	0x080031fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031dc:	f7fe ff04 	bl	8001fe8 <HAL_RCC_GetPCLK1Freq>
 80031e0:	61f8      	str	r0, [r7, #28]
        break;
 80031e2:	e014      	b.n	800320e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031e4:	f7fe ff16 	bl	8002014 <HAL_RCC_GetPCLK2Freq>
 80031e8:	61f8      	str	r0, [r7, #28]
        break;
 80031ea:	e010      	b.n	800320e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031ec:	4b4d      	ldr	r3, [pc, #308]	@ (8003324 <UART_SetConfig+0x56c>)
 80031ee:	61fb      	str	r3, [r7, #28]
        break;
 80031f0:	e00d      	b.n	800320e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f2:	f7fe fe61 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 80031f6:	61f8      	str	r0, [r7, #28]
        break;
 80031f8:	e009      	b.n	800320e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031fe:	61fb      	str	r3, [r7, #28]
        break;
 8003200:	e005      	b.n	800320e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800320c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d077      	beq.n	8003304 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005a      	lsls	r2, r3, #1
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	085b      	lsrs	r3, r3, #1
 800321e:	441a      	add	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	fbb2 f3f3 	udiv	r3, r2, r3
 8003228:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	2b0f      	cmp	r3, #15
 800322e:	d916      	bls.n	800325e <UART_SetConfig+0x4a6>
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003236:	d212      	bcs.n	800325e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	b29b      	uxth	r3, r3
 800323c:	f023 030f 	bic.w	r3, r3, #15
 8003240:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	085b      	lsrs	r3, r3, #1
 8003246:	b29b      	uxth	r3, r3
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	b29a      	uxth	r2, r3
 800324e:	8afb      	ldrh	r3, [r7, #22]
 8003250:	4313      	orrs	r3, r2
 8003252:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	8afa      	ldrh	r2, [r7, #22]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	e052      	b.n	8003304 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003264:	e04e      	b.n	8003304 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003266:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800326a:	2b08      	cmp	r3, #8
 800326c:	d827      	bhi.n	80032be <UART_SetConfig+0x506>
 800326e:	a201      	add	r2, pc, #4	@ (adr r2, 8003274 <UART_SetConfig+0x4bc>)
 8003270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003274:	08003299 	.word	0x08003299
 8003278:	080032a1 	.word	0x080032a1
 800327c:	080032a9 	.word	0x080032a9
 8003280:	080032bf 	.word	0x080032bf
 8003284:	080032af 	.word	0x080032af
 8003288:	080032bf 	.word	0x080032bf
 800328c:	080032bf 	.word	0x080032bf
 8003290:	080032bf 	.word	0x080032bf
 8003294:	080032b7 	.word	0x080032b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003298:	f7fe fea6 	bl	8001fe8 <HAL_RCC_GetPCLK1Freq>
 800329c:	61f8      	str	r0, [r7, #28]
        break;
 800329e:	e014      	b.n	80032ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032a0:	f7fe feb8 	bl	8002014 <HAL_RCC_GetPCLK2Freq>
 80032a4:	61f8      	str	r0, [r7, #28]
        break;
 80032a6:	e010      	b.n	80032ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003324 <UART_SetConfig+0x56c>)
 80032aa:	61fb      	str	r3, [r7, #28]
        break;
 80032ac:	e00d      	b.n	80032ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ae:	f7fe fe03 	bl	8001eb8 <HAL_RCC_GetSysClockFreq>
 80032b2:	61f8      	str	r0, [r7, #28]
        break;
 80032b4:	e009      	b.n	80032ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ba:	61fb      	str	r3, [r7, #28]
        break;
 80032bc:	e005      	b.n	80032ca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80032c8:	bf00      	nop
    }

    if (pclk != 0U)
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d019      	beq.n	8003304 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	085a      	lsrs	r2, r3, #1
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	441a      	add	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b0f      	cmp	r3, #15
 80032e8:	d909      	bls.n	80032fe <UART_SetConfig+0x546>
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f0:	d205      	bcs.n	80032fe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60da      	str	r2, [r3, #12]
 80032fc:	e002      	b.n	8003304 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003310:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003314:	4618      	mov	r0, r3
 8003316:	3728      	adds	r7, #40	@ 0x28
 8003318:	46bd      	mov	sp, r7
 800331a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800331e:	bf00      	nop
 8003320:	40008000 	.word	0x40008000
 8003324:	00f42400 	.word	0x00f42400

08003328 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00a      	beq.n	8003352 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00a      	beq.n	8003374 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	430a      	orrs	r2, r1
 8003372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00a      	beq.n	8003396 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00a      	beq.n	80033b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	f003 0310 	and.w	r3, r3, #16
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00a      	beq.n	80033da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003404:	2b00      	cmp	r3, #0
 8003406:	d01a      	beq.n	800343e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003426:	d10a      	bne.n	800343e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00a      	beq.n	8003460 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]
  }
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b098      	sub	sp, #96	@ 0x60
 8003470:	af02      	add	r7, sp, #8
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800347c:	f7fd fcbe 	bl	8000dfc <HAL_GetTick>
 8003480:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b08      	cmp	r3, #8
 800348e:	d12e      	bne.n	80034ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003490:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003498:	2200      	movs	r2, #0
 800349a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f88c 	bl	80035bc <UART_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d021      	beq.n	80034ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b2:	e853 3f00 	ldrex	r3, [r3]
 80034b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034be:	653b      	str	r3, [r7, #80]	@ 0x50
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	461a      	mov	r2, r3
 80034c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80034ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034d0:	e841 2300 	strex	r3, r2, [r1]
 80034d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1e6      	bne.n	80034aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2220      	movs	r2, #32
 80034e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e062      	b.n	80035b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d149      	bne.n	8003590 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003504:	2200      	movs	r2, #0
 8003506:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f856 	bl	80035bc <UART_WaitOnFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d03c      	beq.n	8003590 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	e853 3f00 	ldrex	r3, [r3]
 8003522:	623b      	str	r3, [r7, #32]
   return(result);
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800352a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003534:	633b      	str	r3, [r7, #48]	@ 0x30
 8003536:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003538:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800353a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800353c:	e841 2300 	strex	r3, r2, [r1]
 8003540:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1e6      	bne.n	8003516 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3308      	adds	r3, #8
 800354e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	60fb      	str	r3, [r7, #12]
   return(result);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0301 	bic.w	r3, r3, #1
 800355e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3308      	adds	r3, #8
 8003566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003568:	61fa      	str	r2, [r7, #28]
 800356a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	69b9      	ldr	r1, [r7, #24]
 800356e:	69fa      	ldr	r2, [r7, #28]
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	617b      	str	r3, [r7, #20]
   return(result);
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e5      	bne.n	8003548 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e011      	b.n	80035b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2220      	movs	r2, #32
 8003594:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3758      	adds	r7, #88	@ 0x58
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	4613      	mov	r3, r2
 80035ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035cc:	e04f      	b.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d4:	d04b      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d6:	f7fd fc11 	bl	8000dfc <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d302      	bcc.n	80035ec <UART_WaitOnFlagUntilTimeout+0x30>
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e04e      	b.n	800368e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0304 	and.w	r3, r3, #4
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d037      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b80      	cmp	r3, #128	@ 0x80
 8003602:	d034      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b40      	cmp	r3, #64	@ 0x40
 8003608:	d031      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b08      	cmp	r3, #8
 8003616:	d110      	bne.n	800363a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2208      	movs	r2, #8
 800361e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 f838 	bl	8003696 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2208      	movs	r2, #8
 800362a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e029      	b.n	800368e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003644:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003648:	d111      	bne.n	800366e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003652:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 f81e 	bl	8003696 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e00f      	b.n	800368e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	69da      	ldr	r2, [r3, #28]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4013      	ands	r3, r2
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	429a      	cmp	r2, r3
 800367c:	bf0c      	ite	eq
 800367e:	2301      	moveq	r3, #1
 8003680:	2300      	movne	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	429a      	cmp	r2, r3
 800368a:	d0a0      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003696:	b480      	push	{r7}
 8003698:	b095      	sub	sp, #84	@ 0x54
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a6:	e853 3f00 	ldrex	r3, [r3]
 80036aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	461a      	mov	r2, r3
 80036ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80036be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036c4:	e841 2300 	strex	r3, r2, [r1]
 80036c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1e6      	bne.n	800369e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	3308      	adds	r3, #8
 80036d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	e853 3f00 	ldrex	r3, [r3]
 80036de:	61fb      	str	r3, [r7, #28]
   return(result);
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f023 0301 	bic.w	r3, r3, #1
 80036e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	3308      	adds	r3, #8
 80036ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036f8:	e841 2300 	strex	r3, r2, [r1]
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1e5      	bne.n	80036d0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003708:	2b01      	cmp	r3, #1
 800370a:	d118      	bne.n	800373e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	60bb      	str	r3, [r7, #8]
   return(result);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f023 0310 	bic.w	r3, r3, #16
 8003720:	647b      	str	r3, [r7, #68]	@ 0x44
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372e:	6979      	ldr	r1, [r7, #20]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	e841 2300 	strex	r3, r2, [r1]
 8003736:	613b      	str	r3, [r7, #16]
   return(result);
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1e6      	bne.n	800370c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003752:	bf00      	nop
 8003754:	3754      	adds	r7, #84	@ 0x54
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <App_TaskCreateHook>:
* Note(s)     : (1) Interrupts are disabled during this call.
*********************************************************************************************************
*/

void  App_TaskCreateHook (OS_TCB *ptcb)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <App_TaskDelHook>:
* Note(s)     : (1) Interrupts are disabled during this call.
*********************************************************************************************************
*/

void  App_TaskDelHook (OS_TCB *ptcb)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 800377a:	bf00      	nop
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <App_TaskIdleHook>:
*********************************************************************************************************
*/

#if OS_VERSION >= 251
void  App_TaskIdleHook (void)
{
 8003786:	b480      	push	{r7}
 8003788:	af00      	add	r7, sp, #0
}
 800378a:	bf00      	nop
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <App_TaskStatHook>:
* Argument(s) : none.
*********************************************************************************************************
*/

void  App_TaskStatHook (void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
}
 8003798:	bf00      	nop
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <App_TaskReturnHook>:
*/


#if OS_VERSION >= 289
void  App_TaskReturnHook (OS_TCB  *ptcb)
{
 80037a2:	b480      	push	{r7}
 80037a4:	b083      	sub	sp, #12
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <App_TaskSwHook>:
*********************************************************************************************************
*/

#if OS_TASK_SW_HOOK_EN > 0
void  App_TaskSwHook (void)
{
 80037b6:	b480      	push	{r7}
 80037b8:	af00      	add	r7, sp, #0

}
 80037ba:	bf00      	nop
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <App_TCBInitHook>:
*********************************************************************************************************
*/

#if OS_VERSION >= 204
void  App_TCBInitHook (OS_TCB *ptcb)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
    (void)ptcb;
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <App_TimeTickHook>:
*********************************************************************************************************
*/

#if OS_TIME_TICK_HOOK_EN > 0
void  App_TimeTickHook (void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0

}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <OSInitHookBegin>:
*                 b) Set bits ASPEN and LSPEN in FPCCR register.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSInitHookBegin (void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
    OS_STK  *pstk;
#if (OS_CPU_ARM_FP_EN > 0u)
    INT32U   reg_val;
#endif
                                                                /* Clear exception stack for stack checking.            */
    pstk = &OS_CPU_ExceptStk[0];
 80037ee:	4b19      	ldr	r3, [pc, #100]	@ (8003854 <OSInitHookBegin+0x6c>)
 80037f0:	60bb      	str	r3, [r7, #8]
    size = OS_CPU_EXCEPT_STK_SIZE;
 80037f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037f6:	60fb      	str	r3, [r7, #12]
    while (size > 0u) {
 80037f8:	e007      	b.n	800380a <OSInitHookBegin+0x22>
        size--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	3b01      	subs	r3, #1
 80037fe:	60fb      	str	r3, [r7, #12]
       *pstk++ = (OS_STK)0;
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	1d1a      	adds	r2, r3, #4
 8003804:	60ba      	str	r2, [r7, #8]
 8003806:	2200      	movs	r2, #0
 8003808:	601a      	str	r2, [r3, #0]
    while (size > 0u) {
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f4      	bne.n	80037fa <OSInitHookBegin+0x12>
    }

                                                                /* Align the ISR stack to 8-bytes                       */
    OS_CPU_ExceptStkBase = (OS_STK *)&OS_CPU_ExceptStk[OS_CPU_EXCEPT_STK_SIZE];
 8003810:	4b11      	ldr	r3, [pc, #68]	@ (8003858 <OSInitHookBegin+0x70>)
 8003812:	4a12      	ldr	r2, [pc, #72]	@ (800385c <OSInitHookBegin+0x74>)
 8003814:	601a      	str	r2, [r3, #0]
    OS_CPU_ExceptStkBase = (OS_STK *)((OS_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);
 8003816:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <OSInitHookBegin+0x70>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 0307 	bic.w	r3, r3, #7
 800381e:	461a      	mov	r2, r3
 8003820:	4b0d      	ldr	r3, [pc, #52]	@ (8003858 <OSInitHookBegin+0x70>)
 8003822:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
    reg_val = OS_CPU_CM_FP_FPCCR;                               /* Check the floating point mode.                       */
 8003824:	4b0e      	ldr	r3, [pc, #56]	@ (8003860 <OSInitHookBegin+0x78>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	607b      	str	r3, [r7, #4]
    if ((reg_val & OS_CPU_CM_FPCCR_LAZY_STK) != OS_CPU_CM_FPCCR_LAZY_STK) {
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8003830:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003834:	d001      	beq.n	800383a <OSInitHookBegin+0x52>
        while (1u) {                                            /* See Note (2).                                        */
 8003836:	bf00      	nop
 8003838:	e7fd      	b.n	8003836 <OSInitHookBegin+0x4e>
        }
    }
#endif

#if OS_TMR_EN > 0u
    OSTmrCtr = 0u;
 800383a:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <OSInitHookBegin+0x7c>)
 800383c:	2200      	movs	r2, #0
 800383e:	801a      	strh	r2, [r3, #0]
#endif

                                                                /* Set BASEPRI boundary from the configuration.         */
    OS_KA_BASEPRI_Boundary = (INT32U)(CPU_CFG_KA_IPL_BOUNDARY << (8u - CPU_CFG_NVIC_PRIO_BITS));
 8003840:	4b09      	ldr	r3, [pc, #36]	@ (8003868 <OSInitHookBegin+0x80>)
 8003842:	2240      	movs	r2, #64	@ 0x40
 8003844:	601a      	str	r2, [r3, #0]
}
 8003846:	bf00      	nop
 8003848:	3714      	adds	r7, #20
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	20000d20 	.word	0x20000d20
 8003858:	20001120 	.word	0x20001120
 800385c:	20001120 	.word	0x20001120
 8003860:	e000ef34 	.word	0xe000ef34
 8003864:	20001124 	.word	0x20001124
 8003868:	20001128 	.word	0x20001128

0800386c <OSInitHookEnd>:
* Note(s)    : 1) Interrupts should be disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSInitHookEnd (void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0

}
 8003870:	bf00      	nop
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <OSTaskCreateHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskCreateHook (OS_TCB *ptcb)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b082      	sub	sp, #8
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskCreateHook(ptcb);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff ff6b 	bl	800375e <App_TaskCreateHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 8003888:	bf00      	nop
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <OSTaskDelHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskDelHook (OS_TCB *ptcb)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskDelHook(ptcb);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff ff6a 	bl	8003772 <App_TaskDelHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 800389e:	bf00      	nop
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <OSTaskIdleHook>:
* Note(s)    : 1) Interrupts are enabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTaskIdleHook (void)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TaskIdleHook();
 80038aa:	f7ff ff6c 	bl	8003786 <App_TaskIdleHook>
#endif
}
 80038ae:	bf00      	nop
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <OSTaskReturnHook>:
*********************************************************************************************************
*/

#if OS_CPU_HOOKS_EN > 0u
void  OSTaskReturnHook (OS_TCB  *ptcb)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TaskReturnHook(ptcb);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff ff71 	bl	80037a2 <App_TaskReturnHook>
#else
    (void)ptcb;
#endif
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <OSTaskStatHook>:
*********************************************************************************************************
*/

#if OS_CPU_HOOKS_EN > 0u
void  OSTaskStatHook (void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TaskStatHook();
 80038cc:	f7ff ff62 	bl	8003794 <App_TaskStatHook>
#endif
}
 80038d0:	bf00      	nop
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <OSTaskStkInit>:

OS_STK  *OSTaskStkInit (void    (*task)(void *p_arg),
                        void     *p_arg,
                        OS_STK   *ptos,
                        INT16U    opt)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
 80038e0:	807b      	strh	r3, [r7, #2]
    OS_STK  *p_stk;


    (void)opt;                                                  /* 'opt' is not used, prevent warning                   */
    p_stk      = ptos + 1u;                                     /* Load stack pointer                                   */
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3304      	adds	r3, #4
 80038e6:	617b      	str	r3, [r7, #20]
                                                                /* Align the stack to 8-bytes.                          */
    p_stk      = (OS_STK *)((OS_STK)(p_stk) & 0xFFFFFFF8u);
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f023 0307 	bic.w	r3, r3, #7
 80038ee:	617b      	str	r3, [r7, #20]
                                                                /* Registers stacked as if auto-saved on exception      */
#if (OS_CPU_ARM_FP_EN > 0u)                                     /* FPU auto-saved registers.                            */
     --p_stk;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	3b04      	subs	r3, #4
 80038f4:	617b      	str	r3, [r7, #20]
    *(--p_stk) = (OS_STK)0x02000000u;                           /* FPSCR                                                */
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	3b04      	subs	r3, #4
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003902:	601a      	str	r2, [r3, #0]
                                                                /* Initialize S0-S15 floating point registers           */
    *(--p_stk) = (OS_STK)0x41700000u;                           /* S15                                                  */
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	3b04      	subs	r3, #4
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	4a93      	ldr	r2, [pc, #588]	@ (8003b5c <OSTaskStkInit+0x288>)
 800390e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41600000u;                           /* S14                                                  */
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	3b04      	subs	r3, #4
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	4a91      	ldr	r2, [pc, #580]	@ (8003b60 <OSTaskStkInit+0x28c>)
 800391a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41500000u;                           /* S13                                                  */
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	3b04      	subs	r3, #4
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	4a8f      	ldr	r2, [pc, #572]	@ (8003b64 <OSTaskStkInit+0x290>)
 8003926:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41400000u;                           /* S12                                                  */
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	3b04      	subs	r3, #4
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	4a8d      	ldr	r2, [pc, #564]	@ (8003b68 <OSTaskStkInit+0x294>)
 8003932:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41300000u;                           /* S11                                                  */
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	3b04      	subs	r3, #4
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	4a8b      	ldr	r2, [pc, #556]	@ (8003b6c <OSTaskStkInit+0x298>)
 800393e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41200000u;                           /* S10                                                  */
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	3b04      	subs	r3, #4
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	4a89      	ldr	r2, [pc, #548]	@ (8003b70 <OSTaskStkInit+0x29c>)
 800394a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41100000u;                           /* S9                                                   */
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	3b04      	subs	r3, #4
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	4a87      	ldr	r2, [pc, #540]	@ (8003b74 <OSTaskStkInit+0x2a0>)
 8003956:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41000000u;                           /* S8                                                   */
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	3b04      	subs	r3, #4
 800395c:	617b      	str	r3, [r7, #20]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8003964:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40E00000u;                           /* S7                                                   */
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	3b04      	subs	r3, #4
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	4a82      	ldr	r2, [pc, #520]	@ (8003b78 <OSTaskStkInit+0x2a4>)
 8003970:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40C00000u;                           /* S6                                                   */
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	3b04      	subs	r3, #4
 8003976:	617b      	str	r3, [r7, #20]
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	4a80      	ldr	r2, [pc, #512]	@ (8003b7c <OSTaskStkInit+0x2a8>)
 800397c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40A00000u;                           /* S5                                                   */
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	3b04      	subs	r3, #4
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	4a7e      	ldr	r2, [pc, #504]	@ (8003b80 <OSTaskStkInit+0x2ac>)
 8003988:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40800000u;                           /* S4                                                   */
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	3b04      	subs	r3, #4
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8003996:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40400000u;                           /* S3                                                   */
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	3b04      	subs	r3, #4
 800399c:	617b      	str	r3, [r7, #20]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	4a78      	ldr	r2, [pc, #480]	@ (8003b84 <OSTaskStkInit+0x2b0>)
 80039a2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x40000000u;                           /* S2                                                   */
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	3b04      	subs	r3, #4
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80039b0:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x3F800000u;                           /* S1                                                   */
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	3b04      	subs	r3, #4
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80039be:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x00000000u;                           /* S0                                                   */
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	3b04      	subs	r3, #4
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
#endif
    *(--p_stk) = (OS_STK)0x01000000uL;                          /* xPSR                                                 */
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	3b04      	subs	r3, #4
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80039d8:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)task;                                  /* Entry Point                                          */
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3b04      	subs	r3, #4
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)OS_TaskReturn;                         /* R14 (LR)                                             */
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	3b04      	subs	r3, #4
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	4a66      	ldr	r2, [pc, #408]	@ (8003b88 <OSTaskStkInit+0x2b4>)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x12121212uL;                          /* R12                                                  */
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	3b04      	subs	r3, #4
 80039f6:	617b      	str	r3, [r7, #20]
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 80039fe:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x03030303uL;                          /* R3                                                   */
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	3b04      	subs	r3, #4
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8003a0c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x02020202uL;                          /* R2                                                   */
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	3b04      	subs	r3, #4
 8003a12:	617b      	str	r3, [r7, #20]
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8003a1a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x01010101uL;                          /* R1                                                   */
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3b04      	subs	r3, #4
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8003a28:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)p_arg;                                 /* R0 : argument                                        */
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	3b04      	subs	r3, #4
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
    *(--p_stk) = (OS_STK)0xFFFFFFEDuL;                          /* R14: EXEC_RETURN; See Note 5                         */
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	3b04      	subs	r3, #4
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f06f 0212 	mvn.w	r2, #18
 8003a42:	601a      	str	r2, [r3, #0]
#else
    *(--p_stk) = (OS_STK)0xFFFFFFFDuL;                          /* R14: EXEC_RETURN; See Note 5                         */
#endif
                                                                /* Remaining registers saved on process stack           */
    *(--p_stk) = (OS_STK)0x11111111uL;                          /* R11                                                  */
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	3b04      	subs	r3, #4
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8003a50:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x10101010uL;                          /* R10                                                  */
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	3b04      	subs	r3, #4
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8003a5e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x09090909uL;                          /* R9                                                   */
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	3b04      	subs	r3, #4
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8003a6c:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x08080808uL;                          /* R8                                                   */
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	3b04      	subs	r3, #4
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8003a7a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x07070707uL;                          /* R7                                                   */
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	3b04      	subs	r3, #4
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8003a88:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x06060606uL;                          /* R6                                                   */
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	3b04      	subs	r3, #4
 8003a8e:	617b      	str	r3, [r7, #20]
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8003a96:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x05050505uL;                          /* R5                                                   */
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	3b04      	subs	r3, #4
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8003aa4:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x04040404uL;                          /* R4                                                   */
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	3b04      	subs	r3, #4
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8003ab2:	601a      	str	r2, [r3, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
                                                                /* Initialize S16-S31 floating point registers          */
    *(--p_stk) = (OS_STK)0x41F80000u;                           /* S31                                                  */
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3b04      	subs	r3, #4
 8003ab8:	617b      	str	r3, [r7, #20]
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	4a33      	ldr	r2, [pc, #204]	@ (8003b8c <OSTaskStkInit+0x2b8>)
 8003abe:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41F00000u;                           /* S30                                                  */
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	3b04      	subs	r3, #4
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	4a31      	ldr	r2, [pc, #196]	@ (8003b90 <OSTaskStkInit+0x2bc>)
 8003aca:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41E80000u;                           /* S29                                                  */
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	3b04      	subs	r3, #4
 8003ad0:	617b      	str	r3, [r7, #20]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	4a2f      	ldr	r2, [pc, #188]	@ (8003b94 <OSTaskStkInit+0x2c0>)
 8003ad6:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41E00000u;                           /* S28                                                  */
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	3b04      	subs	r3, #4
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8003b98 <OSTaskStkInit+0x2c4>)
 8003ae2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41D80000u;                           /* S27                                                  */
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	3b04      	subs	r3, #4
 8003ae8:	617b      	str	r3, [r7, #20]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	4a2b      	ldr	r2, [pc, #172]	@ (8003b9c <OSTaskStkInit+0x2c8>)
 8003aee:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41D00000u;                           /* S26                                                  */
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	3b04      	subs	r3, #4
 8003af4:	617b      	str	r3, [r7, #20]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	4a29      	ldr	r2, [pc, #164]	@ (8003ba0 <OSTaskStkInit+0x2cc>)
 8003afa:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41C80000u;                           /* S25                                                  */
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	3b04      	subs	r3, #4
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	4a27      	ldr	r2, [pc, #156]	@ (8003ba4 <OSTaskStkInit+0x2d0>)
 8003b06:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41C00000u;                           /* S24                                                  */
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	3b04      	subs	r3, #4
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	4a25      	ldr	r2, [pc, #148]	@ (8003ba8 <OSTaskStkInit+0x2d4>)
 8003b12:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41B80000u;                           /* S23                                                  */
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3b04      	subs	r3, #4
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	4a23      	ldr	r2, [pc, #140]	@ (8003bac <OSTaskStkInit+0x2d8>)
 8003b1e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41B00000u;                           /* S22                                                  */
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3b04      	subs	r3, #4
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	4a21      	ldr	r2, [pc, #132]	@ (8003bb0 <OSTaskStkInit+0x2dc>)
 8003b2a:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41A80000u;                           /* S21                                                  */
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	3b04      	subs	r3, #4
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	4a1f      	ldr	r2, [pc, #124]	@ (8003bb4 <OSTaskStkInit+0x2e0>)
 8003b36:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41A00000u;                           /* S20                                                  */
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	3b04      	subs	r3, #4
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <OSTaskStkInit+0x2e4>)
 8003b42:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41980000u;                           /* S19                                                  */
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	3b04      	subs	r3, #4
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bbc <OSTaskStkInit+0x2e8>)
 8003b4e:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41900000u;                           /* S18                                                  */
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	3b04      	subs	r3, #4
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	e032      	b.n	8003bc0 <OSTaskStkInit+0x2ec>
 8003b5a:	bf00      	nop
 8003b5c:	41700000 	.word	0x41700000
 8003b60:	41600000 	.word	0x41600000
 8003b64:	41500000 	.word	0x41500000
 8003b68:	41400000 	.word	0x41400000
 8003b6c:	41300000 	.word	0x41300000
 8003b70:	41200000 	.word	0x41200000
 8003b74:	41100000 	.word	0x41100000
 8003b78:	40e00000 	.word	0x40e00000
 8003b7c:	40c00000 	.word	0x40c00000
 8003b80:	40a00000 	.word	0x40a00000
 8003b84:	40400000 	.word	0x40400000
 8003b88:	08005775 	.word	0x08005775
 8003b8c:	41f80000 	.word	0x41f80000
 8003b90:	41f00000 	.word	0x41f00000
 8003b94:	41e80000 	.word	0x41e80000
 8003b98:	41e00000 	.word	0x41e00000
 8003b9c:	41d80000 	.word	0x41d80000
 8003ba0:	41d00000 	.word	0x41d00000
 8003ba4:	41c80000 	.word	0x41c80000
 8003ba8:	41c00000 	.word	0x41c00000
 8003bac:	41b80000 	.word	0x41b80000
 8003bb0:	41b00000 	.word	0x41b00000
 8003bb4:	41a80000 	.word	0x41a80000
 8003bb8:	41a00000 	.word	0x41a00000
 8003bbc:	41980000 	.word	0x41980000
 8003bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8003bec <OSTaskStkInit+0x318>)
 8003bc2:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41880000u;                           /* S17                                                  */
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	3b04      	subs	r3, #4
 8003bc8:	617b      	str	r3, [r7, #20]
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	4a08      	ldr	r2, [pc, #32]	@ (8003bf0 <OSTaskStkInit+0x31c>)
 8003bce:	601a      	str	r2, [r3, #0]
    *(--p_stk) = (OS_STK)0x41800000u;                           /* S16                                                  */
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	3b04      	subs	r3, #4
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8003bdc:	601a      	str	r2, [r3, #0]
#endif

    return (p_stk);
 8003bde:	697b      	ldr	r3, [r7, #20]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	41900000 	.word	0x41900000
 8003bf0:	41880000 	.word	0x41880000

08003bf4 <OSTaskSwHook>:
*                 task being switched out (i.e. the preempted task).
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0u) && (OS_TASK_SW_HOOK_EN > 0u)
void  OSTaskSwHook (void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0

#if (OS_CPU_ARM_FP_EN > 0u)
    OS_CPU_FP_Reg_Push(OSTCBCur->OSTCBStkPtr);                  /* Push the FP registers of the current task.           */
 8003bf8:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <OSTaskSwHook+0x24>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fc fae6 	bl	80001d0 <OS_CPU_FP_Reg_Push>
#endif

#if OS_APP_HOOKS_EN > 0u
    App_TaskSwHook();
 8003c04:	f7ff fdd7 	bl	80037b6 <App_TaskSwHook>
#endif

    OS_TRACE_TASK_SWITCHED_IN(OSTCBHighRdy);

#if (OS_CPU_ARM_FP_EN > 0u)
    OS_CPU_FP_Reg_Pop(OSTCBHighRdy->OSTCBStkPtr);               /* Pop the FP registers of the highest ready task.      */
 8003c08:	4b04      	ldr	r3, [pc, #16]	@ (8003c1c <OSTaskSwHook+0x28>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fc fae7 	bl	80001e2 <OS_CPU_FP_Reg_Pop>
#endif
}
 8003c14:	bf00      	nop
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	200016a0 	.word	0x200016a0
 8003c1c:	200016a8 	.word	0x200016a8

08003c20 <OSTCBInitHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0u
void  OSTCBInitHook (OS_TCB *ptcb)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
#if OS_APP_HOOKS_EN > 0u
    App_TCBInitHook(ptcb);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f7ff fdcb 	bl	80037c4 <App_TCBInitHook>
#else
    (void)ptcb;                                                 /* Prevent compiler warning                             */
#endif
}
 8003c2e:	bf00      	nop
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <OSTimeTickHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0u) && (OS_TIME_TICK_HOOK_EN > 0u)
void  OSTimeTickHook (void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0u
    App_TimeTickHook();
 8003c3c:	f7ff fdcc 	bl	80037d8 <App_TimeTickHook>
#endif

#if OS_TMR_EN > 0u
    OSTmrCtr++;
 8003c40:	4b08      	ldr	r3, [pc, #32]	@ (8003c64 <OSTimeTickHook+0x2c>)
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	3301      	adds	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	4b06      	ldr	r3, [pc, #24]	@ (8003c64 <OSTimeTickHook+0x2c>)
 8003c4a:	801a      	strh	r2, [r3, #0]
    if (OSTmrCtr >= (OS_TICKS_PER_SEC / OS_TMR_CFG_TICKS_PER_SEC)) {
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <OSTimeTickHook+0x2c>)
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	2b09      	cmp	r3, #9
 8003c52:	d904      	bls.n	8003c5e <OSTimeTickHook+0x26>
        OSTmrCtr = 0u;
 8003c54:	4b03      	ldr	r3, [pc, #12]	@ (8003c64 <OSTimeTickHook+0x2c>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	801a      	strh	r2, [r3, #0]
        OSTmrSignal();
 8003c5a:	f001 fe75 	bl	8005948 <OSTmrSignal>
    }
#endif
}
 8003c5e:	bf00      	nop
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20001124 	.word	0x20001124

08003c68 <OS_CPU_SysTickHandler>:
* Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M vector table.
*********************************************************************************************************
*/

void  OS_CPU_SysTickHandler (void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                                    /* Allocate storage for CPU status register             */
    OS_CPU_SR  cpu_sr;
#endif


    OS_ENTER_CRITICAL();
 8003c6e:	2040      	movs	r0, #64	@ 0x40
 8003c70:	f7fc fabd 	bl	80001ee <OS_CPU_SR_Save>
 8003c74:	6078      	str	r0, [r7, #4]
    OSIntEnter();                                               /* Tell uC/OS-II that we are starting an ISR            */
 8003c76:	f000 f951 	bl	8003f1c <OSIntEnter>
    OS_EXIT_CRITICAL();
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fc fac5 	bl	800020a <OS_CPU_SR_Restore>

    OSTimeTick();                                               /* Call uC/OS-II's OSTimeTick()                         */
 8003c80:	f000 fa42 	bl	8004108 <OSTimeTick>

    OSIntExit();                                                /* Tell uC/OS-II that we are leaving the ISR            */
 8003c84:	f000 f964 	bl	8003f50 <OSIntExit>
}
 8003c88:	bf00      	nop
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <OSDebugInit>:
*********************************************************************************************************
*/

#if OS_DEBUG_EN > 0u
void  OSDebugInit (void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
    void  *ptemp;


    ptemp = (void *)&OSDebugEn;
 8003c96:	4b3c      	ldr	r3, [pc, #240]	@ (8003d88 <OSDebugInit+0xf8>)
 8003c98:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSEndiannessTest;
 8003c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d8c <OSDebugInit+0xfc>)
 8003c9c:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSEventMax;
 8003c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d90 <OSDebugInit+0x100>)
 8003ca0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventNameEn;
 8003ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8003d94 <OSDebugInit+0x104>)
 8003ca4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventEn;
 8003ca6:	4b3c      	ldr	r3, [pc, #240]	@ (8003d98 <OSDebugInit+0x108>)
 8003ca8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventSize;
 8003caa:	4b3c      	ldr	r3, [pc, #240]	@ (8003d9c <OSDebugInit+0x10c>)
 8003cac:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventTblSize;
 8003cae:	4b3c      	ldr	r3, [pc, #240]	@ (8003da0 <OSDebugInit+0x110>)
 8003cb0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSEventMultiEn;
 8003cb2:	4b3c      	ldr	r3, [pc, #240]	@ (8003da4 <OSDebugInit+0x114>)
 8003cb4:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSFlagEn;
 8003cb6:	4b3c      	ldr	r3, [pc, #240]	@ (8003da8 <OSDebugInit+0x118>)
 8003cb8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagGrpSize;
 8003cba:	4b3c      	ldr	r3, [pc, #240]	@ (8003dac <OSDebugInit+0x11c>)
 8003cbc:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagNodeSize;
 8003cbe:	4b3c      	ldr	r3, [pc, #240]	@ (8003db0 <OSDebugInit+0x120>)
 8003cc0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagWidth;
 8003cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8003db4 <OSDebugInit+0x124>)
 8003cc4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagMax;
 8003cc6:	4b3c      	ldr	r3, [pc, #240]	@ (8003db8 <OSDebugInit+0x128>)
 8003cc8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSFlagNameEn;
 8003cca:	4b3c      	ldr	r3, [pc, #240]	@ (8003dbc <OSDebugInit+0x12c>)
 8003ccc:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSLowestPrio;
 8003cce:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc0 <OSDebugInit+0x130>)
 8003cd0:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMboxEn;
 8003cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc4 <OSDebugInit+0x134>)
 8003cd4:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMemEn;
 8003cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc8 <OSDebugInit+0x138>)
 8003cd8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemMax;
 8003cda:	4b3c      	ldr	r3, [pc, #240]	@ (8003dcc <OSDebugInit+0x13c>)
 8003cdc:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemNameEn;
 8003cde:	4b3c      	ldr	r3, [pc, #240]	@ (8003dd0 <OSDebugInit+0x140>)
 8003ce0:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemSize;
 8003ce2:	4b3c      	ldr	r3, [pc, #240]	@ (8003dd4 <OSDebugInit+0x144>)
 8003ce4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSMemTblSize;
 8003ce6:	4b3c      	ldr	r3, [pc, #240]	@ (8003dd8 <OSDebugInit+0x148>)
 8003ce8:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSMutexEn;
 8003cea:	4b3c      	ldr	r3, [pc, #240]	@ (8003ddc <OSDebugInit+0x14c>)
 8003cec:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSPtrSize;
 8003cee:	4b3c      	ldr	r3, [pc, #240]	@ (8003de0 <OSDebugInit+0x150>)
 8003cf0:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSQEn;
 8003cf2:	4b3c      	ldr	r3, [pc, #240]	@ (8003de4 <OSDebugInit+0x154>)
 8003cf4:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSQMax;
 8003cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8003de8 <OSDebugInit+0x158>)
 8003cf8:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSQSize;
 8003cfa:	4b3c      	ldr	r3, [pc, #240]	@ (8003dec <OSDebugInit+0x15c>)
 8003cfc:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSRdyTblSize;
 8003cfe:	4b3c      	ldr	r3, [pc, #240]	@ (8003df0 <OSDebugInit+0x160>)
 8003d00:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSSemEn;
 8003d02:	4b3c      	ldr	r3, [pc, #240]	@ (8003df4 <OSDebugInit+0x164>)
 8003d04:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSStkWidth;
 8003d06:	4b3c      	ldr	r3, [pc, #240]	@ (8003df8 <OSDebugInit+0x168>)
 8003d08:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTaskCreateEn;
 8003d0a:	4b3c      	ldr	r3, [pc, #240]	@ (8003dfc <OSDebugInit+0x16c>)
 8003d0c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskCreateExtEn;
 8003d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e00 <OSDebugInit+0x170>)
 8003d10:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskDelEn;
 8003d12:	4b3c      	ldr	r3, [pc, #240]	@ (8003e04 <OSDebugInit+0x174>)
 8003d14:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskIdleStkSize;
 8003d16:	4b3c      	ldr	r3, [pc, #240]	@ (8003e08 <OSDebugInit+0x178>)
 8003d18:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskProfileEn;
 8003d1a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e0c <OSDebugInit+0x17c>)
 8003d1c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskMax;
 8003d1e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e10 <OSDebugInit+0x180>)
 8003d20:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskNameEn;
 8003d22:	4b3c      	ldr	r3, [pc, #240]	@ (8003e14 <OSDebugInit+0x184>)
 8003d24:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatEn;
 8003d26:	4b3c      	ldr	r3, [pc, #240]	@ (8003e18 <OSDebugInit+0x188>)
 8003d28:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatStkSize;
 8003d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e1c <OSDebugInit+0x18c>)
 8003d2c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskStatStkChkEn;
 8003d2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e20 <OSDebugInit+0x190>)
 8003d30:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTaskSwHookEn;
 8003d32:	4b3c      	ldr	r3, [pc, #240]	@ (8003e24 <OSDebugInit+0x194>)
 8003d34:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTCBPrioTblMax;
 8003d36:	4b3c      	ldr	r3, [pc, #240]	@ (8003e28 <OSDebugInit+0x198>)
 8003d38:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTCBSize;
 8003d3a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e2c <OSDebugInit+0x19c>)
 8003d3c:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTicksPerSec;
 8003d3e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e30 <OSDebugInit+0x1a0>)
 8003d40:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTimeTickHookEn;
 8003d42:	4b3c      	ldr	r3, [pc, #240]	@ (8003e34 <OSDebugInit+0x1a4>)
 8003d44:	607b      	str	r3, [r7, #4]

#if OS_TMR_EN > 0u
    ptemp = (void *)&OSTmrTbl[0];
 8003d46:	4b3c      	ldr	r3, [pc, #240]	@ (8003e38 <OSDebugInit+0x1a8>)
 8003d48:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrWheelTbl[0];
 8003d4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e3c <OSDebugInit+0x1ac>)
 8003d4c:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTmrEn;
 8003d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e40 <OSDebugInit+0x1b0>)
 8003d50:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgMax;
 8003d52:	4b3c      	ldr	r3, [pc, #240]	@ (8003e44 <OSDebugInit+0x1b4>)
 8003d54:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgNameEn;
 8003d56:	4b3c      	ldr	r3, [pc, #240]	@ (8003e48 <OSDebugInit+0x1b8>)
 8003d58:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgWheelSize;
 8003d5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e4c <OSDebugInit+0x1bc>)
 8003d5c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrCfgTicksPerSec;
 8003d5e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e50 <OSDebugInit+0x1c0>)
 8003d60:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrSize;
 8003d62:	4b3c      	ldr	r3, [pc, #240]	@ (8003e54 <OSDebugInit+0x1c4>)
 8003d64:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrTblSize;
 8003d66:	4b3c      	ldr	r3, [pc, #240]	@ (8003e58 <OSDebugInit+0x1c8>)
 8003d68:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSTmrWheelSize;
 8003d6a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e5c <OSDebugInit+0x1cc>)
 8003d6c:	607b      	str	r3, [r7, #4]
    ptemp = (void *)&OSTmrWheelTblSize;
 8003d6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e60 <OSDebugInit+0x1d0>)
 8003d70:	607b      	str	r3, [r7, #4]
#endif

    ptemp = (void *)&OSVersionNbr;
 8003d72:	4b3c      	ldr	r3, [pc, #240]	@ (8003e64 <OSDebugInit+0x1d4>)
 8003d74:	607b      	str	r3, [r7, #4]

    ptemp = (void *)&OSDataSize;
 8003d76:	4b3c      	ldr	r3, [pc, #240]	@ (8003e68 <OSDebugInit+0x1d8>)
 8003d78:	607b      	str	r3, [r7, #4]

    ptemp = ptemp;                             /* Prevent compiler warning for 'ptemp' not being used! */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	08006dd8 	.word	0x08006dd8
 8003d8c:	08006ddc 	.word	0x08006ddc
 8003d90:	08006de2 	.word	0x08006de2
 8003d94:	08006de4 	.word	0x08006de4
 8003d98:	08006de0 	.word	0x08006de0
 8003d9c:	08006de6 	.word	0x08006de6
 8003da0:	08006de8 	.word	0x08006de8
 8003da4:	08006dea 	.word	0x08006dea
 8003da8:	08006dec 	.word	0x08006dec
 8003dac:	08006dee 	.word	0x08006dee
 8003db0:	08006df0 	.word	0x08006df0
 8003db4:	08006df2 	.word	0x08006df2
 8003db8:	08006df4 	.word	0x08006df4
 8003dbc:	08006df6 	.word	0x08006df6
 8003dc0:	08006df8 	.word	0x08006df8
 8003dc4:	08006dfa 	.word	0x08006dfa
 8003dc8:	08006dfc 	.word	0x08006dfc
 8003dcc:	08006dfe 	.word	0x08006dfe
 8003dd0:	08006e00 	.word	0x08006e00
 8003dd4:	08006e02 	.word	0x08006e02
 8003dd8:	08006e04 	.word	0x08006e04
 8003ddc:	08006e06 	.word	0x08006e06
 8003de0:	08006e08 	.word	0x08006e08
 8003de4:	08006e0a 	.word	0x08006e0a
 8003de8:	08006e0c 	.word	0x08006e0c
 8003dec:	08006e0e 	.word	0x08006e0e
 8003df0:	08006e10 	.word	0x08006e10
 8003df4:	08006e12 	.word	0x08006e12
 8003df8:	08006e14 	.word	0x08006e14
 8003dfc:	08006e16 	.word	0x08006e16
 8003e00:	08006e18 	.word	0x08006e18
 8003e04:	08006e1a 	.word	0x08006e1a
 8003e08:	08006e1c 	.word	0x08006e1c
 8003e0c:	08006e1e 	.word	0x08006e1e
 8003e10:	08006e20 	.word	0x08006e20
 8003e14:	08006e22 	.word	0x08006e22
 8003e18:	08006e24 	.word	0x08006e24
 8003e1c:	08006e26 	.word	0x08006e26
 8003e20:	08006e28 	.word	0x08006e28
 8003e24:	08006e2a 	.word	0x08006e2a
 8003e28:	08006e2c 	.word	0x08006e2c
 8003e2c:	08006e2e 	.word	0x08006e2e
 8003e30:	08006e30 	.word	0x08006e30
 8003e34:	08006e32 	.word	0x08006e32
 8003e38:	20002094 	.word	0x20002094
 8003e3c:	20002518 	.word	0x20002518
 8003e40:	08006e36 	.word	0x08006e36
 8003e44:	08006e38 	.word	0x08006e38
 8003e48:	08006e3a 	.word	0x08006e3a
 8003e4c:	08006e3c 	.word	0x08006e3c
 8003e50:	08006e3e 	.word	0x08006e3e
 8003e54:	08006e40 	.word	0x08006e40
 8003e58:	08006e42 	.word	0x08006e42
 8003e5c:	08006e44 	.word	0x08006e44
 8003e60:	08006e46 	.word	0x08006e46
 8003e64:	08006e34 	.word	0x08006e34
 8003e68:	08006e48 	.word	0x08006e48

08003e6c <OSEventNameSet>:

#if (OS_EVENT_EN) && (OS_EVENT_NAME_EN > 0u)
void  OSEventNameSet (OS_EVENT  *pevent,
                      INT8U     *pname,
                      INT8U     *perr)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {               /* Is 'pevent' a NULL pointer?                        */
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d103      	bne.n	8003e8a <OSEventNameSet+0x1e>
        *perr = OS_ERR_PEVENT_NULL;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2204      	movs	r2, #4
 8003e86:	701a      	strb	r2, [r3, #0]
        return;
 8003e88:	e025      	b.n	8003ed6 <OSEventNameSet+0x6a>
    }
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d103      	bne.n	8003e98 <OSEventNameSet+0x2c>
        *perr = OS_ERR_PNAME_NULL;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	220c      	movs	r2, #12
 8003e94:	701a      	strb	r2, [r3, #0]
        return;
 8003e96:	e01e      	b.n	8003ed6 <OSEventNameSet+0x6a>
    }
#endif
    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 8003e98:	4b10      	ldr	r3, [pc, #64]	@ (8003edc <OSEventNameSet+0x70>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <OSEventNameSet+0x3c>
        *perr = OS_ERR_NAME_SET_ISR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2212      	movs	r2, #18
 8003ea4:	701a      	strb	r2, [r3, #0]
        return;
 8003ea6:	e016      	b.n	8003ed6 <OSEventNameSet+0x6a>
    }
    switch (pevent->OSEventType) {
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d903      	bls.n	8003eba <OSEventNameSet+0x4e>
        case OS_EVENT_TYPE_MBOX:
        case OS_EVENT_TYPE_Q:
             break;

        default:
             *perr = OS_ERR_EVENT_TYPE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	701a      	strb	r2, [r3, #0]
             return;
 8003eb8:	e00d      	b.n	8003ed6 <OSEventNameSet+0x6a>
             break;
 8003eba:	bf00      	nop
    }
    OS_ENTER_CRITICAL();
 8003ebc:	2040      	movs	r0, #64	@ 0x40
 8003ebe:	f7fc f996 	bl	80001ee <OS_CPU_SR_Save>
 8003ec2:	6178      	str	r0, [r7, #20]
    pevent->OSEventName = pname;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	615a      	str	r2, [r3, #20]
    OS_EXIT_CRITICAL();
 8003eca:	6978      	ldr	r0, [r7, #20]
 8003ecc:	f7fc f99d 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_EVENT_NAME_SET(pevent, pname);
    *perr = OS_ERR_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
}
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	20001488 	.word	0x20001488

08003ee0 <OSInit>:
* Returns    : none
*********************************************************************************************************
*/

void  OSInit (void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
    INT8U  err;
#endif
#endif

    OSInitHookBegin();                                           /* Call port specific initialization code   */
 8003ee4:	f7ff fc80 	bl	80037e8 <OSInitHookBegin>

    OS_InitMisc();                                               /* Initialize miscellaneous variables       */
 8003ee8:	f000 fb64 	bl	80045b4 <OS_InitMisc>

    OS_InitRdyList();                                            /* Initialize the Ready List                */
 8003eec:	f000 fba0 	bl	8004630 <OS_InitRdyList>

    OS_InitTCBList();                                            /* Initialize the free list of OS_TCBs      */
 8003ef0:	f000 fc1c 	bl	800472c <OS_InitTCBList>

    OS_InitEventList();                                          /* Initialize the free list of OS_EVENTs    */
 8003ef4:	f000 fb14 	bl	8004520 <OS_InitEventList>

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    OS_FlagInit();                                               /* Initialize the event flag structures     */
 8003ef8:	f000 fea0 	bl	8004c3c <OS_FlagInit>
#endif

#if (OS_MEM_EN > 0u) && (OS_MAX_MEM_PART > 0u)
    OS_MemInit();                                                /* Initialize the memory manager            */
 8003efc:	f000 fff6 	bl	8004eec <OS_MemInit>
#endif

#if (OS_Q_EN > 0u) && (OS_MAX_QS > 0u)
    OS_QInit();                                                  /* Initialize the message queue structures  */
 8003f00:	f001 f834 	bl	8004f6c <OS_QInit>
        return;
    }
#endif
#endif

    OS_InitTaskIdle();                                           /* Create the Idle Task                     */
 8003f04:	f000 fbc6 	bl	8004694 <OS_InitTaskIdle>
#if OS_TASK_STAT_EN > 0u
    OS_InitTaskStat();                                           /* Create the Statistic Task                */
 8003f08:	f000 fbea 	bl	80046e0 <OS_InitTaskStat>
#endif

#if OS_TMR_EN > 0u
    OSTmr_Init();                                                /* Initialize the Timer Manager             */
 8003f0c:	f001 fd2e 	bl	800596c <OSTmr_Init>
#endif

    OSInitHookEnd();                                             /* Call port specific init. code            */
 8003f10:	f7ff fcac 	bl	800386c <OSInitHookEnd>

#if OS_DEBUG_EN > 0u
    OSDebugInit();
 8003f14:	f7ff febc 	bl	8003c90 <OSDebugInit>
#endif
}
 8003f18:	bf00      	nop
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <OSIntEnter>:
*                 OSIntEnter() is always called with interrupts disabled.
*********************************************************************************************************
*/

void  OSIntEnter (void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
    if (OSRunning == OS_TRUE) {
 8003f20:	4b09      	ldr	r3, [pc, #36]	@ (8003f48 <OSIntEnter+0x2c>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d109      	bne.n	8003f3c <OSIntEnter+0x20>
        if (OSIntNesting < 255u) {
 8003f28:	4b08      	ldr	r3, [pc, #32]	@ (8003f4c <OSIntEnter+0x30>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2bff      	cmp	r3, #255	@ 0xff
 8003f2e:	d005      	beq.n	8003f3c <OSIntEnter+0x20>
            OSIntNesting++;                      /* Increment ISR nesting level                        */
 8003f30:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <OSIntEnter+0x30>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	3301      	adds	r3, #1
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	4b04      	ldr	r3, [pc, #16]	@ (8003f4c <OSIntEnter+0x30>)
 8003f3a:	701a      	strb	r2, [r3, #0]
        }
        OS_TRACE_ISR_ENTER();
    }
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	20001498 	.word	0x20001498
 8003f4c:	20001488 	.word	0x20001488

08003f50 <OSIntExit>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OSIntExit (void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8003f56:	2300      	movs	r3, #0
 8003f58:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {
 8003f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fd4 <OSIntExit+0x84>)
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d134      	bne.n	8003fcc <OSIntExit+0x7c>
        OS_ENTER_CRITICAL();
 8003f62:	2040      	movs	r0, #64	@ 0x40
 8003f64:	f7fc f943 	bl	80001ee <OS_CPU_SR_Save>
 8003f68:	6078      	str	r0, [r7, #4]
        if (OSIntNesting > 0u) {                           /* Prevent OSIntNesting from wrapping       */
 8003f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd8 <OSIntExit+0x88>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d005      	beq.n	8003f7e <OSIntExit+0x2e>
            OSIntNesting--;
 8003f72:	4b19      	ldr	r3, [pc, #100]	@ (8003fd8 <OSIntExit+0x88>)
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <OSIntExit+0x88>)
 8003f7c:	701a      	strb	r2, [r3, #0]
        }
        if (OSIntNesting == 0u) {                          /* Reschedule only if all ISRs complete ... */
 8003f7e:	4b16      	ldr	r3, [pc, #88]	@ (8003fd8 <OSIntExit+0x88>)
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d11f      	bne.n	8003fc6 <OSIntExit+0x76>
            if (OSLockNesting == 0u) {                     /* ... and not locked.                      */
 8003f86:	4b15      	ldr	r3, [pc, #84]	@ (8003fdc <OSIntExit+0x8c>)
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d11b      	bne.n	8003fc6 <OSIntExit+0x76>
                OS_SchedNew();
 8003f8e:	f000 fc77 	bl	8004880 <OS_SchedNew>
                OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
 8003f92:	4b13      	ldr	r3, [pc, #76]	@ (8003fe0 <OSIntExit+0x90>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	4b12      	ldr	r3, [pc, #72]	@ (8003fe4 <OSIntExit+0x94>)
 8003f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f9e:	4a12      	ldr	r2, [pc, #72]	@ (8003fe8 <OSIntExit+0x98>)
 8003fa0:	6013      	str	r3, [r2, #0]
                if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy */
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <OSIntExit+0x90>)
 8003fa4:	781a      	ldrb	r2, [r3, #0]
 8003fa6:	4b11      	ldr	r3, [pc, #68]	@ (8003fec <OSIntExit+0x9c>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d00b      	beq.n	8003fc6 <OSIntExit+0x76>
#if OS_TASK_PROFILE_EN > 0u
                    OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task  */
 8003fae:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe8 <OSIntExit+0x98>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fb4:	3201      	adds	r2, #1
 8003fb6:	641a      	str	r2, [r3, #64]	@ 0x40
#endif
                    OSCtxSwCtr++;                          /* Keep track of the number of ctx switches */
 8003fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <OSIntExit+0xa0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8003ff0 <OSIntExit+0xa0>)
 8003fc0:	6013      	str	r3, [r2, #0]
                    OS_TLS_TaskSw();
#endif
#endif
                    OS_TRACE_ISR_EXIT_TO_SCHEDULER();

                    OSIntCtxSw();                          /* Perform interrupt level ctx switch       */
 8003fc2:	f7fc f96b 	bl	800029c <OSCtxSw>
            }
        } else {
            OS_TRACE_ISR_EXIT();
        }

        OS_EXIT_CRITICAL();
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7fc f91f 	bl	800020a <OS_CPU_SR_Restore>
    }
}
 8003fcc:	bf00      	nop
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	20001498 	.word	0x20001498
 8003fd8:	20001488 	.word	0x20001488
 8003fdc:	20001489 	.word	0x20001489
 8003fe0:	2000148b 	.word	0x2000148b
 8003fe4:	200016b0 	.word	0x200016b0
 8003fe8:	200016a8 	.word	0x200016a8
 8003fec:	2000148a 	.word	0x2000148a
 8003ff0:	2000112c 	.word	0x2000112c

08003ff4 <OSSchedLock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0u
void  OSSchedLock (void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {                  /* Make sure multitasking is running                  */
 8003ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8004038 <OSSchedLock+0x44>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d114      	bne.n	8004030 <OSSchedLock+0x3c>
        OS_ENTER_CRITICAL();
 8004006:	2040      	movs	r0, #64	@ 0x40
 8004008:	f7fc f8f1 	bl	80001ee <OS_CPU_SR_Save>
 800400c:	6078      	str	r0, [r7, #4]
        if (OSIntNesting == 0u) {                /* Can't call from an ISR                             */
 800400e:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <OSSchedLock+0x48>)
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d109      	bne.n	800402a <OSSchedLock+0x36>
            if (OSLockNesting < 255u) {          /* Prevent OSLockNesting from wrapping back to 0      */
 8004016:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <OSSchedLock+0x4c>)
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	2bff      	cmp	r3, #255	@ 0xff
 800401c:	d005      	beq.n	800402a <OSSchedLock+0x36>
                OSLockNesting++;                 /* Increment lock nesting level                       */
 800401e:	4b08      	ldr	r3, [pc, #32]	@ (8004040 <OSSchedLock+0x4c>)
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	3301      	adds	r3, #1
 8004024:	b2da      	uxtb	r2, r3
 8004026:	4b06      	ldr	r3, [pc, #24]	@ (8004040 <OSSchedLock+0x4c>)
 8004028:	701a      	strb	r2, [r3, #0]
            }
        }
        OS_EXIT_CRITICAL();
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7fc f8ed 	bl	800020a <OS_CPU_SR_Restore>
    }
}
 8004030:	bf00      	nop
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20001498 	.word	0x20001498
 800403c:	20001488 	.word	0x20001488
 8004040:	20001489 	.word	0x20001489

08004044 <OSSchedUnlock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0u
void  OSSchedUnlock (void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 800404a:	2300      	movs	r3, #0
 800404c:	607b      	str	r3, [r7, #4]
#endif



    if (OSRunning == OS_TRUE) {                            /* Make sure multitasking is running        */
 800404e:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <OSSchedUnlock+0x68>)
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d126      	bne.n	80040a4 <OSSchedUnlock+0x60>
        OS_ENTER_CRITICAL();
 8004056:	2040      	movs	r0, #64	@ 0x40
 8004058:	f7fc f8c9 	bl	80001ee <OS_CPU_SR_Save>
 800405c:	6078      	str	r0, [r7, #4]
        if (OSIntNesting == 0u) {                          /* Can't call from an ISR                   */
 800405e:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <OSSchedUnlock+0x6c>)
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d11b      	bne.n	800409e <OSSchedUnlock+0x5a>
            if (OSLockNesting > 0u) {                      /* Do not decrement if already 0            */
 8004066:	4b13      	ldr	r3, [pc, #76]	@ (80040b4 <OSSchedUnlock+0x70>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d013      	beq.n	8004096 <OSSchedUnlock+0x52>
                OSLockNesting--;                           /* Decrement lock nesting level             */
 800406e:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <OSSchedUnlock+0x70>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	3b01      	subs	r3, #1
 8004074:	b2da      	uxtb	r2, r3
 8004076:	4b0f      	ldr	r3, [pc, #60]	@ (80040b4 <OSSchedUnlock+0x70>)
 8004078:	701a      	strb	r2, [r3, #0]
                if (OSLockNesting == 0u) {                 /* See if scheduler is enabled              */
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <OSSchedUnlock+0x70>)
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d105      	bne.n	800408e <OSSchedUnlock+0x4a>
                    OS_EXIT_CRITICAL();
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fc f8c1 	bl	800020a <OS_CPU_SR_Restore>
                    OS_Sched();                            /* See if a HPT is ready                    */
 8004088:	f000 fbb8 	bl	80047fc <OS_Sched>
            }
        } else {
            OS_EXIT_CRITICAL();
        }
    }
}
 800408c:	e00a      	b.n	80040a4 <OSSchedUnlock+0x60>
                    OS_EXIT_CRITICAL();
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7fc f8bb 	bl	800020a <OS_CPU_SR_Restore>
}
 8004094:	e006      	b.n	80040a4 <OSSchedUnlock+0x60>
                OS_EXIT_CRITICAL();
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7fc f8b7 	bl	800020a <OS_CPU_SR_Restore>
}
 800409c:	e002      	b.n	80040a4 <OSSchedUnlock+0x60>
            OS_EXIT_CRITICAL();
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fc f8b3 	bl	800020a <OS_CPU_SR_Restore>
}
 80040a4:	bf00      	nop
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	20001498 	.word	0x20001498
 80040b0:	20001488 	.word	0x20001488
 80040b4:	20001489 	.word	0x20001489

080040b8 <OSStart>:
*                 d_ Execute the task.
*********************************************************************************************************
*/

void  OSStart (void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
    if (OSRunning == OS_FALSE) {
 80040bc:	4b0c      	ldr	r3, [pc, #48]	@ (80040f0 <OSStart+0x38>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d113      	bne.n	80040ec <OSStart+0x34>
        OS_SchedNew();                               /* Find highest priority's task priority number   */
 80040c4:	f000 fbdc 	bl	8004880 <OS_SchedNew>
        OSPrioCur     = OSPrioHighRdy;
 80040c8:	4b0a      	ldr	r3, [pc, #40]	@ (80040f4 <OSStart+0x3c>)
 80040ca:	781a      	ldrb	r2, [r3, #0]
 80040cc:	4b0a      	ldr	r3, [pc, #40]	@ (80040f8 <OSStart+0x40>)
 80040ce:	701a      	strb	r2, [r3, #0]
        OSTCBHighRdy  = OSTCBPrioTbl[OSPrioHighRdy]; /* Point to highest priority task ready to run    */
 80040d0:	4b08      	ldr	r3, [pc, #32]	@ (80040f4 <OSStart+0x3c>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	461a      	mov	r2, r3
 80040d6:	4b09      	ldr	r3, [pc, #36]	@ (80040fc <OSStart+0x44>)
 80040d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040dc:	4a08      	ldr	r2, [pc, #32]	@ (8004100 <OSStart+0x48>)
 80040de:	6013      	str	r3, [r2, #0]
        OSTCBCur      = OSTCBHighRdy;
 80040e0:	4b07      	ldr	r3, [pc, #28]	@ (8004100 <OSStart+0x48>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a07      	ldr	r2, [pc, #28]	@ (8004104 <OSStart+0x4c>)
 80040e6:	6013      	str	r3, [r2, #0]
        OSStartHighRdy();                            /* Execute target specific code to start task     */
 80040e8:	f7fc f898 	bl	800021c <OSStartHighRdy>
    }
}
 80040ec:	bf00      	nop
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20001498 	.word	0x20001498
 80040f4:	2000148b 	.word	0x2000148b
 80040f8:	2000148a 	.word	0x2000148a
 80040fc:	200016b0 	.word	0x200016b0
 8004100:	200016a8 	.word	0x200016a8
 8004104:	200016a0 	.word	0x200016a0

08004108 <OSTimeTick>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeTick (void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
    OS_TCB    *ptcb;
#if OS_TICK_STEP_EN > 0u
    BOOLEAN    step;
#endif
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 800410e:	2300      	movs	r3, #0
 8004110:	607b      	str	r3, [r7, #4]
#endif



#if OS_TIME_TICK_HOOK_EN > 0u
    OSTimeTickHook();                                      /* Call user definable hook                     */
 8004112:	f7ff fd91 	bl	8003c38 <OSTimeTickHook>
#endif
#if OS_TIME_GET_SET_EN > 0u
    OS_ENTER_CRITICAL();                                   /* Update the 32-bit tick counter               */
 8004116:	2040      	movs	r0, #64	@ 0x40
 8004118:	f7fc f869 	bl	80001ee <OS_CPU_SR_Save>
 800411c:	6078      	str	r0, [r7, #4]
    OSTime++;
 800411e:	4b45      	ldr	r3, [pc, #276]	@ (8004234 <OSTimeTick+0x12c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3301      	adds	r3, #1
 8004124:	4a43      	ldr	r2, [pc, #268]	@ (8004234 <OSTimeTick+0x12c>)
 8004126:	6013      	str	r3, [r2, #0]
    OS_TRACE_TICK_INCREMENT(OSTime);
    OS_EXIT_CRITICAL();
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7fc f86e 	bl	800020a <OS_CPU_SR_Restore>
#endif
    if (OSRunning == OS_TRUE) {
 800412e:	4b42      	ldr	r3, [pc, #264]	@ (8004238 <OSTimeTick+0x130>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d17a      	bne.n	800422c <OSTimeTick+0x124>
#if OS_TICK_STEP_EN > 0u
        switch (OSTickStepState) {                         /* Determine whether we need to process a tick  */
 8004136:	4b41      	ldr	r3, [pc, #260]	@ (800423c <OSTimeTick+0x134>)
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	2b02      	cmp	r3, #2
 800413c:	d00c      	beq.n	8004158 <OSTimeTick+0x50>
 800413e:	2b02      	cmp	r3, #2
 8004140:	dc10      	bgt.n	8004164 <OSTimeTick+0x5c>
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <OSTimeTick+0x44>
 8004146:	2b01      	cmp	r3, #1
 8004148:	d003      	beq.n	8004152 <OSTimeTick+0x4a>
 800414a:	e00b      	b.n	8004164 <OSTimeTick+0x5c>
            case OS_TICK_STEP_DIS:                         /* Yes, stepping is disabled                    */
                 step = OS_TRUE;
 800414c:	2301      	movs	r3, #1
 800414e:	72fb      	strb	r3, [r7, #11]
                 break;
 8004150:	e00e      	b.n	8004170 <OSTimeTick+0x68>

            case OS_TICK_STEP_WAIT:                        /* No,  waiting for uC/OS-View to set ...       */
                 step = OS_FALSE;                          /*      .. OSTickStepState to OS_TICK_STEP_ONCE */
 8004152:	2300      	movs	r3, #0
 8004154:	72fb      	strb	r3, [r7, #11]
                 break;
 8004156:	e00b      	b.n	8004170 <OSTimeTick+0x68>

            case OS_TICK_STEP_ONCE:                        /* Yes, process tick once and wait for next ... */
                 step            = OS_TRUE;                /*      ... step command from uC/OS-View        */
 8004158:	2301      	movs	r3, #1
 800415a:	72fb      	strb	r3, [r7, #11]
                 OSTickStepState = OS_TICK_STEP_WAIT;
 800415c:	4b37      	ldr	r3, [pc, #220]	@ (800423c <OSTimeTick+0x134>)
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
                 break;
 8004162:	e005      	b.n	8004170 <OSTimeTick+0x68>

            default:                                       /* Invalid case, correct situation              */
                 step            = OS_TRUE;
 8004164:	2301      	movs	r3, #1
 8004166:	72fb      	strb	r3, [r7, #11]
                 OSTickStepState = OS_TICK_STEP_DIS;
 8004168:	4b34      	ldr	r3, [pc, #208]	@ (800423c <OSTimeTick+0x134>)
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
                 break;
 800416e:	bf00      	nop
        }
        if (step == OS_FALSE) {                            /* Return if waiting for step command           */
 8004170:	7afb      	ldrb	r3, [r7, #11]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d059      	beq.n	800422a <OSTimeTick+0x122>
            return;
        }
#endif
        ptcb = OSTCBList;                                  /* Point at first TCB in TCB list               */
 8004176:	4b32      	ldr	r3, [pc, #200]	@ (8004240 <OSTimeTick+0x138>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60fb      	str	r3, [r7, #12]
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
 800417c:	e04f      	b.n	800421e <OSTimeTick+0x116>
            OS_ENTER_CRITICAL();
 800417e:	2040      	movs	r0, #64	@ 0x40
 8004180:	f7fc f835 	bl	80001ee <OS_CPU_SR_Save>
 8004184:	6078      	str	r0, [r7, #4]
            if (ptcb->OSTCBDly != 0u) {                    /* No, Delayed or waiting for event with TO     */
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418a:	2b00      	cmp	r3, #0
 800418c:	d041      	beq.n	8004212 <OSTimeTick+0x10a>
                ptcb->OSTCBDly--;                          /* Decrement nbr of ticks to end of delay       */
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004192:	1e5a      	subs	r2, r3, #1
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	635a      	str	r2, [r3, #52]	@ 0x34
                if (ptcb->OSTCBDly == 0u) {                /* Check for timeout                            */
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800419c:	2b00      	cmp	r3, #0
 800419e:	d138      	bne.n	8004212 <OSTimeTick+0x10a>

                    if ((ptcb->OSTCBStat & OS_STAT_PEND_ANY) != OS_STAT_RDY) {
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80041a6:	f003 0337 	and.w	r3, r3, #55	@ 0x37
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00d      	beq.n	80041ca <OSTimeTick+0xc2>
                        ptcb->OSTCBStat  &= (INT8U)~(INT8U)OS_STAT_PEND_ANY;   /* Yes, Clear status flag   */
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80041b4:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                        ptcb->OSTCBStatPend = OS_STAT_PEND_TO;                 /* Indicate PEND timeout    */
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80041c8:	e003      	b.n	80041d2 <OSTimeTick+0xca>
                    } else {
                        ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                    }

                    if ((ptcb->OSTCBStat & OS_STAT_SUSPEND) == OS_STAT_RDY) {  /* Is task suspended?       */
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d118      	bne.n	8004212 <OSTimeTick+0x10a>
                        OSRdyGrp               |= ptcb->OSTCBBitY;             /* No,  Make ready          */
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80041e6:	4b17      	ldr	r3, [pc, #92]	@ (8004244 <OSTimeTick+0x13c>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	4b15      	ldr	r3, [pc, #84]	@ (8004244 <OSTimeTick+0x13c>)
 80041f0:	701a      	strb	r2, [r3, #0]
                        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041f8:	461a      	mov	r2, r3
 80041fa:	4b13      	ldr	r3, [pc, #76]	@ (8004248 <OSTimeTick+0x140>)
 80041fc:	5c9a      	ldrb	r2, [r3, r2]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004204:	68f9      	ldr	r1, [r7, #12]
 8004206:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 800420a:	4313      	orrs	r3, r2
 800420c:	b2da      	uxtb	r2, r3
 800420e:	4b0e      	ldr	r3, [pc, #56]	@ (8004248 <OSTimeTick+0x140>)
 8004210:	545a      	strb	r2, [r3, r1]
                        OS_TRACE_TASK_READY(ptcb);
                    }
                }
            }
            ptcb = ptcb->OSTCBNext;                        /* Point at next TCB in TCB list                */
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	60fb      	str	r3, [r7, #12]
            OS_EXIT_CRITICAL();
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7fb fff6 	bl	800020a <OS_CPU_SR_Restore>
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004224:	2b3f      	cmp	r3, #63	@ 0x3f
 8004226:	d1aa      	bne.n	800417e <OSTimeTick+0x76>
 8004228:	e000      	b.n	800422c <OSTimeTick+0x124>
            return;
 800422a:	bf00      	nop
        }
    }
}
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20002080 	.word	0x20002080
 8004238:	20001498 	.word	0x20001498
 800423c:	20001f98 	.word	0x20001f98
 8004240:	200016ac 	.word	0x200016ac
 8004244:	2000148c 	.word	0x2000148c
 8004248:	20001490 	.word	0x20001490

0800424c <OS_Dummy>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0u
void  OS_Dummy (void)
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
	...

0800425c <OS_EventTaskRdy>:
#if (OS_EVENT_EN)
INT8U  OS_EventTaskRdy (OS_EVENT  *pevent,
                        void      *pmsg,
                        INT8U      msk,
                        INT8U      pend_stat)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	4611      	mov	r1, r2
 8004268:	461a      	mov	r2, r3
 800426a:	460b      	mov	r3, r1
 800426c:	71fb      	strb	r3, [r7, #7]
 800426e:	4613      	mov	r3, r2
 8004270:	71bb      	strb	r3, [r7, #6]
    OS_PRIO  *ptbl;
#endif


#if OS_LOWEST_PRIO <= 63u
    y    = OSUnMapTbl[pevent->OSEventGrp];              /* Find HPT waiting for message                */
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	7a9b      	ldrb	r3, [r3, #10]
 8004276:	461a      	mov	r2, r3
 8004278:	4b2f      	ldr	r3, [pc, #188]	@ (8004338 <OS_EventTaskRdy+0xdc>)
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	75fb      	strb	r3, [r7, #23]
    x    = OSUnMapTbl[pevent->OSEventTbl[y]];
 800427e:	7dfb      	ldrb	r3, [r7, #23]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4413      	add	r3, r2
 8004284:	7adb      	ldrb	r3, [r3, #11]
 8004286:	461a      	mov	r2, r3
 8004288:	4b2b      	ldr	r3, [pc, #172]	@ (8004338 <OS_EventTaskRdy+0xdc>)
 800428a:	5c9b      	ldrb	r3, [r3, r2]
 800428c:	75bb      	strb	r3, [r7, #22]
    prio = (INT8U)((y << 3u) + x);                      /* Find priority of task getting the msg       */
 800428e:	7dfb      	ldrb	r3, [r7, #23]
 8004290:	00db      	lsls	r3, r3, #3
 8004292:	b2da      	uxtb	r2, r3
 8004294:	7dbb      	ldrb	r3, [r7, #22]
 8004296:	4413      	add	r3, r2
 8004298:	757b      	strb	r3, [r7, #21]
        x = OSUnMapTbl[(OS_PRIO)(*ptbl >> 8u) & 0xFFu] + 8u;
    }
    prio = (INT8U)((y << 4u) + x);                      /* Find priority of task getting the msg       */
#endif

    ptcb                  =  OSTCBPrioTbl[prio];        /* Point to this task's OS_TCB                 */
 800429a:	7d7b      	ldrb	r3, [r7, #21]
 800429c:	4a27      	ldr	r2, [pc, #156]	@ (800433c <OS_EventTaskRdy+0xe0>)
 800429e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042a2:	613b      	str	r3, [r7, #16]
    ptcb->OSTCBDly        =  0u;                        /* Prevent OSTimeTick() from readying task     */
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2200      	movs	r2, #0
 80042a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if ((OS_Q_EN > 0u) && (OS_MAX_QS > 0u)) || (OS_MBOX_EN > 0u)
    ptcb->OSTCBMsg        =  pmsg;                      /* Send message directly to waiting task       */
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	629a      	str	r2, [r3, #40]	@ 0x28
#else
    pmsg                  =  pmsg;                      /* Prevent compiler warning if not used        */
#endif
    ptcb->OSTCBStat      &= (INT8U)~msk;                /* Clear bit associated with event type        */
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	43db      	mvns	r3, r3
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	4013      	ands	r3, r2
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ptcb->OSTCBStatPend   =  pend_stat;                 /* Set pend status of post or abort            */
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	79ba      	ldrb	r2, [r7, #6]
 80042ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                                                        /* See if task is ready (could be susp'd)      */
    if ((ptcb->OSTCBStat &   OS_STAT_SUSPEND) == OS_STAT_RDY) {
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d113      	bne.n	8004304 <OS_EventTaskRdy+0xa8>
        OSRdyGrp         |=  ptcb->OSTCBBitY;           /* Put task in the ready to run list           */
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80042e2:	4b17      	ldr	r3, [pc, #92]	@ (8004340 <OS_EventTaskRdy+0xe4>)
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <OS_EventTaskRdy+0xe4>)
 80042ec:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[y]      |=  ptcb->OSTCBBitX;
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	4a14      	ldr	r2, [pc, #80]	@ (8004344 <OS_EventTaskRdy+0xe8>)
 80042f2:	5cd1      	ldrb	r1, [r2, r3]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80042fa:	7dfb      	ldrb	r3, [r7, #23]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	b2d1      	uxtb	r1, r2
 8004300:	4a10      	ldr	r2, [pc, #64]	@ (8004344 <OS_EventTaskRdy+0xe8>)
 8004302:	54d1      	strb	r1, [r2, r3]
        OS_TRACE_TASK_READY(ptcb);
    }

    OS_EventTaskRemove(ptcb, pevent);                   /* Remove this task from event   wait list     */
 8004304:	68f9      	ldr	r1, [r7, #12]
 8004306:	6938      	ldr	r0, [r7, #16]
 8004308:	f000 f876 	bl	80043f8 <OS_EventTaskRemove>
#if (OS_EVENT_MULTI_EN > 0u)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from events' wait lists    */
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00b      	beq.n	800432c <OS_EventTaskRdy+0xd0>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	4619      	mov	r1, r3
 800431a:	6938      	ldr	r0, [r7, #16]
 800431c:	f000 f89f 	bl	800445e <OS_EventTaskRemoveMulti>
        ptcb->OSTCBEventMultiPtr  = (OS_EVENT **)0;     /* No longer pending on multi list             */
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	2200      	movs	r2, #0
 8004324:	621a      	str	r2, [r3, #32]
        ptcb->OSTCBEventMultiRdy  = (OS_EVENT  *)pevent;/* Return event as first multi-pend event ready*/
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
#endif

    return (prio);
 800432c:	7d7b      	ldrb	r3, [r7, #21]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	08006e4c 	.word	0x08006e4c
 800433c:	200016b0 	.word	0x200016b0
 8004340:	2000148c 	.word	0x2000148c
 8004344:	20001490 	.word	0x20001490

08004348 <OS_EventTaskWait>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskWait (OS_EVENT *pevent)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
    INT8U  y;


    OSTCBCur->OSTCBEventPtr               = pevent;                 /* Store ptr to ECB in TCB         */
 8004350:	4b26      	ldr	r3, [pc, #152]	@ (80043ec <OS_EventTaskWait+0xa4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	61da      	str	r2, [r3, #28]

    pevent->OSEventTbl[OSTCBCur->OSTCBY] |= OSTCBCur->OSTCBBitX;    /* Put task in waiting list        */
 8004358:	4b24      	ldr	r3, [pc, #144]	@ (80043ec <OS_EventTaskWait+0xa4>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004360:	461a      	mov	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4413      	add	r3, r2
 8004366:	7ada      	ldrb	r2, [r3, #11]
 8004368:	4b20      	ldr	r3, [pc, #128]	@ (80043ec <OS_EventTaskWait+0xa4>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004370:	491e      	ldr	r1, [pc, #120]	@ (80043ec <OS_EventTaskWait+0xa4>)
 8004372:	6809      	ldr	r1, [r1, #0]
 8004374:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8004378:	4313      	orrs	r3, r2
 800437a:	b2da      	uxtb	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	440b      	add	r3, r1
 8004380:	72da      	strb	r2, [r3, #11]
    pevent->OSEventGrp                   |= OSTCBCur->OSTCBBitY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	7a9a      	ldrb	r2, [r3, #10]
 8004386:	4b19      	ldr	r3, [pc, #100]	@ (80043ec <OS_EventTaskWait+0xa4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800438e:	4313      	orrs	r3, r2
 8004390:	b2da      	uxtb	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	729a      	strb	r2, [r3, #10]

    y             =  OSTCBCur->OSTCBY;            /* Task no longer ready                              */
 8004396:	4b15      	ldr	r3, [pc, #84]	@ (80043ec <OS_EventTaskWait+0xa4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800439e:	73fb      	strb	r3, [r7, #15]
    OSRdyTbl[y]  &= (OS_PRIO)~OSTCBCur->OSTCBBitX;
 80043a0:	7bfb      	ldrb	r3, [r7, #15]
 80043a2:	4a13      	ldr	r2, [pc, #76]	@ (80043f0 <OS_EventTaskWait+0xa8>)
 80043a4:	5cd1      	ldrb	r1, [r2, r3]
 80043a6:	4b11      	ldr	r3, [pc, #68]	@ (80043ec <OS_EventTaskWait+0xa4>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ae:	43db      	mvns	r3, r3
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	400a      	ands	r2, r1
 80043b6:	b2d1      	uxtb	r1, r2
 80043b8:	4a0d      	ldr	r2, [pc, #52]	@ (80043f0 <OS_EventTaskWait+0xa8>)
 80043ba:	54d1      	strb	r1, [r2, r3]
    OS_TRACE_TASK_SUSPENDED(OSTCBCur);
    if (OSRdyTbl[y] == 0u) {                      /* Clear event grp bit if this was only task pending */
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	4a0c      	ldr	r2, [pc, #48]	@ (80043f0 <OS_EventTaskWait+0xa8>)
 80043c0:	5cd3      	ldrb	r3, [r2, r3]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10b      	bne.n	80043de <OS_EventTaskWait+0x96>
        OSRdyGrp &= (OS_PRIO)~OSTCBCur->OSTCBBitY;
 80043c6:	4b09      	ldr	r3, [pc, #36]	@ (80043ec <OS_EventTaskWait+0xa4>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ce:	43db      	mvns	r3, r3
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <OS_EventTaskWait+0xac>)
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	4013      	ands	r3, r2
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	4b06      	ldr	r3, [pc, #24]	@ (80043f4 <OS_EventTaskWait+0xac>)
 80043dc:	701a      	strb	r2, [r3, #0]
    }
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	200016a0 	.word	0x200016a0
 80043f0:	20001490 	.word	0x20001490
 80043f4:	2000148c 	.word	0x2000148c

080043f8 <OS_EventTaskRemove>:
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskRemove (OS_TCB   *ptcb,
                          OS_EVENT *pevent)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
    INT8U  y;


    y                       =  ptcb->OSTCBY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004408:	73fb      	strb	r3, [r7, #15]
    pevent->OSEventTbl[y]  &= (OS_PRIO)~ptcb->OSTCBBitX;    /* Remove task from wait list              */
 800440a:	7bfb      	ldrb	r3, [r7, #15]
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	4413      	add	r3, r2
 8004410:	7ad9      	ldrb	r1, [r3, #11]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004418:	43db      	mvns	r3, r3
 800441a:	b2da      	uxtb	r2, r3
 800441c:	7bfb      	ldrb	r3, [r7, #15]
 800441e:	400a      	ands	r2, r1
 8004420:	b2d1      	uxtb	r1, r2
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	4413      	add	r3, r2
 8004426:	460a      	mov	r2, r1
 8004428:	72da      	strb	r2, [r3, #11]
    if (pevent->OSEventTbl[y] == 0u) {
 800442a:	7bfb      	ldrb	r3, [r7, #15]
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	4413      	add	r3, r2
 8004430:	7adb      	ldrb	r3, [r3, #11]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10a      	bne.n	800444c <OS_EventTaskRemove+0x54>
        pevent->OSEventGrp &= (OS_PRIO)~ptcb->OSTCBBitY;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	7a9a      	ldrb	r2, [r3, #10]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004440:	43db      	mvns	r3, r3
 8004442:	b2db      	uxtb	r3, r3
 8004444:	4013      	ands	r3, r2
 8004446:	b2da      	uxtb	r2, r3
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	729a      	strb	r2, [r3, #10]
    }
    ptcb->OSTCBEventPtr     = (OS_EVENT  *)0;               /* Unlink OS_EVENT from OS_TCB             */
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	61da      	str	r2, [r3, #28]
}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <OS_EventTaskRemoveMulti>:
*********************************************************************************************************
*/
#if ((OS_EVENT_EN) && (OS_EVENT_MULTI_EN > 0u))
void  OS_EventTaskRemoveMulti (OS_TCB    *ptcb,
                               OS_EVENT **pevents_multi)
{
 800445e:	b480      	push	{r7}
 8004460:	b087      	sub	sp, #28
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
 8004466:	6039      	str	r1, [r7, #0]
    INT8U      y;
    OS_PRIO    bity;
    OS_PRIO    bitx;


    y       =  ptcb->OSTCBY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800446e:	73fb      	strb	r3, [r7, #15]
    bity    =  ptcb->OSTCBBitY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004476:	73bb      	strb	r3, [r7, #14]
    bitx    =  ptcb->OSTCBBitX;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800447e:	737b      	strb	r3, [r7, #13]
    pevents =  pevents_multi;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	617b      	str	r3, [r7, #20]
    pevent  = *pevents;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	613b      	str	r3, [r7, #16]
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
 800448a:	e022      	b.n	80044d2 <OS_EventTaskRemoveMulti+0x74>
        pevent->OSEventTbl[y]  &= (OS_PRIO)~bitx;
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4413      	add	r3, r2
 8004492:	7ad9      	ldrb	r1, [r3, #11]
 8004494:	7b7b      	ldrb	r3, [r7, #13]
 8004496:	43db      	mvns	r3, r3
 8004498:	b2da      	uxtb	r2, r3
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	400a      	ands	r2, r1
 800449e:	b2d1      	uxtb	r1, r2
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4413      	add	r3, r2
 80044a4:	460a      	mov	r2, r1
 80044a6:	72da      	strb	r2, [r3, #11]
        if (pevent->OSEventTbl[y] == 0u) {
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	4413      	add	r3, r2
 80044ae:	7adb      	ldrb	r3, [r3, #11]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d108      	bne.n	80044c6 <OS_EventTaskRemoveMulti+0x68>
            pevent->OSEventGrp &= (OS_PRIO)~bity;
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	7a9a      	ldrb	r2, [r3, #10]
 80044b8:	7bbb      	ldrb	r3, [r7, #14]
 80044ba:	43db      	mvns	r3, r3
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	4013      	ands	r3, r2
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	729a      	strb	r2, [r3, #10]
        }
        pevents++;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	3304      	adds	r3, #4
 80044ca:	617b      	str	r3, [r7, #20]
        pevent = *pevents;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	613b      	str	r3, [r7, #16]
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1d9      	bne.n	800448c <OS_EventTaskRemoveMulti+0x2e>
    }
}
 80044d8:	bf00      	nop
 80044da:	bf00      	nop
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <OS_EventWaitListInit>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventWaitListInit (OS_EVENT *pevent)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
    INT8U  i;


    pevent->OSEventGrp = 0u;                     /* No task waiting on event                           */
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	729a      	strb	r2, [r3, #10]
    for (i = 0u; i < OS_EVENT_TBL_SIZE; i++) {
 80044f4:	2300      	movs	r3, #0
 80044f6:	73fb      	strb	r3, [r7, #15]
 80044f8:	e007      	b.n	800450a <OS_EventWaitListInit+0x24>
        pevent->OSEventTbl[i] = 0u;
 80044fa:	7bfb      	ldrb	r3, [r7, #15]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	4413      	add	r3, r2
 8004500:	2200      	movs	r2, #0
 8004502:	72da      	strb	r2, [r3, #11]
    for (i = 0u; i < OS_EVENT_TBL_SIZE; i++) {
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	3301      	adds	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	2b07      	cmp	r3, #7
 800450e:	d9f4      	bls.n	80044fa <OS_EventWaitListInit+0x14>
    }
}
 8004510:	bf00      	nop
 8004512:	bf00      	nop
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
	...

08004520 <OS_InitEventList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitEventList (void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
    INT16U     ix_next;
    OS_EVENT  *pevent1;
    OS_EVENT  *pevent2;


    OS_MemClr((INT8U *)&OSEventTbl[0], sizeof(OSEventTbl)); /* Clear the event table                   */
 8004526:	21f0      	movs	r1, #240	@ 0xf0
 8004528:	481f      	ldr	r0, [pc, #124]	@ (80045a8 <OS_InitEventList+0x88>)
 800452a:	f000 f94d 	bl	80047c8 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_EVENTS - 1u); ix++) {        /* Init. list of free EVENT control blocks */
 800452e:	2300      	movs	r3, #0
 8004530:	81fb      	strh	r3, [r7, #14]
 8004532:	e01e      	b.n	8004572 <OS_InitEventList+0x52>
        ix_next = ix + 1u;
 8004534:	89fb      	ldrh	r3, [r7, #14]
 8004536:	3301      	adds	r3, #1
 8004538:	80fb      	strh	r3, [r7, #6]
        pevent1 = &OSEventTbl[ix];
 800453a:	89fa      	ldrh	r2, [r7, #14]
 800453c:	4613      	mov	r3, r2
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	4413      	add	r3, r2
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4a18      	ldr	r2, [pc, #96]	@ (80045a8 <OS_InitEventList+0x88>)
 8004546:	4413      	add	r3, r2
 8004548:	60bb      	str	r3, [r7, #8]
        pevent2 = &OSEventTbl[ix_next];
 800454a:	88fa      	ldrh	r2, [r7, #6]
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	4a14      	ldr	r2, [pc, #80]	@ (80045a8 <OS_InitEventList+0x88>)
 8004556:	4413      	add	r3, r2
 8004558:	603b      	str	r3, [r7, #0]
        pevent1->OSEventType    = OS_EVENT_TYPE_UNUSED;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2200      	movs	r2, #0
 800455e:	701a      	strb	r2, [r3, #0]
        pevent1->OSEventPtr     = pevent2;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
        pevent1->OSEventName    = (INT8U *)(void *)"?";     /* Unknown name                            */
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	4a10      	ldr	r2, [pc, #64]	@ (80045ac <OS_InitEventList+0x8c>)
 800456a:	615a      	str	r2, [r3, #20]
    for (ix = 0u; ix < (OS_MAX_EVENTS - 1u); ix++) {        /* Init. list of free EVENT control blocks */
 800456c:	89fb      	ldrh	r3, [r7, #14]
 800456e:	3301      	adds	r3, #1
 8004570:	81fb      	strh	r3, [r7, #14]
 8004572:	89fb      	ldrh	r3, [r7, #14]
 8004574:	2b08      	cmp	r3, #8
 8004576:	d9dd      	bls.n	8004534 <OS_InitEventList+0x14>
#endif
    }
    pevent1                         = &OSEventTbl[ix];
 8004578:	89fa      	ldrh	r2, [r7, #14]
 800457a:	4613      	mov	r3, r2
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	4413      	add	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4a09      	ldr	r2, [pc, #36]	@ (80045a8 <OS_InitEventList+0x88>)
 8004584:	4413      	add	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
    pevent1->OSEventType            = OS_EVENT_TYPE_UNUSED;
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
    pevent1->OSEventPtr             = (OS_EVENT *)0;
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2200      	movs	r2, #0
 8004592:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
    pevent1->OSEventName            = (INT8U *)(void *)"?"; /* Unknown name                            */
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4a05      	ldr	r2, [pc, #20]	@ (80045ac <OS_InitEventList+0x8c>)
 8004598:	615a      	str	r2, [r3, #20]
#endif
    OSEventFreeList                 = &OSEventTbl[0];
 800459a:	4b05      	ldr	r3, [pc, #20]	@ (80045b0 <OS_InitEventList+0x90>)
 800459c:	4a02      	ldr	r2, [pc, #8]	@ (80045a8 <OS_InitEventList+0x88>)
 800459e:	601a      	str	r2, [r3, #0]
#if OS_EVENT_NAME_EN > 0u
    OSEventFreeList->OSEventName    = (INT8U *)"?";         /* Unknown name                            */
#endif
#endif
#endif
}
 80045a0:	bf00      	nop
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20001134 	.word	0x20001134
 80045ac:	08006d20 	.word	0x08006d20
 80045b0:	20001130 	.word	0x20001130

080045b4 <OS_InitMisc>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitMisc (void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
#if OS_TIME_GET_SET_EN > 0u
    OSTime                    = 0uL;                       /* Clear the 32-bit system clock            */
 80045b8:	4b12      	ldr	r3, [pc, #72]	@ (8004604 <OS_InitMisc+0x50>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
#endif

    OSIntNesting              = 0u;                        /* Clear the interrupt nesting counter      */
 80045be:	4b12      	ldr	r3, [pc, #72]	@ (8004608 <OS_InitMisc+0x54>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	701a      	strb	r2, [r3, #0]
    OSLockNesting             = 0u;                        /* Clear the scheduling lock counter        */
 80045c4:	4b11      	ldr	r3, [pc, #68]	@ (800460c <OS_InitMisc+0x58>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	701a      	strb	r2, [r3, #0]

    OSTaskCtr                 = 0u;                        /* Clear the number of tasks                */
 80045ca:	4b11      	ldr	r3, [pc, #68]	@ (8004610 <OS_InitMisc+0x5c>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	701a      	strb	r2, [r3, #0]

    OSRunning                 = OS_FALSE;                  /* Indicate that multitasking not started   */
 80045d0:	4b10      	ldr	r3, [pc, #64]	@ (8004614 <OS_InitMisc+0x60>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	701a      	strb	r2, [r3, #0]

    OSCtxSwCtr                = 0u;                        /* Clear the context switch counter         */
 80045d6:	4b10      	ldr	r3, [pc, #64]	@ (8004618 <OS_InitMisc+0x64>)
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]
    OSIdleCtr                 = 0uL;                       /* Clear the 32-bit idle counter            */
 80045dc:	4b0f      	ldr	r3, [pc, #60]	@ (800461c <OS_InitMisc+0x68>)
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]

#if OS_TASK_STAT_EN > 0u
    OSIdleCtrRun              = 0uL;
 80045e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004620 <OS_InitMisc+0x6c>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
    OSIdleCtrMax              = 0uL;
 80045e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004624 <OS_InitMisc+0x70>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]
    OSStatRdy                 = OS_FALSE;                  /* Statistic task is not ready              */
 80045ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004628 <OS_InitMisc+0x74>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	701a      	strb	r2, [r3, #0]
#ifdef OS_SAFETY_CRITICAL_IEC61508
    OSSafetyCriticalStartFlag = OS_FALSE;                  /* Still allow creation of objects          */
#endif

#if OS_TASK_REG_TBL_SIZE > 0u
    OSTaskRegNextAvailID      = 0u;                        /* Initialize the task register ID          */
 80045f4:	4b0d      	ldr	r3, [pc, #52]	@ (800462c <OS_InitMisc+0x78>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	701a      	strb	r2, [r3, #0]
#endif
}
 80045fa:	bf00      	nop
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	20002080 	.word	0x20002080
 8004608:	20001488 	.word	0x20001488
 800460c:	20001489 	.word	0x20001489
 8004610:	20001499 	.word	0x20001499
 8004614:	20001498 	.word	0x20001498
 8004618:	2000112c 	.word	0x2000112c
 800461c:	2000149c 	.word	0x2000149c
 8004620:	20001280 	.word	0x20001280
 8004624:	2000127c 	.word	0x2000127c
 8004628:	20001284 	.word	0x20001284
 800462c:	2000207c 	.word	0x2000207c

08004630 <OS_InitRdyList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitRdyList (void)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
    INT8U  i;


    OSRdyGrp      = 0u;                                    /* Clear the ready list                     */
 8004636:	4b11      	ldr	r3, [pc, #68]	@ (800467c <OS_InitRdyList+0x4c>)
 8004638:	2200      	movs	r2, #0
 800463a:	701a      	strb	r2, [r3, #0]
    for (i = 0u; i < OS_RDY_TBL_SIZE; i++) {
 800463c:	2300      	movs	r3, #0
 800463e:	71fb      	strb	r3, [r7, #7]
 8004640:	e006      	b.n	8004650 <OS_InitRdyList+0x20>
        OSRdyTbl[i] = 0u;
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	4a0e      	ldr	r2, [pc, #56]	@ (8004680 <OS_InitRdyList+0x50>)
 8004646:	2100      	movs	r1, #0
 8004648:	54d1      	strb	r1, [r2, r3]
    for (i = 0u; i < OS_RDY_TBL_SIZE; i++) {
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	3301      	adds	r3, #1
 800464e:	71fb      	strb	r3, [r7, #7]
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2b07      	cmp	r3, #7
 8004654:	d9f5      	bls.n	8004642 <OS_InitRdyList+0x12>
    }

    OSPrioCur     = 0u;
 8004656:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <OS_InitRdyList+0x54>)
 8004658:	2200      	movs	r2, #0
 800465a:	701a      	strb	r2, [r3, #0]
    OSPrioHighRdy = 0u;
 800465c:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <OS_InitRdyList+0x58>)
 800465e:	2200      	movs	r2, #0
 8004660:	701a      	strb	r2, [r3, #0]

    OSTCBHighRdy  = (OS_TCB *)0;
 8004662:	4b0a      	ldr	r3, [pc, #40]	@ (800468c <OS_InitRdyList+0x5c>)
 8004664:	2200      	movs	r2, #0
 8004666:	601a      	str	r2, [r3, #0]
    OSTCBCur      = (OS_TCB *)0;
 8004668:	4b09      	ldr	r3, [pc, #36]	@ (8004690 <OS_InitRdyList+0x60>)
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	2000148c 	.word	0x2000148c
 8004680:	20001490 	.word	0x20001490
 8004684:	2000148a 	.word	0x2000148a
 8004688:	2000148b 	.word	0x2000148b
 800468c:	200016a8 	.word	0x200016a8
 8004690:	200016a0 	.word	0x200016a0

08004694 <OS_InitTaskIdle>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTaskIdle (void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OS_TaskIdle,
 800469a:	2303      	movs	r3, #3
 800469c:	9304      	str	r3, [sp, #16]
 800469e:	2300      	movs	r3, #0
 80046a0:	9303      	str	r3, [sp, #12]
 80046a2:	2380      	movs	r3, #128	@ 0x80
 80046a4:	9302      	str	r3, [sp, #8]
 80046a6:	4b0a      	ldr	r3, [pc, #40]	@ (80046d0 <OS_InitTaskIdle+0x3c>)
 80046a8:	9301      	str	r3, [sp, #4]
 80046aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	233f      	movs	r3, #63	@ 0x3f
 80046b2:	4a08      	ldr	r2, [pc, #32]	@ (80046d4 <OS_InitTaskIdle+0x40>)
 80046b4:	2100      	movs	r1, #0
 80046b6:	4808      	ldr	r0, [pc, #32]	@ (80046d8 <OS_InitTaskIdle+0x44>)
 80046b8:	f000 fdac 	bl	8005214 <OSTaskCreateExt>
                       OS_TASK_IDLE_PRIO);
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_IDLE_PRIO, (INT8U *)(void *)"uC/OS-II Idle", &err);
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	461a      	mov	r2, r3
 80046c0:	4906      	ldr	r1, [pc, #24]	@ (80046dc <OS_InitTaskIdle+0x48>)
 80046c2:	203f      	movs	r0, #63	@ 0x3f
 80046c4:	f000 ff0a 	bl	80054dc <OSTaskNameSet>
#endif
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	200014a0 	.word	0x200014a0
 80046d4:	2000169c 	.word	0x2000169c
 80046d8:	080048c9 	.word	0x080048c9
 80046dc:	08006d24 	.word	0x08006d24

080046e0 <OS_InitTaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0u
static  void  OS_InitTaskStat (void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OS_TaskStat,
 80046e6:	2303      	movs	r3, #3
 80046e8:	9304      	str	r3, [sp, #16]
 80046ea:	2300      	movs	r3, #0
 80046ec:	9303      	str	r3, [sp, #12]
 80046ee:	2380      	movs	r3, #128	@ 0x80
 80046f0:	9302      	str	r3, [sp, #8]
 80046f2:	4b0a      	ldr	r3, [pc, #40]	@ (800471c <OS_InitTaskStat+0x3c>)
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	233e      	movs	r3, #62	@ 0x3e
 80046fe:	4a08      	ldr	r2, [pc, #32]	@ (8004720 <OS_InitTaskStat+0x40>)
 8004700:	2100      	movs	r1, #0
 8004702:	4808      	ldr	r0, [pc, #32]	@ (8004724 <OS_InitTaskStat+0x44>)
 8004704:	f000 fd86 	bl	8005214 <OSTaskCreateExt>
                       OS_TASK_STAT_PRIO);                             /* One higher than the idle task  */
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_STAT_PRIO, (INT8U *)(void *)"uC/OS-II Stat", &err);
 8004708:	1dfb      	adds	r3, r7, #7
 800470a:	461a      	mov	r2, r3
 800470c:	4906      	ldr	r1, [pc, #24]	@ (8004728 <OS_InitTaskStat+0x48>)
 800470e:	203e      	movs	r0, #62	@ 0x3e
 8004710:	f000 fee4 	bl	80054dc <OSTaskNameSet>
#endif
}
 8004714:	bf00      	nop
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	20001288 	.word	0x20001288
 8004720:	20001484 	.word	0x20001484
 8004724:	080048f9 	.word	0x080048f9
 8004728:	08006d34 	.word	0x08006d34

0800472c <OS_InitTCBList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTCBList (void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
    INT8U    ix_next;
    OS_TCB  *ptcb1;
    OS_TCB  *ptcb2;


    OS_MemClr((INT8U *)&OSTCBTbl[0],     sizeof(OSTCBTbl));      /* Clear all the TCBs                 */
 8004732:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8004736:	481f      	ldr	r0, [pc, #124]	@ (80047b4 <OS_InitTCBList+0x88>)
 8004738:	f000 f846 	bl	80047c8 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTCBPrioTbl[0], sizeof(OSTCBPrioTbl));  /* Clear the priority table           */
 800473c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004740:	481d      	ldr	r0, [pc, #116]	@ (80047b8 <OS_InitTCBList+0x8c>)
 8004742:	f000 f841 	bl	80047c8 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1u); ix++) {    /* Init. list of free TCBs     */
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]
 800474a:	e019      	b.n	8004780 <OS_InitTCBList+0x54>
        ix_next =  ix + 1u;
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	3301      	adds	r3, #1
 8004750:	71fb      	strb	r3, [r7, #7]
        ptcb1   = &OSTCBTbl[ix];
 8004752:	7bfb      	ldrb	r3, [r7, #15]
 8004754:	225c      	movs	r2, #92	@ 0x5c
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	4a16      	ldr	r2, [pc, #88]	@ (80047b4 <OS_InitTCBList+0x88>)
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]
        ptcb2   = &OSTCBTbl[ix_next];
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	225c      	movs	r2, #92	@ 0x5c
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	4a12      	ldr	r2, [pc, #72]	@ (80047b4 <OS_InitTCBList+0x88>)
 800476a:	4413      	add	r3, r2
 800476c:	603b      	str	r3, [r7, #0]
        ptcb1->OSTCBNext = ptcb2;
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	683a      	ldr	r2, [r7, #0]
 8004772:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_EN > 0u
        ptcb1->OSTCBTaskName = (INT8U *)(void *)"?";             /* Unknown name                       */
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	4a11      	ldr	r2, [pc, #68]	@ (80047bc <OS_InitTCBList+0x90>)
 8004778:	655a      	str	r2, [r3, #84]	@ 0x54
    for (ix = 0u; ix < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1u); ix++) {    /* Init. list of free TCBs     */
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	3301      	adds	r3, #1
 800477e:	73fb      	strb	r3, [r7, #15]
 8004780:	7bfb      	ldrb	r3, [r7, #15]
 8004782:	2b14      	cmp	r3, #20
 8004784:	d9e2      	bls.n	800474c <OS_InitTCBList+0x20>
#endif
    }
    ptcb1                   = &OSTCBTbl[ix];
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	225c      	movs	r2, #92	@ 0x5c
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	4a09      	ldr	r2, [pc, #36]	@ (80047b4 <OS_InitTCBList+0x88>)
 8004790:	4413      	add	r3, r2
 8004792:	60bb      	str	r3, [r7, #8]
    ptcb1->OSTCBNext        = (OS_TCB *)0;                       /* Last OS_TCB                        */
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2200      	movs	r2, #0
 8004798:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_EN > 0u
    ptcb1->OSTCBTaskName    = (INT8U *)(void *)"?";              /* Unknown name                       */
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	4a07      	ldr	r2, [pc, #28]	@ (80047bc <OS_InitTCBList+0x90>)
 800479e:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    OSTCBList               = (OS_TCB *)0;                       /* TCB lists initializations          */
 80047a0:	4b07      	ldr	r3, [pc, #28]	@ (80047c0 <OS_InitTCBList+0x94>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
    OSTCBFreeList           = &OSTCBTbl[0];
 80047a6:	4b07      	ldr	r3, [pc, #28]	@ (80047c4 <OS_InitTCBList+0x98>)
 80047a8:	4a02      	ldr	r2, [pc, #8]	@ (80047b4 <OS_InitTCBList+0x88>)
 80047aa:	601a      	str	r2, [r3, #0]
}
 80047ac:	bf00      	nop
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	200017b0 	.word	0x200017b0
 80047b8:	200016b0 	.word	0x200016b0
 80047bc:	08006d20 	.word	0x08006d20
 80047c0:	200016ac 	.word	0x200016ac
 80047c4:	200016a4 	.word	0x200016a4

080047c8 <OS_MemClr>:
*********************************************************************************************************
*/

void  OS_MemClr (INT8U  *pdest,
                 INT16U  size)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	807b      	strh	r3, [r7, #2]
    while (size > 0u) {
 80047d4:	e007      	b.n	80047e6 <OS_MemClr+0x1e>
        *pdest++ = (INT8U)0;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	607a      	str	r2, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]
        size--;
 80047e0:	887b      	ldrh	r3, [r7, #2]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	807b      	strh	r3, [r7, #2]
    while (size > 0u) {
 80047e6:	887b      	ldrh	r3, [r7, #2]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1f4      	bne.n	80047d6 <OS_MemClr+0xe>
    }
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <OS_Sched>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OS_Sched (void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3u                           /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 8004802:	2300      	movs	r3, #0
 8004804:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
 8004806:	2040      	movs	r0, #64	@ 0x40
 8004808:	f7fb fcf1 	bl	80001ee <OS_CPU_SR_Save>
 800480c:	6078      	str	r0, [r7, #4]
    if (OSIntNesting == 0u) {                          /* Schedule only if all ISRs done and ...       */
 800480e:	4b15      	ldr	r3, [pc, #84]	@ (8004864 <OS_Sched+0x68>)
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d11f      	bne.n	8004856 <OS_Sched+0x5a>
        if (OSLockNesting == 0u) {                     /* ... scheduler is not locked                  */
 8004816:	4b14      	ldr	r3, [pc, #80]	@ (8004868 <OS_Sched+0x6c>)
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d11b      	bne.n	8004856 <OS_Sched+0x5a>
            OS_SchedNew();
 800481e:	f000 f82f 	bl	8004880 <OS_SchedNew>
            OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
 8004822:	4b12      	ldr	r3, [pc, #72]	@ (800486c <OS_Sched+0x70>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	461a      	mov	r2, r3
 8004828:	4b11      	ldr	r3, [pc, #68]	@ (8004870 <OS_Sched+0x74>)
 800482a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800482e:	4a11      	ldr	r2, [pc, #68]	@ (8004874 <OS_Sched+0x78>)
 8004830:	6013      	str	r3, [r2, #0]
            if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy     */
 8004832:	4b0e      	ldr	r3, [pc, #56]	@ (800486c <OS_Sched+0x70>)
 8004834:	781a      	ldrb	r2, [r3, #0]
 8004836:	4b10      	ldr	r3, [pc, #64]	@ (8004878 <OS_Sched+0x7c>)
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	429a      	cmp	r2, r3
 800483c:	d00b      	beq.n	8004856 <OS_Sched+0x5a>
#if OS_TASK_PROFILE_EN > 0u
                OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task      */
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <OS_Sched+0x78>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004844:	3201      	adds	r2, #1
 8004846:	641a      	str	r2, [r3, #64]	@ 0x40
#endif
                OSCtxSwCtr++;                          /* Increment context switch counter             */
 8004848:	4b0c      	ldr	r3, [pc, #48]	@ (800487c <OS_Sched+0x80>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	3301      	adds	r3, #1
 800484e:	4a0b      	ldr	r2, [pc, #44]	@ (800487c <OS_Sched+0x80>)
 8004850:	6013      	str	r3, [r2, #0]
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
                OS_TLS_TaskSw();
#endif
#endif

                OS_TASK_SW();                          /* Perform a context switch                     */
 8004852:	f7fb fd23 	bl	800029c <OSCtxSw>
            }
        }
    }
    OS_EXIT_CRITICAL();
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f7fb fcd7 	bl	800020a <OS_CPU_SR_Restore>
}
 800485c:	bf00      	nop
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	20001488 	.word	0x20001488
 8004868:	20001489 	.word	0x20001489
 800486c:	2000148b 	.word	0x2000148b
 8004870:	200016b0 	.word	0x200016b0
 8004874:	200016a8 	.word	0x200016a8
 8004878:	2000148a 	.word	0x2000148a
 800487c:	2000112c 	.word	0x2000112c

08004880 <OS_SchedNew>:
*              2) Interrupts are assumed to be disabled when this function is called.
*********************************************************************************************************
*/

static  void  OS_SchedNew (void)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
#if OS_LOWEST_PRIO <= 63u                        /* See if we support up to 64 tasks                   */
    INT8U   y;


    y             = OSUnMapTbl[OSRdyGrp];
 8004886:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <OS_SchedNew+0x38>)
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	461a      	mov	r2, r3
 800488c:	4b0b      	ldr	r3, [pc, #44]	@ (80048bc <OS_SchedNew+0x3c>)
 800488e:	5c9b      	ldrb	r3, [r3, r2]
 8004890:	71fb      	strb	r3, [r7, #7]
    OSPrioHighRdy = (INT8U)((y << 3u) + OSUnMapTbl[OSRdyTbl[y]]);
 8004892:	79fb      	ldrb	r3, [r7, #7]
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	b2da      	uxtb	r2, r3
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	4909      	ldr	r1, [pc, #36]	@ (80048c0 <OS_SchedNew+0x40>)
 800489c:	5ccb      	ldrb	r3, [r1, r3]
 800489e:	4619      	mov	r1, r3
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <OS_SchedNew+0x3c>)
 80048a2:	5c5b      	ldrb	r3, [r3, r1]
 80048a4:	4413      	add	r3, r2
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <OS_SchedNew+0x44>)
 80048aa:	701a      	strb	r2, [r3, #0]
        OSPrioHighRdy = (INT8U)((y << 4u) + OSUnMapTbl[(*ptbl & 0xFFu)]);
    } else {
        OSPrioHighRdy = (INT8U)((y << 4u) + OSUnMapTbl[(OS_PRIO)(*ptbl >> 8u) & 0xFFu] + 8u);
    }
#endif
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	2000148c 	.word	0x2000148c
 80048bc:	08006e4c 	.word	0x08006e4c
 80048c0:	20001490 	.word	0x20001490
 80048c4:	2000148b 	.word	0x2000148b

080048c8 <OS_TaskIdle>:
*                 power.
*********************************************************************************************************
*/

void  OS_TaskIdle (void *p_arg)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]
#endif

    (void)p_arg;                                 /* Prevent compiler warning for not using 'p_arg'     */
    for (;;) {
        OS_ENTER_CRITICAL();
 80048d4:	2040      	movs	r0, #64	@ 0x40
 80048d6:	f7fb fc8a 	bl	80001ee <OS_CPU_SR_Save>
 80048da:	60f8      	str	r0, [r7, #12]
        OSIdleCtr++;
 80048dc:	4b05      	ldr	r3, [pc, #20]	@ (80048f4 <OS_TaskIdle+0x2c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	3301      	adds	r3, #1
 80048e2:	4a04      	ldr	r2, [pc, #16]	@ (80048f4 <OS_TaskIdle+0x2c>)
 80048e4:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f7fb fc8f 	bl	800020a <OS_CPU_SR_Restore>
        OSTaskIdleHook();                        /* Call user definable HOOK                           */
 80048ec:	f7fe ffdb 	bl	80038a6 <OSTaskIdleHook>
        OS_ENTER_CRITICAL();
 80048f0:	bf00      	nop
 80048f2:	e7ef      	b.n	80048d4 <OS_TaskIdle+0xc>
 80048f4:	2000149c 	.word	0x2000149c

080048f8 <OS_TaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0u
void  OS_TaskStat (void *p_arg)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
    INT8S  usage;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]
#endif



    p_arg = p_arg;                               /* Prevent compiler warning for not using 'p_arg'     */
    while (OSStatRdy == OS_FALSE) {
 8004904:	e002      	b.n	800490c <OS_TaskStat+0x14>
        OSTimeDly(2u * OS_TICKS_PER_SEC / 10u);  /* Wait until statistic task is ready                 */
 8004906:	2014      	movs	r0, #20
 8004908:	f000 ff66 	bl	80057d8 <OSTimeDly>
    while (OSStatRdy == OS_FALSE) {
 800490c:	4b30      	ldr	r3, [pc, #192]	@ (80049d0 <OS_TaskStat+0xd8>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0f8      	beq.n	8004906 <OS_TaskStat+0xe>
    }
    OSIdleCtrMax /= 100uL;
 8004914:	4b2f      	ldr	r3, [pc, #188]	@ (80049d4 <OS_TaskStat+0xdc>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a2f      	ldr	r2, [pc, #188]	@ (80049d8 <OS_TaskStat+0xe0>)
 800491a:	fba2 2303 	umull	r2, r3, r2, r3
 800491e:	095b      	lsrs	r3, r3, #5
 8004920:	4a2c      	ldr	r2, [pc, #176]	@ (80049d4 <OS_TaskStat+0xdc>)
 8004922:	6013      	str	r3, [r2, #0]
    if (OSIdleCtrMax == 0uL) {
 8004924:	4b2b      	ldr	r3, [pc, #172]	@ (80049d4 <OS_TaskStat+0xdc>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d105      	bne.n	8004938 <OS_TaskStat+0x40>
        OSCPUUsage = 0u;
 800492c:	4b2b      	ldr	r3, [pc, #172]	@ (80049dc <OS_TaskStat+0xe4>)
 800492e:	2200      	movs	r2, #0
 8004930:	701a      	strb	r2, [r3, #0]
#if OS_TASK_SUSPEND_EN > 0u
        (void)OSTaskSuspend(OS_PRIO_SELF);
 8004932:	20ff      	movs	r0, #255	@ 0xff
 8004934:	f000 fe9a 	bl	800566c <OSTaskSuspend>
        for (;;) {
            OSTimeDly(OS_TICKS_PER_SEC);
        }
#endif
    }
    OS_ENTER_CRITICAL();
 8004938:	2040      	movs	r0, #64	@ 0x40
 800493a:	f7fb fc58 	bl	80001ee <OS_CPU_SR_Save>
 800493e:	60f8      	str	r0, [r7, #12]
    OSIdleCtr = OSIdleCtrMax * 100uL;            /* Set initial CPU usage as 0%                        */
 8004940:	4b24      	ldr	r3, [pc, #144]	@ (80049d4 <OS_TaskStat+0xdc>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2264      	movs	r2, #100	@ 0x64
 8004946:	fb02 f303 	mul.w	r3, r2, r3
 800494a:	4a25      	ldr	r2, [pc, #148]	@ (80049e0 <OS_TaskStat+0xe8>)
 800494c:	6013      	str	r3, [r2, #0]
    OS_EXIT_CRITICAL();
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f7fb fc5b 	bl	800020a <OS_CPU_SR_Restore>
    for (;;) {
        OSTimeDly(1);                            /* Synchronize with clock tick                        */
 8004954:	2001      	movs	r0, #1
 8004956:	f000 ff3f 	bl	80057d8 <OSTimeDly>

        OS_ENTER_CRITICAL();
 800495a:	2040      	movs	r0, #64	@ 0x40
 800495c:	f7fb fc47 	bl	80001ee <OS_CPU_SR_Save>
 8004960:	60f8      	str	r0, [r7, #12]
        OSIdleCtr = 0uL;                        /* Reset the idle counter for the next second         */
 8004962:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <OS_TaskStat+0xe8>)
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f7fb fc4e 	bl	800020a <OS_CPU_SR_Restore>

        OSTimeDly(OS_TICKS_PER_SEC / 10u);       /* Accumulate OSIdleCtr for the next 1/10 second      */
 800496e:	200a      	movs	r0, #10
 8004970:	f000 ff32 	bl	80057d8 <OSTimeDly>

        OS_ENTER_CRITICAL();
 8004974:	2040      	movs	r0, #64	@ 0x40
 8004976:	f7fb fc3a 	bl	80001ee <OS_CPU_SR_Save>
 800497a:	60f8      	str	r0, [r7, #12]
        OSIdleCtrRun = OSIdleCtr;                /* Store number of cycles which elapsed while idle    */
 800497c:	4b18      	ldr	r3, [pc, #96]	@ (80049e0 <OS_TaskStat+0xe8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a18      	ldr	r2, [pc, #96]	@ (80049e4 <OS_TaskStat+0xec>)
 8004982:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f7fb fc40 	bl	800020a <OS_CPU_SR_Restore>

        usage            = 100 - (INT8S)(OSIdleCtrRun / OSIdleCtrMax);
 800498a:	4b16      	ldr	r3, [pc, #88]	@ (80049e4 <OS_TaskStat+0xec>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4b11      	ldr	r3, [pc, #68]	@ (80049d4 <OS_TaskStat+0xdc>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	fbb2 f3f3 	udiv	r3, r2, r3
 8004996:	b2db      	uxtb	r3, r3
 8004998:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800499c:	b2db      	uxtb	r3, r3
 800499e:	72fb      	strb	r3, [r7, #11]
        if (usage >= 0) {                        /* Make sure we don't have a negative percentage      */
 80049a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	db03      	blt.n	80049b0 <OS_TaskStat+0xb8>
            OSCPUUsage   = (INT8U)usage;
 80049a8:	7afa      	ldrb	r2, [r7, #11]
 80049aa:	4b0c      	ldr	r3, [pc, #48]	@ (80049dc <OS_TaskStat+0xe4>)
 80049ac:	701a      	strb	r2, [r3, #0]
 80049ae:	e00a      	b.n	80049c6 <OS_TaskStat+0xce>
        } else {
            OSCPUUsage   = 0u;
 80049b0:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <OS_TaskStat+0xe4>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	701a      	strb	r2, [r3, #0]
            OSIdleCtrMax = OSIdleCtrRun / 100uL; /* Update max counter value to current one            */
 80049b6:	4b0b      	ldr	r3, [pc, #44]	@ (80049e4 <OS_TaskStat+0xec>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a07      	ldr	r2, [pc, #28]	@ (80049d8 <OS_TaskStat+0xe0>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	4a04      	ldr	r2, [pc, #16]	@ (80049d4 <OS_TaskStat+0xdc>)
 80049c4:	6013      	str	r3, [r2, #0]
        }

        OSTaskStatHook();                        /* Invoke user definable hook                         */
 80049c6:	f7fe ff7f 	bl	80038c8 <OSTaskStatHook>
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
        OS_TaskStatStkChk();                     /* Check the stacks for each task                     */
 80049ca:	f000 f80d 	bl	80049e8 <OS_TaskStatStkChk>
        OSTimeDly(1);                            /* Synchronize with clock tick                        */
 80049ce:	e7c1      	b.n	8004954 <OS_TaskStat+0x5c>
 80049d0:	20001284 	.word	0x20001284
 80049d4:	2000127c 	.word	0x2000127c
 80049d8:	51eb851f 	.word	0x51eb851f
 80049dc:	20001278 	.word	0x20001278
 80049e0:	2000149c 	.word	0x2000149c
 80049e4:	20001280 	.word	0x20001280

080049e8 <OS_TaskStatStkChk>:
*********************************************************************************************************
*/

#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
void  OS_TaskStatStkChk (void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
    OS_STK_DATA  stk_data;
    INT8U        err;
    INT8U        prio;


    for (prio = 0u; prio <= OS_TASK_IDLE_PRIO; prio++) {
 80049ee:	2300      	movs	r3, #0
 80049f0:	73fb      	strb	r3, [r7, #15]
 80049f2:	e023      	b.n	8004a3c <OS_TaskStatStkChk+0x54>
        err = OSTaskStkChk(prio, &stk_data);
 80049f4:	463a      	mov	r2, r7
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
 80049f8:	4611      	mov	r1, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 fdc8 	bl	8005590 <OSTaskStkChk>
 8004a00:	4603      	mov	r3, r0
 8004a02:	73bb      	strb	r3, [r7, #14]
        if (err == OS_ERR_NONE) {
 8004a04:	7bbb      	ldrb	r3, [r7, #14]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d115      	bne.n	8004a36 <OS_TaskStatStkChk+0x4e>
            ptcb = OSTCBPrioTbl[prio];
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
 8004a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8004a4c <OS_TaskStatStkChk+0x64>)
 8004a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a12:	60bb      	str	r3, [r7, #8]
            if (ptcb != (OS_TCB *)0) {                               /* Make sure task 'ptcb' is ...   */
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00d      	beq.n	8004a36 <OS_TaskStatStkChk+0x4e>
                if (ptcb != OS_TCB_RESERVED) {                       /* ... still valid.               */
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d00a      	beq.n	8004a36 <OS_TaskStatStkChk+0x4e>
#if OS_TASK_PROFILE_EN > 0u
                    #if OS_STK_GROWTH == 1u
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom + ptcb->OSTCBStkSize;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	441a      	add	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	64da      	str	r2, [r3, #76]	@ 0x4c
                    #else
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom - ptcb->OSTCBStkSize;
                    #endif
                    ptcb->OSTCBStkUsed = stk_data.OSUsed;            /* Store number of entries used   */
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	651a      	str	r2, [r3, #80]	@ 0x50
    for (prio = 0u; prio <= OS_TASK_IDLE_PRIO; prio++) {
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	73fb      	strb	r3, [r7, #15]
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a40:	d9d8      	bls.n	80049f4 <OS_TaskStatStkChk+0xc>
#endif
                }
            }
        }
    }
}
 8004a42:	bf00      	nop
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	200016b0 	.word	0x200016b0

08004a50 <OS_TCBInit>:
                   OS_STK  *pbos,
                   INT16U   id,
                   INT32U   stk_size,
                   void    *pext,
                   INT16U   opt)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	73fb      	strb	r3, [r7, #15]
 8004a60:	4613      	mov	r3, r2
 8004a62:	81bb      	strh	r3, [r7, #12]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8004a64:	2300      	movs	r3, #0
 8004a66:	61bb      	str	r3, [r7, #24]
    INT8U      j;
#endif
#endif


    OS_ENTER_CRITICAL();
 8004a68:	2040      	movs	r0, #64	@ 0x40
 8004a6a:	f7fb fbc0 	bl	80001ee <OS_CPU_SR_Save>
 8004a6e:	61b8      	str	r0, [r7, #24]
    ptcb = OSTCBFreeList;                                  /* Get a free TCB from the free TCB list    */
 8004a70:	4b6b      	ldr	r3, [pc, #428]	@ (8004c20 <OS_TCBInit+0x1d0>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	617b      	str	r3, [r7, #20]
    if (ptcb != (OS_TCB *)0) {
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 80c9 	beq.w	8004c10 <OS_TCBInit+0x1c0>
        OSTCBFreeList            = ptcb->OSTCBNext;        /* Update pointer to free TCB list          */
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	4a67      	ldr	r2, [pc, #412]	@ (8004c20 <OS_TCBInit+0x1d0>)
 8004a84:	6013      	str	r3, [r2, #0]
        OS_EXIT_CRITICAL();
 8004a86:	69b8      	ldr	r0, [r7, #24]
 8004a88:	f7fb fbbf 	bl	800020a <OS_CPU_SR_Restore>
        ptcb->OSTCBStkPtr        = ptos;                   /* Load Stack pointer in TCB                */
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	601a      	str	r2, [r3, #0]
        ptcb->OSTCBPrio          = prio;                   /* Load task priority into TCB              */
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	7bfa      	ldrb	r2, [r7, #15]
 8004a96:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        ptcb->OSTCBStat          = OS_STAT_RDY;            /* Task is ready to run                     */
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        ptcb->OSTCBStatPend      = OS_STAT_PEND_OK;        /* Clear pend status                        */
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        ptcb->OSTCBDly           = 0u;                     /* Task is not delayed                      */
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2200      	movs	r2, #0
 8004aae:	635a      	str	r2, [r3, #52]	@ 0x34

#if OS_TASK_CREATE_EXT_EN > 0u
        ptcb->OSTCBExtPtr        = pext;                   /* Store pointer to TCB extension           */
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ab4:	605a      	str	r2, [r3, #4]
        ptcb->OSTCBStkSize       = stk_size;               /* Store stack size                         */
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004aba:	60da      	str	r2, [r3, #12]
        ptcb->OSTCBStkBottom     = pbos;                   /* Store pointer to bottom of stack         */
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	609a      	str	r2, [r3, #8]
        ptcb->OSTCBOpt           = opt;                    /* Store task options                       */
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8004ac6:	821a      	strh	r2, [r3, #16]
        ptcb->OSTCBId            = id;                     /* Store task ID                            */
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	89ba      	ldrh	r2, [r7, #12]
 8004acc:	825a      	strh	r2, [r3, #18]
        opt                      = opt;
        id                       = id;
#endif

#if OS_TASK_DEL_EN > 0u
        ptcb->OSTCBDelReq        = OS_ERR_NONE;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
#endif

#if OS_LOWEST_PRIO <= 63u                                         /* Pre-compute X, Y                  */
        ptcb->OSTCBY             = (INT8U)(prio >> 3u);
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	08db      	lsrs	r3, r3, #3
 8004ada:	b2da      	uxtb	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        ptcb->OSTCBX             = (INT8U)(prio & 0x07u);
 8004ae2:	7bfb      	ldrb	r3, [r7, #15]
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	b2da      	uxtb	r2, r3
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
#else                                                             /* Pre-compute X, Y                  */
        ptcb->OSTCBY             = (INT8U)((INT8U)(prio >> 4u) & 0xFFu);
        ptcb->OSTCBX             = (INT8U) (prio & 0x0Fu);
#endif
                                                                  /* Pre-compute BitX and BitY         */
        ptcb->OSTCBBitY          = (OS_PRIO)(1uL << ptcb->OSTCBY);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004af6:	461a      	mov	r2, r3
 8004af8:	2301      	movs	r3, #1
 8004afa:	4093      	lsls	r3, r2
 8004afc:	b2da      	uxtb	r2, r3
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        ptcb->OSTCBBitX          = (OS_PRIO)(1uL << ptcb->OSTCBX);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4093      	lsls	r3, r2
 8004b10:	b2da      	uxtb	r2, r3
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (OS_EVENT_EN)
        ptcb->OSTCBEventPtr      = (OS_EVENT  *)0;         /* Task is not pending on an  event         */
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0u)
        ptcb->OSTCBEventMultiPtr = (OS_EVENT **)0;         /* Task is not pending on any events        */
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	621a      	str	r2, [r3, #32]
        ptcb->OSTCBEventMultiRdy = (OS_EVENT  *)0;         /* No events readied for Multipend          */
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	2200      	movs	r2, #0
 8004b28:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
#endif

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u) && (OS_TASK_DEL_EN > 0u)
        ptcb->OSTCBFlagNode      = (OS_FLAG_NODE *)0;      /* Task is not pending on an event flag     */
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif

#if (OS_MBOX_EN > 0u) || ((OS_Q_EN > 0u) && (OS_MAX_QS > 0u))
        ptcb->OSTCBMsg           = (void *)0;              /* No message received                      */
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2200      	movs	r2, #0
 8004b34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif

#if OS_TASK_PROFILE_EN > 0u
        ptcb->OSTCBCtxSwCtr      = 0uL;                    /* Initialize profiling variables           */
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	641a      	str	r2, [r3, #64]	@ 0x40
        ptcb->OSTCBCyclesStart   = 0uL;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	649a      	str	r2, [r3, #72]	@ 0x48
        ptcb->OSTCBCyclesTot     = 0uL;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	2200      	movs	r2, #0
 8004b46:	645a      	str	r2, [r3, #68]	@ 0x44
        ptcb->OSTCBStkBase       = (OS_STK *)0;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	64da      	str	r2, [r3, #76]	@ 0x4c
        ptcb->OSTCBStkUsed       = 0uL;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2200      	movs	r2, #0
 8004b52:	651a      	str	r2, [r3, #80]	@ 0x50
#endif

#if OS_TASK_NAME_EN > 0u
        ptcb->OSTCBTaskName      = (INT8U *)(void *)"?";
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	4a33      	ldr	r2, [pc, #204]	@ (8004c24 <OS_TCBInit+0x1d4>)
 8004b58:	655a      	str	r2, [r3, #84]	@ 0x54
#endif

#if OS_TASK_REG_TBL_SIZE > 0u                              /* Initialize the task variables            */
        for (i = 0u; i < OS_TASK_REG_TBL_SIZE; i++) {
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	77fb      	strb	r3, [r7, #31]
 8004b5e:	e008      	b.n	8004b72 <OS_TCBInit+0x122>
            ptcb->OSTCBRegTbl[i] = 0u;
 8004b60:	7ffa      	ldrb	r2, [r7, #31]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	3216      	adds	r2, #22
 8004b66:	2100      	movs	r1, #0
 8004b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (i = 0u; i < OS_TASK_REG_TBL_SIZE; i++) {
 8004b6c:	7ffb      	ldrb	r3, [r7, #31]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	77fb      	strb	r3, [r7, #31]
 8004b72:	7ffb      	ldrb	r3, [r7, #31]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0f3      	beq.n	8004b60 <OS_TCBInit+0x110>
        }
#endif

        OSTCBInitHook(ptcb);
 8004b78:	6978      	ldr	r0, [r7, #20]
 8004b7a:	f7ff f851 	bl	8003c20 <OSTCBInitHook>

        OS_ENTER_CRITICAL();
 8004b7e:	2040      	movs	r0, #64	@ 0x40
 8004b80:	f7fb fb35 	bl	80001ee <OS_CPU_SR_Save>
 8004b84:	61b8      	str	r0, [r7, #24]
        OSTCBPrioTbl[prio] = ptcb;
 8004b86:	7bfb      	ldrb	r3, [r7, #15]
 8004b88:	4927      	ldr	r1, [pc, #156]	@ (8004c28 <OS_TCBInit+0x1d8>)
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        OS_EXIT_CRITICAL();
 8004b90:	69b8      	ldr	r0, [r7, #24]
 8004b92:	f7fb fb3a 	bl	800020a <OS_CPU_SR_Restore>

        OSTaskCreateHook(ptcb);                            /* Call user defined hook                   */
 8004b96:	6978      	ldr	r0, [r7, #20]
 8004b98:	f7fe fe6f 	bl	800387a <OSTaskCreateHook>
        }
        OS_TLS_TaskCreate(ptcb);                           /* Call TLS hook                            */
#endif
#endif

        OS_ENTER_CRITICAL();
 8004b9c:	2040      	movs	r0, #64	@ 0x40
 8004b9e:	f7fb fb26 	bl	80001ee <OS_CPU_SR_Save>
 8004ba2:	61b8      	str	r0, [r7, #24]
        ptcb->OSTCBNext = OSTCBList;                       /* Link into TCB chain                      */
 8004ba4:	4b21      	ldr	r3, [pc, #132]	@ (8004c2c <OS_TCBInit+0x1dc>)
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBPrev = (OS_TCB *)0;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	619a      	str	r2, [r3, #24]
        if (OSTCBList != (OS_TCB *)0) {
 8004bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8004c2c <OS_TCBInit+0x1dc>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <OS_TCBInit+0x172>
            OSTCBList->OSTCBPrev = ptcb;
 8004bba:	4b1c      	ldr	r3, [pc, #112]	@ (8004c2c <OS_TCBInit+0x1dc>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	619a      	str	r2, [r3, #24]
        }
        OSTCBList               = ptcb;
 8004bc2:	4a1a      	ldr	r2, [pc, #104]	@ (8004c2c <OS_TCBInit+0x1dc>)
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	6013      	str	r3, [r2, #0]
        OSRdyGrp               |= ptcb->OSTCBBitY;         /* Make task ready to run                   */
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8004bce:	4b18      	ldr	r3, [pc, #96]	@ (8004c30 <OS_TCBInit+0x1e0>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	4b16      	ldr	r3, [pc, #88]	@ (8004c30 <OS_TCBInit+0x1e0>)
 8004bd8:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004be0:	461a      	mov	r2, r3
 8004be2:	4b14      	ldr	r3, [pc, #80]	@ (8004c34 <OS_TCBInit+0x1e4>)
 8004be4:	5c9a      	ldrb	r2, [r3, r2]
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bec:	6979      	ldr	r1, [r7, #20]
 8004bee:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <OS_TCBInit+0x1e4>)
 8004bf8:	545a      	strb	r2, [r3, r1]
        OSTaskCtr++;                                       /* Increment the #tasks counter             */
 8004bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8004c38 <OS_TCBInit+0x1e8>)
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <OS_TCBInit+0x1e8>)
 8004c04:	701a      	strb	r2, [r3, #0]
        OS_TRACE_TASK_READY(ptcb);
        OS_EXIT_CRITICAL();
 8004c06:	69b8      	ldr	r0, [r7, #24]
 8004c08:	f7fb faff 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_NONE);
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	e003      	b.n	8004c18 <OS_TCBInit+0x1c8>
    }
    OS_EXIT_CRITICAL();
 8004c10:	69b8      	ldr	r0, [r7, #24]
 8004c12:	f7fb fafa 	bl	800020a <OS_CPU_SR_Restore>
    return (OS_ERR_TASK_NO_MORE_TCB);
 8004c16:	2342      	movs	r3, #66	@ 0x42
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3720      	adds	r7, #32
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	200016a4 	.word	0x200016a4
 8004c24:	08006d20 	.word	0x08006d20
 8004c28:	200016b0 	.word	0x200016b0
 8004c2c:	200016ac 	.word	0x200016ac
 8004c30:	2000148c 	.word	0x2000148c
 8004c34:	20001490 	.word	0x20001490
 8004c38:	20001499 	.word	0x20001499

08004c3c <OS_FlagInit>:
* WARNING    : You MUST NOT call this function from your code.  This is an INTERNAL function to uC/OS-II.
*********************************************************************************************************
*/

void  OS_FlagInit (void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
    INT16U        ix_next;
    OS_FLAG_GRP  *pgrp1;
    OS_FLAG_GRP  *pgrp2;


    OS_MemClr((INT8U *)&OSFlagTbl[0], sizeof(OSFlagTbl));           /* Clear the flag group table      */
 8004c42:	2150      	movs	r1, #80	@ 0x50
 8004c44:	481b      	ldr	r0, [pc, #108]	@ (8004cb4 <OS_FlagInit+0x78>)
 8004c46:	f7ff fdbf 	bl	80047c8 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_FLAGS - 1u); ix++) {                 /* Init. list of free EVENT FLAGS  */
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	81fb      	strh	r3, [r7, #14]
 8004c4e:	e018      	b.n	8004c82 <OS_FlagInit+0x46>
        ix_next = ix + 1u;
 8004c50:	89fb      	ldrh	r3, [r7, #14]
 8004c52:	3301      	adds	r3, #1
 8004c54:	80fb      	strh	r3, [r7, #6]
        pgrp1 = &OSFlagTbl[ix];
 8004c56:	89fb      	ldrh	r3, [r7, #14]
 8004c58:	011b      	lsls	r3, r3, #4
 8004c5a:	4a16      	ldr	r2, [pc, #88]	@ (8004cb4 <OS_FlagInit+0x78>)
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60bb      	str	r3, [r7, #8]
        pgrp2 = &OSFlagTbl[ix_next];
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	4a13      	ldr	r2, [pc, #76]	@ (8004cb4 <OS_FlagInit+0x78>)
 8004c66:	4413      	add	r3, r2
 8004c68:	603b      	str	r3, [r7, #0]
        pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	701a      	strb	r2, [r3, #0]
        pgrp1->OSFlagWaitList = (void *)pgrp2;
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_EN > 0u
        pgrp1->OSFlagName     = (INT8U *)(void *)"?";               /* Unknown name                    */
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb8 <OS_FlagInit+0x7c>)
 8004c7a:	60da      	str	r2, [r3, #12]
    for (ix = 0u; ix < (OS_MAX_FLAGS - 1u); ix++) {                 /* Init. list of free EVENT FLAGS  */
 8004c7c:	89fb      	ldrh	r3, [r7, #14]
 8004c7e:	3301      	adds	r3, #1
 8004c80:	81fb      	strh	r3, [r7, #14]
 8004c82:	89fb      	ldrh	r3, [r7, #14]
 8004c84:	2b03      	cmp	r3, #3
 8004c86:	d9e3      	bls.n	8004c50 <OS_FlagInit+0x14>
#endif
    }
    pgrp1                 = &OSFlagTbl[ix];
 8004c88:	89fb      	ldrh	r3, [r7, #14]
 8004c8a:	011b      	lsls	r3, r3, #4
 8004c8c:	4a09      	ldr	r2, [pc, #36]	@ (8004cb4 <OS_FlagInit+0x78>)
 8004c8e:	4413      	add	r3, r2
 8004c90:	60bb      	str	r3, [r7, #8]
    pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2200      	movs	r2, #0
 8004c96:	701a      	strb	r2, [r3, #0]
    pgrp1->OSFlagWaitList = (void *)0;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_EN > 0u
    pgrp1->OSFlagName     = (INT8U *)(void *)"?";                   /* Unknown name                    */
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	4a05      	ldr	r2, [pc, #20]	@ (8004cb8 <OS_FlagInit+0x7c>)
 8004ca2:	60da      	str	r2, [r3, #12]
#endif
    OSFlagFreeList        = &OSFlagTbl[0];
 8004ca4:	4b05      	ldr	r3, [pc, #20]	@ (8004cbc <OS_FlagInit+0x80>)
 8004ca6:	4a03      	ldr	r2, [pc, #12]	@ (8004cb4 <OS_FlagInit+0x78>)
 8004ca8:	601a      	str	r2, [r3, #0]
#endif
}
 8004caa:	bf00      	nop
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20001224 	.word	0x20001224
 8004cb8:	08006d44 	.word	0x08006d44
 8004cbc:	20001274 	.word	0x20001274

08004cc0 <OS_FlagUnlink>:
*              2) This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_FlagUnlink (OS_FLAG_NODE *pnode)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
    OS_FLAG_GRP  *pgrp;
    OS_FLAG_NODE *pnode_prev;
    OS_FLAG_NODE *pnode_next;


    pnode_prev = (OS_FLAG_NODE *)pnode->OSFlagNodePrev;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	617b      	str	r3, [r7, #20]
    pnode_next = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	613b      	str	r3, [r7, #16]
    if (pnode_prev == (OS_FLAG_NODE *)0) {                      /* Is it first node in wait list?      */
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10c      	bne.n	8004cf4 <OS_FlagUnlink+0x34>
        pgrp                 = (OS_FLAG_GRP *)pnode->OSFlagNodeFlagGrp;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	60fb      	str	r3, [r7, #12]
        pgrp->OSFlagWaitList = (void *)pnode_next;              /*      Update list for new 1st node   */
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	605a      	str	r2, [r3, #4]
        if (pnode_next != (OS_FLAG_NODE *)0) {
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00c      	beq.n	8004d06 <OS_FlagUnlink+0x46>
            pnode_next->OSFlagNodePrev = (OS_FLAG_NODE *)0;     /*      Link new 1st node PREV to NULL */
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	605a      	str	r2, [r3, #4]
 8004cf2:	e008      	b.n	8004d06 <OS_FlagUnlink+0x46>
        }
    } else {                                                    /* No,  A node somewhere in the list   */
        pnode_prev->OSFlagNodeNext = pnode_next;                /*      Link around the node to unlink */
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	601a      	str	r2, [r3, #0]
        if (pnode_next != (OS_FLAG_NODE *)0) {                  /*      Was this the LAST node?        */
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <OS_FlagUnlink+0x46>
            pnode_next->OSFlagNodePrev = pnode_prev;            /*      No, Link around current node   */
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	605a      	str	r2, [r3, #4]
        }
    }
#if OS_TASK_DEL_EN > 0u
    ptcb                = (OS_TCB *)pnode->OSFlagNodeTCB;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	60bb      	str	r3, [r7, #8]
    ptcb->OSTCBFlagNode = (OS_FLAG_NODE *)0;
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
}
 8004d12:	bf00      	nop
 8004d14:	371c      	adds	r7, #28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
	...

08004d20 <OSMemCreate>:

OS_MEM  *OSMemCreate (void   *addr,
                      INT32U  nblks,
                      INT32U  blksize,
                      INT8U  *perr)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b08a      	sub	sp, #40	@ 0x28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
 8004d2c:	603b      	str	r3, [r7, #0]
    INT8U     *pblk;
    void     **plink;
    INT32U     loops;
    INT32U     i;
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61bb      	str	r3, [r7, #24]
        return ((OS_MEM *)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (addr == (void *)0) {                          /* Must pass a valid address for the memory part.*/
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <OSMemCreate+0x22>
        *perr = OS_ERR_MEM_INVALID_ADDR;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2262      	movs	r2, #98	@ 0x62
 8004d3c:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8004d3e:	2300      	movs	r3, #0
 8004d40:	e064      	b.n	8004e0c <OSMemCreate+0xec>
    }
    if (((INT32U)addr & (sizeof(void *) - 1u)) != 0u){  /* Must be pointer size aligned                */
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0303 	and.w	r3, r3, #3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d004      	beq.n	8004d56 <OSMemCreate+0x36>
        *perr = OS_ERR_MEM_INVALID_ADDR;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2262      	movs	r2, #98	@ 0x62
 8004d50:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8004d52:	2300      	movs	r3, #0
 8004d54:	e05a      	b.n	8004e0c <OSMemCreate+0xec>
    }
    if (nblks < 2u) {                                 /* Must have at least 2 blocks per partition     */
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d804      	bhi.n	8004d66 <OSMemCreate+0x46>
        *perr = OS_ERR_MEM_INVALID_BLKS;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	225b      	movs	r2, #91	@ 0x5b
 8004d60:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8004d62:	2300      	movs	r3, #0
 8004d64:	e052      	b.n	8004e0c <OSMemCreate+0xec>
    }
    if (blksize < sizeof(void *)) {                   /* Must contain space for at least a pointer     */
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b03      	cmp	r3, #3
 8004d6a:	d804      	bhi.n	8004d76 <OSMemCreate+0x56>
        *perr = OS_ERR_MEM_INVALID_SIZE;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	225c      	movs	r2, #92	@ 0x5c
 8004d70:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8004d72:	2300      	movs	r3, #0
 8004d74:	e04a      	b.n	8004e0c <OSMemCreate+0xec>
    }
#endif
    OS_ENTER_CRITICAL();
 8004d76:	2040      	movs	r0, #64	@ 0x40
 8004d78:	f7fb fa39 	bl	80001ee <OS_CPU_SR_Save>
 8004d7c:	61b8      	str	r0, [r7, #24]
    pmem = OSMemFreeList;                             /* Get next free memory partition                */
 8004d7e:	4b25      	ldr	r3, [pc, #148]	@ (8004e14 <OSMemCreate+0xf4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	617b      	str	r3, [r7, #20]
    if (OSMemFreeList != (OS_MEM *)0) {               /* See if pool of free partitions was empty      */
 8004d84:	4b23      	ldr	r3, [pc, #140]	@ (8004e14 <OSMemCreate+0xf4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d004      	beq.n	8004d96 <OSMemCreate+0x76>
        OSMemFreeList = (OS_MEM *)OSMemFreeList->OSMemFreeList;
 8004d8c:	4b21      	ldr	r3, [pc, #132]	@ (8004e14 <OSMemCreate+0xf4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	4a20      	ldr	r2, [pc, #128]	@ (8004e14 <OSMemCreate+0xf4>)
 8004d94:	6013      	str	r3, [r2, #0]
    }
    OS_EXIT_CRITICAL();
 8004d96:	69b8      	ldr	r0, [r7, #24]
 8004d98:	f7fb fa37 	bl	800020a <OS_CPU_SR_Restore>
    if (pmem == (OS_MEM *)0) {                        /* See if we have a memory partition             */
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d104      	bne.n	8004dac <OSMemCreate+0x8c>
        *perr = OS_ERR_MEM_INVALID_PART;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	225a      	movs	r2, #90	@ 0x5a
 8004da6:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
 8004da8:	2300      	movs	r3, #0
 8004daa:	e02f      	b.n	8004e0c <OSMemCreate+0xec>
    }
    plink = (void **)addr;                            /* Create linked list of free memory blocks      */
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	623b      	str	r3, [r7, #32]
    pblk  = (INT8U *)addr;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
    loops  = nblks - 1u;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	3b01      	subs	r3, #1
 8004db8:	613b      	str	r3, [r7, #16]
    for (i = 0u; i < loops; i++) {
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
 8004dbe:	e00b      	b.n	8004dd8 <OSMemCreate+0xb8>
        pblk +=  blksize;                             /* Point to the FOLLOWING block                  */
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	627b      	str	r3, [r7, #36]	@ 0x24
       *plink = (void  *)pblk;                        /* Save pointer to NEXT block in CURRENT block   */
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dcc:	601a      	str	r2, [r3, #0]
        plink = (void **)pblk;                        /* Position to  NEXT      block                  */
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	623b      	str	r3, [r7, #32]
    for (i = 0u; i < loops; i++) {
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	61fb      	str	r3, [r7, #28]
 8004dd8:	69fa      	ldr	r2, [r7, #28]
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d3ef      	bcc.n	8004dc0 <OSMemCreate+0xa0>
    }
    *plink              = (void *)0;                  /* Last memory block points to NULL              */
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	2200      	movs	r2, #0
 8004de4:	601a      	str	r2, [r3, #0]
    pmem->OSMemAddr     = addr;                       /* Store start address of memory partition       */
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = addr;                       /* Initialize pointer to pool of free blocks     */
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree    = nblks;                      /* Store number of free blocks in MCB            */
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	611a      	str	r2, [r3, #16]
    pmem->OSMemNBlks    = nblks;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	60da      	str	r2, [r3, #12]
    pmem->OSMemBlkSize  = blksize;                    /* Store block size of each memory blocks        */
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	609a      	str	r2, [r3, #8]

    OS_TRACE_MEM_CREATE(pmem);

    *perr               = OS_ERR_NONE;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2200      	movs	r2, #0
 8004e08:	701a      	strb	r2, [r3, #0]
    return (pmem);
 8004e0a:	697b      	ldr	r3, [r7, #20]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3728      	adds	r7, #40	@ 0x28
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	20001f9c 	.word	0x20001f9c

08004e18 <OSMemGet>:
*********************************************************************************************************
*/

void  *OSMemGet (OS_MEM  *pmem,
                 INT8U   *perr)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
    void      *pblk;
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 8004e22:	2300      	movs	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
        return ((void *)0);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pmem == (OS_MEM *)0) {                        /* Must point to a valid memory partition        */
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d104      	bne.n	8004e36 <OSMemGet+0x1e>
        *perr = OS_ERR_MEM_INVALID_PMEM;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	2260      	movs	r2, #96	@ 0x60
 8004e30:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
 8004e32:	2300      	movs	r3, #0
 8004e34:	e022      	b.n	8004e7c <OSMemGet+0x64>
    }
#endif

    OS_TRACE_MEM_GET_ENTER(pmem);

    OS_ENTER_CRITICAL();
 8004e36:	2040      	movs	r0, #64	@ 0x40
 8004e38:	f7fb f9d9 	bl	80001ee <OS_CPU_SR_Save>
 8004e3c:	60f8      	str	r0, [r7, #12]
    if (pmem->OSMemNFree > 0u) {                      /* See if there are any free memory blocks       */
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d013      	beq.n	8004e6e <OSMemGet+0x56>
        pblk                = pmem->OSMemFreeList;    /* Yes, point to next free memory block          */
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	60bb      	str	r3, [r7, #8]
        pmem->OSMemFreeList = *(void **)pblk;         /*      Adjust pointer to new free list          */
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	605a      	str	r2, [r3, #4]
        pmem->OSMemNFree--;                           /*      One less memory block in this partition  */
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	1e5a      	subs	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	611a      	str	r2, [r3, #16]
        OS_EXIT_CRITICAL();
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f7fb f9d3 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;                          /*      No error                                 */
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]
        OS_TRACE_MEM_GET_EXIT(*perr);
        return (pblk);                                /*      Return memory block to caller            */
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	e006      	b.n	8004e7c <OSMemGet+0x64>
    }
    OS_EXIT_CRITICAL();
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f7fb f9cb 	bl	800020a <OS_CPU_SR_Restore>
    *perr = OS_ERR_MEM_NO_FREE_BLKS;                  /* No,  Notify caller of empty memory partition  */
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	225d      	movs	r2, #93	@ 0x5d
 8004e78:	701a      	strb	r2, [r3, #0]
    OS_TRACE_MEM_GET_EXIT(*perr);
    return ((void *)0);                               /*      Return NULL pointer to caller            */
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <OSMemPut>:
*********************************************************************************************************
*/

INT8U  OSMemPut (OS_MEM  *pmem,
                 void    *pblk)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60fb      	str	r3, [r7, #12]
#endif


#if OS_ARG_CHK_EN > 0u
    if (pmem == (OS_MEM *)0) {                   /* Must point to a valid memory partition             */
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <OSMemPut+0x18>
        return (OS_ERR_MEM_INVALID_PMEM);
 8004e98:	2360      	movs	r3, #96	@ 0x60
 8004e9a:	e023      	b.n	8004ee4 <OSMemPut+0x60>
    }
    if (pblk == (void *)0) {                     /* Must release a valid block                         */
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <OSMemPut+0x22>
        return (OS_ERR_MEM_INVALID_PBLK);
 8004ea2:	235f      	movs	r3, #95	@ 0x5f
 8004ea4:	e01e      	b.n	8004ee4 <OSMemPut+0x60>
    }
#endif

    OS_TRACE_MEM_PUT_ENTER(pmem, pblk);

    OS_ENTER_CRITICAL();
 8004ea6:	2040      	movs	r0, #64	@ 0x40
 8004ea8:	f7fb f9a1 	bl	80001ee <OS_CPU_SR_Save>
 8004eac:	60f8      	str	r0, [r7, #12]
    if (pmem->OSMemNFree >= pmem->OSMemNBlks) {  /* Make sure all blocks not already returned          */
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d304      	bcc.n	8004ec4 <OSMemPut+0x40>
        OS_EXIT_CRITICAL();
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f7fb f9a5 	bl	800020a <OS_CPU_SR_Restore>
        OS_TRACE_MEM_PUT_EXIT(OS_ERR_MEM_FULL);
        return (OS_ERR_MEM_FULL);
 8004ec0:	235e      	movs	r3, #94	@ 0x5e
 8004ec2:	e00f      	b.n	8004ee4 <OSMemPut+0x60>
    }
    *(void **)pblk      = pmem->OSMemFreeList;   /* Insert released block into free block list         */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = pblk;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	683a      	ldr	r2, [r7, #0]
 8004ed0:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree++;                          /* One more memory block in this partition            */
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	611a      	str	r2, [r3, #16]
    OS_EXIT_CRITICAL();
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f7fb f994 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_MEM_PUT_EXIT(OS_ERR_NONE);
    return (OS_ERR_NONE);                        /* Notify caller that memory block was released       */
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <OS_MemInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_MemInit (void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
#if OS_MAX_MEM_PART >= 2u
    OS_MEM  *pmem;
    INT16U   i;


    OS_MemClr((INT8U *)&OSMemTbl[0], sizeof(OSMemTbl));   /* Clear the memory partition table          */
 8004ef2:	2178      	movs	r1, #120	@ 0x78
 8004ef4:	481a      	ldr	r0, [pc, #104]	@ (8004f60 <OS_MemInit+0x74>)
 8004ef6:	f7ff fc67 	bl	80047c8 <OS_MemClr>
    for (i = 0u; i < (OS_MAX_MEM_PART - 1u); i++) {       /* Init. list of free memory partitions      */
 8004efa:	2300      	movs	r3, #0
 8004efc:	80fb      	strh	r3, [r7, #6]
 8004efe:	e017      	b.n	8004f30 <OS_MemInit+0x44>
        pmem                = &OSMemTbl[i];               /* Point to memory control block (MCB)       */
 8004f00:	88fa      	ldrh	r2, [r7, #6]
 8004f02:	4613      	mov	r3, r2
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	4413      	add	r3, r2
 8004f08:	00db      	lsls	r3, r3, #3
 8004f0a:	4a15      	ldr	r2, [pc, #84]	@ (8004f60 <OS_MemInit+0x74>)
 8004f0c:	4413      	add	r3, r2
 8004f0e:	603b      	str	r3, [r7, #0]
        pmem->OSMemFreeList = (void *)&OSMemTbl[i + 1u];  /* Chain list of free partitions             */
 8004f10:	88fb      	ldrh	r3, [r7, #6]
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	4613      	mov	r3, r2
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	4413      	add	r3, r2
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	4a10      	ldr	r2, [pc, #64]	@ (8004f60 <OS_MemInit+0x74>)
 8004f1e:	441a      	add	r2, r3
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_EN > 0u
        pmem->OSMemName  = (INT8U *)(void *)"?";
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	4a0f      	ldr	r2, [pc, #60]	@ (8004f64 <OS_MemInit+0x78>)
 8004f28:	615a      	str	r2, [r3, #20]
    for (i = 0u; i < (OS_MAX_MEM_PART - 1u); i++) {       /* Init. list of free memory partitions      */
 8004f2a:	88fb      	ldrh	r3, [r7, #6]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	80fb      	strh	r3, [r7, #6]
 8004f30:	88fb      	ldrh	r3, [r7, #6]
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d9e4      	bls.n	8004f00 <OS_MemInit+0x14>
#endif
    }
    pmem                = &OSMemTbl[i];
 8004f36:	88fa      	ldrh	r2, [r7, #6]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	4413      	add	r3, r2
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	4a07      	ldr	r2, [pc, #28]	@ (8004f60 <OS_MemInit+0x74>)
 8004f42:	4413      	add	r3, r2
 8004f44:	603b      	str	r3, [r7, #0]
    pmem->OSMemFreeList = (void *)0;                      /* Initialize last node                      */
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_EN > 0u
    pmem->OSMemName = (INT8U *)(void *)"?";
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	4a05      	ldr	r2, [pc, #20]	@ (8004f64 <OS_MemInit+0x78>)
 8004f50:	615a      	str	r2, [r3, #20]
#endif

    OSMemFreeList   = &OSMemTbl[0];                       /* Point to beginning of free list           */
 8004f52:	4b05      	ldr	r3, [pc, #20]	@ (8004f68 <OS_MemInit+0x7c>)
 8004f54:	4a02      	ldr	r2, [pc, #8]	@ (8004f60 <OS_MemInit+0x74>)
 8004f56:	601a      	str	r2, [r3, #0]
#endif
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20001fa0 	.word	0x20001fa0
 8004f64:	08006d48 	.word	0x08006d48
 8004f68:	20001f9c 	.word	0x20001f9c

08004f6c <OS_QInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_QInit (void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
    OS_Q    *pq1;
    OS_Q    *pq2;



    OS_MemClr((INT8U *)&OSQTbl[0], sizeof(OSQTbl));  /* Clear the queue table                          */
 8004f72:	2160      	movs	r1, #96	@ 0x60
 8004f74:	4819      	ldr	r0, [pc, #100]	@ (8004fdc <OS_QInit+0x70>)
 8004f76:	f7ff fc27 	bl	80047c8 <OS_MemClr>
    for (ix = 0u; ix < (OS_MAX_QS - 1u); ix++) {     /* Init. list of free QUEUE control blocks        */
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	81fb      	strh	r3, [r7, #14]
 8004f7e:	e018      	b.n	8004fb2 <OS_QInit+0x46>
        ix_next = ix + 1u;
 8004f80:	89fb      	ldrh	r3, [r7, #14]
 8004f82:	3301      	adds	r3, #1
 8004f84:	80fb      	strh	r3, [r7, #6]
        pq1 = &OSQTbl[ix];
 8004f86:	89fa      	ldrh	r2, [r7, #14]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	4413      	add	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	4a12      	ldr	r2, [pc, #72]	@ (8004fdc <OS_QInit+0x70>)
 8004f92:	4413      	add	r3, r2
 8004f94:	60bb      	str	r3, [r7, #8]
        pq2 = &OSQTbl[ix_next];
 8004f96:	88fa      	ldrh	r2, [r7, #6]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	4413      	add	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8004fdc <OS_QInit+0x70>)
 8004fa2:	4413      	add	r3, r2
 8004fa4:	603b      	str	r3, [r7, #0]
        pq1->OSQPtr = pq2;
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	601a      	str	r2, [r3, #0]
    for (ix = 0u; ix < (OS_MAX_QS - 1u); ix++) {     /* Init. list of free QUEUE control blocks        */
 8004fac:	89fb      	ldrh	r3, [r7, #14]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	81fb      	strh	r3, [r7, #14]
 8004fb2:	89fb      	ldrh	r3, [r7, #14]
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d9e3      	bls.n	8004f80 <OS_QInit+0x14>
    }
    pq1         = &OSQTbl[ix];
 8004fb8:	89fa      	ldrh	r2, [r7, #14]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	4413      	add	r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4a06      	ldr	r2, [pc, #24]	@ (8004fdc <OS_QInit+0x70>)
 8004fc4:	4413      	add	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]
    pq1->OSQPtr = (OS_Q *)0;
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]
    OSQFreeList = &OSQTbl[0];
 8004fce:	4b04      	ldr	r3, [pc, #16]	@ (8004fe0 <OS_QInit+0x74>)
 8004fd0:	4a02      	ldr	r2, [pc, #8]	@ (8004fdc <OS_QInit+0x70>)
 8004fd2:	601a      	str	r2, [r3, #0]
#endif
}
 8004fd4:	bf00      	nop
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	2000201c 	.word	0x2000201c
 8004fe0:	20002018 	.word	0x20002018

08004fe4 <OSSemCreate>:
*              == (void *)0  if no event control blocks were available
*********************************************************************************************************
*/

OS_EVENT  *OSSemCreate (INT16U cnt)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	4603      	mov	r3, r0
 8004fec:	80fb      	strh	r3, [r7, #6]
    OS_EVENT  *pevent;
#if OS_CRITICAL_METHOD == 3u                               /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0u;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60fb      	str	r3, [r7, #12]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return ((OS_EVENT *)0);
    }
#endif

    if (OSIntNesting > 0u) {                               /* See if called from ISR ...               */
 8004ff2:	4b18      	ldr	r3, [pc, #96]	@ (8005054 <OSSemCreate+0x70>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <OSSemCreate+0x1a>
        return ((OS_EVENT *)0);                            /* ... can't CREATE from an ISR             */
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e025      	b.n	800504a <OSSemCreate+0x66>
    }
    OS_ENTER_CRITICAL();
 8004ffe:	2040      	movs	r0, #64	@ 0x40
 8005000:	f7fb f8f5 	bl	80001ee <OS_CPU_SR_Save>
 8005004:	60f8      	str	r0, [r7, #12]
    pevent = OSEventFreeList;                              /* Get next free event control block        */
 8005006:	4b14      	ldr	r3, [pc, #80]	@ (8005058 <OSSemCreate+0x74>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	60bb      	str	r3, [r7, #8]
    if (OSEventFreeList != (OS_EVENT *)0) {                /* See if pool of free ECB pool was empty   */
 800500c:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <OSSemCreate+0x74>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d004      	beq.n	800501e <OSSemCreate+0x3a>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
 8005014:	4b10      	ldr	r3, [pc, #64]	@ (8005058 <OSSemCreate+0x74>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	4a0f      	ldr	r2, [pc, #60]	@ (8005058 <OSSemCreate+0x74>)
 800501c:	6013      	str	r3, [r2, #0]
    }
    OS_EXIT_CRITICAL();
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7fb f8f3 	bl	800020a <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {                         /* Get an event control block               */
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00e      	beq.n	8005048 <OSSemCreate+0x64>
        pevent->OSEventType    = OS_EVENT_TYPE_SEM;
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	2203      	movs	r2, #3
 800502e:	701a      	strb	r2, [r3, #0]
        pevent->OSEventCnt     = cnt;                      /* Set semaphore value                      */
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	88fa      	ldrh	r2, [r7, #6]
 8005034:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr     = (void *)0;                /* Unlink from ECB free list                */
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2200      	movs	r2, #0
 800503a:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_EN > 0u
        pevent->OSEventName    = (INT8U *)(void *)"?";
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4a07      	ldr	r2, [pc, #28]	@ (800505c <OSSemCreate+0x78>)
 8005040:	615a      	str	r2, [r3, #20]
#endif
        OS_EventWaitListInit(pevent);                      /* Initialize to 'nobody waiting' on sem.   */
 8005042:	68b8      	ldr	r0, [r7, #8]
 8005044:	f7ff fa4f 	bl	80044e6 <OS_EventWaitListInit>

        OS_TRACE_SEM_CREATE(pevent, pevent->OSEventName);
    }
    return (pevent);
 8005048:	68bb      	ldr	r3, [r7, #8]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20001488 	.word	0x20001488
 8005058:	20001130 	.word	0x20001130
 800505c:	08006d4c 	.word	0x08006d4c

08005060 <OSSemPend>:
*/

void  OSSemPend (OS_EVENT  *pevent,
                 INT32U     timeout,
                 INT8U     *perr)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <OSSemPend+0x1e>
        *perr = OS_ERR_PEVENT_NULL;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2204      	movs	r2, #4
 800507a:	701a      	strb	r2, [r3, #0]
        return;
 800507c:	e080      	b.n	8005180 <OSSemPend+0x120>
    }
#endif

    OS_TRACE_SEM_PEND_ENTER(pevent, timeout);

    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b03      	cmp	r3, #3
 8005084:	d003      	beq.n	800508e <OSSemPend+0x2e>
        *perr = OS_ERR_EVENT_TYPE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 800508c:	e078      	b.n	8005180 <OSSemPend+0x120>
    }
    if (OSIntNesting > 0u) {                          /* See if called from ISR ...                    */
 800508e:	4b3e      	ldr	r3, [pc, #248]	@ (8005188 <OSSemPend+0x128>)
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <OSSemPend+0x3e>
        *perr = OS_ERR_PEND_ISR;                      /* ... can't PEND from an ISR                    */
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2202      	movs	r2, #2
 800509a:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 800509c:	e070      	b.n	8005180 <OSSemPend+0x120>
    }
    if (OSLockNesting > 0u) {                         /* See if called with scheduler locked ...       */
 800509e:	4b3b      	ldr	r3, [pc, #236]	@ (800518c <OSSemPend+0x12c>)
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <OSSemPend+0x4e>
        *perr = OS_ERR_PEND_LOCKED;                   /* ... can't PEND when locked                    */
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	220d      	movs	r2, #13
 80050aa:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 80050ac:	e068      	b.n	8005180 <OSSemPend+0x120>
    }
    OS_ENTER_CRITICAL();
 80050ae:	2040      	movs	r0, #64	@ 0x40
 80050b0:	f7fb f89d 	bl	80001ee <OS_CPU_SR_Save>
 80050b4:	6178      	str	r0, [r7, #20]
    if (pevent->OSEventCnt > 0u) {                    /* If sem. is positive, resource available ...   */
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	891b      	ldrh	r3, [r3, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00c      	beq.n	80050d8 <OSSemPend+0x78>
        pevent->OSEventCnt--;                         /* ... decrement semaphore only if positive.     */
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	891b      	ldrh	r3, [r3, #8]
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
 80050ca:	6978      	ldr	r0, [r7, #20]
 80050cc:	f7fb f89d 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	701a      	strb	r2, [r3, #0]
        OS_TRACE_SEM_PEND_EXIT(*perr);
        return;
 80050d6:	e053      	b.n	8005180 <OSSemPend+0x120>
    }
                                                      /* Otherwise, must wait until event occurs       */
    OSTCBCur->OSTCBStat     |= OS_STAT_SEM;           /* Resource not available, pend on semaphore     */
 80050d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005190 <OSSemPend+0x130>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80050e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005190 <OSSemPend+0x130>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f042 0201 	orr.w	r2, r2, #1
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
 80050ee:	4b28      	ldr	r3, [pc, #160]	@ (8005190 <OSSemPend+0x130>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBDly       = timeout;               /* Store pend timeout in TCB                     */
 80050f8:	4b25      	ldr	r3, [pc, #148]	@ (8005190 <OSSemPend+0x130>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	635a      	str	r2, [r3, #52]	@ 0x34
    OS_EventTaskWait(pevent);                         /* Suspend task until event or timeout occurs    */
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f7ff f921 	bl	8004348 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
 8005106:	6978      	ldr	r0, [r7, #20]
 8005108:	f7fb f87f 	bl	800020a <OS_CPU_SR_Restore>
    OS_Sched();                                       /* Find next highest priority task ready         */
 800510c:	f7ff fb76 	bl	80047fc <OS_Sched>
    OS_ENTER_CRITICAL();
 8005110:	2040      	movs	r0, #64	@ 0x40
 8005112:	f7fb f86c 	bl	80001ee <OS_CPU_SR_Save>
 8005116:	6178      	str	r0, [r7, #20]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
 8005118:	4b1d      	ldr	r3, [pc, #116]	@ (8005190 <OSSemPend+0x130>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005120:	2b00      	cmp	r3, #0
 8005122:	d002      	beq.n	800512a <OSSemPend+0xca>
 8005124:	2b02      	cmp	r3, #2
 8005126:	d004      	beq.n	8005132 <OSSemPend+0xd2>
 8005128:	e007      	b.n	800513a <OSSemPend+0xda>
        case OS_STAT_PEND_OK:
             *perr = OS_ERR_NONE;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	701a      	strb	r2, [r3, #0]
             break;
 8005130:	e00d      	b.n	800514e <OSSemPend+0xee>

        case OS_STAT_PEND_ABORT:
             *perr = OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	220e      	movs	r2, #14
 8005136:	701a      	strb	r2, [r3, #0]
             break;
 8005138:	e009      	b.n	800514e <OSSemPend+0xee>

        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
 800513a:	4b15      	ldr	r3, [pc, #84]	@ (8005190 <OSSemPend+0x130>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68f9      	ldr	r1, [r7, #12]
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff f959 	bl	80043f8 <OS_EventTaskRemove>
             *perr = OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	220a      	movs	r2, #10
 800514a:	701a      	strb	r2, [r3, #0]
             break;
 800514c:	bf00      	nop
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
 800514e:	4b10      	ldr	r3, [pc, #64]	@ (8005190 <OSSemPend+0x130>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
 8005158:	4b0d      	ldr	r3, [pc, #52]	@ (8005190 <OSSemPend+0x130>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
 8005162:	4b0b      	ldr	r3, [pc, #44]	@ (8005190 <OSSemPend+0x130>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2200      	movs	r2, #0
 8005168:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0u)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
 800516a:	4b09      	ldr	r3, [pc, #36]	@ (8005190 <OSSemPend+0x130>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2200      	movs	r2, #0
 8005170:	621a      	str	r2, [r3, #32]
    OSTCBCur->OSTCBEventMultiRdy = (OS_EVENT  *)0;
 8005172:	4b07      	ldr	r3, [pc, #28]	@ (8005190 <OSSemPend+0x130>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2200      	movs	r2, #0
 8005178:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
    OS_EXIT_CRITICAL();
 800517a:	6978      	ldr	r0, [r7, #20]
 800517c:	f7fb f845 	bl	800020a <OS_CPU_SR_Restore>

    OS_TRACE_SEM_PEND_EXIT(*perr);
}
 8005180:	3718      	adds	r7, #24
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20001488 	.word	0x20001488
 800518c:	20001489 	.word	0x20001489
 8005190:	200016a0 	.word	0x200016a0

08005194 <OSSemPost>:
*              OS_ERR_PEVENT_NULL  If 'pevent' is a NULL pointer.
*********************************************************************************************************
*/

INT8U  OSSemPost (OS_EVENT *pevent)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
#if OS_CRITICAL_METHOD == 3u                          /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0u;
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]
#endif


#if OS_ARG_CHK_EN > 0u
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <OSSemPost+0x16>
        return (OS_ERR_PEVENT_NULL);
 80051a6:	2304      	movs	r3, #4
 80051a8:	e02f      	b.n	800520a <OSSemPost+0x76>
    }
#endif

    OS_TRACE_SEM_POST_ENTER(pevent);

    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d001      	beq.n	80051b6 <OSSemPost+0x22>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_EVENT_TYPE);
        return (OS_ERR_EVENT_TYPE);
 80051b2:	2301      	movs	r3, #1
 80051b4:	e029      	b.n	800520a <OSSemPost+0x76>
    }
    OS_ENTER_CRITICAL();
 80051b6:	2040      	movs	r0, #64	@ 0x40
 80051b8:	f7fb f819 	bl	80001ee <OS_CPU_SR_Save>
 80051bc:	60f8      	str	r0, [r7, #12]
    if (pevent->OSEventGrp != 0u) {                   /* See if any task waiting for semaphore         */
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	7a9b      	ldrb	r3, [r3, #10]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00c      	beq.n	80051e0 <OSSemPost+0x4c>
                                                      /* Ready HPT waiting on event                    */
        (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_OK);
 80051c6:	2300      	movs	r3, #0
 80051c8:	2201      	movs	r2, #1
 80051ca:	2100      	movs	r1, #0
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f7ff f845 	bl	800425c <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f7fb f819 	bl	800020a <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find HPT ready to run                         */
 80051d8:	f7ff fb10 	bl	80047fc <OS_Sched>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_NONE);
        return (OS_ERR_NONE);
 80051dc:	2300      	movs	r3, #0
 80051de:	e014      	b.n	800520a <OSSemPost+0x76>
    }
    if (pevent->OSEventCnt < 65535u) {                /* Make sure semaphore will not overflow         */
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	891b      	ldrh	r3, [r3, #8]
 80051e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00a      	beq.n	8005202 <OSSemPost+0x6e>
        pevent->OSEventCnt++;                         /* Increment semaphore count to register event   */
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	891b      	ldrh	r3, [r3, #8]
 80051f0:	3301      	adds	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f7fb f806 	bl	800020a <OS_CPU_SR_Restore>
        OS_TRACE_SEM_POST_EXIT(OS_ERR_NONE);
        return (OS_ERR_NONE);
 80051fe:	2300      	movs	r3, #0
 8005200:	e003      	b.n	800520a <OSSemPost+0x76>
    }
    OS_EXIT_CRITICAL();                               /* Semaphore value has reached its maximum       */
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f7fb f801 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_SEM_POST_EXIT(OS_ERR_SEM_OVF);

    return (OS_ERR_SEM_OVF);
 8005208:	2333      	movs	r3, #51	@ 0x33
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <OSTaskCreateExt>:
                        INT16U   id,
                        OS_STK  *pbos,
                        INT32U   stk_size,
                        void    *pext,
                        INT16U   opt)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08c      	sub	sp, #48	@ 0x30
 8005218:	af04      	add	r7, sp, #16
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	70fb      	strb	r3, [r7, #3]
    OS_STK     *psp;
    INT8U       err;
#if OS_CRITICAL_METHOD == 3u                 /* Allocate storage for CPU status register               */
    OS_CPU_SR   cpu_sr = 0u;
 8005222:	2300      	movs	r3, #0
 8005224:	61fb      	str	r3, [r7, #28]
        return (OS_ERR_ILLEGAL_CREATE_RUN_TIME);
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {             /* Make sure priority is within allowable range           */
 8005226:	78fb      	ldrb	r3, [r7, #3]
 8005228:	2b3f      	cmp	r3, #63	@ 0x3f
 800522a:	d901      	bls.n	8005230 <OSTaskCreateExt+0x1c>
        return (OS_ERR_PRIO_INVALID);
 800522c:	232a      	movs	r3, #42	@ 0x2a
 800522e:	e052      	b.n	80052d6 <OSTaskCreateExt+0xc2>
    }
#endif
    OS_ENTER_CRITICAL();
 8005230:	2040      	movs	r0, #64	@ 0x40
 8005232:	f7fa ffdc 	bl	80001ee <OS_CPU_SR_Save>
 8005236:	61f8      	str	r0, [r7, #28]
    if (OSIntNesting > 0u) {                 /* Make sure we don't create the task from within an ISR  */
 8005238:	4b29      	ldr	r3, [pc, #164]	@ (80052e0 <OSTaskCreateExt+0xcc>)
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d004      	beq.n	800524a <OSTaskCreateExt+0x36>
        OS_EXIT_CRITICAL();
 8005240:	69f8      	ldr	r0, [r7, #28]
 8005242:	f7fa ffe2 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_CREATE_ISR);
 8005246:	233c      	movs	r3, #60	@ 0x3c
 8005248:	e045      	b.n	80052d6 <OSTaskCreateExt+0xc2>
    }
    if (OSTCBPrioTbl[prio] == (OS_TCB *)0) { /* Make sure task doesn't already exist at this priority  */
 800524a:	78fb      	ldrb	r3, [r7, #3]
 800524c:	4a25      	ldr	r2, [pc, #148]	@ (80052e4 <OSTaskCreateExt+0xd0>)
 800524e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d13b      	bne.n	80052ce <OSTaskCreateExt+0xba>
        OSTCBPrioTbl[prio] = OS_TCB_RESERVED;/* Reserve the priority to prevent others from doing ...  */
 8005256:	78fb      	ldrb	r3, [r7, #3]
 8005258:	4a22      	ldr	r2, [pc, #136]	@ (80052e4 <OSTaskCreateExt+0xd0>)
 800525a:	2101      	movs	r1, #1
 800525c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                             /* ... the same thing until task is created.              */
        OS_EXIT_CRITICAL();
 8005260:	69f8      	ldr	r0, [r7, #28]
 8005262:	f7fa ffd2 	bl	800020a <OS_CPU_SR_Restore>

#if (OS_TASK_STAT_STK_CHK_EN > 0u)
        OS_TaskStkClr(pbos, stk_size, opt);                    /* Clear the task stack (if needed)     */
 8005266:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005268:	461a      	mov	r2, r3
 800526a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800526c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800526e:	f000 fa8f 	bl	8005790 <OS_TaskStkClr>
#endif

        psp = OSTaskStkInit(task, p_arg, ptos, opt);           /* Initialize the task's stack          */
 8005272:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f7fe fb2b 	bl	80038d4 <OSTaskStkInit>
 800527e:	61b8      	str	r0, [r7, #24]
        err = OS_TCBInit(prio, psp, pbos, id, stk_size, pext, opt);
 8005280:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005282:	78f8      	ldrb	r0, [r7, #3]
 8005284:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005286:	9302      	str	r3, [sp, #8]
 8005288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	4613      	mov	r3, r2
 8005292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005294:	69b9      	ldr	r1, [r7, #24]
 8005296:	f7ff fbdb 	bl	8004a50 <OS_TCBInit>
 800529a:	4603      	mov	r3, r0
 800529c:	75fb      	strb	r3, [r7, #23]
        if (err == OS_ERR_NONE) {
 800529e:	7dfb      	ldrb	r3, [r7, #23]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d106      	bne.n	80052b2 <OSTaskCreateExt+0x9e>
            OS_TRACE_TASK_CREATE(OSTCBPrioTbl[prio]);
            if (OSRunning == OS_TRUE) {                        /* Find HPT if multitasking has started */
 80052a4:	4b10      	ldr	r3, [pc, #64]	@ (80052e8 <OSTaskCreateExt+0xd4>)
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d10e      	bne.n	80052ca <OSTaskCreateExt+0xb6>
                OS_Sched();
 80052ac:	f7ff faa6 	bl	80047fc <OS_Sched>
 80052b0:	e00b      	b.n	80052ca <OSTaskCreateExt+0xb6>
            }
        } else {
            OS_ENTER_CRITICAL();
 80052b2:	2040      	movs	r0, #64	@ 0x40
 80052b4:	f7fa ff9b 	bl	80001ee <OS_CPU_SR_Save>
 80052b8:	61f8      	str	r0, [r7, #28]
            OSTCBPrioTbl[prio] = (OS_TCB *)0;                  /* Make this priority avail. to others  */
 80052ba:	78fb      	ldrb	r3, [r7, #3]
 80052bc:	4a09      	ldr	r2, [pc, #36]	@ (80052e4 <OSTaskCreateExt+0xd0>)
 80052be:	2100      	movs	r1, #0
 80052c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            OS_EXIT_CRITICAL();
 80052c4:	69f8      	ldr	r0, [r7, #28]
 80052c6:	f7fa ffa0 	bl	800020a <OS_CPU_SR_Restore>
        }
        return (err);
 80052ca:	7dfb      	ldrb	r3, [r7, #23]
 80052cc:	e003      	b.n	80052d6 <OSTaskCreateExt+0xc2>
    }
    OS_EXIT_CRITICAL();
 80052ce:	69f8      	ldr	r0, [r7, #28]
 80052d0:	f7fa ff9b 	bl	800020a <OS_CPU_SR_Restore>
    return (OS_ERR_PRIO_EXIST);
 80052d4:	2328      	movs	r3, #40	@ 0x28
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3720      	adds	r7, #32
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	20001488 	.word	0x20001488
 80052e4:	200016b0 	.word	0x200016b0
 80052e8:	20001498 	.word	0x20001498

080052ec <OSTaskDel>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0u
INT8U  OSTaskDel (INT8U prio)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	4603      	mov	r3, r0
 80052f4:	71fb      	strb	r3, [r7, #7]
#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    OS_FLAG_NODE *pnode;
#endif
    OS_TCB       *ptcb;
#if OS_CRITICAL_METHOD == 3u                            /* Allocate storage for CPU status register    */
    OS_CPU_SR     cpu_sr = 0u;
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return (OS_ERR_ILLEGAL_DEL_RUN_TIME);
    }
#endif

    if (OSIntNesting > 0u) {                            /* See if trying to delete from ISR            */
 80052fa:	4b6d      	ldr	r3, [pc, #436]	@ (80054b0 <OSTaskDel+0x1c4>)
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <OSTaskDel+0x1a>
        return (OS_ERR_TASK_DEL_ISR);
 8005302:	2340      	movs	r3, #64	@ 0x40
 8005304:	e0d0      	b.n	80054a8 <OSTaskDel+0x1bc>
    }
    if (prio == OS_TASK_IDLE_PRIO) {                    /* Not allowed to delete idle task             */
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	2b3f      	cmp	r3, #63	@ 0x3f
 800530a:	d101      	bne.n	8005310 <OSTaskDel+0x24>
        return (OS_ERR_TASK_DEL_IDLE);
 800530c:	233e      	movs	r3, #62	@ 0x3e
 800530e:	e0cb      	b.n	80054a8 <OSTaskDel+0x1bc>
    }
#if OS_ARG_CHK_EN > 0u
    if (prio >= OS_LOWEST_PRIO) {                       /* Task priority valid ?                       */
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	2b3e      	cmp	r3, #62	@ 0x3e
 8005314:	d904      	bls.n	8005320 <OSTaskDel+0x34>
        if (prio != OS_PRIO_SELF) {
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	2bff      	cmp	r3, #255	@ 0xff
 800531a:	d001      	beq.n	8005320 <OSTaskDel+0x34>
            return (OS_ERR_PRIO_INVALID);
 800531c:	232a      	movs	r3, #42	@ 0x2a
 800531e:	e0c3      	b.n	80054a8 <OSTaskDel+0x1bc>
        }
    }
#endif

    OS_ENTER_CRITICAL();
 8005320:	2040      	movs	r0, #64	@ 0x40
 8005322:	f7fa ff64 	bl	80001ee <OS_CPU_SR_Save>
 8005326:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                         /* See if requesting to delete self            */
 8005328:	79fb      	ldrb	r3, [r7, #7]
 800532a:	2bff      	cmp	r3, #255	@ 0xff
 800532c:	d104      	bne.n	8005338 <OSTaskDel+0x4c>
        prio = OSTCBCur->OSTCBPrio;                     /* Set priority to delete to current           */
 800532e:	4b61      	ldr	r3, [pc, #388]	@ (80054b4 <OSTaskDel+0x1c8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005336:	71fb      	strb	r3, [r7, #7]
    }
    ptcb = OSTCBPrioTbl[prio];
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	4a5f      	ldr	r2, [pc, #380]	@ (80054b8 <OSTaskDel+0x1cc>)
 800533c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005340:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                          /* Task to delete must exist                   */
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d104      	bne.n	8005352 <OSTaskDel+0x66>
        OS_EXIT_CRITICAL();
 8005348:	6978      	ldr	r0, [r7, #20]
 800534a:	f7fa ff5e 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 800534e:	2343      	movs	r3, #67	@ 0x43
 8005350:	e0aa      	b.n	80054a8 <OSTaskDel+0x1bc>
    }
    if (ptcb == OS_TCB_RESERVED) {                      /* Must not be assigned to Mutex               */
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d104      	bne.n	8005362 <OSTaskDel+0x76>
        OS_EXIT_CRITICAL();
 8005358:	6978      	ldr	r0, [r7, #20]
 800535a:	f7fa ff56 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_DEL);
 800535e:	233d      	movs	r3, #61	@ 0x3d
 8005360:	e0a2      	b.n	80054a8 <OSTaskDel+0x1bc>
    }

    OSRdyTbl[ptcb->OSTCBY] &= (OS_PRIO)~ptcb->OSTCBBitX;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005368:	461a      	mov	r2, r3
 800536a:	4b54      	ldr	r3, [pc, #336]	@ (80054bc <OSTaskDel+0x1d0>)
 800536c:	5c9a      	ldrb	r2, [r3, r2]
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005374:	43db      	mvns	r3, r3
 8005376:	b2db      	uxtb	r3, r3
 8005378:	6939      	ldr	r1, [r7, #16]
 800537a:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 800537e:	4013      	ands	r3, r2
 8005380:	b2da      	uxtb	r2, r3
 8005382:	4b4e      	ldr	r3, [pc, #312]	@ (80054bc <OSTaskDel+0x1d0>)
 8005384:	545a      	strb	r2, [r3, r1]
    OS_TRACE_TASK_SUSPENDED(ptcb);
    if (OSRdyTbl[ptcb->OSTCBY] == 0u) {                 /* Make task not ready                         */
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800538c:	461a      	mov	r2, r3
 800538e:	4b4b      	ldr	r3, [pc, #300]	@ (80054bc <OSTaskDel+0x1d0>)
 8005390:	5c9b      	ldrb	r3, [r3, r2]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10a      	bne.n	80053ac <OSTaskDel+0xc0>
        OSRdyGrp           &= (OS_PRIO)~ptcb->OSTCBBitY;
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800539c:	43db      	mvns	r3, r3
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	4b47      	ldr	r3, [pc, #284]	@ (80054c0 <OSTaskDel+0x1d4>)
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	4013      	ands	r3, r2
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	4b45      	ldr	r3, [pc, #276]	@ (80054c0 <OSTaskDel+0x1d4>)
 80053aa:	701a      	strb	r2, [r3, #0]
    }

#if (OS_EVENT_EN)
    if (ptcb->OSTCBEventPtr != (OS_EVENT *)0) {
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d005      	beq.n	80053c0 <OSTaskDel+0xd4>
        OS_EventTaskRemove(ptcb, ptcb->OSTCBEventPtr);  /* Remove this task from any event   wait list */
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	4619      	mov	r1, r3
 80053ba:	6938      	ldr	r0, [r7, #16]
 80053bc:	f7ff f81c 	bl	80043f8 <OS_EventTaskRemove>
    }
#if (OS_EVENT_MULTI_EN > 0u)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from any events' wait lists*/
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d005      	beq.n	80053d4 <OSTaskDel+0xe8>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	6a1b      	ldr	r3, [r3, #32]
 80053cc:	4619      	mov	r1, r3
 80053ce:	6938      	ldr	r0, [r7, #16]
 80053d0:	f7ff f845 	bl	800445e <OS_EventTaskRemoveMulti>
    }
#endif
#endif

#if (OS_FLAG_EN > 0u) && (OS_MAX_FLAGS > 0u)
    pnode = ptcb->OSTCBFlagNode;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d8:	60fb      	str	r3, [r7, #12]
    if (pnode != (OS_FLAG_NODE *)0) {                   /* If task is waiting on event flag            */
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <OSTaskDel+0xfa>
        OS_FlagUnlink(pnode);                           /* Remove from wait list                       */
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f7ff fc6d 	bl	8004cc0 <OS_FlagUnlink>
    }
#endif

    ptcb->OSTCBDly      = 0u;                           /* Prevent OSTimeTick() from updating          */
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	2200      	movs	r2, #0
 80053ea:	635a      	str	r2, [r3, #52]	@ 0x34
    ptcb->OSTCBStat     = OS_STAT_RDY;                  /* Prevent task from being resumed             */
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    if (OSLockNesting < 255u) {                         /* Make sure we don't context switch           */
 80053fc:	4b31      	ldr	r3, [pc, #196]	@ (80054c4 <OSTaskDel+0x1d8>)
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	2bff      	cmp	r3, #255	@ 0xff
 8005402:	d005      	beq.n	8005410 <OSTaskDel+0x124>
        OSLockNesting++;
 8005404:	4b2f      	ldr	r3, [pc, #188]	@ (80054c4 <OSTaskDel+0x1d8>)
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	3301      	adds	r3, #1
 800540a:	b2da      	uxtb	r2, r3
 800540c:	4b2d      	ldr	r3, [pc, #180]	@ (80054c4 <OSTaskDel+0x1d8>)
 800540e:	701a      	strb	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();                                 /* Enabling INT. ignores next instruc.         */
 8005410:	6978      	ldr	r0, [r7, #20]
 8005412:	f7fa fefa 	bl	800020a <OS_CPU_SR_Restore>
    OS_Dummy();                                         /* ... Dummy ensures that INTs will be         */
 8005416:	f7fe ff19 	bl	800424c <OS_Dummy>
    OS_ENTER_CRITICAL();                                /* ... disabled HERE!                          */
 800541a:	2040      	movs	r0, #64	@ 0x40
 800541c:	f7fa fee7 	bl	80001ee <OS_CPU_SR_Save>
 8005420:	6178      	str	r0, [r7, #20]
    if (OSLockNesting > 0u) {                           /* Remove context switch lock                  */
 8005422:	4b28      	ldr	r3, [pc, #160]	@ (80054c4 <OSTaskDel+0x1d8>)
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <OSTaskDel+0x14a>
        OSLockNesting--;
 800542a:	4b26      	ldr	r3, [pc, #152]	@ (80054c4 <OSTaskDel+0x1d8>)
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	3b01      	subs	r3, #1
 8005430:	b2da      	uxtb	r2, r3
 8005432:	4b24      	ldr	r3, [pc, #144]	@ (80054c4 <OSTaskDel+0x1d8>)
 8005434:	701a      	strb	r2, [r3, #0]
    }
    OSTaskDelHook(ptcb);                                /* Call user defined hook                      */
 8005436:	6938      	ldr	r0, [r7, #16]
 8005438:	f7fe fa2a 	bl	8003890 <OSTaskDelHook>
#if defined(OS_TLS_TBL_SIZE) && (OS_TLS_TBL_SIZE > 0u)
    OS_TLS_TaskDel(ptcb);                               /* Call TLS hook                               */
#endif
#endif

    OSTaskCtr--;                                        /* One less task being managed                 */
 800543c:	4b22      	ldr	r3, [pc, #136]	@ (80054c8 <OSTaskDel+0x1dc>)
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	3b01      	subs	r3, #1
 8005442:	b2da      	uxtb	r2, r3
 8005444:	4b20      	ldr	r3, [pc, #128]	@ (80054c8 <OSTaskDel+0x1dc>)
 8005446:	701a      	strb	r2, [r3, #0]
    OSTCBPrioTbl[prio] = (OS_TCB *)0;                   /* Clear old priority entry                    */
 8005448:	79fb      	ldrb	r3, [r7, #7]
 800544a:	4a1b      	ldr	r2, [pc, #108]	@ (80054b8 <OSTaskDel+0x1cc>)
 800544c:	2100      	movs	r1, #0
 800544e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    if (ptcb->OSTCBPrev == (OS_TCB *)0) {               /* Remove from TCB chain                       */
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d108      	bne.n	800546c <OSTaskDel+0x180>
        ptcb->OSTCBNext->OSTCBPrev = (OS_TCB *)0;
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	2200      	movs	r2, #0
 8005460:	619a      	str	r2, [r3, #24]
        OSTCBList                  = ptcb->OSTCBNext;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	4a19      	ldr	r2, [pc, #100]	@ (80054cc <OSTaskDel+0x1e0>)
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	e009      	b.n	8005480 <OSTaskDel+0x194>
    } else {
        ptcb->OSTCBPrev->OSTCBNext = ptcb->OSTCBNext;
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	6952      	ldr	r2, [r2, #20]
 8005474:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBNext->OSTCBPrev = ptcb->OSTCBPrev;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	693a      	ldr	r2, [r7, #16]
 800547c:	6992      	ldr	r2, [r2, #24]
 800547e:	619a      	str	r2, [r3, #24]
    }
    ptcb->OSTCBNext     = OSTCBFreeList;                /* Return TCB to free TCB list                 */
 8005480:	4b13      	ldr	r3, [pc, #76]	@ (80054d0 <OSTaskDel+0x1e4>)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	615a      	str	r2, [r3, #20]
    OSTCBFreeList       = ptcb;
 8005488:	4a11      	ldr	r2, [pc, #68]	@ (80054d0 <OSTaskDel+0x1e4>)
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	6013      	str	r3, [r2, #0]
#if OS_TASK_NAME_EN > 0u
    ptcb->OSTCBTaskName = (INT8U *)(void *)"?";
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4a10      	ldr	r2, [pc, #64]	@ (80054d4 <OSTaskDel+0x1e8>)
 8005492:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    OS_EXIT_CRITICAL();
 8005494:	6978      	ldr	r0, [r7, #20]
 8005496:	f7fa feb8 	bl	800020a <OS_CPU_SR_Restore>
    if (OSRunning == OS_TRUE) {
 800549a:	4b0f      	ldr	r3, [pc, #60]	@ (80054d8 <OSTaskDel+0x1ec>)
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d101      	bne.n	80054a6 <OSTaskDel+0x1ba>
        OS_Sched();                                     /* Find new highest priority task              */
 80054a2:	f7ff f9ab 	bl	80047fc <OS_Sched>
    }
    return (OS_ERR_NONE);
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	20001488 	.word	0x20001488
 80054b4:	200016a0 	.word	0x200016a0
 80054b8:	200016b0 	.word	0x200016b0
 80054bc:	20001490 	.word	0x20001490
 80054c0:	2000148c 	.word	0x2000148c
 80054c4:	20001489 	.word	0x20001489
 80054c8:	20001499 	.word	0x20001499
 80054cc:	200016ac 	.word	0x200016ac
 80054d0:	200016a4 	.word	0x200016a4
 80054d4:	08006d50 	.word	0x08006d50
 80054d8:	20001498 	.word	0x20001498

080054dc <OSTaskNameSet>:
*/
#if OS_TASK_NAME_EN > 0u
void  OSTaskNameSet (INT8U   prio,
                     INT8U  *pname,
                     INT8U  *perr)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	73fb      	strb	r3, [r7, #15]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3u                         /* Allocate storage for CPU status register       */
    OS_CPU_SR  cpu_sr = 0u;
 80054ea:	2300      	movs	r3, #0
 80054ec:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {                     /* Task priority valid ?                          */
 80054ee:	7bfb      	ldrb	r3, [r7, #15]
 80054f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80054f2:	d906      	bls.n	8005502 <OSTaskNameSet+0x26>
        if (prio != OS_PRIO_SELF) {
 80054f4:	7bfb      	ldrb	r3, [r7, #15]
 80054f6:	2bff      	cmp	r3, #255	@ 0xff
 80054f8:	d003      	beq.n	8005502 <OSTaskNameSet+0x26>
            *perr = OS_ERR_PRIO_INVALID;             /* No                                             */
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	222a      	movs	r2, #42	@ 0x2a
 80054fe:	701a      	strb	r2, [r3, #0]
            return;
 8005500:	e03c      	b.n	800557c <OSTaskNameSet+0xa0>
        }
    }
    if (pname == (INT8U *)0) {                       /* Is 'pname' a NULL pointer?                     */
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d103      	bne.n	8005510 <OSTaskNameSet+0x34>
        *perr = OS_ERR_PNAME_NULL;                   /* Yes                                            */
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	220c      	movs	r2, #12
 800550c:	701a      	strb	r2, [r3, #0]
        return;
 800550e:	e035      	b.n	800557c <OSTaskNameSet+0xa0>
    }
#endif
    if (OSIntNesting > 0u) {                         /* See if trying to call from an ISR              */
 8005510:	4b1c      	ldr	r3, [pc, #112]	@ (8005584 <OSTaskNameSet+0xa8>)
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d003      	beq.n	8005520 <OSTaskNameSet+0x44>
        *perr = OS_ERR_NAME_SET_ISR;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2212      	movs	r2, #18
 800551c:	701a      	strb	r2, [r3, #0]
        return;
 800551e:	e02d      	b.n	800557c <OSTaskNameSet+0xa0>
    }
    OS_ENTER_CRITICAL();
 8005520:	2040      	movs	r0, #64	@ 0x40
 8005522:	f7fa fe64 	bl	80001ee <OS_CPU_SR_Save>
 8005526:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                      /* See if caller desires to set it's own name     */
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	2bff      	cmp	r3, #255	@ 0xff
 800552c:	d104      	bne.n	8005538 <OSTaskNameSet+0x5c>
        prio = OSTCBCur->OSTCBPrio;
 800552e:	4b16      	ldr	r3, [pc, #88]	@ (8005588 <OSTaskNameSet+0xac>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005536:	73fb      	strb	r3, [r7, #15]
    }
    ptcb = OSTCBPrioTbl[prio];
 8005538:	7bfb      	ldrb	r3, [r7, #15]
 800553a:	4a14      	ldr	r2, [pc, #80]	@ (800558c <OSTaskNameSet+0xb0>)
 800553c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005540:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                       /* Does task exist?                               */
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d106      	bne.n	8005556 <OSTaskNameSet+0x7a>
        OS_EXIT_CRITICAL();                          /* No                                             */
 8005548:	6978      	ldr	r0, [r7, #20]
 800554a:	f7fa fe5e 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2243      	movs	r2, #67	@ 0x43
 8005552:	701a      	strb	r2, [r3, #0]
        return;
 8005554:	e012      	b.n	800557c <OSTaskNameSet+0xa0>
    }
    if (ptcb == OS_TCB_RESERVED) {                   /* Task assigned to a Mutex?                      */
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d106      	bne.n	800556a <OSTaskNameSet+0x8e>
        OS_EXIT_CRITICAL();                          /* Yes                                            */
 800555c:	6978      	ldr	r0, [r7, #20]
 800555e:	f7fa fe54 	bl	800020a <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2243      	movs	r2, #67	@ 0x43
 8005566:	701a      	strb	r2, [r3, #0]
        return;
 8005568:	e008      	b.n	800557c <OSTaskNameSet+0xa0>
    }
    ptcb->OSTCBTaskName = pname;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	655a      	str	r2, [r3, #84]	@ 0x54
    OS_TRACE_TASK_NAME_SET(ptcb);
    OS_EXIT_CRITICAL();
 8005570:	6978      	ldr	r0, [r7, #20]
 8005572:	f7fa fe4a 	bl	800020a <OS_CPU_SR_Restore>
    *perr               = OS_ERR_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	701a      	strb	r2, [r3, #0]
}
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20001488 	.word	0x20001488
 8005588:	200016a0 	.word	0x200016a0
 800558c:	200016b0 	.word	0x200016b0

08005590 <OSTaskStkChk>:
*********************************************************************************************************
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
INT8U  OSTaskStkChk (INT8U         prio,
                     OS_STK_DATA  *p_stk_data)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	4603      	mov	r3, r0
 8005598:	6039      	str	r1, [r7, #0]
 800559a:	71fb      	strb	r3, [r7, #7]
    OS_TCB    *ptcb;
    OS_STK    *pchk;
    INT32U     nfree;
    INT32U     size;
#if OS_CRITICAL_METHOD == 3u                           /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0u;
 800559c:	2300      	movs	r3, #0
 800559e:	617b      	str	r3, [r7, #20]
#endif



#if OS_ARG_CHK_EN > 0u
    if (prio > OS_LOWEST_PRIO) {                       /* Make sure task priority is valid             */
 80055a0:	79fb      	ldrb	r3, [r7, #7]
 80055a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80055a4:	d904      	bls.n	80055b0 <OSTaskStkChk+0x20>
        if (prio != OS_PRIO_SELF) {
 80055a6:	79fb      	ldrb	r3, [r7, #7]
 80055a8:	2bff      	cmp	r3, #255	@ 0xff
 80055aa:	d001      	beq.n	80055b0 <OSTaskStkChk+0x20>
            return (OS_ERR_PRIO_INVALID);
 80055ac:	232a      	movs	r3, #42	@ 0x2a
 80055ae:	e054      	b.n	800565a <OSTaskStkChk+0xca>
        }
    }
    if (p_stk_data == (OS_STK_DATA *)0) {              /* Validate 'p_stk_data'                        */
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <OSTaskStkChk+0x2a>
        return (OS_ERR_PDATA_NULL);
 80055b6:	2309      	movs	r3, #9
 80055b8:	e04f      	b.n	800565a <OSTaskStkChk+0xca>
    }
#endif
    p_stk_data->OSFree = 0u;                           /* Assume failure, set to 0 size                */
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2200      	movs	r2, #0
 80055be:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = 0u;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2200      	movs	r2, #0
 80055c4:	605a      	str	r2, [r3, #4]
    OS_ENTER_CRITICAL();
 80055c6:	2040      	movs	r0, #64	@ 0x40
 80055c8:	f7fa fe11 	bl	80001ee <OS_CPU_SR_Save>
 80055cc:	6178      	str	r0, [r7, #20]
    if (prio == OS_PRIO_SELF) {                        /* See if check for SELF                        */
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	2bff      	cmp	r3, #255	@ 0xff
 80055d2:	d104      	bne.n	80055de <OSTaskStkChk+0x4e>
        prio = OSTCBCur->OSTCBPrio;
 80055d4:	4b23      	ldr	r3, [pc, #140]	@ (8005664 <OSTaskStkChk+0xd4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80055dc:	71fb      	strb	r3, [r7, #7]
    }
    ptcb = OSTCBPrioTbl[prio];
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	4a21      	ldr	r2, [pc, #132]	@ (8005668 <OSTaskStkChk+0xd8>)
 80055e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055e6:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                         /* Make sure task exist                         */
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d104      	bne.n	80055f8 <OSTaskStkChk+0x68>
        OS_EXIT_CRITICAL();
 80055ee:	6978      	ldr	r0, [r7, #20]
 80055f0:	f7fa fe0b 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 80055f4:	2343      	movs	r3, #67	@ 0x43
 80055f6:	e030      	b.n	800565a <OSTaskStkChk+0xca>
    }
    if (ptcb == OS_TCB_RESERVED) {
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d104      	bne.n	8005608 <OSTaskStkChk+0x78>
        OS_EXIT_CRITICAL();
 80055fe:	6978      	ldr	r0, [r7, #20]
 8005600:	f7fa fe03 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 8005604:	2343      	movs	r3, #67	@ 0x43
 8005606:	e028      	b.n	800565a <OSTaskStkChk+0xca>
    }
    if ((ptcb->OSTCBOpt & OS_TASK_OPT_STK_CHK) == 0u) { /* Make sure stack checking option is set      */
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	8a1b      	ldrh	r3, [r3, #16]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b00      	cmp	r3, #0
 8005612:	d104      	bne.n	800561e <OSTaskStkChk+0x8e>
        OS_EXIT_CRITICAL();
 8005614:	6978      	ldr	r0, [r7, #20]
 8005616:	f7fa fdf8 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_OPT);
 800561a:	2345      	movs	r3, #69	@ 0x45
 800561c:	e01d      	b.n	800565a <OSTaskStkChk+0xca>
    }
    nfree = 0u;
 800561e:	2300      	movs	r3, #0
 8005620:	61bb      	str	r3, [r7, #24]
    size  = ptcb->OSTCBStkSize;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	60fb      	str	r3, [r7, #12]
    pchk  = ptcb->OSTCBStkBottom;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	61fb      	str	r3, [r7, #28]
    OS_EXIT_CRITICAL();
 800562e:	6978      	ldr	r0, [r7, #20]
 8005630:	f7fa fdeb 	bl	800020a <OS_CPU_SR_Restore>
#if OS_STK_GROWTH == 1u
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
 8005634:	e002      	b.n	800563c <OSTaskStkChk+0xac>
        nfree++;
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	3301      	adds	r3, #1
 800563a:	61bb      	str	r3, [r7, #24]
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	1d1a      	adds	r2, r3, #4
 8005640:	61fa      	str	r2, [r7, #28]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d0f6      	beq.n	8005636 <OSTaskStkChk+0xa6>
#else
    while (*pchk-- == (OS_STK)0) {
        nfree++;
    }
#endif
    p_stk_data->OSFree = nfree;                       /* Store   number of free entries on the stk     */
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = size - nfree;                /* Compute number of entries used on the stk     */
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	1ad2      	subs	r2, r2, r3
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	605a      	str	r2, [r3, #4]
    return (OS_ERR_NONE);
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3720      	adds	r7, #32
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	200016a0 	.word	0x200016a0
 8005668:	200016b0 	.word	0x200016b0

0800566c <OSTaskSuspend>:
*********************************************************************************************************
*/

#if OS_TASK_SUSPEND_EN > 0u
INT8U  OSTaskSuspend (INT8U prio)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
    BOOLEAN    self;
    OS_TCB    *ptcb;
    INT8U      y;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 8005676:	2300      	movs	r3, #0
 8005678:	613b      	str	r3, [r7, #16]
#endif



#if OS_ARG_CHK_EN > 0u
    if (prio == OS_TASK_IDLE_PRIO) {                            /* Not allowed to suspend idle task    */
 800567a:	79fb      	ldrb	r3, [r7, #7]
 800567c:	2b3f      	cmp	r3, #63	@ 0x3f
 800567e:	d101      	bne.n	8005684 <OSTaskSuspend+0x18>
        return (OS_ERR_TASK_SUSPEND_IDLE);
 8005680:	2347      	movs	r3, #71	@ 0x47
 8005682:	e06a      	b.n	800575a <OSTaskSuspend+0xee>
    }
    if (prio >= OS_LOWEST_PRIO) {                               /* Task priority valid ?               */
 8005684:	79fb      	ldrb	r3, [r7, #7]
 8005686:	2b3e      	cmp	r3, #62	@ 0x3e
 8005688:	d904      	bls.n	8005694 <OSTaskSuspend+0x28>
        if (prio != OS_PRIO_SELF) {
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	2bff      	cmp	r3, #255	@ 0xff
 800568e:	d001      	beq.n	8005694 <OSTaskSuspend+0x28>
            return (OS_ERR_PRIO_INVALID);
 8005690:	232a      	movs	r3, #42	@ 0x2a
 8005692:	e062      	b.n	800575a <OSTaskSuspend+0xee>
        }
    }
#endif
    OS_ENTER_CRITICAL();
 8005694:	2040      	movs	r0, #64	@ 0x40
 8005696:	f7fa fdaa 	bl	80001ee <OS_CPU_SR_Save>
 800569a:	6138      	str	r0, [r7, #16]
    if (prio == OS_PRIO_SELF) {                                 /* See if suspend SELF                 */
 800569c:	79fb      	ldrb	r3, [r7, #7]
 800569e:	2bff      	cmp	r3, #255	@ 0xff
 80056a0:	d107      	bne.n	80056b2 <OSTaskSuspend+0x46>
        prio = OSTCBCur->OSTCBPrio;
 80056a2:	4b30      	ldr	r3, [pc, #192]	@ (8005764 <OSTaskSuspend+0xf8>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80056aa:	71fb      	strb	r3, [r7, #7]
        self = OS_TRUE;
 80056ac:	2301      	movs	r3, #1
 80056ae:	75fb      	strb	r3, [r7, #23]
 80056b0:	e00b      	b.n	80056ca <OSTaskSuspend+0x5e>
    } else if (prio == OSTCBCur->OSTCBPrio) {                   /* See if suspending self              */
 80056b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005764 <OSTaskSuspend+0xf8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80056ba:	79fa      	ldrb	r2, [r7, #7]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d102      	bne.n	80056c6 <OSTaskSuspend+0x5a>
        self = OS_TRUE;
 80056c0:	2301      	movs	r3, #1
 80056c2:	75fb      	strb	r3, [r7, #23]
 80056c4:	e001      	b.n	80056ca <OSTaskSuspend+0x5e>
    } else {
        self = OS_FALSE;                                        /* No suspending another task          */
 80056c6:	2300      	movs	r3, #0
 80056c8:	75fb      	strb	r3, [r7, #23]
    }
    ptcb = OSTCBPrioTbl[prio];
 80056ca:	79fb      	ldrb	r3, [r7, #7]
 80056cc:	4a26      	ldr	r2, [pc, #152]	@ (8005768 <OSTaskSuspend+0xfc>)
 80056ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d2:	60fb      	str	r3, [r7, #12]
    if (ptcb == (OS_TCB *)0) {                                  /* Task to suspend must exist          */
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d104      	bne.n	80056e4 <OSTaskSuspend+0x78>
        OS_EXIT_CRITICAL();
 80056da:	6938      	ldr	r0, [r7, #16]
 80056dc:	f7fa fd95 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_SUSPEND_PRIO);
 80056e0:	2348      	movs	r3, #72	@ 0x48
 80056e2:	e03a      	b.n	800575a <OSTaskSuspend+0xee>
    }
    if (ptcb == OS_TCB_RESERVED) {                              /* See if assigned to Mutex            */
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d104      	bne.n	80056f4 <OSTaskSuspend+0x88>
        OS_EXIT_CRITICAL();
 80056ea:	6938      	ldr	r0, [r7, #16]
 80056ec:	f7fa fd8d 	bl	800020a <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
 80056f0:	2343      	movs	r3, #67	@ 0x43
 80056f2:	e032      	b.n	800575a <OSTaskSuspend+0xee>
    }
    y            = ptcb->OSTCBY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056fa:	72fb      	strb	r3, [r7, #11]
    OSRdyTbl[y] &= (OS_PRIO)~ptcb->OSTCBBitX;                   /* Make task not ready                 */
 80056fc:	7afb      	ldrb	r3, [r7, #11]
 80056fe:	4a1b      	ldr	r2, [pc, #108]	@ (800576c <OSTaskSuspend+0x100>)
 8005700:	5cd1      	ldrb	r1, [r2, r3]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005708:	43db      	mvns	r3, r3
 800570a:	b2da      	uxtb	r2, r3
 800570c:	7afb      	ldrb	r3, [r7, #11]
 800570e:	400a      	ands	r2, r1
 8005710:	b2d1      	uxtb	r1, r2
 8005712:	4a16      	ldr	r2, [pc, #88]	@ (800576c <OSTaskSuspend+0x100>)
 8005714:	54d1      	strb	r1, [r2, r3]
    if (OSRdyTbl[y] == 0u) {
 8005716:	7afb      	ldrb	r3, [r7, #11]
 8005718:	4a14      	ldr	r2, [pc, #80]	@ (800576c <OSTaskSuspend+0x100>)
 800571a:	5cd3      	ldrb	r3, [r2, r3]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d10a      	bne.n	8005736 <OSTaskSuspend+0xca>
        OSRdyGrp &= (OS_PRIO)~ptcb->OSTCBBitY;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005726:	43db      	mvns	r3, r3
 8005728:	b2da      	uxtb	r2, r3
 800572a:	4b11      	ldr	r3, [pc, #68]	@ (8005770 <OSTaskSuspend+0x104>)
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	4013      	ands	r3, r2
 8005730:	b2da      	uxtb	r2, r3
 8005732:	4b0f      	ldr	r3, [pc, #60]	@ (8005770 <OSTaskSuspend+0x104>)
 8005734:	701a      	strb	r2, [r3, #0]
    }
    ptcb->OSTCBStat |= OS_STAT_SUSPEND;                         /* Status of task is 'SUSPENDED'       */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800573c:	f043 0308 	orr.w	r3, r3, #8
 8005740:	b2da      	uxtb	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    OS_EXIT_CRITICAL();
 8005748:	6938      	ldr	r0, [r7, #16]
 800574a:	f7fa fd5e 	bl	800020a <OS_CPU_SR_Restore>
    OS_TRACE_TASK_SUSPEND(ptcb);
    OS_TRACE_TASK_SUSPENDED(ptcb);
    if (self == OS_TRUE) {                                      /* Context switch only if SELF         */
 800574e:	7dfb      	ldrb	r3, [r7, #23]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d101      	bne.n	8005758 <OSTaskSuspend+0xec>
        OS_Sched();                                             /* Find new highest priority task      */
 8005754:	f7ff f852 	bl	80047fc <OS_Sched>
    }
    return (OS_ERR_NONE);
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3718      	adds	r7, #24
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	200016a0 	.word	0x200016a0
 8005768:	200016b0 	.word	0x200016b0
 800576c:	20001490 	.word	0x20001490
 8005770:	2000148c 	.word	0x2000148c

08005774 <OS_TaskReturn>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_TaskReturn (void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
    OSTaskReturnHook(OSTCBCur);                   /* Call hook to let user decide on what to do        */
 8005778:	4b04      	ldr	r3, [pc, #16]	@ (800578c <OS_TaskReturn+0x18>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f7fe f898 	bl	80038b2 <OSTaskReturnHook>

#if OS_TASK_DEL_EN > 0u
    (void)OSTaskDel(OS_PRIO_SELF);                /* Delete task if it accidentally returns!           */
 8005782:	20ff      	movs	r0, #255	@ 0xff
 8005784:	f7ff fdb2 	bl	80052ec <OSTaskDel>
#else
    for (;;) {
        OSTimeDly(OS_TICKS_PER_SEC);
    }
#endif
}
 8005788:	bf00      	nop
 800578a:	bd80      	pop	{r7, pc}
 800578c:	200016a0 	.word	0x200016a0

08005790 <OS_TaskStkClr>:
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0u) && (OS_TASK_CREATE_EXT_EN > 0u)
void  OS_TaskStkClr (OS_STK  *pbos,
                     INT32U   size,
                     INT16U   opt)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	4613      	mov	r3, r2
 800579c:	80fb      	strh	r3, [r7, #6]
    if ((opt & OS_TASK_OPT_STK_CHK) != 0x0000u) {      /* See if stack checking has been enabled       */
 800579e:	88fb      	ldrh	r3, [r7, #6]
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d010      	beq.n	80057ca <OS_TaskStkClr+0x3a>
        if ((opt & OS_TASK_OPT_STK_CLR) != 0x0000u) {  /* See if stack needs to be cleared             */
 80057a8:	88fb      	ldrh	r3, [r7, #6]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00b      	beq.n	80057ca <OS_TaskStkClr+0x3a>
#if OS_STK_GROWTH == 1u
            while (size > 0u) {                        /* Stack grows from HIGH to LOW memory          */
 80057b2:	e007      	b.n	80057c4 <OS_TaskStkClr+0x34>
                size--;
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	60bb      	str	r3, [r7, #8]
                *pbos++ = (OS_STK)0;                   /* Clear from bottom of stack and up!           */
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1d1a      	adds	r2, r3, #4
 80057be:	60fa      	str	r2, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	601a      	str	r2, [r3, #0]
            while (size > 0u) {                        /* Stack grows from HIGH to LOW memory          */
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1f4      	bne.n	80057b4 <OS_TaskStkClr+0x24>
                *pbos-- = (OS_STK)0;                   /* Clear from bottom of stack and down          */
            }
#endif
        }
    }
}
 80057ca:	bf00      	nop
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
	...

080057d8 <OSTimeDly>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeDly (INT32U ticks)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
    INT8U      y;
#if OS_CRITICAL_METHOD == 3u                     /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0u;
 80057e0:	2300      	movs	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]
#endif



    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 80057e4:	4b21      	ldr	r3, [pc, #132]	@ (800586c <OSTimeDly+0x94>)
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d138      	bne.n	800585e <OSTimeDly+0x86>
        return;
    }
    if (OSLockNesting > 0u) {                    /* See if called with scheduler locked                */
 80057ec:	4b20      	ldr	r3, [pc, #128]	@ (8005870 <OSTimeDly+0x98>)
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d136      	bne.n	8005862 <OSTimeDly+0x8a>
        return;
    }
    if (ticks > 0u) {                            /* 0 means no delay!                                  */
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d034      	beq.n	8005864 <OSTimeDly+0x8c>
        OS_ENTER_CRITICAL();
 80057fa:	2040      	movs	r0, #64	@ 0x40
 80057fc:	f7fa fcf7 	bl	80001ee <OS_CPU_SR_Save>
 8005800:	60f8      	str	r0, [r7, #12]
        y            =  OSTCBCur->OSTCBY;        /* Delay current task                                 */
 8005802:	4b1c      	ldr	r3, [pc, #112]	@ (8005874 <OSTimeDly+0x9c>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800580a:	72fb      	strb	r3, [r7, #11]
        OSRdyTbl[y] &= (OS_PRIO)~OSTCBCur->OSTCBBitX;
 800580c:	7afb      	ldrb	r3, [r7, #11]
 800580e:	4a1a      	ldr	r2, [pc, #104]	@ (8005878 <OSTimeDly+0xa0>)
 8005810:	5cd1      	ldrb	r1, [r2, r3]
 8005812:	4b18      	ldr	r3, [pc, #96]	@ (8005874 <OSTimeDly+0x9c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800581a:	43db      	mvns	r3, r3
 800581c:	b2da      	uxtb	r2, r3
 800581e:	7afb      	ldrb	r3, [r7, #11]
 8005820:	400a      	ands	r2, r1
 8005822:	b2d1      	uxtb	r1, r2
 8005824:	4a14      	ldr	r2, [pc, #80]	@ (8005878 <OSTimeDly+0xa0>)
 8005826:	54d1      	strb	r1, [r2, r3]
        OS_TRACE_TASK_SUSPENDED(OSTCBCur);
        if (OSRdyTbl[y] == 0u) {
 8005828:	7afb      	ldrb	r3, [r7, #11]
 800582a:	4a13      	ldr	r2, [pc, #76]	@ (8005878 <OSTimeDly+0xa0>)
 800582c:	5cd3      	ldrb	r3, [r2, r3]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <OSTimeDly+0x72>
            OSRdyGrp &= (OS_PRIO)~OSTCBCur->OSTCBBitY;
 8005832:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <OSTimeDly+0x9c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800583a:	43db      	mvns	r3, r3
 800583c:	b2da      	uxtb	r2, r3
 800583e:	4b0f      	ldr	r3, [pc, #60]	@ (800587c <OSTimeDly+0xa4>)
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	4013      	ands	r3, r2
 8005844:	b2da      	uxtb	r2, r3
 8005846:	4b0d      	ldr	r3, [pc, #52]	@ (800587c <OSTimeDly+0xa4>)
 8005848:	701a      	strb	r2, [r3, #0]
        }
        OSTCBCur->OSTCBDly = ticks;              /* Load ticks in TCB                                  */
 800584a:	4b0a      	ldr	r3, [pc, #40]	@ (8005874 <OSTimeDly+0x9c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	635a      	str	r2, [r3, #52]	@ 0x34
        OS_TRACE_TASK_DLY(ticks);
        OS_EXIT_CRITICAL();
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f7fa fcd9 	bl	800020a <OS_CPU_SR_Restore>
        OS_Sched();                              /* Find next task to run!                             */
 8005858:	f7fe ffd0 	bl	80047fc <OS_Sched>
 800585c:	e002      	b.n	8005864 <OSTimeDly+0x8c>
        return;
 800585e:	bf00      	nop
 8005860:	e000      	b.n	8005864 <OSTimeDly+0x8c>
        return;
 8005862:	bf00      	nop
    }
}
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	20001488 	.word	0x20001488
 8005870:	20001489 	.word	0x20001489
 8005874:	200016a0 	.word	0x200016a0
 8005878:	20001490 	.word	0x20001490
 800587c:	2000148c 	.word	0x2000148c

08005880 <OSTimeDlyHMSM>:
#if OS_TIME_DLY_HMSM_EN > 0u
INT8U  OSTimeDlyHMSM (INT8U   hours,
                      INT8U   minutes,
                      INT8U   seconds,
                      INT16U  ms)
{
 8005880:	b590      	push	{r4, r7, lr}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	4604      	mov	r4, r0
 8005888:	4608      	mov	r0, r1
 800588a:	4611      	mov	r1, r2
 800588c:	461a      	mov	r2, r3
 800588e:	4623      	mov	r3, r4
 8005890:	71fb      	strb	r3, [r7, #7]
 8005892:	4603      	mov	r3, r0
 8005894:	71bb      	strb	r3, [r7, #6]
 8005896:	460b      	mov	r3, r1
 8005898:	717b      	strb	r3, [r7, #5]
 800589a:	4613      	mov	r3, r2
 800589c:	807b      	strh	r3, [r7, #2]
    INT32U ticks;


    if (OSIntNesting > 0u) {                     /* See if trying to call from an ISR                  */
 800589e:	4b27      	ldr	r3, [pc, #156]	@ (800593c <OSTimeDlyHMSM+0xbc>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <OSTimeDlyHMSM+0x2a>
        return (OS_ERR_TIME_DLY_ISR);
 80058a6:	2355      	movs	r3, #85	@ 0x55
 80058a8:	e043      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
    }
    if (OSLockNesting > 0u) {                    /* See if called with scheduler locked                */
 80058aa:	4b25      	ldr	r3, [pc, #148]	@ (8005940 <OSTimeDlyHMSM+0xc0>)
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <OSTimeDlyHMSM+0x36>
        return (OS_ERR_SCHED_LOCKED);
 80058b2:	2332      	movs	r3, #50	@ 0x32
 80058b4:	e03d      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
    }
#if OS_ARG_CHK_EN > 0u
    if (hours == 0u) {
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10a      	bne.n	80058d2 <OSTimeDlyHMSM+0x52>
        if (minutes == 0u) {
 80058bc:	79bb      	ldrb	r3, [r7, #6]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d107      	bne.n	80058d2 <OSTimeDlyHMSM+0x52>
            if (seconds == 0u) {
 80058c2:	797b      	ldrb	r3, [r7, #5]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d104      	bne.n	80058d2 <OSTimeDlyHMSM+0x52>
                if (ms == 0u) {
 80058c8:	887b      	ldrh	r3, [r7, #2]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <OSTimeDlyHMSM+0x52>
                    return (OS_ERR_TIME_ZERO_DLY);
 80058ce:	2354      	movs	r3, #84	@ 0x54
 80058d0:	e02f      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
                }
            }
        }
    }
    if (minutes > 59u) {
 80058d2:	79bb      	ldrb	r3, [r7, #6]
 80058d4:	2b3b      	cmp	r3, #59	@ 0x3b
 80058d6:	d901      	bls.n	80058dc <OSTimeDlyHMSM+0x5c>
        return (OS_ERR_TIME_INVALID_MINUTES);    /* Validate arguments to be within range              */
 80058d8:	2351      	movs	r3, #81	@ 0x51
 80058da:	e02a      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
    }
    if (seconds > 59u) {
 80058dc:	797b      	ldrb	r3, [r7, #5]
 80058de:	2b3b      	cmp	r3, #59	@ 0x3b
 80058e0:	d901      	bls.n	80058e6 <OSTimeDlyHMSM+0x66>
        return (OS_ERR_TIME_INVALID_SECONDS);
 80058e2:	2352      	movs	r3, #82	@ 0x52
 80058e4:	e025      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
    }
    if (ms > 999u) {
 80058e6:	887b      	ldrh	r3, [r7, #2]
 80058e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80058ec:	d301      	bcc.n	80058f2 <OSTimeDlyHMSM+0x72>
        return (OS_ERR_TIME_INVALID_MS);
 80058ee:	2353      	movs	r3, #83	@ 0x53
 80058f0:	e01f      	b.n	8005932 <OSTimeDlyHMSM+0xb2>
    }
#endif
                                                 /* Compute the total number of clock ticks required.. */
                                                 /* .. (rounded to the nearest tick)                   */
    ticks = ((INT32U)hours * 3600uL + (INT32U)minutes * 60uL + (INT32U)seconds) * OS_TICKS_PER_SEC
 80058f2:	79fb      	ldrb	r3, [r7, #7]
 80058f4:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80058f8:	fb02 f103 	mul.w	r1, r2, r3
 80058fc:	79ba      	ldrb	r2, [r7, #6]
 80058fe:	4613      	mov	r3, r2
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	18ca      	adds	r2, r1, r3
 8005908:	797b      	ldrb	r3, [r7, #5]
 800590a:	4413      	add	r3, r2
 800590c:	2264      	movs	r2, #100	@ 0x64
 800590e:	fb03 f202 	mul.w	r2, r3, r2
          + OS_TICKS_PER_SEC * ((INT32U)ms + 500uL / OS_TICKS_PER_SEC) / 1000uL;
 8005912:	887b      	ldrh	r3, [r7, #2]
 8005914:	2164      	movs	r1, #100	@ 0x64
 8005916:	fb01 f303 	mul.w	r3, r1, r3
 800591a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800591e:	4909      	ldr	r1, [pc, #36]	@ (8005944 <OSTimeDlyHMSM+0xc4>)
 8005920:	fba1 1303 	umull	r1, r3, r1, r3
 8005924:	099b      	lsrs	r3, r3, #6
    ticks = ((INT32U)hours * 3600uL + (INT32U)minutes * 60uL + (INT32U)seconds) * OS_TICKS_PER_SEC
 8005926:	4413      	add	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]
    OSTimeDly(ticks);
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f7ff ff54 	bl	80057d8 <OSTimeDly>
    return (OS_ERR_NONE);
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	bd90      	pop	{r4, r7, pc}
 800593a:	bf00      	nop
 800593c:	20001488 	.word	0x20001488
 8005940:	20001489 	.word	0x20001489
 8005944:	10624dd3 	.word	0x10624dd3

08005948 <OSTmrSignal>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
INT8U  OSTmrSignal (void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
    INT8U  err;


    err = OSSemPost(OSTmrSemSignal);
 800594e:	4b06      	ldr	r3, [pc, #24]	@ (8005968 <OSTmrSignal+0x20>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff fc1e 	bl	8005194 <OSSemPost>
 8005958:	4603      	mov	r3, r0
 800595a:	71fb      	strb	r3, [r7, #7]
    return (err);
 800595c:	79fb      	ldrb	r3, [r7, #7]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	20002090 	.word	0x20002090

0800596c <OSTmr_Init>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
void  OSTmr_Init (void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
    INT16U   ix_next;
    OS_TMR  *ptmr1;
    OS_TMR  *ptmr2;


    OS_MemClr((INT8U *)&OSTmrTbl[0],      sizeof(OSTmrTbl));            /* Clear all the TMRs                         */
 8005972:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8005976:	4838      	ldr	r0, [pc, #224]	@ (8005a58 <OSTmr_Init+0xec>)
 8005978:	f7fe ff26 	bl	80047c8 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTmrWheelTbl[0], sizeof(OSTmrWheelTbl));       /* Clear the timer wheel                      */
 800597c:	2138      	movs	r1, #56	@ 0x38
 800597e:	4837      	ldr	r0, [pc, #220]	@ (8005a5c <OSTmr_Init+0xf0>)
 8005980:	f7fe ff22 	bl	80047c8 <OS_MemClr>

    for (ix = 0u; ix < (OS_TMR_CFG_MAX - 1u); ix++) {                   /* Init. list of free TMRs                    */
 8005984:	2300      	movs	r3, #0
 8005986:	82fb      	strh	r3, [r7, #22]
 8005988:	e022      	b.n	80059d0 <OSTmr_Init+0x64>
        ix_next = ix + 1u;
 800598a:	8afb      	ldrh	r3, [r7, #22]
 800598c:	3301      	adds	r3, #1
 800598e:	81fb      	strh	r3, [r7, #14]
        ptmr1 = &OSTmrTbl[ix];
 8005990:	8afa      	ldrh	r2, [r7, #22]
 8005992:	4613      	mov	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4a2f      	ldr	r2, [pc, #188]	@ (8005a58 <OSTmr_Init+0xec>)
 800599c:	4413      	add	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
        ptmr2 = &OSTmrTbl[ix_next];
 80059a0:	89fa      	ldrh	r2, [r7, #14]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005a58 <OSTmr_Init+0xec>)
 80059ac:	4413      	add	r3, r2
 80059ae:	60bb      	str	r3, [r7, #8]
        ptmr1->OSTmrType    = OS_TMR_TYPE;
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	2264      	movs	r2, #100	@ 0x64
 80059b4:	701a      	strb	r2, [r3, #0]
        ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                      /* Indicate that timer is inactive            */
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        ptmr1->OSTmrNext    = (void *)ptmr2;                            /* Link to next timer                         */
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_EN > 0u
        ptmr1->OSTmrName    = (INT8U *)(void *)"?";
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4a26      	ldr	r2, [pc, #152]	@ (8005a60 <OSTmr_Init+0xf4>)
 80059c8:	621a      	str	r2, [r3, #32]
    for (ix = 0u; ix < (OS_TMR_CFG_MAX - 1u); ix++) {                   /* Init. list of free TMRs                    */
 80059ca:	8afb      	ldrh	r3, [r7, #22]
 80059cc:	3301      	adds	r3, #1
 80059ce:	82fb      	strh	r3, [r7, #22]
 80059d0:	8afb      	ldrh	r3, [r7, #22]
 80059d2:	2b0e      	cmp	r3, #14
 80059d4:	d9d9      	bls.n	800598a <OSTmr_Init+0x1e>
#endif
    }
    ptmr1               = &OSTmrTbl[ix];
 80059d6:	8afa      	ldrh	r2, [r7, #22]
 80059d8:	4613      	mov	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	4413      	add	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a58 <OSTmr_Init+0xec>)
 80059e2:	4413      	add	r3, r2
 80059e4:	613b      	str	r3, [r7, #16]
    ptmr1->OSTmrType    = OS_TMR_TYPE;
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2264      	movs	r2, #100	@ 0x64
 80059ea:	701a      	strb	r2, [r3, #0]
    ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                          /* Indicate that timer is inactive            */
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    ptmr1->OSTmrNext    = (void *)0;                                    /* Last OS_TMR                                */
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	2200      	movs	r2, #0
 80059f8:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_EN > 0u
    ptmr1->OSTmrName    = (INT8U *)(void *)"?";
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4a18      	ldr	r2, [pc, #96]	@ (8005a60 <OSTmr_Init+0xf4>)
 80059fe:	621a      	str	r2, [r3, #32]
#endif
    OSTmrTime           = 0u;
 8005a00:	4b18      	ldr	r3, [pc, #96]	@ (8005a64 <OSTmr_Init+0xf8>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]
    OSTmrUsed           = 0u;
 8005a06:	4b18      	ldr	r3, [pc, #96]	@ (8005a68 <OSTmr_Init+0xfc>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	801a      	strh	r2, [r3, #0]
    OSTmrFree           = OS_TMR_CFG_MAX;
 8005a0c:	4b17      	ldr	r3, [pc, #92]	@ (8005a6c <OSTmr_Init+0x100>)
 8005a0e:	2210      	movs	r2, #16
 8005a10:	801a      	strh	r2, [r3, #0]
    OSTmrFreeList       = &OSTmrTbl[0];
 8005a12:	4b17      	ldr	r3, [pc, #92]	@ (8005a70 <OSTmr_Init+0x104>)
 8005a14:	4a10      	ldr	r2, [pc, #64]	@ (8005a58 <OSTmr_Init+0xec>)
 8005a16:	601a      	str	r2, [r3, #0]
    OSTmrSem            = OSSemCreate(1u);
 8005a18:	2001      	movs	r0, #1
 8005a1a:	f7ff fae3 	bl	8004fe4 <OSSemCreate>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	4a14      	ldr	r2, [pc, #80]	@ (8005a74 <OSTmr_Init+0x108>)
 8005a22:	6013      	str	r3, [r2, #0]
    OSTmrSemSignal      = OSSemCreate(0u);
 8005a24:	2000      	movs	r0, #0
 8005a26:	f7ff fadd 	bl	8004fe4 <OSSemCreate>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4a12      	ldr	r2, [pc, #72]	@ (8005a78 <OSTmr_Init+0x10c>)
 8005a2e:	6013      	str	r3, [r2, #0]

#if OS_EVENT_NAME_EN > 0u                                               /* Assign names to semaphores                 */
    OSEventNameSet(OSTmrSem,       (INT8U *)(void *)"uC/OS-II TmrLock",   &err);
 8005a30:	4b10      	ldr	r3, [pc, #64]	@ (8005a74 <OSTmr_Init+0x108>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	1dfa      	adds	r2, r7, #7
 8005a36:	4911      	ldr	r1, [pc, #68]	@ (8005a7c <OSTmr_Init+0x110>)
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fe fa17 	bl	8003e6c <OSEventNameSet>
    OSEventNameSet(OSTmrSemSignal, (INT8U *)(void *)"uC/OS-II TmrSignal", &err);
 8005a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a78 <OSTmr_Init+0x10c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	1dfa      	adds	r2, r7, #7
 8005a44:	490e      	ldr	r1, [pc, #56]	@ (8005a80 <OSTmr_Init+0x114>)
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7fe fa10 	bl	8003e6c <OSEventNameSet>
#endif

    OSTmr_InitTask();
 8005a4c:	f000 f81a 	bl	8005a84 <OSTmr_InitTask>
}
 8005a50:	bf00      	nop
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	20002094 	.word	0x20002094
 8005a5c:	20002518 	.word	0x20002518
 8005a60:	08006d54 	.word	0x08006d54
 8005a64:	20002088 	.word	0x20002088
 8005a68:	20002086 	.word	0x20002086
 8005a6c:	20002084 	.word	0x20002084
 8005a70:	20002314 	.word	0x20002314
 8005a74:	2000208c 	.word	0x2000208c
 8005a78:	20002090 	.word	0x20002090
 8005a7c:	08006d58 	.word	0x08006d58
 8005a80:	08006d6c 	.word	0x08006d6c

08005a84 <OSTmr_InitTask>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_InitTask (void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af06      	add	r7, sp, #24
#endif


#if OS_TASK_CREATE_EXT_EN > 0u
    #if OS_STK_GROWTH == 1u
    (void)OSTaskCreateExt(OSTmr_Task,
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	9304      	str	r3, [sp, #16]
 8005a8e:	2300      	movs	r3, #0
 8005a90:	9303      	str	r3, [sp, #12]
 8005a92:	2380      	movs	r3, #128	@ 0x80
 8005a94:	9302      	str	r3, [sp, #8]
 8005a96:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac0 <OSTmr_InitTask+0x3c>)
 8005a98:	9301      	str	r3, [sp, #4]
 8005a9a:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	233d      	movs	r3, #61	@ 0x3d
 8005aa2:	4a08      	ldr	r2, [pc, #32]	@ (8005ac4 <OSTmr_InitTask+0x40>)
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	4808      	ldr	r0, [pc, #32]	@ (8005ac8 <OSTmr_InitTask+0x44>)
 8005aa8:	f7ff fbb4 	bl	8005214 <OSTaskCreateExt>
                       OS_TASK_TMR_PRIO);
    #endif
#endif

#if OS_TASK_NAME_EN > 0u
    OSTaskNameSet(OS_TASK_TMR_PRIO, (INT8U *)(void *)"uC/OS-II Tmr", &err);
 8005aac:	1dfb      	adds	r3, r7, #7
 8005aae:	461a      	mov	r2, r3
 8005ab0:	4906      	ldr	r1, [pc, #24]	@ (8005acc <OSTmr_InitTask+0x48>)
 8005ab2:	203d      	movs	r0, #61	@ 0x3d
 8005ab4:	f7ff fd12 	bl	80054dc <OSTaskNameSet>
#endif
}
 8005ab8:	bf00      	nop
 8005aba:	3708      	adds	r7, #8
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	20002318 	.word	0x20002318
 8005ac4:	20002514 	.word	0x20002514
 8005ac8:	08005c51 	.word	0x08005c51
 8005acc:	08006d80 	.word	0x08006d80

08005ad0 <OSTmr_Link>:
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Link (OS_TMR  *ptmr,
                          INT8U    type)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b087      	sub	sp, #28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	460b      	mov	r3, r1
 8005ada:	70fb      	strb	r3, [r7, #3]
    OS_TMR       *ptmr1;
    OS_TMR_WHEEL *pspoke;
    INT16U        spoke;


    ptmr->OSTmrState = OS_TMR_STATE_RUNNING;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2203      	movs	r2, #3
 8005ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    if (type == OS_TMR_LINK_PERIODIC) {                            /* Determine when timer will expire                */
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d107      	bne.n	8005afa <OSTmr_Link+0x2a>
        ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	69da      	ldr	r2, [r3, #28]
 8005aee:	4b2b      	ldr	r3, [pc, #172]	@ (8005b9c <OSTmr_Link+0xcc>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	441a      	add	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	615a      	str	r2, [r3, #20]
 8005af8:	e012      	b.n	8005b20 <OSTmr_Link+0x50>
    } else {
        if (ptmr->OSTmrDly == 0u) {
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d107      	bne.n	8005b12 <OSTmr_Link+0x42>
            ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	69da      	ldr	r2, [r3, #28]
 8005b06:	4b25      	ldr	r3, [pc, #148]	@ (8005b9c <OSTmr_Link+0xcc>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	441a      	add	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	615a      	str	r2, [r3, #20]
 8005b10:	e006      	b.n	8005b20 <OSTmr_Link+0x50>
        } else {
            ptmr->OSTmrMatch = ptmr->OSTmrDly    + OSTmrTime;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699a      	ldr	r2, [r3, #24]
 8005b16:	4b21      	ldr	r3, [pc, #132]	@ (8005b9c <OSTmr_Link+0xcc>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	441a      	add	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	615a      	str	r2, [r3, #20]
        }
    }
    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	695a      	ldr	r2, [r3, #20]
 8005b24:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba0 <OSTmr_Link+0xd0>)
 8005b26:	fba3 1302 	umull	r1, r3, r3, r2
 8005b2a:	1ad1      	subs	r1, r2, r3
 8005b2c:	0849      	lsrs	r1, r1, #1
 8005b2e:	440b      	add	r3, r1
 8005b30:	0899      	lsrs	r1, r3, #2
 8005b32:	460b      	mov	r3, r1
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	1a5b      	subs	r3, r3, r1
 8005b38:	1ad1      	subs	r1, r2, r3
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	82fb      	strh	r3, [r7, #22]
    pspoke = &OSTmrWheelTbl[spoke];
 8005b3e:	8afb      	ldrh	r3, [r7, #22]
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	4a18      	ldr	r2, [pc, #96]	@ (8005ba4 <OSTmr_Link+0xd4>)
 8005b44:	4413      	add	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]

    if (pspoke->OSTmrFirst == (OS_TMR *)0) {                       /* Link into timer wheel                           */
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d109      	bne.n	8005b64 <OSTmr_Link+0x94>
        pspoke->OSTmrFirst   = ptmr;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (OS_TMR *)0;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	60da      	str	r2, [r3, #12]
        pspoke->OSTmrEntries = 1u;
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	809a      	strh	r2, [r3, #4]
 8005b62:	e011      	b.n	8005b88 <OSTmr_Link+0xb8>
    } else {
        ptmr1                = pspoke->OSTmrFirst;                 /* Point to first timer in the spoke               */
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	60fb      	str	r3, [r7, #12]
        pspoke->OSTmrFirst   = ptmr;
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (void *)ptmr1;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	60da      	str	r2, [r3, #12]
        ptmr1->OSTmrPrev     = (void *)ptmr;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	611a      	str	r2, [r3, #16]
        pspoke->OSTmrEntries++;
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	889b      	ldrh	r3, [r3, #4]
 8005b80:	3301      	adds	r3, #1
 8005b82:	b29a      	uxth	r2, r3
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	809a      	strh	r2, [r3, #4]
    }
    ptmr->OSTmrPrev = (void *)0;                                   /* Timer always inserted as first node in list     */
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	611a      	str	r2, [r3, #16]
}
 8005b8e:	bf00      	nop
 8005b90:	371c      	adds	r7, #28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	20002088 	.word	0x20002088
 8005ba0:	24924925 	.word	0x24924925
 8005ba4:	20002518 	.word	0x20002518

08005ba8 <OSTmr_Unlink>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Unlink (OS_TMR *ptmr)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
    OS_TMR        *ptmr2;
    OS_TMR_WHEEL  *pspoke;
    INT16U         spoke;


    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	695a      	ldr	r2, [r3, #20]
 8005bb4:	4b24      	ldr	r3, [pc, #144]	@ (8005c48 <OSTmr_Unlink+0xa0>)
 8005bb6:	fba3 1302 	umull	r1, r3, r3, r2
 8005bba:	1ad1      	subs	r1, r2, r3
 8005bbc:	0849      	lsrs	r1, r1, #1
 8005bbe:	440b      	add	r3, r1
 8005bc0:	0899      	lsrs	r1, r3, #2
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	1a5b      	subs	r3, r3, r1
 8005bc8:	1ad1      	subs	r1, r2, r3
 8005bca:	460b      	mov	r3, r1
 8005bcc:	82fb      	strh	r3, [r7, #22]
    pspoke = &OSTmrWheelTbl[spoke];
 8005bce:	8afb      	ldrh	r3, [r7, #22]
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c4c <OSTmr_Unlink+0xa4>)
 8005bd4:	4413      	add	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]

    if (pspoke->OSTmrFirst == ptmr) {                       /* See if timer to remove is at the beginning of list     */
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d10c      	bne.n	8005bfc <OSTmr_Unlink+0x54>
        ptmr1              = (OS_TMR *)ptmr->OSTmrNext;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	60fb      	str	r3, [r7, #12]
        pspoke->OSTmrFirst = (OS_TMR *)ptmr1;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	601a      	str	r2, [r3, #0]
        if (ptmr1 != (OS_TMR *)0) {
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d012      	beq.n	8005c1a <OSTmr_Unlink+0x72>
            ptmr1->OSTmrPrev = (void *)0;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	611a      	str	r2, [r3, #16]
 8005bfa:	e00e      	b.n	8005c1a <OSTmr_Unlink+0x72>
        }
    } else {
        ptmr1            = (OS_TMR *)ptmr->OSTmrPrev;       /* Remove timer from somewhere in the list                */
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	60fb      	str	r3, [r7, #12]
        ptmr2            = (OS_TMR *)ptmr->OSTmrNext;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	60bb      	str	r3, [r7, #8]
        ptmr1->OSTmrNext = ptmr2;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	60da      	str	r2, [r3, #12]
        if (ptmr2 != (OS_TMR *)0) {
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d002      	beq.n	8005c1a <OSTmr_Unlink+0x72>
            ptmr2->OSTmrPrev = (void *)ptmr1;
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	611a      	str	r2, [r3, #16]
        }
    }
    ptmr->OSTmrState = OS_TMR_STATE_STOPPED;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    ptmr->OSTmrNext  = (void *)0;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	60da      	str	r2, [r3, #12]
    ptmr->OSTmrPrev  = (void *)0;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	611a      	str	r2, [r3, #16]
    pspoke->OSTmrEntries--;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	889b      	ldrh	r3, [r3, #4]
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	809a      	strh	r2, [r3, #4]
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	24924925 	.word	0x24924925
 8005c4c:	20002518 	.word	0x20002518

08005c50 <OSTmr_Task>:
*********************************************************************************************************
*/

#if OS_TMR_EN > 0u
static  void  OSTmr_Task (void *p_arg)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
    INT16U           spoke;


    p_arg = p_arg;                                               /* Prevent compiler warning for not using 'p_arg'    */
    for (;;) {
        OSSemPend(OSTmrSemSignal, 0u, &err);                     /* Wait for signal indicating time to update timers  */
 8005c58:	4b2a      	ldr	r3, [pc, #168]	@ (8005d04 <OSTmr_Task+0xb4>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f107 020b 	add.w	r2, r7, #11
 8005c60:	2100      	movs	r1, #0
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7ff f9fc 	bl	8005060 <OSSemPend>
        OSSchedLock();
 8005c68:	f7fe f9c4 	bl	8003ff4 <OSSchedLock>
        OSTmrTime++;                                             /* Increment the current time                        */
 8005c6c:	4b26      	ldr	r3, [pc, #152]	@ (8005d08 <OSTmr_Task+0xb8>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	3301      	adds	r3, #1
 8005c72:	4a25      	ldr	r2, [pc, #148]	@ (8005d08 <OSTmr_Task+0xb8>)
 8005c74:	6013      	str	r3, [r2, #0]
        spoke  = (INT16U)(OSTmrTime % OS_TMR_CFG_WHEEL_SIZE);    /* Position on current timer wheel entry             */
 8005c76:	4b24      	ldr	r3, [pc, #144]	@ (8005d08 <OSTmr_Task+0xb8>)
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	4b24      	ldr	r3, [pc, #144]	@ (8005d0c <OSTmr_Task+0xbc>)
 8005c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c80:	1ad1      	subs	r1, r2, r3
 8005c82:	0849      	lsrs	r1, r1, #1
 8005c84:	440b      	add	r3, r1
 8005c86:	0899      	lsrs	r1, r3, #2
 8005c88:	460b      	mov	r3, r1
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	1a5b      	subs	r3, r3, r1
 8005c8e:	1ad1      	subs	r1, r2, r3
 8005c90:	460b      	mov	r3, r1
 8005c92:	837b      	strh	r3, [r7, #26]
        pspoke = &OSTmrWheelTbl[spoke];
 8005c94:	8b7b      	ldrh	r3, [r7, #26]
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	4a1d      	ldr	r2, [pc, #116]	@ (8005d10 <OSTmr_Task+0xc0>)
 8005c9a:	4413      	add	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]
        ptmr   = pspoke->OSTmrFirst;
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	61fb      	str	r3, [r7, #28]
        while (ptmr != (OS_TMR *)0) {
 8005ca4:	e027      	b.n	8005cf6 <OSTmr_Task+0xa6>
            ptmr_next = (OS_TMR *)ptmr->OSTmrNext;               /* Point to next timer to update because current ... */
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	613b      	str	r3, [r7, #16]
                                                                 /* ... timer could get unlinked from the wheel.      */
            if (OSTmrTime == ptmr->OSTmrMatch) {                 /* Process each timer that expires                   */
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	4b15      	ldr	r3, [pc, #84]	@ (8005d08 <OSTmr_Task+0xb8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d11c      	bne.n	8005cf2 <OSTmr_Task+0xa2>
                OS_TRACE_TMR_EXPIRED(ptmr);
                OSTmr_Unlink(ptmr);                              /* Remove from current wheel spoke                   */
 8005cb8:	69f8      	ldr	r0, [r7, #28]
 8005cba:	f7ff ff75 	bl	8005ba8 <OSTmr_Unlink>
                if (ptmr->OSTmrOpt == OS_TMR_OPT_PERIODIC) {
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d104      	bne.n	8005cd2 <OSTmr_Task+0x82>
                    OSTmr_Link(ptmr, OS_TMR_LINK_PERIODIC);      /* Recalculate new position of timer in wheel        */
 8005cc8:	2101      	movs	r1, #1
 8005cca:	69f8      	ldr	r0, [r7, #28]
 8005ccc:	f7ff ff00 	bl	8005ad0 <OSTmr_Link>
 8005cd0:	e003      	b.n	8005cda <OSTmr_Task+0x8a>
                } else {
                    ptmr->OSTmrState = OS_TMR_STATE_COMPLETED;   /* Indicate that the timer has completed             */
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                }
                pfnct = ptmr->OSTmrCallback;                     /* Execute callback function if available            */
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	60fb      	str	r3, [r7, #12]
                if (pfnct != (OS_TMR_CALLBACK)0) {
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d005      	beq.n	8005cf2 <OSTmr_Task+0xa2>
                    (*pfnct)((void *)ptmr, ptmr->OSTmrCallbackArg);
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4611      	mov	r1, r2
 8005cee:	69f8      	ldr	r0, [r7, #28]
 8005cf0:	4798      	blx	r3
                }
            }
            ptmr = ptmr_next;
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	61fb      	str	r3, [r7, #28]
        while (ptmr != (OS_TMR *)0) {
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1d4      	bne.n	8005ca6 <OSTmr_Task+0x56>
        }
        OSSchedUnlock();
 8005cfc:	f7fe f9a2 	bl	8004044 <OSSchedUnlock>
        OSSemPend(OSTmrSemSignal, 0u, &err);                     /* Wait for signal indicating time to update timers  */
 8005d00:	e7aa      	b.n	8005c58 <OSTmr_Task+0x8>
 8005d02:	bf00      	nop
 8005d04:	20002090 	.word	0x20002090
 8005d08:	20002088 	.word	0x20002088
 8005d0c:	24924925 	.word	0x24924925
 8005d10:	20002518 	.word	0x20002518

08005d14 <std>:
 8005d14:	2300      	movs	r3, #0
 8005d16:	b510      	push	{r4, lr}
 8005d18:	4604      	mov	r4, r0
 8005d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8005d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d22:	6083      	str	r3, [r0, #8]
 8005d24:	8181      	strh	r1, [r0, #12]
 8005d26:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d28:	81c2      	strh	r2, [r0, #14]
 8005d2a:	6183      	str	r3, [r0, #24]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	2208      	movs	r2, #8
 8005d30:	305c      	adds	r0, #92	@ 0x5c
 8005d32:	f000 f9ba 	bl	80060aa <memset>
 8005d36:	4b0d      	ldr	r3, [pc, #52]	@ (8005d6c <std+0x58>)
 8005d38:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <std+0x5c>)
 8005d3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d74 <std+0x60>)
 8005d40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d42:	4b0d      	ldr	r3, [pc, #52]	@ (8005d78 <std+0x64>)
 8005d44:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d46:	4b0d      	ldr	r3, [pc, #52]	@ (8005d7c <std+0x68>)
 8005d48:	6224      	str	r4, [r4, #32]
 8005d4a:	429c      	cmp	r4, r3
 8005d4c:	d006      	beq.n	8005d5c <std+0x48>
 8005d4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d52:	4294      	cmp	r4, r2
 8005d54:	d002      	beq.n	8005d5c <std+0x48>
 8005d56:	33d0      	adds	r3, #208	@ 0xd0
 8005d58:	429c      	cmp	r4, r3
 8005d5a:	d105      	bne.n	8005d68 <std+0x54>
 8005d5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d64:	f000 ba1a 	b.w	800619c <__retarget_lock_init_recursive>
 8005d68:	bd10      	pop	{r4, pc}
 8005d6a:	bf00      	nop
 8005d6c:	08006025 	.word	0x08006025
 8005d70:	08006047 	.word	0x08006047
 8005d74:	0800607f 	.word	0x0800607f
 8005d78:	080060a3 	.word	0x080060a3
 8005d7c:	20002550 	.word	0x20002550

08005d80 <stdio_exit_handler>:
 8005d80:	4a02      	ldr	r2, [pc, #8]	@ (8005d8c <stdio_exit_handler+0xc>)
 8005d82:	4903      	ldr	r1, [pc, #12]	@ (8005d90 <stdio_exit_handler+0x10>)
 8005d84:	4803      	ldr	r0, [pc, #12]	@ (8005d94 <stdio_exit_handler+0x14>)
 8005d86:	f000 b869 	b.w	8005e5c <_fwalk_sglue>
 8005d8a:	bf00      	nop
 8005d8c:	2000000c 	.word	0x2000000c
 8005d90:	08006a4d 	.word	0x08006a4d
 8005d94:	2000001c 	.word	0x2000001c

08005d98 <cleanup_stdio>:
 8005d98:	6841      	ldr	r1, [r0, #4]
 8005d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005dcc <cleanup_stdio+0x34>)
 8005d9c:	4299      	cmp	r1, r3
 8005d9e:	b510      	push	{r4, lr}
 8005da0:	4604      	mov	r4, r0
 8005da2:	d001      	beq.n	8005da8 <cleanup_stdio+0x10>
 8005da4:	f000 fe52 	bl	8006a4c <_fflush_r>
 8005da8:	68a1      	ldr	r1, [r4, #8]
 8005daa:	4b09      	ldr	r3, [pc, #36]	@ (8005dd0 <cleanup_stdio+0x38>)
 8005dac:	4299      	cmp	r1, r3
 8005dae:	d002      	beq.n	8005db6 <cleanup_stdio+0x1e>
 8005db0:	4620      	mov	r0, r4
 8005db2:	f000 fe4b 	bl	8006a4c <_fflush_r>
 8005db6:	68e1      	ldr	r1, [r4, #12]
 8005db8:	4b06      	ldr	r3, [pc, #24]	@ (8005dd4 <cleanup_stdio+0x3c>)
 8005dba:	4299      	cmp	r1, r3
 8005dbc:	d004      	beq.n	8005dc8 <cleanup_stdio+0x30>
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc4:	f000 be42 	b.w	8006a4c <_fflush_r>
 8005dc8:	bd10      	pop	{r4, pc}
 8005dca:	bf00      	nop
 8005dcc:	20002550 	.word	0x20002550
 8005dd0:	200025b8 	.word	0x200025b8
 8005dd4:	20002620 	.word	0x20002620

08005dd8 <global_stdio_init.part.0>:
 8005dd8:	b510      	push	{r4, lr}
 8005dda:	4b0b      	ldr	r3, [pc, #44]	@ (8005e08 <global_stdio_init.part.0+0x30>)
 8005ddc:	4c0b      	ldr	r4, [pc, #44]	@ (8005e0c <global_stdio_init.part.0+0x34>)
 8005dde:	4a0c      	ldr	r2, [pc, #48]	@ (8005e10 <global_stdio_init.part.0+0x38>)
 8005de0:	601a      	str	r2, [r3, #0]
 8005de2:	4620      	mov	r0, r4
 8005de4:	2200      	movs	r2, #0
 8005de6:	2104      	movs	r1, #4
 8005de8:	f7ff ff94 	bl	8005d14 <std>
 8005dec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005df0:	2201      	movs	r2, #1
 8005df2:	2109      	movs	r1, #9
 8005df4:	f7ff ff8e 	bl	8005d14 <std>
 8005df8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e02:	2112      	movs	r1, #18
 8005e04:	f7ff bf86 	b.w	8005d14 <std>
 8005e08:	20002688 	.word	0x20002688
 8005e0c:	20002550 	.word	0x20002550
 8005e10:	08005d81 	.word	0x08005d81

08005e14 <__sfp_lock_acquire>:
 8005e14:	4801      	ldr	r0, [pc, #4]	@ (8005e1c <__sfp_lock_acquire+0x8>)
 8005e16:	f000 b9c2 	b.w	800619e <__retarget_lock_acquire_recursive>
 8005e1a:	bf00      	nop
 8005e1c:	20002691 	.word	0x20002691

08005e20 <__sfp_lock_release>:
 8005e20:	4801      	ldr	r0, [pc, #4]	@ (8005e28 <__sfp_lock_release+0x8>)
 8005e22:	f000 b9bd 	b.w	80061a0 <__retarget_lock_release_recursive>
 8005e26:	bf00      	nop
 8005e28:	20002691 	.word	0x20002691

08005e2c <__sinit>:
 8005e2c:	b510      	push	{r4, lr}
 8005e2e:	4604      	mov	r4, r0
 8005e30:	f7ff fff0 	bl	8005e14 <__sfp_lock_acquire>
 8005e34:	6a23      	ldr	r3, [r4, #32]
 8005e36:	b11b      	cbz	r3, 8005e40 <__sinit+0x14>
 8005e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e3c:	f7ff bff0 	b.w	8005e20 <__sfp_lock_release>
 8005e40:	4b04      	ldr	r3, [pc, #16]	@ (8005e54 <__sinit+0x28>)
 8005e42:	6223      	str	r3, [r4, #32]
 8005e44:	4b04      	ldr	r3, [pc, #16]	@ (8005e58 <__sinit+0x2c>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1f5      	bne.n	8005e38 <__sinit+0xc>
 8005e4c:	f7ff ffc4 	bl	8005dd8 <global_stdio_init.part.0>
 8005e50:	e7f2      	b.n	8005e38 <__sinit+0xc>
 8005e52:	bf00      	nop
 8005e54:	08005d99 	.word	0x08005d99
 8005e58:	20002688 	.word	0x20002688

08005e5c <_fwalk_sglue>:
 8005e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e60:	4607      	mov	r7, r0
 8005e62:	4688      	mov	r8, r1
 8005e64:	4614      	mov	r4, r2
 8005e66:	2600      	movs	r6, #0
 8005e68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e6c:	f1b9 0901 	subs.w	r9, r9, #1
 8005e70:	d505      	bpl.n	8005e7e <_fwalk_sglue+0x22>
 8005e72:	6824      	ldr	r4, [r4, #0]
 8005e74:	2c00      	cmp	r4, #0
 8005e76:	d1f7      	bne.n	8005e68 <_fwalk_sglue+0xc>
 8005e78:	4630      	mov	r0, r6
 8005e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e7e:	89ab      	ldrh	r3, [r5, #12]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d907      	bls.n	8005e94 <_fwalk_sglue+0x38>
 8005e84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	d003      	beq.n	8005e94 <_fwalk_sglue+0x38>
 8005e8c:	4629      	mov	r1, r5
 8005e8e:	4638      	mov	r0, r7
 8005e90:	47c0      	blx	r8
 8005e92:	4306      	orrs	r6, r0
 8005e94:	3568      	adds	r5, #104	@ 0x68
 8005e96:	e7e9      	b.n	8005e6c <_fwalk_sglue+0x10>

08005e98 <iprintf>:
 8005e98:	b40f      	push	{r0, r1, r2, r3}
 8005e9a:	b507      	push	{r0, r1, r2, lr}
 8005e9c:	4906      	ldr	r1, [pc, #24]	@ (8005eb8 <iprintf+0x20>)
 8005e9e:	ab04      	add	r3, sp, #16
 8005ea0:	6808      	ldr	r0, [r1, #0]
 8005ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ea6:	6881      	ldr	r1, [r0, #8]
 8005ea8:	9301      	str	r3, [sp, #4]
 8005eaa:	f000 faa5 	bl	80063f8 <_vfiprintf_r>
 8005eae:	b003      	add	sp, #12
 8005eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005eb4:	b004      	add	sp, #16
 8005eb6:	4770      	bx	lr
 8005eb8:	20000018 	.word	0x20000018

08005ebc <setvbuf>:
 8005ebc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005ec0:	461d      	mov	r5, r3
 8005ec2:	4b57      	ldr	r3, [pc, #348]	@ (8006020 <setvbuf+0x164>)
 8005ec4:	681f      	ldr	r7, [r3, #0]
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	460e      	mov	r6, r1
 8005eca:	4690      	mov	r8, r2
 8005ecc:	b127      	cbz	r7, 8005ed8 <setvbuf+0x1c>
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	b913      	cbnz	r3, 8005ed8 <setvbuf+0x1c>
 8005ed2:	4638      	mov	r0, r7
 8005ed4:	f7ff ffaa 	bl	8005e2c <__sinit>
 8005ed8:	f1b8 0f02 	cmp.w	r8, #2
 8005edc:	d006      	beq.n	8005eec <setvbuf+0x30>
 8005ede:	f1b8 0f01 	cmp.w	r8, #1
 8005ee2:	f200 809a 	bhi.w	800601a <setvbuf+0x15e>
 8005ee6:	2d00      	cmp	r5, #0
 8005ee8:	f2c0 8097 	blt.w	800601a <setvbuf+0x15e>
 8005eec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005eee:	07d9      	lsls	r1, r3, #31
 8005ef0:	d405      	bmi.n	8005efe <setvbuf+0x42>
 8005ef2:	89a3      	ldrh	r3, [r4, #12]
 8005ef4:	059a      	lsls	r2, r3, #22
 8005ef6:	d402      	bmi.n	8005efe <setvbuf+0x42>
 8005ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005efa:	f000 f950 	bl	800619e <__retarget_lock_acquire_recursive>
 8005efe:	4621      	mov	r1, r4
 8005f00:	4638      	mov	r0, r7
 8005f02:	f000 fda3 	bl	8006a4c <_fflush_r>
 8005f06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f08:	b141      	cbz	r1, 8005f1c <setvbuf+0x60>
 8005f0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f0e:	4299      	cmp	r1, r3
 8005f10:	d002      	beq.n	8005f18 <setvbuf+0x5c>
 8005f12:	4638      	mov	r0, r7
 8005f14:	f000 f946 	bl	80061a4 <_free_r>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61a3      	str	r3, [r4, #24]
 8005f20:	6063      	str	r3, [r4, #4]
 8005f22:	89a3      	ldrh	r3, [r4, #12]
 8005f24:	061b      	lsls	r3, r3, #24
 8005f26:	d503      	bpl.n	8005f30 <setvbuf+0x74>
 8005f28:	6921      	ldr	r1, [r4, #16]
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	f000 f93a 	bl	80061a4 <_free_r>
 8005f30:	89a3      	ldrh	r3, [r4, #12]
 8005f32:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005f36:	f023 0303 	bic.w	r3, r3, #3
 8005f3a:	f1b8 0f02 	cmp.w	r8, #2
 8005f3e:	81a3      	strh	r3, [r4, #12]
 8005f40:	d061      	beq.n	8006006 <setvbuf+0x14a>
 8005f42:	ab01      	add	r3, sp, #4
 8005f44:	466a      	mov	r2, sp
 8005f46:	4621      	mov	r1, r4
 8005f48:	4638      	mov	r0, r7
 8005f4a:	f000 fda7 	bl	8006a9c <__swhatbuf_r>
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	4318      	orrs	r0, r3
 8005f52:	81a0      	strh	r0, [r4, #12]
 8005f54:	bb2d      	cbnz	r5, 8005fa2 <setvbuf+0xe6>
 8005f56:	9d00      	ldr	r5, [sp, #0]
 8005f58:	4628      	mov	r0, r5
 8005f5a:	f000 f96d 	bl	8006238 <malloc>
 8005f5e:	4606      	mov	r6, r0
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d152      	bne.n	800600a <setvbuf+0x14e>
 8005f64:	f8dd 9000 	ldr.w	r9, [sp]
 8005f68:	45a9      	cmp	r9, r5
 8005f6a:	d140      	bne.n	8005fee <setvbuf+0x132>
 8005f6c:	f04f 35ff 	mov.w	r5, #4294967295
 8005f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f74:	f043 0202 	orr.w	r2, r3, #2
 8005f78:	81a2      	strh	r2, [r4, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	60a2      	str	r2, [r4, #8]
 8005f7e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	6122      	str	r2, [r4, #16]
 8005f86:	2201      	movs	r2, #1
 8005f88:	6162      	str	r2, [r4, #20]
 8005f8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f8c:	07d6      	lsls	r6, r2, #31
 8005f8e:	d404      	bmi.n	8005f9a <setvbuf+0xde>
 8005f90:	0598      	lsls	r0, r3, #22
 8005f92:	d402      	bmi.n	8005f9a <setvbuf+0xde>
 8005f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f96:	f000 f903 	bl	80061a0 <__retarget_lock_release_recursive>
 8005f9a:	4628      	mov	r0, r5
 8005f9c:	b003      	add	sp, #12
 8005f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fa2:	2e00      	cmp	r6, #0
 8005fa4:	d0d8      	beq.n	8005f58 <setvbuf+0x9c>
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	b913      	cbnz	r3, 8005fb0 <setvbuf+0xf4>
 8005faa:	4638      	mov	r0, r7
 8005fac:	f7ff ff3e 	bl	8005e2c <__sinit>
 8005fb0:	f1b8 0f01 	cmp.w	r8, #1
 8005fb4:	bf08      	it	eq
 8005fb6:	89a3      	ldrheq	r3, [r4, #12]
 8005fb8:	6026      	str	r6, [r4, #0]
 8005fba:	bf04      	itt	eq
 8005fbc:	f043 0301 	orreq.w	r3, r3, #1
 8005fc0:	81a3      	strheq	r3, [r4, #12]
 8005fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fc6:	f013 0208 	ands.w	r2, r3, #8
 8005fca:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005fce:	d01e      	beq.n	800600e <setvbuf+0x152>
 8005fd0:	07d9      	lsls	r1, r3, #31
 8005fd2:	bf41      	itttt	mi
 8005fd4:	2200      	movmi	r2, #0
 8005fd6:	426d      	negmi	r5, r5
 8005fd8:	60a2      	strmi	r2, [r4, #8]
 8005fda:	61a5      	strmi	r5, [r4, #24]
 8005fdc:	bf58      	it	pl
 8005fde:	60a5      	strpl	r5, [r4, #8]
 8005fe0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fe2:	07d2      	lsls	r2, r2, #31
 8005fe4:	d401      	bmi.n	8005fea <setvbuf+0x12e>
 8005fe6:	059b      	lsls	r3, r3, #22
 8005fe8:	d513      	bpl.n	8006012 <setvbuf+0x156>
 8005fea:	2500      	movs	r5, #0
 8005fec:	e7d5      	b.n	8005f9a <setvbuf+0xde>
 8005fee:	4648      	mov	r0, r9
 8005ff0:	f000 f922 	bl	8006238 <malloc>
 8005ff4:	4606      	mov	r6, r0
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	d0b8      	beq.n	8005f6c <setvbuf+0xb0>
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	464d      	mov	r5, r9
 8006004:	e7cf      	b.n	8005fa6 <setvbuf+0xea>
 8006006:	2500      	movs	r5, #0
 8006008:	e7b2      	b.n	8005f70 <setvbuf+0xb4>
 800600a:	46a9      	mov	r9, r5
 800600c:	e7f5      	b.n	8005ffa <setvbuf+0x13e>
 800600e:	60a2      	str	r2, [r4, #8]
 8006010:	e7e6      	b.n	8005fe0 <setvbuf+0x124>
 8006012:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006014:	f000 f8c4 	bl	80061a0 <__retarget_lock_release_recursive>
 8006018:	e7e7      	b.n	8005fea <setvbuf+0x12e>
 800601a:	f04f 35ff 	mov.w	r5, #4294967295
 800601e:	e7bc      	b.n	8005f9a <setvbuf+0xde>
 8006020:	20000018 	.word	0x20000018

08006024 <__sread>:
 8006024:	b510      	push	{r4, lr}
 8006026:	460c      	mov	r4, r1
 8006028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602c:	f000 f868 	bl	8006100 <_read_r>
 8006030:	2800      	cmp	r0, #0
 8006032:	bfab      	itete	ge
 8006034:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006036:	89a3      	ldrhlt	r3, [r4, #12]
 8006038:	181b      	addge	r3, r3, r0
 800603a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800603e:	bfac      	ite	ge
 8006040:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006042:	81a3      	strhlt	r3, [r4, #12]
 8006044:	bd10      	pop	{r4, pc}

08006046 <__swrite>:
 8006046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800604a:	461f      	mov	r7, r3
 800604c:	898b      	ldrh	r3, [r1, #12]
 800604e:	05db      	lsls	r3, r3, #23
 8006050:	4605      	mov	r5, r0
 8006052:	460c      	mov	r4, r1
 8006054:	4616      	mov	r6, r2
 8006056:	d505      	bpl.n	8006064 <__swrite+0x1e>
 8006058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800605c:	2302      	movs	r3, #2
 800605e:	2200      	movs	r2, #0
 8006060:	f000 f83c 	bl	80060dc <_lseek_r>
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800606a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800606e:	81a3      	strh	r3, [r4, #12]
 8006070:	4632      	mov	r2, r6
 8006072:	463b      	mov	r3, r7
 8006074:	4628      	mov	r0, r5
 8006076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800607a:	f000 b853 	b.w	8006124 <_write_r>

0800607e <__sseek>:
 800607e:	b510      	push	{r4, lr}
 8006080:	460c      	mov	r4, r1
 8006082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006086:	f000 f829 	bl	80060dc <_lseek_r>
 800608a:	1c43      	adds	r3, r0, #1
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	bf15      	itete	ne
 8006090:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006092:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006096:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800609a:	81a3      	strheq	r3, [r4, #12]
 800609c:	bf18      	it	ne
 800609e:	81a3      	strhne	r3, [r4, #12]
 80060a0:	bd10      	pop	{r4, pc}

080060a2 <__sclose>:
 80060a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a6:	f000 b809 	b.w	80060bc <_close_r>

080060aa <memset>:
 80060aa:	4402      	add	r2, r0
 80060ac:	4603      	mov	r3, r0
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d100      	bne.n	80060b4 <memset+0xa>
 80060b2:	4770      	bx	lr
 80060b4:	f803 1b01 	strb.w	r1, [r3], #1
 80060b8:	e7f9      	b.n	80060ae <memset+0x4>
	...

080060bc <_close_r>:
 80060bc:	b538      	push	{r3, r4, r5, lr}
 80060be:	4d06      	ldr	r5, [pc, #24]	@ (80060d8 <_close_r+0x1c>)
 80060c0:	2300      	movs	r3, #0
 80060c2:	4604      	mov	r4, r0
 80060c4:	4608      	mov	r0, r1
 80060c6:	602b      	str	r3, [r5, #0]
 80060c8:	f7fa fcb6 	bl	8000a38 <_close>
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	d102      	bne.n	80060d6 <_close_r+0x1a>
 80060d0:	682b      	ldr	r3, [r5, #0]
 80060d2:	b103      	cbz	r3, 80060d6 <_close_r+0x1a>
 80060d4:	6023      	str	r3, [r4, #0]
 80060d6:	bd38      	pop	{r3, r4, r5, pc}
 80060d8:	2000268c 	.word	0x2000268c

080060dc <_lseek_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	4d07      	ldr	r5, [pc, #28]	@ (80060fc <_lseek_r+0x20>)
 80060e0:	4604      	mov	r4, r0
 80060e2:	4608      	mov	r0, r1
 80060e4:	4611      	mov	r1, r2
 80060e6:	2200      	movs	r2, #0
 80060e8:	602a      	str	r2, [r5, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	f7fa fdaa 	bl	8000c44 <_lseek>
 80060f0:	1c43      	adds	r3, r0, #1
 80060f2:	d102      	bne.n	80060fa <_lseek_r+0x1e>
 80060f4:	682b      	ldr	r3, [r5, #0]
 80060f6:	b103      	cbz	r3, 80060fa <_lseek_r+0x1e>
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	2000268c 	.word	0x2000268c

08006100 <_read_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4d07      	ldr	r5, [pc, #28]	@ (8006120 <_read_r+0x20>)
 8006104:	4604      	mov	r4, r0
 8006106:	4608      	mov	r0, r1
 8006108:	4611      	mov	r1, r2
 800610a:	2200      	movs	r2, #0
 800610c:	602a      	str	r2, [r5, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	f7fa fcaa 	bl	8000a68 <_read>
 8006114:	1c43      	adds	r3, r0, #1
 8006116:	d102      	bne.n	800611e <_read_r+0x1e>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	b103      	cbz	r3, 800611e <_read_r+0x1e>
 800611c:	6023      	str	r3, [r4, #0]
 800611e:	bd38      	pop	{r3, r4, r5, pc}
 8006120:	2000268c 	.word	0x2000268c

08006124 <_write_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4d07      	ldr	r5, [pc, #28]	@ (8006144 <_write_r+0x20>)
 8006128:	4604      	mov	r4, r0
 800612a:	4608      	mov	r0, r1
 800612c:	4611      	mov	r1, r2
 800612e:	2200      	movs	r2, #0
 8006130:	602a      	str	r2, [r5, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	f7fa fc54 	bl	80009e0 <_write>
 8006138:	1c43      	adds	r3, r0, #1
 800613a:	d102      	bne.n	8006142 <_write_r+0x1e>
 800613c:	682b      	ldr	r3, [r5, #0]
 800613e:	b103      	cbz	r3, 8006142 <_write_r+0x1e>
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	2000268c 	.word	0x2000268c

08006148 <__errno>:
 8006148:	4b01      	ldr	r3, [pc, #4]	@ (8006150 <__errno+0x8>)
 800614a:	6818      	ldr	r0, [r3, #0]
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	20000018 	.word	0x20000018

08006154 <__libc_init_array>:
 8006154:	b570      	push	{r4, r5, r6, lr}
 8006156:	4d0d      	ldr	r5, [pc, #52]	@ (800618c <__libc_init_array+0x38>)
 8006158:	4c0d      	ldr	r4, [pc, #52]	@ (8006190 <__libc_init_array+0x3c>)
 800615a:	1b64      	subs	r4, r4, r5
 800615c:	10a4      	asrs	r4, r4, #2
 800615e:	2600      	movs	r6, #0
 8006160:	42a6      	cmp	r6, r4
 8006162:	d109      	bne.n	8006178 <__libc_init_array+0x24>
 8006164:	4d0b      	ldr	r5, [pc, #44]	@ (8006194 <__libc_init_array+0x40>)
 8006166:	4c0c      	ldr	r4, [pc, #48]	@ (8006198 <__libc_init_array+0x44>)
 8006168:	f000 fdc0 	bl	8006cec <_init>
 800616c:	1b64      	subs	r4, r4, r5
 800616e:	10a4      	asrs	r4, r4, #2
 8006170:	2600      	movs	r6, #0
 8006172:	42a6      	cmp	r6, r4
 8006174:	d105      	bne.n	8006182 <__libc_init_array+0x2e>
 8006176:	bd70      	pop	{r4, r5, r6, pc}
 8006178:	f855 3b04 	ldr.w	r3, [r5], #4
 800617c:	4798      	blx	r3
 800617e:	3601      	adds	r6, #1
 8006180:	e7ee      	b.n	8006160 <__libc_init_array+0xc>
 8006182:	f855 3b04 	ldr.w	r3, [r5], #4
 8006186:	4798      	blx	r3
 8006188:	3601      	adds	r6, #1
 800618a:	e7f2      	b.n	8006172 <__libc_init_array+0x1e>
 800618c:	08006f88 	.word	0x08006f88
 8006190:	08006f88 	.word	0x08006f88
 8006194:	08006f88 	.word	0x08006f88
 8006198:	08006f8c 	.word	0x08006f8c

0800619c <__retarget_lock_init_recursive>:
 800619c:	4770      	bx	lr

0800619e <__retarget_lock_acquire_recursive>:
 800619e:	4770      	bx	lr

080061a0 <__retarget_lock_release_recursive>:
 80061a0:	4770      	bx	lr
	...

080061a4 <_free_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4605      	mov	r5, r0
 80061a8:	2900      	cmp	r1, #0
 80061aa:	d041      	beq.n	8006230 <_free_r+0x8c>
 80061ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061b0:	1f0c      	subs	r4, r1, #4
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	bfb8      	it	lt
 80061b6:	18e4      	addlt	r4, r4, r3
 80061b8:	f000 f8e8 	bl	800638c <__malloc_lock>
 80061bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006234 <_free_r+0x90>)
 80061be:	6813      	ldr	r3, [r2, #0]
 80061c0:	b933      	cbnz	r3, 80061d0 <_free_r+0x2c>
 80061c2:	6063      	str	r3, [r4, #4]
 80061c4:	6014      	str	r4, [r2, #0]
 80061c6:	4628      	mov	r0, r5
 80061c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061cc:	f000 b8e4 	b.w	8006398 <__malloc_unlock>
 80061d0:	42a3      	cmp	r3, r4
 80061d2:	d908      	bls.n	80061e6 <_free_r+0x42>
 80061d4:	6820      	ldr	r0, [r4, #0]
 80061d6:	1821      	adds	r1, r4, r0
 80061d8:	428b      	cmp	r3, r1
 80061da:	bf01      	itttt	eq
 80061dc:	6819      	ldreq	r1, [r3, #0]
 80061de:	685b      	ldreq	r3, [r3, #4]
 80061e0:	1809      	addeq	r1, r1, r0
 80061e2:	6021      	streq	r1, [r4, #0]
 80061e4:	e7ed      	b.n	80061c2 <_free_r+0x1e>
 80061e6:	461a      	mov	r2, r3
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	b10b      	cbz	r3, 80061f0 <_free_r+0x4c>
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	d9fa      	bls.n	80061e6 <_free_r+0x42>
 80061f0:	6811      	ldr	r1, [r2, #0]
 80061f2:	1850      	adds	r0, r2, r1
 80061f4:	42a0      	cmp	r0, r4
 80061f6:	d10b      	bne.n	8006210 <_free_r+0x6c>
 80061f8:	6820      	ldr	r0, [r4, #0]
 80061fa:	4401      	add	r1, r0
 80061fc:	1850      	adds	r0, r2, r1
 80061fe:	4283      	cmp	r3, r0
 8006200:	6011      	str	r1, [r2, #0]
 8006202:	d1e0      	bne.n	80061c6 <_free_r+0x22>
 8006204:	6818      	ldr	r0, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	6053      	str	r3, [r2, #4]
 800620a:	4408      	add	r0, r1
 800620c:	6010      	str	r0, [r2, #0]
 800620e:	e7da      	b.n	80061c6 <_free_r+0x22>
 8006210:	d902      	bls.n	8006218 <_free_r+0x74>
 8006212:	230c      	movs	r3, #12
 8006214:	602b      	str	r3, [r5, #0]
 8006216:	e7d6      	b.n	80061c6 <_free_r+0x22>
 8006218:	6820      	ldr	r0, [r4, #0]
 800621a:	1821      	adds	r1, r4, r0
 800621c:	428b      	cmp	r3, r1
 800621e:	bf04      	itt	eq
 8006220:	6819      	ldreq	r1, [r3, #0]
 8006222:	685b      	ldreq	r3, [r3, #4]
 8006224:	6063      	str	r3, [r4, #4]
 8006226:	bf04      	itt	eq
 8006228:	1809      	addeq	r1, r1, r0
 800622a:	6021      	streq	r1, [r4, #0]
 800622c:	6054      	str	r4, [r2, #4]
 800622e:	e7ca      	b.n	80061c6 <_free_r+0x22>
 8006230:	bd38      	pop	{r3, r4, r5, pc}
 8006232:	bf00      	nop
 8006234:	20002698 	.word	0x20002698

08006238 <malloc>:
 8006238:	4b02      	ldr	r3, [pc, #8]	@ (8006244 <malloc+0xc>)
 800623a:	4601      	mov	r1, r0
 800623c:	6818      	ldr	r0, [r3, #0]
 800623e:	f000 b825 	b.w	800628c <_malloc_r>
 8006242:	bf00      	nop
 8006244:	20000018 	.word	0x20000018

08006248 <sbrk_aligned>:
 8006248:	b570      	push	{r4, r5, r6, lr}
 800624a:	4e0f      	ldr	r6, [pc, #60]	@ (8006288 <sbrk_aligned+0x40>)
 800624c:	460c      	mov	r4, r1
 800624e:	6831      	ldr	r1, [r6, #0]
 8006250:	4605      	mov	r5, r0
 8006252:	b911      	cbnz	r1, 800625a <sbrk_aligned+0x12>
 8006254:	f000 fd3a 	bl	8006ccc <_sbrk_r>
 8006258:	6030      	str	r0, [r6, #0]
 800625a:	4621      	mov	r1, r4
 800625c:	4628      	mov	r0, r5
 800625e:	f000 fd35 	bl	8006ccc <_sbrk_r>
 8006262:	1c43      	adds	r3, r0, #1
 8006264:	d103      	bne.n	800626e <sbrk_aligned+0x26>
 8006266:	f04f 34ff 	mov.w	r4, #4294967295
 800626a:	4620      	mov	r0, r4
 800626c:	bd70      	pop	{r4, r5, r6, pc}
 800626e:	1cc4      	adds	r4, r0, #3
 8006270:	f024 0403 	bic.w	r4, r4, #3
 8006274:	42a0      	cmp	r0, r4
 8006276:	d0f8      	beq.n	800626a <sbrk_aligned+0x22>
 8006278:	1a21      	subs	r1, r4, r0
 800627a:	4628      	mov	r0, r5
 800627c:	f000 fd26 	bl	8006ccc <_sbrk_r>
 8006280:	3001      	adds	r0, #1
 8006282:	d1f2      	bne.n	800626a <sbrk_aligned+0x22>
 8006284:	e7ef      	b.n	8006266 <sbrk_aligned+0x1e>
 8006286:	bf00      	nop
 8006288:	20002694 	.word	0x20002694

0800628c <_malloc_r>:
 800628c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006290:	1ccd      	adds	r5, r1, #3
 8006292:	f025 0503 	bic.w	r5, r5, #3
 8006296:	3508      	adds	r5, #8
 8006298:	2d0c      	cmp	r5, #12
 800629a:	bf38      	it	cc
 800629c:	250c      	movcc	r5, #12
 800629e:	2d00      	cmp	r5, #0
 80062a0:	4606      	mov	r6, r0
 80062a2:	db01      	blt.n	80062a8 <_malloc_r+0x1c>
 80062a4:	42a9      	cmp	r1, r5
 80062a6:	d904      	bls.n	80062b2 <_malloc_r+0x26>
 80062a8:	230c      	movs	r3, #12
 80062aa:	6033      	str	r3, [r6, #0]
 80062ac:	2000      	movs	r0, #0
 80062ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006388 <_malloc_r+0xfc>
 80062b6:	f000 f869 	bl	800638c <__malloc_lock>
 80062ba:	f8d8 3000 	ldr.w	r3, [r8]
 80062be:	461c      	mov	r4, r3
 80062c0:	bb44      	cbnz	r4, 8006314 <_malloc_r+0x88>
 80062c2:	4629      	mov	r1, r5
 80062c4:	4630      	mov	r0, r6
 80062c6:	f7ff ffbf 	bl	8006248 <sbrk_aligned>
 80062ca:	1c43      	adds	r3, r0, #1
 80062cc:	4604      	mov	r4, r0
 80062ce:	d158      	bne.n	8006382 <_malloc_r+0xf6>
 80062d0:	f8d8 4000 	ldr.w	r4, [r8]
 80062d4:	4627      	mov	r7, r4
 80062d6:	2f00      	cmp	r7, #0
 80062d8:	d143      	bne.n	8006362 <_malloc_r+0xd6>
 80062da:	2c00      	cmp	r4, #0
 80062dc:	d04b      	beq.n	8006376 <_malloc_r+0xea>
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	4639      	mov	r1, r7
 80062e2:	4630      	mov	r0, r6
 80062e4:	eb04 0903 	add.w	r9, r4, r3
 80062e8:	f000 fcf0 	bl	8006ccc <_sbrk_r>
 80062ec:	4581      	cmp	r9, r0
 80062ee:	d142      	bne.n	8006376 <_malloc_r+0xea>
 80062f0:	6821      	ldr	r1, [r4, #0]
 80062f2:	1a6d      	subs	r5, r5, r1
 80062f4:	4629      	mov	r1, r5
 80062f6:	4630      	mov	r0, r6
 80062f8:	f7ff ffa6 	bl	8006248 <sbrk_aligned>
 80062fc:	3001      	adds	r0, #1
 80062fe:	d03a      	beq.n	8006376 <_malloc_r+0xea>
 8006300:	6823      	ldr	r3, [r4, #0]
 8006302:	442b      	add	r3, r5
 8006304:	6023      	str	r3, [r4, #0]
 8006306:	f8d8 3000 	ldr.w	r3, [r8]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	bb62      	cbnz	r2, 8006368 <_malloc_r+0xdc>
 800630e:	f8c8 7000 	str.w	r7, [r8]
 8006312:	e00f      	b.n	8006334 <_malloc_r+0xa8>
 8006314:	6822      	ldr	r2, [r4, #0]
 8006316:	1b52      	subs	r2, r2, r5
 8006318:	d420      	bmi.n	800635c <_malloc_r+0xd0>
 800631a:	2a0b      	cmp	r2, #11
 800631c:	d917      	bls.n	800634e <_malloc_r+0xc2>
 800631e:	1961      	adds	r1, r4, r5
 8006320:	42a3      	cmp	r3, r4
 8006322:	6025      	str	r5, [r4, #0]
 8006324:	bf18      	it	ne
 8006326:	6059      	strne	r1, [r3, #4]
 8006328:	6863      	ldr	r3, [r4, #4]
 800632a:	bf08      	it	eq
 800632c:	f8c8 1000 	streq.w	r1, [r8]
 8006330:	5162      	str	r2, [r4, r5]
 8006332:	604b      	str	r3, [r1, #4]
 8006334:	4630      	mov	r0, r6
 8006336:	f000 f82f 	bl	8006398 <__malloc_unlock>
 800633a:	f104 000b 	add.w	r0, r4, #11
 800633e:	1d23      	adds	r3, r4, #4
 8006340:	f020 0007 	bic.w	r0, r0, #7
 8006344:	1ac2      	subs	r2, r0, r3
 8006346:	bf1c      	itt	ne
 8006348:	1a1b      	subne	r3, r3, r0
 800634a:	50a3      	strne	r3, [r4, r2]
 800634c:	e7af      	b.n	80062ae <_malloc_r+0x22>
 800634e:	6862      	ldr	r2, [r4, #4]
 8006350:	42a3      	cmp	r3, r4
 8006352:	bf0c      	ite	eq
 8006354:	f8c8 2000 	streq.w	r2, [r8]
 8006358:	605a      	strne	r2, [r3, #4]
 800635a:	e7eb      	b.n	8006334 <_malloc_r+0xa8>
 800635c:	4623      	mov	r3, r4
 800635e:	6864      	ldr	r4, [r4, #4]
 8006360:	e7ae      	b.n	80062c0 <_malloc_r+0x34>
 8006362:	463c      	mov	r4, r7
 8006364:	687f      	ldr	r7, [r7, #4]
 8006366:	e7b6      	b.n	80062d6 <_malloc_r+0x4a>
 8006368:	461a      	mov	r2, r3
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	42a3      	cmp	r3, r4
 800636e:	d1fb      	bne.n	8006368 <_malloc_r+0xdc>
 8006370:	2300      	movs	r3, #0
 8006372:	6053      	str	r3, [r2, #4]
 8006374:	e7de      	b.n	8006334 <_malloc_r+0xa8>
 8006376:	230c      	movs	r3, #12
 8006378:	6033      	str	r3, [r6, #0]
 800637a:	4630      	mov	r0, r6
 800637c:	f000 f80c 	bl	8006398 <__malloc_unlock>
 8006380:	e794      	b.n	80062ac <_malloc_r+0x20>
 8006382:	6005      	str	r5, [r0, #0]
 8006384:	e7d6      	b.n	8006334 <_malloc_r+0xa8>
 8006386:	bf00      	nop
 8006388:	20002698 	.word	0x20002698

0800638c <__malloc_lock>:
 800638c:	4801      	ldr	r0, [pc, #4]	@ (8006394 <__malloc_lock+0x8>)
 800638e:	f7ff bf06 	b.w	800619e <__retarget_lock_acquire_recursive>
 8006392:	bf00      	nop
 8006394:	20002690 	.word	0x20002690

08006398 <__malloc_unlock>:
 8006398:	4801      	ldr	r0, [pc, #4]	@ (80063a0 <__malloc_unlock+0x8>)
 800639a:	f7ff bf01 	b.w	80061a0 <__retarget_lock_release_recursive>
 800639e:	bf00      	nop
 80063a0:	20002690 	.word	0x20002690

080063a4 <__sfputc_r>:
 80063a4:	6893      	ldr	r3, [r2, #8]
 80063a6:	3b01      	subs	r3, #1
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	b410      	push	{r4}
 80063ac:	6093      	str	r3, [r2, #8]
 80063ae:	da08      	bge.n	80063c2 <__sfputc_r+0x1e>
 80063b0:	6994      	ldr	r4, [r2, #24]
 80063b2:	42a3      	cmp	r3, r4
 80063b4:	db01      	blt.n	80063ba <__sfputc_r+0x16>
 80063b6:	290a      	cmp	r1, #10
 80063b8:	d103      	bne.n	80063c2 <__sfputc_r+0x1e>
 80063ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063be:	f000 bbcf 	b.w	8006b60 <__swbuf_r>
 80063c2:	6813      	ldr	r3, [r2, #0]
 80063c4:	1c58      	adds	r0, r3, #1
 80063c6:	6010      	str	r0, [r2, #0]
 80063c8:	7019      	strb	r1, [r3, #0]
 80063ca:	4608      	mov	r0, r1
 80063cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063d0:	4770      	bx	lr

080063d2 <__sfputs_r>:
 80063d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063d4:	4606      	mov	r6, r0
 80063d6:	460f      	mov	r7, r1
 80063d8:	4614      	mov	r4, r2
 80063da:	18d5      	adds	r5, r2, r3
 80063dc:	42ac      	cmp	r4, r5
 80063de:	d101      	bne.n	80063e4 <__sfputs_r+0x12>
 80063e0:	2000      	movs	r0, #0
 80063e2:	e007      	b.n	80063f4 <__sfputs_r+0x22>
 80063e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063e8:	463a      	mov	r2, r7
 80063ea:	4630      	mov	r0, r6
 80063ec:	f7ff ffda 	bl	80063a4 <__sfputc_r>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d1f3      	bne.n	80063dc <__sfputs_r+0xa>
 80063f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080063f8 <_vfiprintf_r>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	460d      	mov	r5, r1
 80063fe:	b09d      	sub	sp, #116	@ 0x74
 8006400:	4614      	mov	r4, r2
 8006402:	4698      	mov	r8, r3
 8006404:	4606      	mov	r6, r0
 8006406:	b118      	cbz	r0, 8006410 <_vfiprintf_r+0x18>
 8006408:	6a03      	ldr	r3, [r0, #32]
 800640a:	b90b      	cbnz	r3, 8006410 <_vfiprintf_r+0x18>
 800640c:	f7ff fd0e 	bl	8005e2c <__sinit>
 8006410:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006412:	07d9      	lsls	r1, r3, #31
 8006414:	d405      	bmi.n	8006422 <_vfiprintf_r+0x2a>
 8006416:	89ab      	ldrh	r3, [r5, #12]
 8006418:	059a      	lsls	r2, r3, #22
 800641a:	d402      	bmi.n	8006422 <_vfiprintf_r+0x2a>
 800641c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800641e:	f7ff febe 	bl	800619e <__retarget_lock_acquire_recursive>
 8006422:	89ab      	ldrh	r3, [r5, #12]
 8006424:	071b      	lsls	r3, r3, #28
 8006426:	d501      	bpl.n	800642c <_vfiprintf_r+0x34>
 8006428:	692b      	ldr	r3, [r5, #16]
 800642a:	b99b      	cbnz	r3, 8006454 <_vfiprintf_r+0x5c>
 800642c:	4629      	mov	r1, r5
 800642e:	4630      	mov	r0, r6
 8006430:	f000 fbd4 	bl	8006bdc <__swsetup_r>
 8006434:	b170      	cbz	r0, 8006454 <_vfiprintf_r+0x5c>
 8006436:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006438:	07dc      	lsls	r4, r3, #31
 800643a:	d504      	bpl.n	8006446 <_vfiprintf_r+0x4e>
 800643c:	f04f 30ff 	mov.w	r0, #4294967295
 8006440:	b01d      	add	sp, #116	@ 0x74
 8006442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006446:	89ab      	ldrh	r3, [r5, #12]
 8006448:	0598      	lsls	r0, r3, #22
 800644a:	d4f7      	bmi.n	800643c <_vfiprintf_r+0x44>
 800644c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800644e:	f7ff fea7 	bl	80061a0 <__retarget_lock_release_recursive>
 8006452:	e7f3      	b.n	800643c <_vfiprintf_r+0x44>
 8006454:	2300      	movs	r3, #0
 8006456:	9309      	str	r3, [sp, #36]	@ 0x24
 8006458:	2320      	movs	r3, #32
 800645a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800645e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006462:	2330      	movs	r3, #48	@ 0x30
 8006464:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006614 <_vfiprintf_r+0x21c>
 8006468:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800646c:	f04f 0901 	mov.w	r9, #1
 8006470:	4623      	mov	r3, r4
 8006472:	469a      	mov	sl, r3
 8006474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006478:	b10a      	cbz	r2, 800647e <_vfiprintf_r+0x86>
 800647a:	2a25      	cmp	r2, #37	@ 0x25
 800647c:	d1f9      	bne.n	8006472 <_vfiprintf_r+0x7a>
 800647e:	ebba 0b04 	subs.w	fp, sl, r4
 8006482:	d00b      	beq.n	800649c <_vfiprintf_r+0xa4>
 8006484:	465b      	mov	r3, fp
 8006486:	4622      	mov	r2, r4
 8006488:	4629      	mov	r1, r5
 800648a:	4630      	mov	r0, r6
 800648c:	f7ff ffa1 	bl	80063d2 <__sfputs_r>
 8006490:	3001      	adds	r0, #1
 8006492:	f000 80a7 	beq.w	80065e4 <_vfiprintf_r+0x1ec>
 8006496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006498:	445a      	add	r2, fp
 800649a:	9209      	str	r2, [sp, #36]	@ 0x24
 800649c:	f89a 3000 	ldrb.w	r3, [sl]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 809f 	beq.w	80065e4 <_vfiprintf_r+0x1ec>
 80064a6:	2300      	movs	r3, #0
 80064a8:	f04f 32ff 	mov.w	r2, #4294967295
 80064ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064b0:	f10a 0a01 	add.w	sl, sl, #1
 80064b4:	9304      	str	r3, [sp, #16]
 80064b6:	9307      	str	r3, [sp, #28]
 80064b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80064bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80064be:	4654      	mov	r4, sl
 80064c0:	2205      	movs	r2, #5
 80064c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064c6:	4853      	ldr	r0, [pc, #332]	@ (8006614 <_vfiprintf_r+0x21c>)
 80064c8:	f7f9 ff32 	bl	8000330 <memchr>
 80064cc:	9a04      	ldr	r2, [sp, #16]
 80064ce:	b9d8      	cbnz	r0, 8006508 <_vfiprintf_r+0x110>
 80064d0:	06d1      	lsls	r1, r2, #27
 80064d2:	bf44      	itt	mi
 80064d4:	2320      	movmi	r3, #32
 80064d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064da:	0713      	lsls	r3, r2, #28
 80064dc:	bf44      	itt	mi
 80064de:	232b      	movmi	r3, #43	@ 0x2b
 80064e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064e4:	f89a 3000 	ldrb.w	r3, [sl]
 80064e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80064ea:	d015      	beq.n	8006518 <_vfiprintf_r+0x120>
 80064ec:	9a07      	ldr	r2, [sp, #28]
 80064ee:	4654      	mov	r4, sl
 80064f0:	2000      	movs	r0, #0
 80064f2:	f04f 0c0a 	mov.w	ip, #10
 80064f6:	4621      	mov	r1, r4
 80064f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064fc:	3b30      	subs	r3, #48	@ 0x30
 80064fe:	2b09      	cmp	r3, #9
 8006500:	d94b      	bls.n	800659a <_vfiprintf_r+0x1a2>
 8006502:	b1b0      	cbz	r0, 8006532 <_vfiprintf_r+0x13a>
 8006504:	9207      	str	r2, [sp, #28]
 8006506:	e014      	b.n	8006532 <_vfiprintf_r+0x13a>
 8006508:	eba0 0308 	sub.w	r3, r0, r8
 800650c:	fa09 f303 	lsl.w	r3, r9, r3
 8006510:	4313      	orrs	r3, r2
 8006512:	9304      	str	r3, [sp, #16]
 8006514:	46a2      	mov	sl, r4
 8006516:	e7d2      	b.n	80064be <_vfiprintf_r+0xc6>
 8006518:	9b03      	ldr	r3, [sp, #12]
 800651a:	1d19      	adds	r1, r3, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	9103      	str	r1, [sp, #12]
 8006520:	2b00      	cmp	r3, #0
 8006522:	bfbb      	ittet	lt
 8006524:	425b      	neglt	r3, r3
 8006526:	f042 0202 	orrlt.w	r2, r2, #2
 800652a:	9307      	strge	r3, [sp, #28]
 800652c:	9307      	strlt	r3, [sp, #28]
 800652e:	bfb8      	it	lt
 8006530:	9204      	strlt	r2, [sp, #16]
 8006532:	7823      	ldrb	r3, [r4, #0]
 8006534:	2b2e      	cmp	r3, #46	@ 0x2e
 8006536:	d10a      	bne.n	800654e <_vfiprintf_r+0x156>
 8006538:	7863      	ldrb	r3, [r4, #1]
 800653a:	2b2a      	cmp	r3, #42	@ 0x2a
 800653c:	d132      	bne.n	80065a4 <_vfiprintf_r+0x1ac>
 800653e:	9b03      	ldr	r3, [sp, #12]
 8006540:	1d1a      	adds	r2, r3, #4
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	9203      	str	r2, [sp, #12]
 8006546:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800654a:	3402      	adds	r4, #2
 800654c:	9305      	str	r3, [sp, #20]
 800654e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006624 <_vfiprintf_r+0x22c>
 8006552:	7821      	ldrb	r1, [r4, #0]
 8006554:	2203      	movs	r2, #3
 8006556:	4650      	mov	r0, sl
 8006558:	f7f9 feea 	bl	8000330 <memchr>
 800655c:	b138      	cbz	r0, 800656e <_vfiprintf_r+0x176>
 800655e:	9b04      	ldr	r3, [sp, #16]
 8006560:	eba0 000a 	sub.w	r0, r0, sl
 8006564:	2240      	movs	r2, #64	@ 0x40
 8006566:	4082      	lsls	r2, r0
 8006568:	4313      	orrs	r3, r2
 800656a:	3401      	adds	r4, #1
 800656c:	9304      	str	r3, [sp, #16]
 800656e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006572:	4829      	ldr	r0, [pc, #164]	@ (8006618 <_vfiprintf_r+0x220>)
 8006574:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006578:	2206      	movs	r2, #6
 800657a:	f7f9 fed9 	bl	8000330 <memchr>
 800657e:	2800      	cmp	r0, #0
 8006580:	d03f      	beq.n	8006602 <_vfiprintf_r+0x20a>
 8006582:	4b26      	ldr	r3, [pc, #152]	@ (800661c <_vfiprintf_r+0x224>)
 8006584:	bb1b      	cbnz	r3, 80065ce <_vfiprintf_r+0x1d6>
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	3307      	adds	r3, #7
 800658a:	f023 0307 	bic.w	r3, r3, #7
 800658e:	3308      	adds	r3, #8
 8006590:	9303      	str	r3, [sp, #12]
 8006592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006594:	443b      	add	r3, r7
 8006596:	9309      	str	r3, [sp, #36]	@ 0x24
 8006598:	e76a      	b.n	8006470 <_vfiprintf_r+0x78>
 800659a:	fb0c 3202 	mla	r2, ip, r2, r3
 800659e:	460c      	mov	r4, r1
 80065a0:	2001      	movs	r0, #1
 80065a2:	e7a8      	b.n	80064f6 <_vfiprintf_r+0xfe>
 80065a4:	2300      	movs	r3, #0
 80065a6:	3401      	adds	r4, #1
 80065a8:	9305      	str	r3, [sp, #20]
 80065aa:	4619      	mov	r1, r3
 80065ac:	f04f 0c0a 	mov.w	ip, #10
 80065b0:	4620      	mov	r0, r4
 80065b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065b6:	3a30      	subs	r2, #48	@ 0x30
 80065b8:	2a09      	cmp	r2, #9
 80065ba:	d903      	bls.n	80065c4 <_vfiprintf_r+0x1cc>
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0c6      	beq.n	800654e <_vfiprintf_r+0x156>
 80065c0:	9105      	str	r1, [sp, #20]
 80065c2:	e7c4      	b.n	800654e <_vfiprintf_r+0x156>
 80065c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80065c8:	4604      	mov	r4, r0
 80065ca:	2301      	movs	r3, #1
 80065cc:	e7f0      	b.n	80065b0 <_vfiprintf_r+0x1b8>
 80065ce:	ab03      	add	r3, sp, #12
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	462a      	mov	r2, r5
 80065d4:	4b12      	ldr	r3, [pc, #72]	@ (8006620 <_vfiprintf_r+0x228>)
 80065d6:	a904      	add	r1, sp, #16
 80065d8:	4630      	mov	r0, r6
 80065da:	f3af 8000 	nop.w
 80065de:	4607      	mov	r7, r0
 80065e0:	1c78      	adds	r0, r7, #1
 80065e2:	d1d6      	bne.n	8006592 <_vfiprintf_r+0x19a>
 80065e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065e6:	07d9      	lsls	r1, r3, #31
 80065e8:	d405      	bmi.n	80065f6 <_vfiprintf_r+0x1fe>
 80065ea:	89ab      	ldrh	r3, [r5, #12]
 80065ec:	059a      	lsls	r2, r3, #22
 80065ee:	d402      	bmi.n	80065f6 <_vfiprintf_r+0x1fe>
 80065f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065f2:	f7ff fdd5 	bl	80061a0 <__retarget_lock_release_recursive>
 80065f6:	89ab      	ldrh	r3, [r5, #12]
 80065f8:	065b      	lsls	r3, r3, #25
 80065fa:	f53f af1f 	bmi.w	800643c <_vfiprintf_r+0x44>
 80065fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006600:	e71e      	b.n	8006440 <_vfiprintf_r+0x48>
 8006602:	ab03      	add	r3, sp, #12
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	462a      	mov	r2, r5
 8006608:	4b05      	ldr	r3, [pc, #20]	@ (8006620 <_vfiprintf_r+0x228>)
 800660a:	a904      	add	r1, sp, #16
 800660c:	4630      	mov	r0, r6
 800660e:	f000 f879 	bl	8006704 <_printf_i>
 8006612:	e7e4      	b.n	80065de <_vfiprintf_r+0x1e6>
 8006614:	08006f4c 	.word	0x08006f4c
 8006618:	08006f56 	.word	0x08006f56
 800661c:	00000000 	.word	0x00000000
 8006620:	080063d3 	.word	0x080063d3
 8006624:	08006f52 	.word	0x08006f52

08006628 <_printf_common>:
 8006628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662c:	4616      	mov	r6, r2
 800662e:	4698      	mov	r8, r3
 8006630:	688a      	ldr	r2, [r1, #8]
 8006632:	690b      	ldr	r3, [r1, #16]
 8006634:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006638:	4293      	cmp	r3, r2
 800663a:	bfb8      	it	lt
 800663c:	4613      	movlt	r3, r2
 800663e:	6033      	str	r3, [r6, #0]
 8006640:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006644:	4607      	mov	r7, r0
 8006646:	460c      	mov	r4, r1
 8006648:	b10a      	cbz	r2, 800664e <_printf_common+0x26>
 800664a:	3301      	adds	r3, #1
 800664c:	6033      	str	r3, [r6, #0]
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	0699      	lsls	r1, r3, #26
 8006652:	bf42      	ittt	mi
 8006654:	6833      	ldrmi	r3, [r6, #0]
 8006656:	3302      	addmi	r3, #2
 8006658:	6033      	strmi	r3, [r6, #0]
 800665a:	6825      	ldr	r5, [r4, #0]
 800665c:	f015 0506 	ands.w	r5, r5, #6
 8006660:	d106      	bne.n	8006670 <_printf_common+0x48>
 8006662:	f104 0a19 	add.w	sl, r4, #25
 8006666:	68e3      	ldr	r3, [r4, #12]
 8006668:	6832      	ldr	r2, [r6, #0]
 800666a:	1a9b      	subs	r3, r3, r2
 800666c:	42ab      	cmp	r3, r5
 800666e:	dc26      	bgt.n	80066be <_printf_common+0x96>
 8006670:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006674:	6822      	ldr	r2, [r4, #0]
 8006676:	3b00      	subs	r3, #0
 8006678:	bf18      	it	ne
 800667a:	2301      	movne	r3, #1
 800667c:	0692      	lsls	r2, r2, #26
 800667e:	d42b      	bmi.n	80066d8 <_printf_common+0xb0>
 8006680:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006684:	4641      	mov	r1, r8
 8006686:	4638      	mov	r0, r7
 8006688:	47c8      	blx	r9
 800668a:	3001      	adds	r0, #1
 800668c:	d01e      	beq.n	80066cc <_printf_common+0xa4>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	6922      	ldr	r2, [r4, #16]
 8006692:	f003 0306 	and.w	r3, r3, #6
 8006696:	2b04      	cmp	r3, #4
 8006698:	bf02      	ittt	eq
 800669a:	68e5      	ldreq	r5, [r4, #12]
 800669c:	6833      	ldreq	r3, [r6, #0]
 800669e:	1aed      	subeq	r5, r5, r3
 80066a0:	68a3      	ldr	r3, [r4, #8]
 80066a2:	bf0c      	ite	eq
 80066a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066a8:	2500      	movne	r5, #0
 80066aa:	4293      	cmp	r3, r2
 80066ac:	bfc4      	itt	gt
 80066ae:	1a9b      	subgt	r3, r3, r2
 80066b0:	18ed      	addgt	r5, r5, r3
 80066b2:	2600      	movs	r6, #0
 80066b4:	341a      	adds	r4, #26
 80066b6:	42b5      	cmp	r5, r6
 80066b8:	d11a      	bne.n	80066f0 <_printf_common+0xc8>
 80066ba:	2000      	movs	r0, #0
 80066bc:	e008      	b.n	80066d0 <_printf_common+0xa8>
 80066be:	2301      	movs	r3, #1
 80066c0:	4652      	mov	r2, sl
 80066c2:	4641      	mov	r1, r8
 80066c4:	4638      	mov	r0, r7
 80066c6:	47c8      	blx	r9
 80066c8:	3001      	adds	r0, #1
 80066ca:	d103      	bne.n	80066d4 <_printf_common+0xac>
 80066cc:	f04f 30ff 	mov.w	r0, #4294967295
 80066d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d4:	3501      	adds	r5, #1
 80066d6:	e7c6      	b.n	8006666 <_printf_common+0x3e>
 80066d8:	18e1      	adds	r1, r4, r3
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	2030      	movs	r0, #48	@ 0x30
 80066de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066e2:	4422      	add	r2, r4
 80066e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066ec:	3302      	adds	r3, #2
 80066ee:	e7c7      	b.n	8006680 <_printf_common+0x58>
 80066f0:	2301      	movs	r3, #1
 80066f2:	4622      	mov	r2, r4
 80066f4:	4641      	mov	r1, r8
 80066f6:	4638      	mov	r0, r7
 80066f8:	47c8      	blx	r9
 80066fa:	3001      	adds	r0, #1
 80066fc:	d0e6      	beq.n	80066cc <_printf_common+0xa4>
 80066fe:	3601      	adds	r6, #1
 8006700:	e7d9      	b.n	80066b6 <_printf_common+0x8e>
	...

08006704 <_printf_i>:
 8006704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	7e0f      	ldrb	r7, [r1, #24]
 800670a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800670c:	2f78      	cmp	r7, #120	@ 0x78
 800670e:	4691      	mov	r9, r2
 8006710:	4680      	mov	r8, r0
 8006712:	460c      	mov	r4, r1
 8006714:	469a      	mov	sl, r3
 8006716:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800671a:	d807      	bhi.n	800672c <_printf_i+0x28>
 800671c:	2f62      	cmp	r7, #98	@ 0x62
 800671e:	d80a      	bhi.n	8006736 <_printf_i+0x32>
 8006720:	2f00      	cmp	r7, #0
 8006722:	f000 80d2 	beq.w	80068ca <_printf_i+0x1c6>
 8006726:	2f58      	cmp	r7, #88	@ 0x58
 8006728:	f000 80b9 	beq.w	800689e <_printf_i+0x19a>
 800672c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006730:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006734:	e03a      	b.n	80067ac <_printf_i+0xa8>
 8006736:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800673a:	2b15      	cmp	r3, #21
 800673c:	d8f6      	bhi.n	800672c <_printf_i+0x28>
 800673e:	a101      	add	r1, pc, #4	@ (adr r1, 8006744 <_printf_i+0x40>)
 8006740:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006744:	0800679d 	.word	0x0800679d
 8006748:	080067b1 	.word	0x080067b1
 800674c:	0800672d 	.word	0x0800672d
 8006750:	0800672d 	.word	0x0800672d
 8006754:	0800672d 	.word	0x0800672d
 8006758:	0800672d 	.word	0x0800672d
 800675c:	080067b1 	.word	0x080067b1
 8006760:	0800672d 	.word	0x0800672d
 8006764:	0800672d 	.word	0x0800672d
 8006768:	0800672d 	.word	0x0800672d
 800676c:	0800672d 	.word	0x0800672d
 8006770:	080068b1 	.word	0x080068b1
 8006774:	080067db 	.word	0x080067db
 8006778:	0800686b 	.word	0x0800686b
 800677c:	0800672d 	.word	0x0800672d
 8006780:	0800672d 	.word	0x0800672d
 8006784:	080068d3 	.word	0x080068d3
 8006788:	0800672d 	.word	0x0800672d
 800678c:	080067db 	.word	0x080067db
 8006790:	0800672d 	.word	0x0800672d
 8006794:	0800672d 	.word	0x0800672d
 8006798:	08006873 	.word	0x08006873
 800679c:	6833      	ldr	r3, [r6, #0]
 800679e:	1d1a      	adds	r2, r3, #4
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6032      	str	r2, [r6, #0]
 80067a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067ac:	2301      	movs	r3, #1
 80067ae:	e09d      	b.n	80068ec <_printf_i+0x1e8>
 80067b0:	6833      	ldr	r3, [r6, #0]
 80067b2:	6820      	ldr	r0, [r4, #0]
 80067b4:	1d19      	adds	r1, r3, #4
 80067b6:	6031      	str	r1, [r6, #0]
 80067b8:	0606      	lsls	r6, r0, #24
 80067ba:	d501      	bpl.n	80067c0 <_printf_i+0xbc>
 80067bc:	681d      	ldr	r5, [r3, #0]
 80067be:	e003      	b.n	80067c8 <_printf_i+0xc4>
 80067c0:	0645      	lsls	r5, r0, #25
 80067c2:	d5fb      	bpl.n	80067bc <_printf_i+0xb8>
 80067c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067c8:	2d00      	cmp	r5, #0
 80067ca:	da03      	bge.n	80067d4 <_printf_i+0xd0>
 80067cc:	232d      	movs	r3, #45	@ 0x2d
 80067ce:	426d      	negs	r5, r5
 80067d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067d4:	4859      	ldr	r0, [pc, #356]	@ (800693c <_printf_i+0x238>)
 80067d6:	230a      	movs	r3, #10
 80067d8:	e011      	b.n	80067fe <_printf_i+0xfa>
 80067da:	6821      	ldr	r1, [r4, #0]
 80067dc:	6833      	ldr	r3, [r6, #0]
 80067de:	0608      	lsls	r0, r1, #24
 80067e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80067e4:	d402      	bmi.n	80067ec <_printf_i+0xe8>
 80067e6:	0649      	lsls	r1, r1, #25
 80067e8:	bf48      	it	mi
 80067ea:	b2ad      	uxthmi	r5, r5
 80067ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80067ee:	4853      	ldr	r0, [pc, #332]	@ (800693c <_printf_i+0x238>)
 80067f0:	6033      	str	r3, [r6, #0]
 80067f2:	bf14      	ite	ne
 80067f4:	230a      	movne	r3, #10
 80067f6:	2308      	moveq	r3, #8
 80067f8:	2100      	movs	r1, #0
 80067fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067fe:	6866      	ldr	r6, [r4, #4]
 8006800:	60a6      	str	r6, [r4, #8]
 8006802:	2e00      	cmp	r6, #0
 8006804:	bfa2      	ittt	ge
 8006806:	6821      	ldrge	r1, [r4, #0]
 8006808:	f021 0104 	bicge.w	r1, r1, #4
 800680c:	6021      	strge	r1, [r4, #0]
 800680e:	b90d      	cbnz	r5, 8006814 <_printf_i+0x110>
 8006810:	2e00      	cmp	r6, #0
 8006812:	d04b      	beq.n	80068ac <_printf_i+0x1a8>
 8006814:	4616      	mov	r6, r2
 8006816:	fbb5 f1f3 	udiv	r1, r5, r3
 800681a:	fb03 5711 	mls	r7, r3, r1, r5
 800681e:	5dc7      	ldrb	r7, [r0, r7]
 8006820:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006824:	462f      	mov	r7, r5
 8006826:	42bb      	cmp	r3, r7
 8006828:	460d      	mov	r5, r1
 800682a:	d9f4      	bls.n	8006816 <_printf_i+0x112>
 800682c:	2b08      	cmp	r3, #8
 800682e:	d10b      	bne.n	8006848 <_printf_i+0x144>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	07df      	lsls	r7, r3, #31
 8006834:	d508      	bpl.n	8006848 <_printf_i+0x144>
 8006836:	6923      	ldr	r3, [r4, #16]
 8006838:	6861      	ldr	r1, [r4, #4]
 800683a:	4299      	cmp	r1, r3
 800683c:	bfde      	ittt	le
 800683e:	2330      	movle	r3, #48	@ 0x30
 8006840:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006844:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006848:	1b92      	subs	r2, r2, r6
 800684a:	6122      	str	r2, [r4, #16]
 800684c:	f8cd a000 	str.w	sl, [sp]
 8006850:	464b      	mov	r3, r9
 8006852:	aa03      	add	r2, sp, #12
 8006854:	4621      	mov	r1, r4
 8006856:	4640      	mov	r0, r8
 8006858:	f7ff fee6 	bl	8006628 <_printf_common>
 800685c:	3001      	adds	r0, #1
 800685e:	d14a      	bne.n	80068f6 <_printf_i+0x1f2>
 8006860:	f04f 30ff 	mov.w	r0, #4294967295
 8006864:	b004      	add	sp, #16
 8006866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	f043 0320 	orr.w	r3, r3, #32
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	4833      	ldr	r0, [pc, #204]	@ (8006940 <_printf_i+0x23c>)
 8006874:	2778      	movs	r7, #120	@ 0x78
 8006876:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	6831      	ldr	r1, [r6, #0]
 800687e:	061f      	lsls	r7, r3, #24
 8006880:	f851 5b04 	ldr.w	r5, [r1], #4
 8006884:	d402      	bmi.n	800688c <_printf_i+0x188>
 8006886:	065f      	lsls	r7, r3, #25
 8006888:	bf48      	it	mi
 800688a:	b2ad      	uxthmi	r5, r5
 800688c:	6031      	str	r1, [r6, #0]
 800688e:	07d9      	lsls	r1, r3, #31
 8006890:	bf44      	itt	mi
 8006892:	f043 0320 	orrmi.w	r3, r3, #32
 8006896:	6023      	strmi	r3, [r4, #0]
 8006898:	b11d      	cbz	r5, 80068a2 <_printf_i+0x19e>
 800689a:	2310      	movs	r3, #16
 800689c:	e7ac      	b.n	80067f8 <_printf_i+0xf4>
 800689e:	4827      	ldr	r0, [pc, #156]	@ (800693c <_printf_i+0x238>)
 80068a0:	e7e9      	b.n	8006876 <_printf_i+0x172>
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	f023 0320 	bic.w	r3, r3, #32
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	e7f6      	b.n	800689a <_printf_i+0x196>
 80068ac:	4616      	mov	r6, r2
 80068ae:	e7bd      	b.n	800682c <_printf_i+0x128>
 80068b0:	6833      	ldr	r3, [r6, #0]
 80068b2:	6825      	ldr	r5, [r4, #0]
 80068b4:	6961      	ldr	r1, [r4, #20]
 80068b6:	1d18      	adds	r0, r3, #4
 80068b8:	6030      	str	r0, [r6, #0]
 80068ba:	062e      	lsls	r6, r5, #24
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	d501      	bpl.n	80068c4 <_printf_i+0x1c0>
 80068c0:	6019      	str	r1, [r3, #0]
 80068c2:	e002      	b.n	80068ca <_printf_i+0x1c6>
 80068c4:	0668      	lsls	r0, r5, #25
 80068c6:	d5fb      	bpl.n	80068c0 <_printf_i+0x1bc>
 80068c8:	8019      	strh	r1, [r3, #0]
 80068ca:	2300      	movs	r3, #0
 80068cc:	6123      	str	r3, [r4, #16]
 80068ce:	4616      	mov	r6, r2
 80068d0:	e7bc      	b.n	800684c <_printf_i+0x148>
 80068d2:	6833      	ldr	r3, [r6, #0]
 80068d4:	1d1a      	adds	r2, r3, #4
 80068d6:	6032      	str	r2, [r6, #0]
 80068d8:	681e      	ldr	r6, [r3, #0]
 80068da:	6862      	ldr	r2, [r4, #4]
 80068dc:	2100      	movs	r1, #0
 80068de:	4630      	mov	r0, r6
 80068e0:	f7f9 fd26 	bl	8000330 <memchr>
 80068e4:	b108      	cbz	r0, 80068ea <_printf_i+0x1e6>
 80068e6:	1b80      	subs	r0, r0, r6
 80068e8:	6060      	str	r0, [r4, #4]
 80068ea:	6863      	ldr	r3, [r4, #4]
 80068ec:	6123      	str	r3, [r4, #16]
 80068ee:	2300      	movs	r3, #0
 80068f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068f4:	e7aa      	b.n	800684c <_printf_i+0x148>
 80068f6:	6923      	ldr	r3, [r4, #16]
 80068f8:	4632      	mov	r2, r6
 80068fa:	4649      	mov	r1, r9
 80068fc:	4640      	mov	r0, r8
 80068fe:	47d0      	blx	sl
 8006900:	3001      	adds	r0, #1
 8006902:	d0ad      	beq.n	8006860 <_printf_i+0x15c>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	079b      	lsls	r3, r3, #30
 8006908:	d413      	bmi.n	8006932 <_printf_i+0x22e>
 800690a:	68e0      	ldr	r0, [r4, #12]
 800690c:	9b03      	ldr	r3, [sp, #12]
 800690e:	4298      	cmp	r0, r3
 8006910:	bfb8      	it	lt
 8006912:	4618      	movlt	r0, r3
 8006914:	e7a6      	b.n	8006864 <_printf_i+0x160>
 8006916:	2301      	movs	r3, #1
 8006918:	4632      	mov	r2, r6
 800691a:	4649      	mov	r1, r9
 800691c:	4640      	mov	r0, r8
 800691e:	47d0      	blx	sl
 8006920:	3001      	adds	r0, #1
 8006922:	d09d      	beq.n	8006860 <_printf_i+0x15c>
 8006924:	3501      	adds	r5, #1
 8006926:	68e3      	ldr	r3, [r4, #12]
 8006928:	9903      	ldr	r1, [sp, #12]
 800692a:	1a5b      	subs	r3, r3, r1
 800692c:	42ab      	cmp	r3, r5
 800692e:	dcf2      	bgt.n	8006916 <_printf_i+0x212>
 8006930:	e7eb      	b.n	800690a <_printf_i+0x206>
 8006932:	2500      	movs	r5, #0
 8006934:	f104 0619 	add.w	r6, r4, #25
 8006938:	e7f5      	b.n	8006926 <_printf_i+0x222>
 800693a:	bf00      	nop
 800693c:	08006f5d 	.word	0x08006f5d
 8006940:	08006f6e 	.word	0x08006f6e

08006944 <__sflush_r>:
 8006944:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800694c:	0716      	lsls	r6, r2, #28
 800694e:	4605      	mov	r5, r0
 8006950:	460c      	mov	r4, r1
 8006952:	d454      	bmi.n	80069fe <__sflush_r+0xba>
 8006954:	684b      	ldr	r3, [r1, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	dc02      	bgt.n	8006960 <__sflush_r+0x1c>
 800695a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800695c:	2b00      	cmp	r3, #0
 800695e:	dd48      	ble.n	80069f2 <__sflush_r+0xae>
 8006960:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006962:	2e00      	cmp	r6, #0
 8006964:	d045      	beq.n	80069f2 <__sflush_r+0xae>
 8006966:	2300      	movs	r3, #0
 8006968:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800696c:	682f      	ldr	r7, [r5, #0]
 800696e:	6a21      	ldr	r1, [r4, #32]
 8006970:	602b      	str	r3, [r5, #0]
 8006972:	d030      	beq.n	80069d6 <__sflush_r+0x92>
 8006974:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	0759      	lsls	r1, r3, #29
 800697a:	d505      	bpl.n	8006988 <__sflush_r+0x44>
 800697c:	6863      	ldr	r3, [r4, #4]
 800697e:	1ad2      	subs	r2, r2, r3
 8006980:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006982:	b10b      	cbz	r3, 8006988 <__sflush_r+0x44>
 8006984:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006986:	1ad2      	subs	r2, r2, r3
 8006988:	2300      	movs	r3, #0
 800698a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800698c:	6a21      	ldr	r1, [r4, #32]
 800698e:	4628      	mov	r0, r5
 8006990:	47b0      	blx	r6
 8006992:	1c43      	adds	r3, r0, #1
 8006994:	89a3      	ldrh	r3, [r4, #12]
 8006996:	d106      	bne.n	80069a6 <__sflush_r+0x62>
 8006998:	6829      	ldr	r1, [r5, #0]
 800699a:	291d      	cmp	r1, #29
 800699c:	d82b      	bhi.n	80069f6 <__sflush_r+0xb2>
 800699e:	4a2a      	ldr	r2, [pc, #168]	@ (8006a48 <__sflush_r+0x104>)
 80069a0:	410a      	asrs	r2, r1
 80069a2:	07d6      	lsls	r6, r2, #31
 80069a4:	d427      	bmi.n	80069f6 <__sflush_r+0xb2>
 80069a6:	2200      	movs	r2, #0
 80069a8:	6062      	str	r2, [r4, #4]
 80069aa:	04d9      	lsls	r1, r3, #19
 80069ac:	6922      	ldr	r2, [r4, #16]
 80069ae:	6022      	str	r2, [r4, #0]
 80069b0:	d504      	bpl.n	80069bc <__sflush_r+0x78>
 80069b2:	1c42      	adds	r2, r0, #1
 80069b4:	d101      	bne.n	80069ba <__sflush_r+0x76>
 80069b6:	682b      	ldr	r3, [r5, #0]
 80069b8:	b903      	cbnz	r3, 80069bc <__sflush_r+0x78>
 80069ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80069bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069be:	602f      	str	r7, [r5, #0]
 80069c0:	b1b9      	cbz	r1, 80069f2 <__sflush_r+0xae>
 80069c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069c6:	4299      	cmp	r1, r3
 80069c8:	d002      	beq.n	80069d0 <__sflush_r+0x8c>
 80069ca:	4628      	mov	r0, r5
 80069cc:	f7ff fbea 	bl	80061a4 <_free_r>
 80069d0:	2300      	movs	r3, #0
 80069d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80069d4:	e00d      	b.n	80069f2 <__sflush_r+0xae>
 80069d6:	2301      	movs	r3, #1
 80069d8:	4628      	mov	r0, r5
 80069da:	47b0      	blx	r6
 80069dc:	4602      	mov	r2, r0
 80069de:	1c50      	adds	r0, r2, #1
 80069e0:	d1c9      	bne.n	8006976 <__sflush_r+0x32>
 80069e2:	682b      	ldr	r3, [r5, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0c6      	beq.n	8006976 <__sflush_r+0x32>
 80069e8:	2b1d      	cmp	r3, #29
 80069ea:	d001      	beq.n	80069f0 <__sflush_r+0xac>
 80069ec:	2b16      	cmp	r3, #22
 80069ee:	d11e      	bne.n	8006a2e <__sflush_r+0xea>
 80069f0:	602f      	str	r7, [r5, #0]
 80069f2:	2000      	movs	r0, #0
 80069f4:	e022      	b.n	8006a3c <__sflush_r+0xf8>
 80069f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069fa:	b21b      	sxth	r3, r3
 80069fc:	e01b      	b.n	8006a36 <__sflush_r+0xf2>
 80069fe:	690f      	ldr	r7, [r1, #16]
 8006a00:	2f00      	cmp	r7, #0
 8006a02:	d0f6      	beq.n	80069f2 <__sflush_r+0xae>
 8006a04:	0793      	lsls	r3, r2, #30
 8006a06:	680e      	ldr	r6, [r1, #0]
 8006a08:	bf08      	it	eq
 8006a0a:	694b      	ldreq	r3, [r1, #20]
 8006a0c:	600f      	str	r7, [r1, #0]
 8006a0e:	bf18      	it	ne
 8006a10:	2300      	movne	r3, #0
 8006a12:	eba6 0807 	sub.w	r8, r6, r7
 8006a16:	608b      	str	r3, [r1, #8]
 8006a18:	f1b8 0f00 	cmp.w	r8, #0
 8006a1c:	dde9      	ble.n	80069f2 <__sflush_r+0xae>
 8006a1e:	6a21      	ldr	r1, [r4, #32]
 8006a20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a22:	4643      	mov	r3, r8
 8006a24:	463a      	mov	r2, r7
 8006a26:	4628      	mov	r0, r5
 8006a28:	47b0      	blx	r6
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	dc08      	bgt.n	8006a40 <__sflush_r+0xfc>
 8006a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a36:	81a3      	strh	r3, [r4, #12]
 8006a38:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a40:	4407      	add	r7, r0
 8006a42:	eba8 0800 	sub.w	r8, r8, r0
 8006a46:	e7e7      	b.n	8006a18 <__sflush_r+0xd4>
 8006a48:	dfbffffe 	.word	0xdfbffffe

08006a4c <_fflush_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	690b      	ldr	r3, [r1, #16]
 8006a50:	4605      	mov	r5, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	b913      	cbnz	r3, 8006a5c <_fflush_r+0x10>
 8006a56:	2500      	movs	r5, #0
 8006a58:	4628      	mov	r0, r5
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	b118      	cbz	r0, 8006a66 <_fflush_r+0x1a>
 8006a5e:	6a03      	ldr	r3, [r0, #32]
 8006a60:	b90b      	cbnz	r3, 8006a66 <_fflush_r+0x1a>
 8006a62:	f7ff f9e3 	bl	8005e2c <__sinit>
 8006a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d0f3      	beq.n	8006a56 <_fflush_r+0xa>
 8006a6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a70:	07d0      	lsls	r0, r2, #31
 8006a72:	d404      	bmi.n	8006a7e <_fflush_r+0x32>
 8006a74:	0599      	lsls	r1, r3, #22
 8006a76:	d402      	bmi.n	8006a7e <_fflush_r+0x32>
 8006a78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a7a:	f7ff fb90 	bl	800619e <__retarget_lock_acquire_recursive>
 8006a7e:	4628      	mov	r0, r5
 8006a80:	4621      	mov	r1, r4
 8006a82:	f7ff ff5f 	bl	8006944 <__sflush_r>
 8006a86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a88:	07da      	lsls	r2, r3, #31
 8006a8a:	4605      	mov	r5, r0
 8006a8c:	d4e4      	bmi.n	8006a58 <_fflush_r+0xc>
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	059b      	lsls	r3, r3, #22
 8006a92:	d4e1      	bmi.n	8006a58 <_fflush_r+0xc>
 8006a94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a96:	f7ff fb83 	bl	80061a0 <__retarget_lock_release_recursive>
 8006a9a:	e7dd      	b.n	8006a58 <_fflush_r+0xc>

08006a9c <__swhatbuf_r>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa4:	2900      	cmp	r1, #0
 8006aa6:	b096      	sub	sp, #88	@ 0x58
 8006aa8:	4615      	mov	r5, r2
 8006aaa:	461e      	mov	r6, r3
 8006aac:	da0d      	bge.n	8006aca <__swhatbuf_r+0x2e>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006ab4:	f04f 0100 	mov.w	r1, #0
 8006ab8:	bf14      	ite	ne
 8006aba:	2340      	movne	r3, #64	@ 0x40
 8006abc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	6031      	str	r1, [r6, #0]
 8006ac4:	602b      	str	r3, [r5, #0]
 8006ac6:	b016      	add	sp, #88	@ 0x58
 8006ac8:	bd70      	pop	{r4, r5, r6, pc}
 8006aca:	466a      	mov	r2, sp
 8006acc:	f000 f8dc 	bl	8006c88 <_fstat_r>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	dbec      	blt.n	8006aae <__swhatbuf_r+0x12>
 8006ad4:	9901      	ldr	r1, [sp, #4]
 8006ad6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006ada:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ade:	4259      	negs	r1, r3
 8006ae0:	4159      	adcs	r1, r3
 8006ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ae6:	e7eb      	b.n	8006ac0 <__swhatbuf_r+0x24>

08006ae8 <__smakebuf_r>:
 8006ae8:	898b      	ldrh	r3, [r1, #12]
 8006aea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aec:	079d      	lsls	r5, r3, #30
 8006aee:	4606      	mov	r6, r0
 8006af0:	460c      	mov	r4, r1
 8006af2:	d507      	bpl.n	8006b04 <__smakebuf_r+0x1c>
 8006af4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	6123      	str	r3, [r4, #16]
 8006afc:	2301      	movs	r3, #1
 8006afe:	6163      	str	r3, [r4, #20]
 8006b00:	b003      	add	sp, #12
 8006b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b04:	ab01      	add	r3, sp, #4
 8006b06:	466a      	mov	r2, sp
 8006b08:	f7ff ffc8 	bl	8006a9c <__swhatbuf_r>
 8006b0c:	9f00      	ldr	r7, [sp, #0]
 8006b0e:	4605      	mov	r5, r0
 8006b10:	4639      	mov	r1, r7
 8006b12:	4630      	mov	r0, r6
 8006b14:	f7ff fbba 	bl	800628c <_malloc_r>
 8006b18:	b948      	cbnz	r0, 8006b2e <__smakebuf_r+0x46>
 8006b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b1e:	059a      	lsls	r2, r3, #22
 8006b20:	d4ee      	bmi.n	8006b00 <__smakebuf_r+0x18>
 8006b22:	f023 0303 	bic.w	r3, r3, #3
 8006b26:	f043 0302 	orr.w	r3, r3, #2
 8006b2a:	81a3      	strh	r3, [r4, #12]
 8006b2c:	e7e2      	b.n	8006af4 <__smakebuf_r+0xc>
 8006b2e:	89a3      	ldrh	r3, [r4, #12]
 8006b30:	6020      	str	r0, [r4, #0]
 8006b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b36:	81a3      	strh	r3, [r4, #12]
 8006b38:	9b01      	ldr	r3, [sp, #4]
 8006b3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006b3e:	b15b      	cbz	r3, 8006b58 <__smakebuf_r+0x70>
 8006b40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b44:	4630      	mov	r0, r6
 8006b46:	f000 f8b1 	bl	8006cac <_isatty_r>
 8006b4a:	b128      	cbz	r0, 8006b58 <__smakebuf_r+0x70>
 8006b4c:	89a3      	ldrh	r3, [r4, #12]
 8006b4e:	f023 0303 	bic.w	r3, r3, #3
 8006b52:	f043 0301 	orr.w	r3, r3, #1
 8006b56:	81a3      	strh	r3, [r4, #12]
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	431d      	orrs	r5, r3
 8006b5c:	81a5      	strh	r5, [r4, #12]
 8006b5e:	e7cf      	b.n	8006b00 <__smakebuf_r+0x18>

08006b60 <__swbuf_r>:
 8006b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b62:	460e      	mov	r6, r1
 8006b64:	4614      	mov	r4, r2
 8006b66:	4605      	mov	r5, r0
 8006b68:	b118      	cbz	r0, 8006b72 <__swbuf_r+0x12>
 8006b6a:	6a03      	ldr	r3, [r0, #32]
 8006b6c:	b90b      	cbnz	r3, 8006b72 <__swbuf_r+0x12>
 8006b6e:	f7ff f95d 	bl	8005e2c <__sinit>
 8006b72:	69a3      	ldr	r3, [r4, #24]
 8006b74:	60a3      	str	r3, [r4, #8]
 8006b76:	89a3      	ldrh	r3, [r4, #12]
 8006b78:	071a      	lsls	r2, r3, #28
 8006b7a:	d501      	bpl.n	8006b80 <__swbuf_r+0x20>
 8006b7c:	6923      	ldr	r3, [r4, #16]
 8006b7e:	b943      	cbnz	r3, 8006b92 <__swbuf_r+0x32>
 8006b80:	4621      	mov	r1, r4
 8006b82:	4628      	mov	r0, r5
 8006b84:	f000 f82a 	bl	8006bdc <__swsetup_r>
 8006b88:	b118      	cbz	r0, 8006b92 <__swbuf_r+0x32>
 8006b8a:	f04f 37ff 	mov.w	r7, #4294967295
 8006b8e:	4638      	mov	r0, r7
 8006b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	6922      	ldr	r2, [r4, #16]
 8006b96:	1a98      	subs	r0, r3, r2
 8006b98:	6963      	ldr	r3, [r4, #20]
 8006b9a:	b2f6      	uxtb	r6, r6
 8006b9c:	4283      	cmp	r3, r0
 8006b9e:	4637      	mov	r7, r6
 8006ba0:	dc05      	bgt.n	8006bae <__swbuf_r+0x4e>
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f7ff ff51 	bl	8006a4c <_fflush_r>
 8006baa:	2800      	cmp	r0, #0
 8006bac:	d1ed      	bne.n	8006b8a <__swbuf_r+0x2a>
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	60a3      	str	r3, [r4, #8]
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	6022      	str	r2, [r4, #0]
 8006bba:	701e      	strb	r6, [r3, #0]
 8006bbc:	6962      	ldr	r2, [r4, #20]
 8006bbe:	1c43      	adds	r3, r0, #1
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d004      	beq.n	8006bce <__swbuf_r+0x6e>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	07db      	lsls	r3, r3, #31
 8006bc8:	d5e1      	bpl.n	8006b8e <__swbuf_r+0x2e>
 8006bca:	2e0a      	cmp	r6, #10
 8006bcc:	d1df      	bne.n	8006b8e <__swbuf_r+0x2e>
 8006bce:	4621      	mov	r1, r4
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f7ff ff3b 	bl	8006a4c <_fflush_r>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	d0d9      	beq.n	8006b8e <__swbuf_r+0x2e>
 8006bda:	e7d6      	b.n	8006b8a <__swbuf_r+0x2a>

08006bdc <__swsetup_r>:
 8006bdc:	b538      	push	{r3, r4, r5, lr}
 8006bde:	4b29      	ldr	r3, [pc, #164]	@ (8006c84 <__swsetup_r+0xa8>)
 8006be0:	4605      	mov	r5, r0
 8006be2:	6818      	ldr	r0, [r3, #0]
 8006be4:	460c      	mov	r4, r1
 8006be6:	b118      	cbz	r0, 8006bf0 <__swsetup_r+0x14>
 8006be8:	6a03      	ldr	r3, [r0, #32]
 8006bea:	b90b      	cbnz	r3, 8006bf0 <__swsetup_r+0x14>
 8006bec:	f7ff f91e 	bl	8005e2c <__sinit>
 8006bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf4:	0719      	lsls	r1, r3, #28
 8006bf6:	d422      	bmi.n	8006c3e <__swsetup_r+0x62>
 8006bf8:	06da      	lsls	r2, r3, #27
 8006bfa:	d407      	bmi.n	8006c0c <__swsetup_r+0x30>
 8006bfc:	2209      	movs	r2, #9
 8006bfe:	602a      	str	r2, [r5, #0]
 8006c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c04:	81a3      	strh	r3, [r4, #12]
 8006c06:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0a:	e033      	b.n	8006c74 <__swsetup_r+0x98>
 8006c0c:	0758      	lsls	r0, r3, #29
 8006c0e:	d512      	bpl.n	8006c36 <__swsetup_r+0x5a>
 8006c10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c12:	b141      	cbz	r1, 8006c26 <__swsetup_r+0x4a>
 8006c14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c18:	4299      	cmp	r1, r3
 8006c1a:	d002      	beq.n	8006c22 <__swsetup_r+0x46>
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	f7ff fac1 	bl	80061a4 <_free_r>
 8006c22:	2300      	movs	r3, #0
 8006c24:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c26:	89a3      	ldrh	r3, [r4, #12]
 8006c28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c2c:	81a3      	strh	r3, [r4, #12]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	6063      	str	r3, [r4, #4]
 8006c32:	6923      	ldr	r3, [r4, #16]
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	89a3      	ldrh	r3, [r4, #12]
 8006c38:	f043 0308 	orr.w	r3, r3, #8
 8006c3c:	81a3      	strh	r3, [r4, #12]
 8006c3e:	6923      	ldr	r3, [r4, #16]
 8006c40:	b94b      	cbnz	r3, 8006c56 <__swsetup_r+0x7a>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c4c:	d003      	beq.n	8006c56 <__swsetup_r+0x7a>
 8006c4e:	4621      	mov	r1, r4
 8006c50:	4628      	mov	r0, r5
 8006c52:	f7ff ff49 	bl	8006ae8 <__smakebuf_r>
 8006c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c5a:	f013 0201 	ands.w	r2, r3, #1
 8006c5e:	d00a      	beq.n	8006c76 <__swsetup_r+0x9a>
 8006c60:	2200      	movs	r2, #0
 8006c62:	60a2      	str	r2, [r4, #8]
 8006c64:	6962      	ldr	r2, [r4, #20]
 8006c66:	4252      	negs	r2, r2
 8006c68:	61a2      	str	r2, [r4, #24]
 8006c6a:	6922      	ldr	r2, [r4, #16]
 8006c6c:	b942      	cbnz	r2, 8006c80 <__swsetup_r+0xa4>
 8006c6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c72:	d1c5      	bne.n	8006c00 <__swsetup_r+0x24>
 8006c74:	bd38      	pop	{r3, r4, r5, pc}
 8006c76:	0799      	lsls	r1, r3, #30
 8006c78:	bf58      	it	pl
 8006c7a:	6962      	ldrpl	r2, [r4, #20]
 8006c7c:	60a2      	str	r2, [r4, #8]
 8006c7e:	e7f4      	b.n	8006c6a <__swsetup_r+0x8e>
 8006c80:	2000      	movs	r0, #0
 8006c82:	e7f7      	b.n	8006c74 <__swsetup_r+0x98>
 8006c84:	20000018 	.word	0x20000018

08006c88 <_fstat_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4d07      	ldr	r5, [pc, #28]	@ (8006ca8 <_fstat_r+0x20>)
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	4604      	mov	r4, r0
 8006c90:	4608      	mov	r0, r1
 8006c92:	4611      	mov	r1, r2
 8006c94:	602b      	str	r3, [r5, #0]
 8006c96:	f7f9 ff0f 	bl	8000ab8 <_fstat>
 8006c9a:	1c43      	adds	r3, r0, #1
 8006c9c:	d102      	bne.n	8006ca4 <_fstat_r+0x1c>
 8006c9e:	682b      	ldr	r3, [r5, #0]
 8006ca0:	b103      	cbz	r3, 8006ca4 <_fstat_r+0x1c>
 8006ca2:	6023      	str	r3, [r4, #0]
 8006ca4:	bd38      	pop	{r3, r4, r5, pc}
 8006ca6:	bf00      	nop
 8006ca8:	2000268c 	.word	0x2000268c

08006cac <_isatty_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4d06      	ldr	r5, [pc, #24]	@ (8006cc8 <_isatty_r+0x1c>)
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	4608      	mov	r0, r1
 8006cb6:	602b      	str	r3, [r5, #0]
 8006cb8:	f7f9 fe7c 	bl	80009b4 <_isatty>
 8006cbc:	1c43      	adds	r3, r0, #1
 8006cbe:	d102      	bne.n	8006cc6 <_isatty_r+0x1a>
 8006cc0:	682b      	ldr	r3, [r5, #0]
 8006cc2:	b103      	cbz	r3, 8006cc6 <_isatty_r+0x1a>
 8006cc4:	6023      	str	r3, [r4, #0]
 8006cc6:	bd38      	pop	{r3, r4, r5, pc}
 8006cc8:	2000268c 	.word	0x2000268c

08006ccc <_sbrk_r>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	4d06      	ldr	r5, [pc, #24]	@ (8006ce8 <_sbrk_r+0x1c>)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	4608      	mov	r0, r1
 8006cd6:	602b      	str	r3, [r5, #0]
 8006cd8:	f7f9 ffc2 	bl	8000c60 <_sbrk>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d102      	bne.n	8006ce6 <_sbrk_r+0x1a>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	b103      	cbz	r3, 8006ce6 <_sbrk_r+0x1a>
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	2000268c 	.word	0x2000268c

08006cec <_init>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	bf00      	nop
 8006cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cf2:	bc08      	pop	{r3}
 8006cf4:	469e      	mov	lr, r3
 8006cf6:	4770      	bx	lr

08006cf8 <_fini>:
 8006cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cfa:	bf00      	nop
 8006cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfe:	bc08      	pop	{r3}
 8006d00:	469e      	mov	lr, r3
 8006d02:	4770      	bx	lr
