INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/39551/Desktop/College Files/Contest/JinyedaCup/Complex-CPU-Design-Based-on-RISC-V/RISC-V CPU/RISC-V CPU.srcs/sources_1/new/SPIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIC
INFO: [VRFC 10-311] analyzing module immediate_gen
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module csr_registers
