<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/tc0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tc0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tc0_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef _SAMG55_TC0_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define _SAMG55_TC0_INSTANCE_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR0                   (0x40010000U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR0                   (0x40010004U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR0                  (0x40010008U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">  #define REG_TC0_CV0                    (0x40010010U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  #define REG_TC0_RA0                    (0x40010014U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #define REG_TC0_RB0                    (0x40010018U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  #define REG_TC0_RC0                    (0x4001001CU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">  #define REG_TC0_SR0                    (0x40010020U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  #define REG_TC0_IER0                   (0x40010024U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR0                   (0x40010028U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR0                   (0x4001002CU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR1                   (0x40010040U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR1                   (0x40010044U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR1                  (0x40010048U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">  #define REG_TC0_CV1                    (0x40010050U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define REG_TC0_RA1                    (0x40010054U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define REG_TC0_RB1                    (0x40010058U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #define REG_TC0_RC1                    (0x4001005CU) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  #define REG_TC0_SR1                    (0x40010060U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  #define REG_TC0_IER1                   (0x40010064U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR1                   (0x40010068U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR1                   (0x4001006CU) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #define REG_TC0_CCR2                   (0x40010080U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  #define REG_TC0_CMR2                   (0x40010084U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR2                  (0x40010088U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  #define REG_TC0_CV2                    (0x40010090U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  #define REG_TC0_RA2                    (0x40010094U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #define REG_TC0_RB2                    (0x40010098U) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  #define REG_TC0_RC2                    (0x4001009CU) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #define REG_TC0_SR2                    (0x400100A0U) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  #define REG_TC0_IER2                   (0x400100A4U) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #define REG_TC0_IDR2                   (0x400100A8U) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  #define REG_TC0_IMR2                   (0x400100ACU) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  #define REG_TC0_BCR                    (0x400100C0U) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define REG_TC0_BMR                    (0x400100C4U) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  #define REG_TC0_WPMR                   (0x400100E4U) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #define REG_TC0_RPR0                   (0x40010100U) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  #define REG_TC0_RCR0                   (0x40010104U) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define REG_TC0_RNPR0                  (0x40010110U) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #define REG_TC0_RNCR0                  (0x40010114U) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">  #define REG_TC0_PTCR0                  (0x40010120U) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #define REG_TC0_PTSR0                  (0x40010124U) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#afd77da2a7fe53873029d604f2bce750f">   93</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR0  (*(__O  uint32_t*)0x40010000U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a6097c49c51989e4006fea9db06c77d43">   94</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR0  (*(__IO uint32_t*)0x40010004U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#aff547360bdb413f6448c20bb17e29a72">   95</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR0 (*(__IO uint32_t*)0x40010008U) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#aba93fe0a91746d0ec97e6c1679d301ae">   96</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV0   (*(__I  uint32_t*)0x40010010U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#afd0383e08e1f5bc43aa4552caf14fb6d">   97</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA0   (*(__IO uint32_t*)0x40010014U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a2e91f2a08eeec3c0c50925efb9f36287">   98</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB0   (*(__IO uint32_t*)0x40010018U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#ad705c1a1bd6a595d6499e018b32d5872">   99</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC0   (*(__IO uint32_t*)0x4001001CU) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a3525b72ad9cd473c4ad5284755af937a">  100</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR0   (*(__I  uint32_t*)0x40010020U) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a87df9a1ef7999299d3447e7d47db2840">  101</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER0  (*(__O  uint32_t*)0x40010024U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a4b658605e9b79b26189054daecf64d34">  102</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR0  (*(__O  uint32_t*)0x40010028U) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a32c790cdec966a9844b6812eb5e4a70d">  103</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR0  (*(__I  uint32_t*)0x4001002CU) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a570541fc30f4a018a21c43b635f25aed">  104</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR1  (*(__O  uint32_t*)0x40010040U) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a90c7936ccd72c85a08b753e5933f7371">  105</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR1  (*(__IO uint32_t*)0x40010044U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a6dba3854aab3e8b393c5fe1eff5a67bd">  106</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR1 (*(__IO uint32_t*)0x40010048U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a2ba2a9ac7c0692e915bf376caf4d8df0">  107</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV1   (*(__I  uint32_t*)0x40010050U) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#abd01690a3873f91858f3383753bddd3a">  108</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA1   (*(__IO uint32_t*)0x40010054U) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a5074b14e0bb997bb4461cb1af7137137">  109</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB1   (*(__IO uint32_t*)0x40010058U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a1553cce384fdcc7c77807dc08190f3a0">  110</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC1   (*(__IO uint32_t*)0x4001005CU) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#ab30834e48b04d22ce3572c8ffd64ab58">  111</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR1   (*(__I  uint32_t*)0x40010060U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#acbfe2cf8ce8b47ee0878f08c39407d89">  112</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER1  (*(__O  uint32_t*)0x40010064U) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a9ff1121136dbff5ad2183eee1962c59f">  113</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR1  (*(__O  uint32_t*)0x40010068U) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a10a5a1a6ab961618f78bf6310efebc56">  114</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR1  (*(__I  uint32_t*)0x4001006CU) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a20ac375d4bbd9ccbd7dfba8b92e8abf3">  115</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CCR2  (*(__O  uint32_t*)0x40010080U) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a395faad4889d75ac19567ecbea27b99b">  116</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CMR2  (*(__IO uint32_t*)0x40010084U) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a2cca920e670c39a8cce9cfffacbe4d4b">  117</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SMMR2 (*(__IO uint32_t*)0x40010088U) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a23bd9b928da08edc64a5525eb350730a">  118</a></span>&#160;<span class="preprocessor">  #define REG_TC0_CV2   (*(__I  uint32_t*)0x40010090U) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a469cbc924a77485694872c178b8c32c3">  119</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RA2   (*(__IO uint32_t*)0x40010094U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#ab78067296969a5d0d7c02cf287873890">  120</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RB2   (*(__IO uint32_t*)0x40010098U) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a3abfcdfcc1430b84a83dd3b57cb91040">  121</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RC2   (*(__IO uint32_t*)0x4001009CU) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a1556c20cf09830000cd9efca327850bf">  122</a></span>&#160;<span class="preprocessor">  #define REG_TC0_SR2   (*(__I  uint32_t*)0x400100A0U) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a77a933171746e6d262f68b559379619a">  123</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IER2  (*(__O  uint32_t*)0x400100A4U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a2f779a5cd4b66111d5b096438173a3d0">  124</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IDR2  (*(__O  uint32_t*)0x400100A8U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a75f2d365547ede943662ed5a001cede3">  125</a></span>&#160;<span class="preprocessor">  #define REG_TC0_IMR2  (*(__I  uint32_t*)0x400100ACU) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#af096caa1d4bec9dbcd766f11cf6c0e8b">  126</a></span>&#160;<span class="preprocessor">  #define REG_TC0_BCR   (*(__O  uint32_t*)0x400100C0U) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a3fb353a6df3727703a168f2dbca0f58a">  127</a></span>&#160;<span class="preprocessor">  #define REG_TC0_BMR   (*(__IO uint32_t*)0x400100C4U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a6c2c432a4595a3c53a8c8f8003bf50cd">  128</a></span>&#160;<span class="preprocessor">  #define REG_TC0_WPMR  (*(__IO uint32_t*)0x400100E4U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#aa04950079cad7ae6a303f71fb6d48296">  129</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RPR0  (*(__IO uint32_t*)0x40010100U) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a50e7d845b062304cac525616a491f0b2">  130</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RCR0  (*(__IO uint32_t*)0x40010104U) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#aa099a1b959eae842e2c18e2a6b2c96b5">  131</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RNPR0 (*(__IO uint32_t*)0x40010110U) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a03ec1d4a5cc1fe40e2da470ce7bb5ee5">  132</a></span>&#160;<span class="preprocessor">  #define REG_TC0_RNCR0 (*(__IO uint32_t*)0x40010114U) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a5a72a4703c8e7f32f39e4fadf577aa5d">  133</a></span>&#160;<span class="preprocessor">  #define REG_TC0_PTCR0 (*(__O  uint32_t*)0x40010120U) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="tc0_8h.xhtml#a2078835e12fdef1667a0545a7de157b3">  134</a></span>&#160;<span class="preprocessor">  #define REG_TC0_PTSR0 (*(__I  uint32_t*)0x40010124U) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_TC0_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
