
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Wednesday, Feb19, 2025 12:06:17 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/host_interface


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 95
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 34                  
           - proven       : 18                  ( 52.9% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 16                  ( 47.1% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 61                  
           - unreachable  : 0                   ( 0.0% )
           - covered      : 61                  ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

----------------------------------------------------------------------------------------------------
       Name                                        |    Result    |  Engine  |  Bound  |  Time    
----------------------------------------------------------------------------------------------------

---[ <embedded> ]-----------------------------------------------------------------------------------
[1]   host_interface._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   host_interface._assert_1:precondition1            covered         PRE           1    0.000 s      
[3]   host_interface._assert_2                          proven          Hp     Infinite    0.002 s      
[4]   host_interface._assert_2:precondition1            covered         Hp            2    0.006 s      
[5]   host_interface._assert_3                          proven          Hp     Infinite    0.002 s      
[6]   host_interface._assert_3:precondition1            covered         PRE           1    0.000 s      
[7]   host_interface._assert_4                          proven          PRE    Infinite    0.000 s      
[8]   host_interface._assert_4:precondition1            covered         PRE           1    0.000 s      
[9]   host_interface._assert_5                          proven          PRE    Infinite    0.000 s      
[10]  host_interface._assert_5:precondition1            covered         Hp            2    0.007 s      
[11]  host_interface._assert_6                          proven          PRE    Infinite    0.000 s      
[12]  host_interface._assert_6:precondition1            covered         PRE           1    0.000 s      
[13]  host_interface._assert_7                          proven          Hp     Infinite    0.002 s      
[14]  host_interface._assert_7:precondition1            covered         PRE           1    0.000 s      
[15]  host_interface._assert_8                          proven          Hp     Infinite    0.002 s      
[16]  host_interface._assert_8:precondition1            covered         PRE           1    0.000 s      
[17]  host_interface._assert_9                          proven          PRE    Infinite    0.000 s      
[18]  host_interface._assert_9:precondition1            covered         PRE           1    0.000 s      
[19]  host_interface._assert_10                         proven          Hp     Infinite    0.002 s      
[20]  host_interface._assert_10:precondition1           covered         PRE           1    0.000 s      
[21]  host_interface._assert_11                         proven          Hp     Infinite    0.003 s      
[22]  host_interface._assert_11:precondition1           covered         PRE           1    0.000 s      
[23]  host_interface._assert_12                         proven          Hp     Infinite    0.003 s      
[24]  host_interface._assert_12:precondition1           covered         PRE           1    0.000 s      
[25]  host_interface._assert_13                         proven          PRE    Infinite    0.000 s      
[26]  host_interface._assert_13:precondition1           covered         PRE           1    0.000 s      
[27]  host_interface._assert_14                         proven          PRE    Infinite    0.000 s      
[28]  host_interface._assert_14:precondition1           covered         PRE           1    0.000 s      
[29]  host_interface._assert_14:precondition2           covered         PRE           1    0.000 s      
[30]  host_interface._assert_14:precondition3           covered         PRE           1    0.000 s      
[31]  host_interface._assert_14:precondition4           covered         PRE           1    0.000 s      
[32]  host_interface._assert_15                         proven          Hp     Infinite    0.002 s      
[33]  host_interface._assert_15:precondition1           covered         PRE           1    0.000 s      
[34]  host_interface._assert_16                         proven          PRE    Infinite    0.000 s      
[35]  host_interface._assert_16:precondition1           covered         PRE           1    0.000 s      
[36]  host_interface._assert_16:precondition2           covered         PRE           1    0.000 s      
[37]  host_interface._assert_16:precondition3           covered         PRE           1    0.000 s      
[38]  host_interface._assert_16:precondition4           covered         PRE           1    0.000 s      
[39]  host_interface._assert_17                         cex             Hp            2    0.007 s      
[40]  host_interface._assert_18                         cex             Hp            2    0.007 s      
[41]  host_interface._assert_18:precondition1           covered         PRE           1    0.000 s      
[42]  host_interface._assert_18:precondition2           covered         PRE           1    0.000 s      
[43]  host_interface._assert_18:precondition3           covered         PRE           1    0.000 s      
[44]  host_interface._assert_19                         cex             Hp            1    0.003 s      
[45]  host_interface._assert_19:precondition1           covered         Hp            1    0.003 s      
[46]  host_interface._assert_20                         cex             Hp            1    0.003 s      
[47]  host_interface._assert_20:precondition1           covered         PRE           1    0.000 s      
[48]  host_interface._assert_20:precondition2           covered         Hp            2    0.007 s      
[49]  host_interface._assert_20:precondition3           covered         PRE           1    0.000 s      
[50]  host_interface._assert_20:precondition4           covered         Hp            1    0.003 s      
[51]  host_interface._assert_21                         cex             Hp            2    0.007 s      
[52]  host_interface._assert_21:precondition1           covered         Hp            1    0.003 s      
[53]  host_interface._assert_22                         cex             Hp            2    0.007 s      
[54]  host_interface._assert_22:precondition1           covered         PRE           1    0.000 s      
[55]  host_interface._assert_22:precondition2           covered         PRE           1    0.000 s      
[56]  host_interface._assert_22:precondition3           covered         PRE           1    0.000 s      
[57]  host_interface._assert_22:precondition4           covered         Hp            1    0.003 s      
[58]  host_interface._assert_23                         cex             Hp            2    0.012 s      
[59]  host_interface._assert_23:precondition1           covered         PRE           1    0.000 s      
[60]  host_interface._assert_24                         cex             Hp            2    0.012 s      
[61]  host_interface._assert_24:precondition1           covered         PRE           1    0.000 s      
[62]  host_interface._assert_24:precondition2           covered         PRE           1    0.000 s      
[63]  host_interface._assert_24:precondition3           covered         PRE           1    0.000 s      
[64]  host_interface._assert_24:precondition4           covered         PRE           1    0.000 s      
[65]  host_interface._assert_25                         cex             Hp            2    0.007 s      
[66]  host_interface._assert_25:precondition1           covered         Hp            1    0.004 s      
[67]  host_interface._assert_26                         cex             Hp            2    0.007 s      
[68]  host_interface._assert_26:precondition1           covered         PRE           1    0.000 s      
[69]  host_interface._assert_26:precondition2           covered         PRE           1    0.000 s      
[70]  host_interface._assert_26:precondition3           covered         PRE           1    0.000 s      
[71]  host_interface._assert_26:precondition4           covered         Hp            1    0.004 s      
[72]  host_interface._assert_27                         cex             Hp            2    0.013 s      
[73]  host_interface._assert_28                         cex             Hp            2    0.013 s      
[74]  host_interface._assert_28:precondition1           covered         PRE           1    0.000 s      
[75]  host_interface._assert_28:precondition2           covered         PRE           1    0.000 s      
[76]  host_interface._assert_28:precondition3           covered         PRE           1    0.000 s      
[77]  host_interface._assert_29                         proven          Hp     Infinite    0.003 s      
[78]  host_interface._assert_29:precondition1           covered         PRE           1    0.000 s      
[79]  host_interface._assert_30                         proven          PRE    Infinite    0.000 s      
[80]  host_interface._assert_30:precondition1           covered         PRE           1    0.000 s      
[81]  host_interface._assert_30:precondition2           covered         PRE           1    0.000 s      
[82]  host_interface._assert_30:precondition3           covered         PRE           1    0.000 s      
[83]  host_interface._assert_30:precondition4           covered         PRE           1    0.000 s      
[84]  host_interface._assert_31                         cex             Hp            2    0.013 s      
[85]  host_interface._assert_32                         cex             Hp            2    0.013 s      
[86]  host_interface._assert_32:precondition1           covered         PRE           1    0.000 s      
[87]  host_interface._assert_32:precondition2           covered         PRE           1    0.000 s      
[88]  host_interface._assert_32:precondition3           covered         PRE           1    0.000 s      
[89]  host_interface._assert_33                         cex             Hp            2    0.013 s      
[90]  host_interface._assert_33:precondition1           covered         Hp            1    0.005 s      
[91]  host_interface._assert_34                         cex             Hp            2    0.013 s      
[92]  host_interface._assert_34:precondition1           covered         PRE           1    0.000 s      
[93]  host_interface._assert_34:precondition2           covered         PRE           1    0.000 s      
[94]  host_interface._assert_34:precondition3           covered         PRE           1    0.000 s      
[95]  host_interface._assert_34:precondition4           covered         Hp            1    0.005 s      
