{"vcs1":{"timestamp_begin":1769584324.693602928, "rt":7.45, "ut":7.12, "st":0.22}}
{"vcselab":{"timestamp_begin":1769584332.194106473, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769584332.553715191, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769584324.432769910}
{"VCS_COMP_START_TIME": 1769584324.432769910}
{"VCS_COMP_END_TIME": 1769584332.835200002}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352580}}
{"vcselab": {"peak_mem": 173708}}
