diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a08g045-cpg.c
index 6abc0de..60696ed 100644
--- a/drivers/clk/renesas/r9a08g045-cpg.c
+++ b/drivers/clk/renesas/r9a08g045-cpg.c
@@ -17,6 +17,8 @@
 
 /* RZ/G3S Specific registers. */
 #define G3S_CPG_PL2_DDIV		(0x204)
+#define G3S_CPG_PL3_DDIV		(0x208)
+#define G3S_CPG_PL6_DDIV		(0x214)
 #define G3S_CPG_SDHI_DDIV		(0x218)
 #define G3S_CPG_SPI_DDIV		(0x220)
 #define G3S_CPG_PLL_DSEL		(0x240)
@@ -27,6 +29,8 @@
 
 /* RZ/G3S Specific division configuration.  */
 #define G3S_DIVPL2B		DDIV_PACK(G3S_CPG_PL2_DDIV, 4, 3)
+#define G3S_DIVPL6A		DDIV_PACK(G3S_CPG_PL6_DDIV, 0, 3)
+#define G3S_DIVPL6B		DDIV_PACK(G3S_CPG_PL6_DDIV, 4, 3)
 #define G3S_DIV_SDHI0		DDIV_PACK(G3S_CPG_SDHI_DDIV, 0, 1)
 #define G3S_DIV_SDHI1		DDIV_PACK(G3S_CPG_SDHI_DDIV, 4, 1)
 #define G3S_DIV_SDHI2		DDIV_PACK(G3S_CPG_SDHI_DDIV, 8, 1)
@@ -38,6 +42,8 @@
 #define G3S_DIVPL3A_STS		DDIV_PACK(G3S_CLKDIVSTATUS, 8, 1)
 #define G3S_DIVPL3B_STS		DDIV_PACK(G3S_CLKDIVSTATUS, 9, 1)
 #define G3S_DIVPL3C_STS		DDIV_PACK(G3S_CLKDIVSTATUS, 10, 1)
+#define G3S_DIVPL6A_STS		DDIV_PACK(G3S_CLKDIVSTATUS, 20, 1)
+#define G3S_DIVPL6B_STS		DDIV_PACK(G3S_CLKDIVSTATUS, 21, 1)
 #define G3S_DIV_SDHI0_STS	DDIV_PACK(G3S_CLKDIVSTATUS, 24, 1)
 #define G3S_DIV_SDHI1_STS	DDIV_PACK(G3S_CLKDIVSTATUS, 25, 1)
 #define G3S_DIV_SDHI2_STS	DDIV_PACK(G3S_CLKDIVSTATUS, 26, 1)
@@ -170,6 +176,10 @@ static const struct cpg_core_clk r9a08g045_core_clks[] __initconst = {
 	/* Core output clk */
 	DEF_G3S_DIV("I", R9A08G045_CLK_I, CLK_PLL1, DIVPL1A, G3S_DIVPL1A_STS, dtable_1_8,
 		    0, 0, 0, NULL),
+	DEF_G3S_DIV("I2", R9A08G045_CLK_I2, CLK_PLL6_DIV2, G3S_DIVPL6A, G3S_DIVPL6A_STS, 
+		    dtable_1_32, 0, 0, 0, NULL),
+	DEF_G3S_DIV("I3", R9A08G045_CLK_I3, CLK_PLL6_DIV2, G3S_DIVPL6B, G3S_DIVPL6B_STS,
+		    dtable_1_32, 0, 0, 0, NULL),
 	DEF_G3S_DIV("P0", R9A08G045_CLK_P0, CLK_PLL2_DIV2_8, G3S_DIVPL2B, G3S_DIVPL2B_STS,
 		    dtable_1_32, 0, 0, 0, NULL),
 	DEF_G3S_DIV("SD0", R9A08G045_CLK_SD0, CLK_SEL_SDHI0, G3S_DIV_SDHI0, G3S_DIV_SDHI0_STS,
