#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Aug 25 20:32:15 2021
# Process ID: 387434
# Current directory: /home/adg/GitHub/verilog_test
# Command line: vivado
# Log file: /home/adg/GitHub/verilog_test/vivado.log
# Journal file: /home/adg/GitHub/verilog_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/adg/GitHub/verilog_test/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg
source tb_top.tcl
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {500ns} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
add_force {/tb_top/AWREADY} -radix hex {0 0ns}
run 500 ns
run 100 ns
run 100 ns
run 100 ns
remove_forces { {/tb_top/AWREADY} }
run 100 ns
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
add_force {/tb_top/BVALID} -radix hex {1 0ns} -cancel_after 10ns
run 100 ns
add_force {/tb_top/BVALID} -radix hex {1 0ns} -cancel_after 25ns
run 100 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
update_compile_order -fileset sim_1
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
run all
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/adg/GitHub/verilog_test/project_1/tb_top_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
