--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml pwm_simulation.twx pwm_simulation.ncd -o pwm_simulation.twr
pwm_simulation.pcf -ucf aa.ucf

Design file:              pwm_simulation.ncd
Physical constraint file: pwm_simulation.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point counter_q_23 (SLICE_X12Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_0 (FF)
  Destination:          counter_q_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.163ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_0 to counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_0
    SLICE_X12Y24.A5      net (fanout=2)        0.464   counter_q<0>
    SLICE_X12Y24.COUT    Topcya                0.474   counter_q<3>
                                                       Mcount_counter_q_lut<0>_INV_0
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.313   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (1.684ns logic, 0.479ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_4 (FF)
  Destination:          counter_q_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.065ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_4 to counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.525   counter_q<7>
                                                       counter_q_4
    SLICE_X12Y25.A5      net (fanout=2)        0.462   counter_q<4>
    SLICE_X12Y25.COUT    Topcya                0.474   counter_q<7>
                                                       counter_q<4>_rt
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.313   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.591ns logic, 0.474ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_3 (FF)
  Destination:          counter_q_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.993ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_3 to counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_3
    SLICE_X12Y24.D5      net (fanout=2)        0.456   counter_q<3>
    SLICE_X12Y24.COUT    Topcyd                0.312   counter_q<3>
                                                       counter_q<3>_rt
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.313   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (1.522ns logic, 0.471ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_q_24 (SLICE_X12Y30.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_0 (FF)
  Destination:          counter_q_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.159ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_0 to counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_0
    SLICE_X12Y24.A5      net (fanout=2)        0.464   counter_q<0>
    SLICE_X12Y24.COUT    Topcya                0.474   counter_q<3>
                                                       Mcount_counter_q_lut<0>_INV_0
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.093   counter_q<23>
                                                       Mcount_counter_q_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<23>
    SLICE_X12Y30.CLK     Tcinck                0.213   counter_q<24>
                                                       Mcount_counter_q_xor<24>
                                                       counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.677ns logic, 0.482ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_4 (FF)
  Destination:          counter_q_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_4 to counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.525   counter_q<7>
                                                       counter_q_4
    SLICE_X12Y25.A5      net (fanout=2)        0.462   counter_q<4>
    SLICE_X12Y25.COUT    Topcya                0.474   counter_q<7>
                                                       counter_q<4>_rt
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.093   counter_q<23>
                                                       Mcount_counter_q_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<23>
    SLICE_X12Y30.CLK     Tcinck                0.213   counter_q<24>
                                                       Mcount_counter_q_xor<24>
                                                       counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (1.584ns logic, 0.477ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_3 (FF)
  Destination:          counter_q_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_3 to counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_3
    SLICE_X12Y24.D5      net (fanout=2)        0.456   counter_q<3>
    SLICE_X12Y24.COUT    Topcyd                0.312   counter_q<3>
                                                       counter_q<3>_rt
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.093   counter_q<23>
                                                       Mcount_counter_q_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<23>
    SLICE_X12Y30.CLK     Tcinck                0.213   counter_q<24>
                                                       Mcount_counter_q_xor<24>
                                                       counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (1.515ns logic, 0.474ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_q_21 (SLICE_X12Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     81.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_0 (FF)
  Destination:          counter_q_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.153ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_0 to counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_0
    SLICE_X12Y24.A5      net (fanout=2)        0.464   counter_q<0>
    SLICE_X12Y24.COUT    Topcya                0.474   counter_q<3>
                                                       Mcount_counter_q_lut<0>_INV_0
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.303   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (1.674ns logic, 0.479ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_4 (FF)
  Destination:          counter_q_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      2.055ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_4 to counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.525   counter_q<7>
                                                       counter_q_4
    SLICE_X12Y25.A5      net (fanout=2)        0.462   counter_q<4>
    SLICE_X12Y25.COUT    Topcya                0.474   counter_q<7>
                                                       counter_q<4>_rt
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.303   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.581ns logic, 0.474ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_q_3 (FF)
  Destination:          counter_q_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      1.983ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_q_3 to counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   counter_q<3>
                                                       counter_q_3
    SLICE_X12Y24.D5      net (fanout=2)        0.456   counter_q<3>
    SLICE_X12Y24.COUT    Topcyd                0.312   counter_q<3>
                                                       counter_q<3>_rt
                                                       Mcount_counter_q_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.093   counter_q<7>
                                                       Mcount_counter_q_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.093   counter_q<11>
                                                       Mcount_counter_q_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.093   counter_q<15>
                                                       Mcount_counter_q_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.093   counter_q<19>
                                                       Mcount_counter_q_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_counter_q_cy<19>
    SLICE_X12Y29.CLK     Tcinck                0.303   counter_q<23>
                                                       Mcount_counter_q_cy<23>
                                                       counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (1.512ns logic, 0.471ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_q_24 (SLICE_X12Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_q_24 (FF)
  Destination:          counter_q_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_q_24 to counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.234   counter_q<24>
                                                       counter_q_24
    SLICE_X12Y30.A6      net (fanout=2)        0.026   counter_q<24>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.243   counter_q<24>
                                                       counter_q<24>_rt
                                                       Mcount_counter_q_xor<24>
                                                       counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_q_9 (SLICE_X12Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_q_9 (FF)
  Destination:          counter_q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_q_9 to counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.BQ      Tcko                  0.234   counter_q<11>
                                                       counter_q_9
    SLICE_X12Y26.B5      net (fanout=2)        0.066   counter_q<9>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.237   counter_q<11>
                                                       counter_q<9>_rt
                                                       Mcount_counter_q_cy<11>
                                                       counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_q_1 (SLICE_X12Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_q_1 (FF)
  Destination:          counter_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_q_1 to counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.BQ      Tcko                  0.234   counter_q<3>
                                                       counter_q_1
    SLICE_X12Y24.B5      net (fanout=2)        0.067   counter_q<1>
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.237   counter_q<3>
                                                       counter_q<1>_rt
                                                       Mcount_counter_q_cy<3>
                                                       counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 80.667ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.853ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_q<3>/CLK
  Logical resource: counter_q_0/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.853ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_q<3>/CLK
  Logical resource: counter_q_1/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.198|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 15:20:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



