INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2018.3/bin/clk_2/clk_2.srcs/sources_1/new/clk_changer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_changer
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2018.3/bin/clk_2/clk_2.srcs/sim_1/new/clk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sim
