
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  0800e77c  0800e77c  0001e77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800edfc  0800edfc  0002063c  2**0
                  CONTENTS
  4 .ARM          00000008  0800edfc  0800edfc  0001edfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee04  0800ee04  0002063c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee04  0800ee04  0001ee04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee08  0800ee08  0001ee08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000063c  20000000  0800ee0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000065a0  2000063c  0800f448  0002063c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006bdc  0800f448  00026bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002063c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025a1d  00000000  00000000  0002066c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005280  00000000  00000000  00046089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f68  00000000  00000000  0004b310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d70  00000000  00000000  0004d278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3c1  00000000  00000000  0004efe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024a8b  00000000  00000000  0006b3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e4fa  00000000  00000000  0008fe34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012e32e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008944  00000000  00000000  0012e380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000063c 	.word	0x2000063c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e764 	.word	0x0800e764

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000640 	.word	0x20000640
 80001dc:	0800e764 	.word	0x0800e764

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f002 fb5a 	bl	8002c78 <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000065c 	.word	0x2000065c

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f002 fc35 	bl	8002e6c <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000065c 	.word	0x2000065c

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f002 fb17 	bl	8002c78 <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f001 ff0f 	bl	8002478 <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000065c 	.word	0x2000065c

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f002 fbe3 	bl	8002e6c <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f001 fee1 	bl	8002478 <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	2000065c 	.word	0x2000065c

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f001 fe71 	bl	8002478 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR);
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH,&result[1]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f002 f8eb 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f002 f8e6 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f001 fe41 	bl	8002478 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f002 f8de 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f001 fe39 	bl	8002478 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	//SET_ANTGAIN();
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	//MFRC_REGW(TModeReg,0x80); //timer starts automatically after every transmission
	//MFRC_REGW(TPrescalerRegLO,0xA9); //Set prescaler to 169 => f_timer=40kHz, use this for timeouts
	//MFRC_REGW(TReloadHI,0x03); //Set reload counter to 4000 => 100ms timeout
	//MFRC_REGW(TReloadLO,0xE8);
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);


	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f001 fde3 	bl	8002478 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000908:	2352      	movs	r3, #82	; 0x52
 800090a:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	200e      	movs	r0, #14
 8000910:	f7ff fef9 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000914:	f107 000f 	add.w	r0, r7, #15
 8000918:	2307      	movs	r3, #7
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2302      	movs	r3, #2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	2101      	movs	r1, #1
 8000922:	f7ff ff8b 	bl	800083c <MFRC_TRANSCEIVE>
 8000926:	4603      	mov	r3, r0
 8000928:	2bcc      	cmp	r3, #204	; 0xcc
 800092a:	d001      	beq.n	8000930 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 800092c:	23aa      	movs	r3, #170	; 0xaa
 800092e:	e000      	b.n	8000932 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000930:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000940:	2350      	movs	r3, #80	; 0x50
 8000942:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000944:	f107 0208 	add.w	r2, r7, #8
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff02 	bl	8000758 <CALC_CRC>
 8000954:	4603      	mov	r3, r0
 8000956:	2bcc      	cmp	r3, #204	; 0xcc
 8000958:	d001      	beq.n	800095e <MFRC_HALTA+0x24>
		return(CRC_ERR);
 800095a:	23ee      	movs	r3, #238	; 0xee
 800095c:	e013      	b.n	8000986 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	3302      	adds	r3, #2
 8000964:	893a      	ldrh	r2, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000968:	1dfa      	adds	r2, r7, #7
 800096a:	f107 000c 	add.w	r0, r7, #12
 800096e:	2300      	movs	r3, #0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2104      	movs	r1, #4
 8000976:	f7ff ff61 	bl	800083c <MFRC_TRANSCEIVE>
 800097a:	4603      	mov	r3, r0
 800097c:	2bcc      	cmp	r3, #204	; 0xcc
 800097e:	d001      	beq.n	8000984 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000980:	23aa      	movs	r3, #170	; 0xaa
 8000982:	e000      	b.n	8000986 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000984:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af02      	add	r7, sp, #8
 8000994:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000996:	f242 0393 	movw	r3, #8339	; 0x2093
 800099a:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	200e      	movs	r0, #14
 80009a0:	f7ff feb1 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009a4:	f107 000c 	add.w	r0, r7, #12
 80009a8:	2300      	movs	r3, #0
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2305      	movs	r3, #5
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	2102      	movs	r1, #2
 80009b2:	f7ff ff43 	bl	800083c <MFRC_TRANSCEIVE>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2bcc      	cmp	r3, #204	; 0xcc
 80009ba:	d001      	beq.n	80009c0 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 80009bc:	23aa      	movs	r3, #170	; 0xaa
 80009be:	e000      	b.n	80009c2 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 80009c0:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b088      	sub	sp, #32
 80009ce:	af02      	add	r7, sp, #8
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 80009d4:	f247 0393 	movw	r3, #28819	; 0x7093
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	3302      	adds	r3, #2
 80009ea:	2205      	movs	r2, #5
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f00d fa26 	bl	800de40 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 80009f4:	f107 0208 	add.w	r2, r7, #8
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2107      	movs	r1, #7
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff feaa 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	3307      	adds	r3, #7
 8000a0a:	893a      	ldrh	r2, [r7, #8]
 8000a0c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a0e:	f107 000c 	add.w	r0, r7, #12
 8000a12:	2300      	movs	r3, #0
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2303      	movs	r3, #3
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	2109      	movs	r1, #9
 8000a1c:	f7ff ff0e 	bl	800083c <MFRC_TRANSCEIVE>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2bcc      	cmp	r3, #204	; 0xcc
 8000a24:	d001      	beq.n	8000a2a <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000a26:	23aa      	movs	r3, #170	; 0xaa
 8000a28:	e000      	b.n	8000a2c <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000a2a:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 8000a3c:	f242 0395 	movw	r3, #8341	; 0x2095
 8000a40:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	200e      	movs	r0, #14
 8000a46:	f7ff fe5e 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000a4a:	f107 000c 	add.w	r0, r7, #12
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2305      	movs	r3, #5
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2102      	movs	r1, #2
 8000a58:	f7ff fef0 	bl	800083c <MFRC_TRANSCEIVE>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2bcc      	cmp	r3, #204	; 0xcc
 8000a60:	d001      	beq.n	8000a66 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8000a62:	23aa      	movs	r3, #170	; 0xaa
 8000a64:	e000      	b.n	8000a68 <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8000a66:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 8000a7a:	f247 0395 	movw	r3, #28821	; 0x7095
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	3302      	adds	r3, #2
 8000a90:	2205      	movs	r2, #5
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00d f9d3 	bl	800de40 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a9a:	f107 0208 	add.w	r2, r7, #8
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2107      	movs	r1, #7
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe57 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	3307      	adds	r3, #7
 8000ab0:	893a      	ldrh	r2, [r7, #8]
 8000ab2:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000ab4:	f107 000c 	add.w	r0, r7, #12
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2303      	movs	r3, #3
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	2109      	movs	r1, #9
 8000ac2:	f7ff febb 	bl	800083c <MFRC_TRANSCEIVE>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2bcc      	cmp	r3, #204	; 0xcc
 8000aca:	d001      	beq.n	8000ad0 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000acc:	23aa      	movs	r3, #170	; 0xaa
 8000ace:	e000      	b.n	8000ad2 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000ad0:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  MFRC_ANTICOL1(ANTICOL1);
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff52 	bl	800098e <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b88      	cmp	r3, #136	; 0x88
 8000aee:	d001      	beq.n	8000af4 <PICC_Select+0x1a>
		  return(PCD_COMM_ERR);
 8000af0:	23aa      	movs	r3, #170	; 0xaa
 8000af2:	e01e      	b.n	8000b32 <PICC_Select+0x58>
	  }
	  HAL_Delay(10);
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fcbf 	bl	8002478 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff60 	bl	80009ca <MFRC_SEL1>
	  HAL_Delay(10);
 8000b0a:	200a      	movs	r0, #10
 8000b0c:	f001 fcb4 	bl	8002478 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ff8e 	bl	8000a34 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 fcad 	bl	8002478 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000b1e:	463a      	mov	r2, r7
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa3 	bl	8000a70 <MFRC_SEL2>
	  HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f001 fca4 	bl	8002478 <HAL_Delay>
	  return(PCD_OK);
 8000b30:	23cc      	movs	r3, #204	; 0xcc
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff febf 	bl	80008c6 <MFRC_REQA>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b4c:	d001      	beq.n	8000b52 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000b4e:	23aa      	movs	r3, #170	; 0xaa
 8000b50:	e005      	b.n	8000b5e <PICC_CHECK+0x24>
	}

	else{
		if(ATQA[0]!=ULTRA_ATQA){
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	2b44      	cmp	r3, #68	; 0x44
 8000b56:	d001      	beq.n	8000b5c <PICC_CHECK+0x22>
			return(PCD_COMM_ERR);
 8000b58:	23aa      	movs	r3, #170	; 0xaa
 8000b5a:	e000      	b.n	8000b5e <PICC_CHECK+0x24>
		}
		else{
			return(PCD_OK);
 8000b5c:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af02      	add	r7, sp, #8
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	6039      	str	r1, [r7, #0]
 8000b70:	71fb      	strb	r3, [r7, #7]

		uint8_t transaction[4]={ULTRA_READ,addr};
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	2330      	movs	r3, #48	; 0x30
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	737b      	strb	r3, [r7, #13]
		uint8_t CRC_val[2];

		CALC_CRC(transaction, 2, CRC_val);
 8000b7e:	f107 0208 	add.w	r2, r7, #8
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fde5 	bl	8000758 <CALC_CRC>


		memcpy(transaction+2,CRC_val,2);
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	3302      	adds	r3, #2
 8000b94:	893a      	ldrh	r2, [r7, #8]
 8000b96:	801a      	strh	r2, [r3, #0]

		if(MFRC_TRANSCEIVE(transaction, 4, data, 18, 0)!=PCD_OK){
 8000b98:	f107 000c 	add.w	r0, r7, #12
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	f7ff fe49 	bl	800083c <MFRC_TRANSCEIVE>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2bcc      	cmp	r3, #204	; 0xcc
 8000bae:	d001      	beq.n	8000bb4 <UL_READ+0x4e>
			return(PCD_COMM_ERR);
 8000bb0:	23aa      	movs	r3, #170	; 0xaa
 8000bb2:	e000      	b.n	8000bb6 <UL_READ+0x50>
		}

		else{
			return(PCD_OK);
 8000bb4:	23cc      	movs	r3, #204	; 0xcc
		}
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Print>:
	else{
		return(PCD_OK);
	}
}

void Print(char* mess){
 8000bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	466b      	mov	r3, sp
 8000bca:	461e      	mov	r6, r3
	char send[strlen(mess)];
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb07 	bl	80001e0 <strlen>
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	4688      	mov	r8, r1
 8000bde:	4699      	mov	r9, r3
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	460c      	mov	r4, r1
 8000bf8:	461d      	mov	r5, r3
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f04f 0300 	mov.w	r3, #0
 8000c02:	00eb      	lsls	r3, r5, #3
 8000c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c08:	00e2      	lsls	r2, r4, #3
 8000c0a:	1dcb      	adds	r3, r1, #7
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	ebad 0d03 	sub.w	sp, sp, r3
 8000c14:	466b      	mov	r3, sp
 8000c16:	3300      	adds	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	memcpy(send,mess,strlen(mess));
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fae0 	bl	80001e0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68b8      	ldr	r0, [r7, #8]
 8000c28:	f00d f90a 	bl	800de40 <memcpy>
	CDC_Transmit_FS(send, strlen(mess));
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fad7 	bl	80001e0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f00c fc75 	bl	800d528 <CDC_Transmit_FS>
	HAL_Delay(10);
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f001 fc1a 	bl	8002478 <HAL_Delay>
 8000c44:	46b5      	mov	sp, r6
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c50 <DumpINFO>:
 * Function to dump data to serial terminal
 *
 * @param data: Destination array for card data
 * */
uint8_t WUPA=0;
PCD_StatusTypeDef DumpINFO(uint8_t* data){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b090      	sub	sp, #64	; 0x40
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
	  uint8_t ATQA[2];
	  if(WUPA==1){
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <DumpINFO+0x198>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d15d      	bne.n	8000d1c <DumpINFO+0xcc>
		 if(PICC_Select()!=PCD_OK){
 8000c60:	f7ff ff3b 	bl	8000ada <PICC_Select>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2bcc      	cmp	r3, #204	; 0xcc
 8000c68:	d007      	beq.n	8000c7a <DumpINFO+0x2a>
			 Print("ERROR No PICC Found\r\n");
 8000c6a:	4860      	ldr	r0, [pc, #384]	; (8000dec <DumpINFO+0x19c>)
 8000c6c:	f7ff ffa7 	bl	8000bbe <Print>
			 WUPA=0;
 8000c70:	4b5d      	ldr	r3, [pc, #372]	; (8000de8 <DumpINFO+0x198>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
			 return(PCD_COMM_ERR);
 8000c76:	23aa      	movs	r3, #170	; 0xaa
 8000c78:	e0b2      	b.n	8000de0 <DumpINFO+0x190>
		 }
		 else{
			 HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 fbfc 	bl	8002478 <HAL_Delay>
				Print("    BYTE\r\n");
 8000c80:	485b      	ldr	r0, [pc, #364]	; (8000df0 <DumpINFO+0x1a0>)
 8000c82:	f7ff ff9c 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000c86:	485b      	ldr	r0, [pc, #364]	; (8000df4 <DumpINFO+0x1a4>)
 8000c88:	f7ff ff99 	bl	8000bbe <Print>
				Print("        \r\n");
 8000c8c:	485a      	ldr	r0, [pc, #360]	; (8000df8 <DumpINFO+0x1a8>)
 8000c8e:	f7ff ff96 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000c92:	2300      	movs	r3, #0
 8000c94:	637b      	str	r3, [r7, #52]	; 0x34
 8000c96:	e033      	b.n	8000d00 <DumpINFO+0xb0>
					UL_READ(i, data);
 8000c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff ff61 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	2b0c      	cmp	r3, #12
 8000cac:	dc25      	bgt.n	8000cfa <DumpINFO+0xaa>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461c      	mov	r4, r3
 8000cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cba:	3301      	adds	r3, #1
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd2:	3303      	adds	r3, #3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f107 0018 	add.w	r0, r7, #24
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	9100      	str	r1, [sp, #0]
 8000ce2:	462b      	mov	r3, r5
 8000ce4:	4622      	mov	r2, r4
 8000ce6:	4945      	ldr	r1, [pc, #276]	; (8000dfc <DumpINFO+0x1ac>)
 8000ce8:	f00d f9b0 	bl	800e04c <siprintf>
						Print(mess);
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff64 	bl	8000bbe <Print>
						return(PCD_OK);
 8000cf6:	23cc      	movs	r3, #204	; 0xcc
 8000cf8:	e072      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
 8000d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	ddc8      	ble.n	8000c98 <DumpINFO+0x48>
					}
				}

			 MFRC_HALTA();
 8000d06:	f7ff fe18 	bl	800093a <MFRC_HALTA>
			 MFRC_WUPA(ATQA);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fdf6 	bl	8000900 <MFRC_WUPA>
			 WUPA=1;
 8000d14:	4b34      	ldr	r3, [pc, #208]	; (8000de8 <DumpINFO+0x198>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e061      	b.n	8000de0 <DumpINFO+0x190>
		 }

	  }
	  else{
		  if(PICC_CHECK()!=PCD_OK){
 8000d1c:	f7ff ff0d 	bl	8000b3a <PICC_CHECK>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2bcc      	cmp	r3, #204	; 0xcc
 8000d24:	d007      	beq.n	8000d36 <DumpINFO+0xe6>
		  		  Print("ERROR No PICC Found\r\n");
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <DumpINFO+0x19c>)
 8000d28:	f7ff ff49 	bl	8000bbe <Print>
		  		  WUPA=0;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <DumpINFO+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
		  		return(PCD_COMM_ERR);
 8000d32:	23aa      	movs	r3, #170	; 0xaa
 8000d34:	e054      	b.n	8000de0 <DumpINFO+0x190>
		  }

		  else{
			  HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f001 fb9e 	bl	8002478 <HAL_Delay>
			  PICC_Select();
 8000d3c:	f7ff fecd 	bl	8000ada <PICC_Select>
			  HAL_Delay(10);
 8000d40:	200a      	movs	r0, #10
 8000d42:	f001 fb99 	bl	8002478 <HAL_Delay>
				Print("    BYTE\r\n");
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <DumpINFO+0x1a0>)
 8000d48:	f7ff ff39 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000d4c:	4829      	ldr	r0, [pc, #164]	; (8000df4 <DumpINFO+0x1a4>)
 8000d4e:	f7ff ff36 	bl	8000bbe <Print>
				Print("        \r\n");
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <DumpINFO+0x1a8>)
 8000d54:	f7ff ff33 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8000d5c:	e033      	b.n	8000dc6 <DumpINFO+0x176>
					UL_READ(i, data);
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fefe 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	dc25      	bgt.n	8000dc0 <DumpINFO+0x170>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461c      	mov	r4, r3
 8000d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461d      	mov	r5, r3
 8000d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d98:	3303      	adds	r3, #3
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9100      	str	r1, [sp, #0]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	4913      	ldr	r1, [pc, #76]	; (8000dfc <DumpINFO+0x1ac>)
 8000dae:	f00d f94d 	bl	800e04c <siprintf>
						Print(mess);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff01 	bl	8000bbe <Print>
						return(PCD_OK);
 8000dbc:	23cc      	movs	r3, #204	; 0xcc
 8000dbe:	e00f      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
 8000dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	ddc8      	ble.n	8000d5e <DumpINFO+0x10e>
					}
				}

			  MFRC_HALTA();
 8000dcc:	f7ff fdb5 	bl	800093a <MFRC_HALTA>
			  MFRC_WUPA(ATQA);
 8000dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd93 	bl	8000900 <MFRC_WUPA>
			  WUPA=1;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <DumpINFO+0x198>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
	  }




}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3738      	adds	r7, #56	; 0x38
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bdb0      	pop	{r4, r5, r7, pc}
 8000de8:	20000658 	.word	0x20000658
 8000dec:	0800e848 	.word	0x0800e848
 8000df0:	0800e860 	.word	0x0800e860
 8000df4:	0800e86c 	.word	0x0800e86c
 8000df8:	0800e878 	.word	0x0800e878
 8000dfc:	0800e884 	.word	0x0800e884

08000e00 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000e06:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000e08:	463b      	mov	r3, r7
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00d f823 	bl	800de5c <memset>
	OLED_FLUSH(zeros);
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f87b 	bl	8000f14 <OLED_FLUSH>

}
 8000e1e:	bf00      	nop
 8000e20:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <OLED_cmd+0x68>)
 8000e3c:	f001 fdbe 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2102      	movs	r1, #2
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <OLED_cmd+0x6c>)
 8000e46:	f001 fdb9 	bl	80029bc <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	2201      	movs	r2, #1
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <OLED_cmd+0x70>)
 8000e56:	f004 fd44 	bl	80058e2 <HAL_SPI_Transmit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d009      	beq.n	8000e74 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <OLED_cmd+0x68>)
 8000e66:	f001 fda9 	bl	80029bc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 fb04 	bl	8002478 <HAL_Delay>
		return(HAL_ERROR);
 8000e70:	2301      	movs	r3, #1
 8000e72:	e008      	b.n	8000e86 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <OLED_cmd+0x68>)
 8000e7a:	f001 fd9f 	bl	80029bc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f001 fafa 	bl	8002478 <HAL_Delay>
		return(HAL_OK);
 8000e84:	2300      	movs	r3, #0
	}

}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400
 8000e98:	200006b0 	.word	0x200006b0

08000e9c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <OLED_data+0x6c>)
 8000eae:	f001 fd85 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4815      	ldr	r0, [pc, #84]	; (8000f0c <OLED_data+0x70>)
 8000eb8:	f001 fd80 	bl	80029bc <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4812      	ldr	r0, [pc, #72]	; (8000f10 <OLED_data+0x74>)
 8000ec8:	f004 fd0b 	bl	80058e2 <HAL_SPI_Transmit>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <OLED_data+0x70>)
 8000ed8:	f001 fd70 	bl	80029bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <OLED_data+0x6c>)
 8000ee2:	f001 fd6b 	bl	80029bc <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00a      	b.n	8000f00 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2102      	movs	r1, #2
 8000eee:	4807      	ldr	r0, [pc, #28]	; (8000f0c <OLED_data+0x70>)
 8000ef0:	f001 fd64 	bl	80029bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <OLED_data+0x6c>)
 8000efa:	f001 fd5f 	bl	80029bc <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000efe:	2300      	movs	r3, #0
	}



}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	200006b0 	.word	0x200006b0

08000f14 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e023      	b.n	8000f6a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3b50      	subs	r3, #80	; 0x50
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff7c 	bl	8000e28 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff ff79 	bl	8000e28 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff ff76 	bl	8000e28 <OLED_cmd>
		for(int i=0;i<128;i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	e00d      	b.n	8000f5e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	01da      	lsls	r2, r3, #7
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffa2 	bl	8000e9c <OLED_data>
		for(int i=0;i<128;i++){
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	ddee      	ble.n	8000f42 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	ddd8      	ble.n	8000f22 <OLED_FLUSH+0xe>
		}


	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <SCREEN_INIT>:
 * @param data: Array of strings that form the basis of the screen
 *
 * @param seldata: Array of data on where to place select arrow "->"
 * */

void SCREEN_INIT(Screen* screen,int datasize,int selsize,char** data,uint8_t (*dataloc)[2],uint8_t (*seldata)[2]){
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	603b      	str	r3, [r7, #0]

    screen->datsize=datasize;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
    screen->selsize=selsize;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	605a      	str	r2, [r3, #4]
    screen->data=(char**)malloc((screen->datsize)*sizeof(char*));
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00c ff40 	bl	800de20 <malloc>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	609a      	str	r2, [r3, #8]
    screen->dataloc=(uint8_t (*)[2])malloc(screen->datsize*sizeof(uint8_t*));
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00c ff36 	bl	800de20 <malloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	60da      	str	r2, [r3, #12]
    screen->seldata=(uint8_t (*)[2])malloc(screen->selsize*sizeof(uint8_t*));
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00c ff2c 	bl	800de20 <malloc>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	611a      	str	r2, [r3, #16]

    for(int j=0;j<screen->datsize;j++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	e024      	b.n	8001020 <SCREEN_INIT+0xa6>
        screen->data[j]=malloc((strlen(data[j])+1)*sizeof(char));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff f8fd 	bl	80001e0 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	18d4      	adds	r4, r2, r3
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	f00c ff13 	bl	800de20 <malloc>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6023      	str	r3, [r4, #0]
        strcpy(screen->data[j],data[j]);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	4413      	add	r3, r2
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	f00d f839 	bl	800e08c <strcpy>
    for(int j=0;j<screen->datsize;j++){
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	429a      	cmp	r2, r3
 8001028:	dbd5      	blt.n	8000fd6 <SCREEN_INIT+0x5c>
    }

    memcpy(screen->dataloc,dataloc,datasize*2);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	68d8      	ldr	r0, [r3, #12]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	461a      	mov	r2, r3
 8001034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001036:	f00c ff03 	bl	800de40 <memcpy>
    memcpy(screen->seldata,seldata,selsize*2);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6918      	ldr	r0, [r3, #16]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	461a      	mov	r2, r3
 8001044:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001046:	f00c fefb 	bl	800de40 <memcpy>

}
 800104a:	bf00      	nop
 800104c:	371c      	adds	r7, #28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd90      	pop	{r4, r7, pc}
	...

08001054 <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8001054:	b5b0      	push	{r4, r5, r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 800105a:	2201      	movs	r2, #1
 800105c:	2110      	movs	r1, #16
 800105e:	482f      	ldr	r0, [pc, #188]	; (800111c <OLED_INIT+0xc8>)
 8001060:	f001 fcac 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8001064:	2201      	movs	r2, #1
 8001066:	2108      	movs	r1, #8
 8001068:	482c      	ldr	r0, [pc, #176]	; (800111c <OLED_INIT+0xc8>)
 800106a:	f001 fca7 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2102      	movs	r1, #2
 8001072:	482b      	ldr	r0, [pc, #172]	; (8001120 <OLED_INIT+0xcc>)
 8001074:	f001 fca2 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001078:	2064      	movs	r0, #100	; 0x64
 800107a:	f001 f9fd 	bl	8002478 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2108      	movs	r1, #8
 8001082:	4826      	ldr	r0, [pc, #152]	; (800111c <OLED_INIT+0xc8>)
 8001084:	f001 fc9a 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001088:	2064      	movs	r0, #100	; 0x64
 800108a:	f001 f9f5 	bl	8002478 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	2108      	movs	r1, #8
 8001092:	4822      	ldr	r0, [pc, #136]	; (800111c <OLED_INIT+0xc8>)
 8001094:	f001 fc92 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001098:	2064      	movs	r0, #100	; 0x64
 800109a:	f001 f9ed 	bl	8002478 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <OLED_INIT+0xd0>)
 80010a0:	463c      	mov	r4, r7
 80010a2:	461d      	mov	r5, r3
 80010a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ac:	c403      	stmia	r4!, {r0, r1}
 80010ae:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
 80010b4:	e00c      	b.n	80010d0 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 80010b6:	463a      	mov	r2, r7
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	4413      	add	r3, r2
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff feb2 	bl	8000e28 <OLED_cmd>
		HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f001 f9d7 	bl	8002478 <HAL_Delay>
	for(int i=0;i<25;i++){
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	3301      	adds	r3, #1
 80010ce:	61fb      	str	r3, [r7, #28]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	2b18      	cmp	r3, #24
 80010d4:	ddef      	ble.n	80010b6 <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 80010d6:	20a7      	movs	r0, #167	; 0xa7
 80010d8:	f7ff fea6 	bl	8000e28 <OLED_cmd>
	OLED_FLUSH(HVE);
 80010dc:	4812      	ldr	r0, [pc, #72]	; (8001128 <OLED_INIT+0xd4>)
 80010de:	f7ff ff19 	bl	8000f14 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 80010e2:	20af      	movs	r0, #175	; 0xaf
 80010e4:	f7ff fea0 	bl	8000e28 <OLED_cmd>
	HAL_Delay(1000);
 80010e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ec:	f001 f9c4 	bl	8002478 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 80010f0:	20ae      	movs	r0, #174	; 0xae
 80010f2:	f7ff fe99 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 f9be 	bl	8002478 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 80010fc:	20a6      	movs	r0, #166	; 0xa6
 80010fe:	f7ff fe93 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 8001102:	200a      	movs	r0, #10
 8001104:	f001 f9b8 	bl	8002478 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001108:	20af      	movs	r0, #175	; 0xaf
 800110a:	f7ff fe8d 	bl	8000e28 <OLED_cmd>
	OLED_Clear();
 800110e:	f7ff fe77 	bl	8000e00 <OLED_Clear>


}
 8001112:	bf00      	nop
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bdb0      	pop	{r4, r5, r7, pc}
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	0800e964 	.word	0x0800e964
 8001128:	20000000 	.word	0x20000000

0800112c <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8001138:	2005      	movs	r0, #5
 800113a:	f00c fe71 	bl	800de20 <malloc>
 800113e:	4603      	mov	r3, r0
 8001140:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	e013      	b.n	8001170 <OLED_InvChar+0x44>
			temp[i]=~(ASCII[(uint8_t)character-0x20][i]);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f1a3 0220 	sub.w	r2, r3, #32
 800114e:	490e      	ldr	r1, [pc, #56]	; (8001188 <OLED_InvChar+0x5c>)
 8001150:	4613      	mov	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4413      	add	r3, r2
 8001156:	18ca      	adds	r2, r1, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4413      	add	r3, r2
 800115c:	781a      	ldrb	r2, [r3, #0]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	440b      	add	r3, r1
 8001164:	43d2      	mvns	r2, r2
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b05      	cmp	r3, #5
 8001174:	dde8      	ble.n	8001148 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 8001176:	2205      	movs	r2, #5
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	6838      	ldr	r0, [r7, #0]
 800117c:	f00c fe60 	bl	800de40 <memcpy>
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	0800eb08 	.word	0x0800eb08

0800118c <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	4604      	mov	r4, r0
 8001194:	4608      	mov	r0, r1
 8001196:	4611      	mov	r1, r2
 8001198:	461a      	mov	r2, r3
 800119a:	4623      	mov	r3, r4
 800119c:	71fb      	strb	r3, [r7, #7]
 800119e:	4603      	mov	r3, r0
 80011a0:	71bb      	strb	r3, [r7, #6]
 80011a2:	460b      	mov	r3, r1
 80011a4:	717b      	strb	r3, [r7, #5]
 80011a6:	4613      	mov	r3, r2
 80011a8:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	3b50      	subs	r3, #80	; 0x50
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe39 	bl	8000e28 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80011b6:	79bb      	ldrb	r3, [r7, #6]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fe32 	bl	8000e28 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	091b      	lsrs	r3, r3, #4
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f043 0310 	orr.w	r3, r3, #16
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe29 	bl	8000e28 <OLED_cmd>
	uint8_t* data=malloc(6);
 80011d6:	2006      	movs	r0, #6
 80011d8:	f00c fe22 	bl	800de20 <malloc>
 80011dc:	4603      	mov	r3, r0
 80011de:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 80011e0:	793b      	ldrb	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 80011e6:	797b      	ldrb	r3, [r7, #5]
 80011e8:	f1a3 0220 	sub.w	r2, r3, #32
 80011ec:	4613      	mov	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <OLED_drawChar+0x98>)
 80011f4:	4413      	add	r3, r2
 80011f6:	2205      	movs	r2, #5
 80011f8:	4619      	mov	r1, r3
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f00c fe20 	bl	800de40 <memcpy>
 8001200:	e004      	b.n	800120c <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001202:	797b      	ldrb	r3, [r7, #5]
 8001204:	68f9      	ldr	r1, [r7, #12]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff90 	bl	800112c <OLED_InvChar>
	}

	*(data+5)=0x00;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	3305      	adds	r3, #5
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001214:	2106      	movs	r1, #6
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff fe40 	bl	8000e9c <OLED_data>

	}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	0800eb08 	.word	0x0800eb08

08001228 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	603a      	str	r2, [r7, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	460b      	mov	r3, r1
 8001238:	71bb      	strb	r3, [r7, #6]
 800123a:	4613      	mov	r3, r2
 800123c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e014      	b.n	800126e <OLED_Printlin+0x46>

			OLED_drawChar(page, col+(i*6), string[i],invert);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	0052      	lsls	r2, r2, #1
 800124c:	4413      	add	r3, r2
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	b2da      	uxtb	r2, r3
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	4413      	add	r3, r2
 8001256:	b2d9      	uxtb	r1, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	4413      	add	r3, r2
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	797b      	ldrb	r3, [r7, #5]
 8001262:	79f8      	ldrb	r0, [r7, #7]
 8001264:	f7ff ff92 	bl	800118c <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	6838      	ldr	r0, [r7, #0]
 8001270:	f7fe ffb6 	bl	80001e0 <strlen>
 8001274:	4602      	mov	r2, r0
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8e3      	bhi.n	8001244 <OLED_Printlin+0x1c>


	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001286:	b580      	push	{r7, lr}
 8001288:	b084      	sub	sp, #16
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	6039      	str	r1, [r7, #0]
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	4613      	mov	r3, r2
 8001294:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 8001296:	6838      	ldr	r0, [r7, #0]
 8001298:	f7fe ffa2 	bl	80001e0 <strlen>
 800129c:	4603      	mov	r3, r0
 800129e:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	0fda      	lsrs	r2, r3, #31
 80012a4:	4413      	add	r3, r2
 80012a6:	105b      	asrs	r3, r3, #1
 80012a8:	425b      	negs	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	4613      	mov	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	3340      	adds	r3, #64	; 0x40
 80012b6:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	b2d9      	uxtb	r1, r3
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	79f8      	ldrb	r0, [r7, #7]
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	f7ff ffb1 	bl	8001228 <OLED_Printlin>
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b094      	sub	sp, #80	; 0x50
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 80012d6:	2320      	movs	r3, #32
 80012d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 80012dc:	2300      	movs	r3, #0
 80012de:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 80012ec:	2300      	movs	r3, #0
 80012ee:	643b      	str	r3, [r7, #64]	; 0x40
 80012f0:	e018      	b.n	8001324 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 80012f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80012f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012f6:	4413      	add	r3, r2
 80012f8:	461a      	mov	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b20      	cmp	r3, #32
 8001302:	d10b      	bne.n	800131c <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001306:	b2d9      	uxtb	r1, r3
 8001308:	f107 020c 	add.w	r2, r7, #12
 800130c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800130e:	4413      	add	r3, r2
 8001310:	460a      	mov	r2, r1
 8001312:	701a      	strb	r2, [r3, #0]
	                i++;
 8001314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001316:	3301      	adds	r3, #1
 8001318:	64fb      	str	r3, [r7, #76]	; 0x4c
 800131a:	e000      	b.n	800131e <OLED_Print+0x50>
	            }
	            else{
	                continue;
 800131c:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800131e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001320:	3301      	adds	r3, #1
 8001322:	643b      	str	r3, [r7, #64]	; 0x40
 8001324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001326:	2b15      	cmp	r3, #21
 8001328:	dde3      	ble.n	80012f2 <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 800132a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b20      	cmp	r3, #32
 8001334:	d102      	bne.n	800133c <OLED_Print+0x6e>
	            last_ind++;
 8001336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001338:	3301      	adds	r3, #1
 800133a:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 800133c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff4c 	bl	80001e0 <strlen>
 8001348:	4603      	mov	r3, r0
 800134a:	2b15      	cmp	r3, #21
 800134c:	d828      	bhi.n	80013a0 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 800134e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	4413      	add	r3, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f7fe ff43 	bl	80001e0 <strlen>
 800135a:	4603      	mov	r3, r0
 800135c:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800135e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	18d1      	adds	r1, r2, r3
 8001364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	4618      	mov	r0, r3
 800136c:	f00c fe96 	bl	800e09c <strncpy>
	            memset(thisline+linend,fill,21-linend);
 8001370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001372:	f107 0220 	add.w	r2, r7, #32
 8001376:	18d0      	adds	r0, r2, r3
 8001378:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800137c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800137e:	f1c3 0315 	rsb	r3, r3, #21
 8001382:	461a      	mov	r2, r3
 8001384:	f00c fd6a 	bl	800de5c <memset>
	            thisline[21]=' ';
 8001388:	2320      	movs	r3, #32
 800138a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 800138e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001390:	b2d8      	uxtb	r0, r3
 8001392:	f107 0220 	add.w	r2, r7, #32
 8001396:	2300      	movs	r3, #0
 8001398:	2102      	movs	r1, #2
 800139a:	f7ff ff45 	bl	8001228 <OLED_Printlin>




	    }
}
 800139e:	e05e      	b.n	800145e <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80013a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013a2:	3314      	adds	r3, #20
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	4413      	add	r3, r2
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b20      	cmp	r3, #32
 80013ac:	d03a      	beq.n	8001424 <OLED_Print+0x156>
 80013ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013b0:	3315      	adds	r3, #21
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b20      	cmp	r3, #32
 80013ba:	d033      	beq.n	8001424 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80013bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	18d1      	adds	r1, r2, r3
 80013c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013c4:	3b01      	subs	r3, #1
 80013c6:	3350      	adds	r3, #80	; 0x50
 80013c8:	443b      	add	r3, r7
 80013ca:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013ce:	461a      	mov	r2, r3
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	4618      	mov	r0, r3
 80013d6:	f00c fe61 	bl	800e09c <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 80013da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013dc:	3b01      	subs	r3, #1
 80013de:	3350      	adds	r3, #80	; 0x50
 80013e0:	443b      	add	r3, r7
 80013e2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013e6:	461a      	mov	r2, r3
 80013e8:	f107 0320 	add.w	r3, r7, #32
 80013ec:	1898      	adds	r0, r3, r2
 80013ee:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80013f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013f4:	3b01      	subs	r3, #1
 80013f6:	3350      	adds	r3, #80	; 0x50
 80013f8:	443b      	add	r3, r7
 80013fa:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80013fe:	f1c3 0315 	rsb	r3, r3, #21
 8001402:	461a      	mov	r2, r3
 8001404:	f00c fd2a 	bl	800de5c <memset>
	            thisline[21]=' ';
 8001408:	2320      	movs	r3, #32
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 800140e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001410:	3b01      	subs	r3, #1
 8001412:	3350      	adds	r3, #80	; 0x50
 8001414:	443b      	add	r3, r7
 8001416:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800141a:	461a      	mov	r2, r3
 800141c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800141e:	4413      	add	r3, r2
 8001420:	64bb      	str	r3, [r7, #72]	; 0x48
 8001422:	e00e      	b.n	8001442 <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	18d1      	adds	r1, r2, r3
 800142a:	f107 0320 	add.w	r3, r7, #32
 800142e:	2215      	movs	r2, #21
 8001430:	4618      	mov	r0, r3
 8001432:	f00c fe33 	bl	800e09c <strncpy>
	            thisline[21]=' ';
 8001436:	2320      	movs	r3, #32
 8001438:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 800143c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800143e:	3315      	adds	r3, #21
 8001440:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 8001442:	2300      	movs	r3, #0
 8001444:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 8001446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001448:	b2d8      	uxtb	r0, r3
 800144a:	f107 0220 	add.w	r2, r7, #32
 800144e:	2300      	movs	r3, #0
 8001450:	2102      	movs	r1, #2
 8001452:	f7ff fee9 	bl	8001228 <OLED_Printlin>
	        line++;
 8001456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001458:	3301      	adds	r3, #1
 800145a:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 800145c:	e746      	b.n	80012ec <OLED_Print+0x1e>
}
 800145e:	3750      	adds	r7, #80	; 0x50
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(Screen* screen,uint8_t invert){
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 8001470:	f7ff fcc6 	bl	8000e00 <OLED_Clear>
	OLED_PrintCent(0, screen->data[0], invert);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	78fa      	ldrb	r2, [r7, #3]
 800147c:	4619      	mov	r1, r3
 800147e:	2000      	movs	r0, #0
 8001480:	f7ff ff01 	bl	8001286 <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	e01a      	b.n	80014c0 <OLED_SCREEN+0x5c>
		OLED_Printlin(screen->dataloc[i+1][0], screen->dataloc[i+1][1], screen->data[i+1], invert);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	3301      	adds	r3, #1
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4413      	add	r3, r2
 8001496:	7818      	ldrb	r0, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3301      	adds	r3, #1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	7859      	ldrb	r1, [r3, #1]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	689a      	ldr	r2, [r3, #8]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3301      	adds	r3, #1
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	f7ff feb7 	bl	8001228 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3301      	adds	r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3b01      	subs	r3, #1
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	dbde      	blt.n	800148a <OLED_SCREEN+0x26>
	}
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <OLED_FREESCREEN>:

void OLED_FREESCREEN(Screen* screen){
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b084      	sub	sp, #16
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
	for(int i=0;i<screen->datsize;i++){
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	e013      	b.n	800150c <OLED_FREESCREEN+0x36>
		free(screen->data[i]);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f00c fc9d 	bl	800de30 <free>
		free(screen->dataloc[i]);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	4413      	add	r3, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f00c fc95 	bl	800de30 <free>
	for(int i=0;i<screen->datsize;i++){
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3301      	adds	r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	429a      	cmp	r2, r3
 8001514:	dbe6      	blt.n	80014e4 <OLED_FREESCREEN+0xe>
	}
	for(int j=0;j<screen->selsize;j++){
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	e00a      	b.n	8001532 <OLED_FREESCREEN+0x5c>
		free(screen->seldata[j]);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	691a      	ldr	r2, [r3, #16]
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	4618      	mov	r0, r3
 8001528:	f00c fc82 	bl	800de30 <free>
	for(int j=0;j<screen->selsize;j++){
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	3301      	adds	r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	429a      	cmp	r2, r3
 800153a:	dbef      	blt.n	800151c <OLED_FREESCREEN+0x46>
	}

}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(Screen* screen,uint8_t dataindx,char* data){
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	460b      	mov	r3, r1
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	7afb      	ldrb	r3, [r7, #11]
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fe3d 	bl	80001e0 <strlen>
 8001566:	4603      	mov	r3, r0
 8001568:	617b      	str	r3, [r7, #20]
	int start_col=START_COL+((len)*6);
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	4613      	mov	r3, r2
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	4413      	add	r3, r2
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	3302      	adds	r3, #2
 8001576:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	7afb      	ldrb	r3, [r7, #11]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	7818      	ldrb	r0, [r3, #0]
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	b2d9      	uxtb	r1, r3
 8001588:	2300      	movs	r3, #0
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	f7ff fe4c 	bl	8001228 <OLED_Printlin>
}
 8001590:	bf00      	nop
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(Screen* screen,uint8_t selopt, int restore){
 8001598:	b580      	push	{r7, lr}
 800159a:	b088      	sub	sp, #32
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	460b      	mov	r3, r1
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 80015a6:	4a40      	ldr	r2, [pc, #256]	; (80016a8 <OLED_SELECT+0x110>)
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	6812      	ldr	r2, [r2, #0]
 80015ae:	4611      	mov	r1, r2
 80015b0:	8019      	strh	r1, [r3, #0]
 80015b2:	3302      	adds	r3, #2
 80015b4:	0c12      	lsrs	r2, r2, #16
 80015b6:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol;
	char* rest;

		if(restore==OLED_RESTORE){
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d116      	bne.n	80015ec <OLED_SELECT+0x54>
			if(selopt==0){
 80015be:	7afb      	ldrb	r3, [r7, #11]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10b      	bne.n	80015dc <OLED_SELECT+0x44>
			rest=screen->data[screen->datsize-1]; //Here we may be wrapping around so we must restore the last select option
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80015d0:	3b01      	subs	r3, #1
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	e009      	b.n	80015f0 <OLED_SELECT+0x58>
			}
			else{
				rest=screen->data[selopt];
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	61bb      	str	r3, [r7, #24]
 80015ea:	e001      	b.n	80015f0 <OLED_SELECT+0x58>
			}
		}
		else{
			rest="  ";
 80015ec:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <OLED_SELECT+0x114>)
 80015ee:	61bb      	str	r3, [r7, #24]
		}

	    if(selopt==0){
 80015f0:	7afb      	ldrb	r3, [r7, #11]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d124      	bne.n	8001640 <OLED_SELECT+0xa8>
	        prevpage=screen->seldata[screen->selsize-1][0];
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	691a      	ldr	r2, [r3, #16]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001602:	3b01      	subs	r3, #1
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	77fb      	strb	r3, [r7, #31]
	        prevcol=screen->seldata[screen->selsize-1][1];
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001618:	3b01      	subs	r3, #1
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	785b      	ldrb	r3, [r3, #1]
 8001620:	77bb      	strb	r3, [r7, #30]
	        thispage=screen->seldata[selopt][0];
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	691a      	ldr	r2, [r3, #16]
 8001626:	7afb      	ldrb	r3, [r7, #11]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4413      	add	r3, r2
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	691a      	ldr	r2, [r3, #16]
 8001634:	7afb      	ldrb	r3, [r7, #11]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	785b      	ldrb	r3, [r3, #1]
 800163c:	773b      	strb	r3, [r7, #28]
 800163e:	e021      	b.n	8001684 <OLED_SELECT+0xec>



	    }
		else{
	        prevpage=screen->seldata[selopt-1][0]; //See OLED.h this will give the page of the previous select option
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	691a      	ldr	r2, [r3, #16]
 8001644:	7afb      	ldrb	r3, [r7, #11]
 8001646:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800164a:	3b01      	subs	r3, #1
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	77fb      	strb	r3, [r7, #31]
		    prevcol=screen->seldata[selopt-1][1];
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	691a      	ldr	r2, [r3, #16]
 8001658:	7afb      	ldrb	r3, [r7, #11]
 800165a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800165e:	3b01      	subs	r3, #1
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4413      	add	r3, r2
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	77bb      	strb	r3, [r7, #30]
		    thispage=screen->seldata[selopt][0];
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	4413      	add	r3, r2
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	691a      	ldr	r2, [r3, #16]
 800167a:	7afb      	ldrb	r3, [r7, #11]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	773b      	strb	r3, [r7, #28]

	    }

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001684:	7fb9      	ldrb	r1, [r7, #30]
 8001686:	7ff8      	ldrb	r0, [r7, #31]
 8001688:	2300      	movs	r3, #0
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	f7ff fdcc 	bl	8001228 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001690:	f107 0214 	add.w	r2, r7, #20
 8001694:	7f39      	ldrb	r1, [r7, #28]
 8001696:	7f78      	ldrb	r0, [r7, #29]
 8001698:	2300      	movs	r3, #0
 800169a:	f7ff fdc5 	bl	8001228 <OLED_Printlin>

}
 800169e:	bf00      	nop
 80016a0:	3720      	adds	r7, #32
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	0800e984 	.word	0x0800e984
 80016ac:	0800e980 	.word	0x0800e980

080016b0 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80016b4:	2108      	movs	r1, #8
 80016b6:	4806      	ldr	r0, [pc, #24]	; (80016d0 <BUZZ+0x20>)
 80016b8:	f004 fca8 	bl	800600c <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 80016bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016c0:	f000 feda 	bl	8002478 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80016c4:	2108      	movs	r1, #8
 80016c6:	4802      	ldr	r0, [pc, #8]	; (80016d0 <BUZZ+0x20>)
 80016c8:	f004 fd50 	bl	800616c <HAL_TIM_PWM_Stop>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000760 	.word	0x20000760

080016d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d8:	f000 fe8c 	bl	80023f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016dc:	f000 f84a 	bl	8001774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e0:	f000 fa12 	bl	8001b08 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016e4:	f000 f8b0 	bl	8001848 <MX_I2C1_Init>
  MX_SPI1_Init();
 80016e8:	f000 f8dc 	bl	80018a4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80016ec:	f000 f912 	bl	8001914 <MX_SPI2_Init>
  MX_TIM2_Init();
 80016f0:	f000 f946 	bl	8001980 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016f4:	f000 f9ba 	bl	8001a6c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80016f8:	f008 fffe 	bl	800a6f8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 80016fc:	4a11      	ldr	r2, [pc, #68]	; (8001744 <main+0x70>)
 80016fe:	2100      	movs	r1, #0
 8001700:	4811      	ldr	r0, [pc, #68]	; (8001748 <main+0x74>)
 8001702:	f009 f843 	bl	800a78c <osThreadNew>
 8001706:	4603      	mov	r3, r0
 8001708:	4a10      	ldr	r2, [pc, #64]	; (800174c <main+0x78>)
 800170a:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 800170c:	4a10      	ldr	r2, [pc, #64]	; (8001750 <main+0x7c>)
 800170e:	2100      	movs	r1, #0
 8001710:	4810      	ldr	r0, [pc, #64]	; (8001754 <main+0x80>)
 8001712:	f009 f83b 	bl	800a78c <osThreadNew>
 8001716:	4603      	mov	r3, r0
 8001718:	4a0f      	ldr	r2, [pc, #60]	; (8001758 <main+0x84>)
 800171a:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 800171c:	4a0f      	ldr	r2, [pc, #60]	; (800175c <main+0x88>)
 800171e:	2100      	movs	r1, #0
 8001720:	480f      	ldr	r0, [pc, #60]	; (8001760 <main+0x8c>)
 8001722:	f009 f833 	bl	800a78c <osThreadNew>
 8001726:	4603      	mov	r3, r0
 8001728:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <main+0x90>)
 800172a:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 800172c:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <main+0x94>)
 800172e:	2100      	movs	r1, #0
 8001730:	480e      	ldr	r0, [pc, #56]	; (800176c <main+0x98>)
 8001732:	f009 f82b 	bl	800a78c <osThreadNew>
 8001736:	4603      	mov	r3, r0
 8001738:	4a0d      	ldr	r2, [pc, #52]	; (8001770 <main+0x9c>)
 800173a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800173c:	f009 f800 	bl	800a740 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001740:	e7fe      	b.n	8001740 <main+0x6c>
 8001742:	bf00      	nop
 8001744:	0800ed20 	.word	0x0800ed20
 8001748:	08001bf1 	.word	0x08001bf1
 800174c:	200007f0 	.word	0x200007f0
 8001750:	0800ed44 	.word	0x0800ed44
 8001754:	08001c65 	.word	0x08001c65
 8001758:	200007f4 	.word	0x200007f4
 800175c:	0800ed68 	.word	0x0800ed68
 8001760:	08001ded 	.word	0x08001ded
 8001764:	200007f8 	.word	0x200007f8
 8001768:	0800ed8c 	.word	0x0800ed8c
 800176c:	08001dfd 	.word	0x08001dfd
 8001770:	200007fc 	.word	0x200007fc

08001774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b094      	sub	sp, #80	; 0x50
 8001778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177a:	f107 0320 	add.w	r3, r7, #32
 800177e:	2230      	movs	r2, #48	; 0x30
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f00c fb6a 	bl	800de5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	4b28      	ldr	r3, [pc, #160]	; (8001840 <SystemClock_Config+0xcc>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a0:	4a27      	ldr	r2, [pc, #156]	; (8001840 <SystemClock_Config+0xcc>)
 80017a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a6:	6413      	str	r3, [r2, #64]	; 0x40
 80017a8:	4b25      	ldr	r3, [pc, #148]	; (8001840 <SystemClock_Config+0xcc>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017b4:	2300      	movs	r3, #0
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	4b22      	ldr	r3, [pc, #136]	; (8001844 <SystemClock_Config+0xd0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017c0:	4a20      	ldr	r2, [pc, #128]	; (8001844 <SystemClock_Config+0xd0>)
 80017c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	4b1e      	ldr	r3, [pc, #120]	; (8001844 <SystemClock_Config+0xd0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d4:	2301      	movs	r3, #1
 80017d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017de:	2302      	movs	r3, #2
 80017e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017e8:	2308      	movs	r3, #8
 80017ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80017ec:	23a8      	movs	r3, #168	; 0xa8
 80017ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017f0:	2304      	movs	r3, #4
 80017f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017f4:	2307      	movs	r3, #7
 80017f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f8:	f107 0320 	add.w	r3, r7, #32
 80017fc:	4618      	mov	r0, r3
 80017fe:	f003 fb33 	bl	8004e68 <HAL_RCC_OscConfig>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001808:	f000 fb76 	bl	8001ef8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800180c:	230f      	movs	r3, #15
 800180e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001810:	2302      	movs	r3, #2
 8001812:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800181e:	2300      	movs	r3, #0
 8001820:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	2102      	movs	r1, #2
 8001828:	4618      	mov	r0, r3
 800182a:	f003 fd95 	bl	8005358 <HAL_RCC_ClockConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001834:	f000 fb60 	bl	8001ef8 <Error_Handler>
  }
}
 8001838:	bf00      	nop
 800183a:	3750      	adds	r7, #80	; 0x50
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40023800 	.word	0x40023800
 8001844:	40007000 	.word	0x40007000

08001848 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800184c:	4b12      	ldr	r3, [pc, #72]	; (8001898 <MX_I2C1_Init+0x50>)
 800184e:	4a13      	ldr	r2, [pc, #76]	; (800189c <MX_I2C1_Init+0x54>)
 8001850:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001852:	4b11      	ldr	r3, [pc, #68]	; (8001898 <MX_I2C1_Init+0x50>)
 8001854:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <MX_I2C1_Init+0x58>)
 8001856:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001858:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <MX_I2C1_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800185e:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <MX_I2C1_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001864:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <MX_I2C1_Init+0x50>)
 8001866:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800186a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <MX_I2C1_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <MX_I2C1_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	; (8001898 <MX_I2C1_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <MX_I2C1_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <MX_I2C1_Init+0x50>)
 8001886:	f001 f8b3 	bl	80029f0 <HAL_I2C_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001890:	f000 fb32 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000065c 	.word	0x2000065c
 800189c:	40005400 	.word	0x40005400
 80018a0:	000186a0 	.word	0x000186a0

080018a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018a8:	4b18      	ldr	r3, [pc, #96]	; (800190c <MX_SPI1_Init+0x68>)
 80018aa:	4a19      	ldr	r2, [pc, #100]	; (8001910 <MX_SPI1_Init+0x6c>)
 80018ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ae:	4b17      	ldr	r3, [pc, #92]	; (800190c <MX_SPI1_Init+0x68>)
 80018b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80018b6:	4b15      	ldr	r3, [pc, #84]	; (800190c <MX_SPI1_Init+0x68>)
 80018b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018bc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <MX_SPI1_Init+0x68>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <MX_SPI1_Init+0x68>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <MX_SPI1_Init+0x68>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <MX_SPI1_Init+0x68>)
 80018d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <MX_SPI1_Init+0x68>)
 80018da:	2218      	movs	r2, #24
 80018dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <MX_SPI1_Init+0x68>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <MX_SPI1_Init+0x68>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <MX_SPI1_Init+0x68>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <MX_SPI1_Init+0x68>)
 80018f2:	220a      	movs	r2, #10
 80018f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <MX_SPI1_Init+0x68>)
 80018f8:	f003 ff6a 	bl	80057d0 <HAL_SPI_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001902:	f000 faf9 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	200006b0 	.word	0x200006b0
 8001910:	40013000 	.word	0x40013000

08001914 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001918:	4b17      	ldr	r3, [pc, #92]	; (8001978 <MX_SPI2_Init+0x64>)
 800191a:	4a18      	ldr	r2, [pc, #96]	; (800197c <MX_SPI2_Init+0x68>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <MX_SPI2_Init+0x64>)
 8001920:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001924:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b14      	ldr	r3, [pc, #80]	; (8001978 <MX_SPI2_Init+0x64>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b12      	ldr	r3, [pc, #72]	; (8001978 <MX_SPI2_Init+0x64>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b11      	ldr	r3, [pc, #68]	; (8001978 <MX_SPI2_Init+0x64>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001938:	4b0f      	ldr	r3, [pc, #60]	; (8001978 <MX_SPI2_Init+0x64>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800193e:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <MX_SPI2_Init+0x64>)
 8001940:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001944:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001946:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <MX_SPI2_Init+0x64>)
 8001948:	2200      	movs	r2, #0
 800194a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194c:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <MX_SPI2_Init+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001952:	4b09      	ldr	r3, [pc, #36]	; (8001978 <MX_SPI2_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001958:	4b07      	ldr	r3, [pc, #28]	; (8001978 <MX_SPI2_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800195e:	4b06      	ldr	r3, [pc, #24]	; (8001978 <MX_SPI2_Init+0x64>)
 8001960:	220a      	movs	r2, #10
 8001962:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001964:	4804      	ldr	r0, [pc, #16]	; (8001978 <MX_SPI2_Init+0x64>)
 8001966:	f003 ff33 	bl	80057d0 <HAL_SPI_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001970:	f000 fac2 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000708 	.word	0x20000708
 800197c:	40003800 	.word	0x40003800

08001980 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08e      	sub	sp, #56	; 0x38
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001986:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001994:	f107 0320 	add.w	r3, r7, #32
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
 80019ac:	615a      	str	r2, [r3, #20]
 80019ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019b0:	4b2d      	ldr	r3, [pc, #180]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 80019b8:	4b2b      	ldr	r3, [pc, #172]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019ba:	f240 12a3 	movw	r2, #419	; 0x1a3
 80019be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c0:	4b29      	ldr	r3, [pc, #164]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80019c6:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019c8:	2231      	movs	r2, #49	; 0x31
 80019ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019cc:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d2:	4b25      	ldr	r3, [pc, #148]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019d8:	4823      	ldr	r0, [pc, #140]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019da:	f004 f989 	bl	8005cf0 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019e4:	f000 fa88 	bl	8001ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f2:	4619      	mov	r1, r3
 80019f4:	481c      	ldr	r0, [pc, #112]	; (8001a68 <MX_TIM2_Init+0xe8>)
 80019f6:	f004 fde7 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a00:	f000 fa7a 	bl	8001ef8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a04:	4818      	ldr	r0, [pc, #96]	; (8001a68 <MX_TIM2_Init+0xe8>)
 8001a06:	f004 faa7 	bl	8005f58 <HAL_TIM_PWM_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a10:	f000 fa72 	bl	8001ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a14:	2300      	movs	r3, #0
 8001a16:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1c:	f107 0320 	add.w	r3, r7, #32
 8001a20:	4619      	mov	r1, r3
 8001a22:	4811      	ldr	r0, [pc, #68]	; (8001a68 <MX_TIM2_Init+0xe8>)
 8001a24:	f005 f98c 	bl	8006d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a2e:	f000 fa63 	bl	8001ef8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a32:	2360      	movs	r3, #96	; 0x60
 8001a34:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 8001a36:	2318      	movs	r3, #24
 8001a38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	2208      	movs	r2, #8
 8001a46:	4619      	mov	r1, r3
 8001a48:	4807      	ldr	r0, [pc, #28]	; (8001a68 <MX_TIM2_Init+0xe8>)
 8001a4a:	f004 fcfb 	bl	8006444 <HAL_TIM_PWM_ConfigChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a54:	f000 fa50 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a58:	4803      	ldr	r0, [pc, #12]	; (8001a68 <MX_TIM2_Init+0xe8>)
 8001a5a:	f000 fb7b 	bl	8002154 <HAL_TIM_MspPostInit>

}
 8001a5e:	bf00      	nop
 8001a60:	3738      	adds	r7, #56	; 0x38
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000760 	.word	0x20000760

08001a6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001a8a:	4a1e      	ldr	r2, [pc, #120]	; (8001b04 <MX_TIM3_Init+0x98>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001a90:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001a94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001a9e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aa2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ab0:	4813      	ldr	r0, [pc, #76]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001ab2:	f004 f91d 	bl	8005cf0 <HAL_TIM_Base_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001abc:	f000 fa1c 	bl	8001ef8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	4619      	mov	r1, r3
 8001acc:	480c      	ldr	r0, [pc, #48]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001ace:	f004 fd7b 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ad8:	f000 fa0e 	bl	8001ef8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_TIM3_Init+0x94>)
 8001aea:	f005 f929 	bl	8006d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001af4:	f000 fa00 	bl	8001ef8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200007a8 	.word	0x200007a8
 8001b04:	40000400 	.word	0x40000400

08001b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b30      	ldr	r3, [pc, #192]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a2f      	ldr	r2, [pc, #188]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	4a28      	ldr	r2, [pc, #160]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4a:	4b26      	ldr	r3, [pc, #152]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	603b      	str	r3, [r7, #0]
 8001b5a:	4b22      	ldr	r3, [pc, #136]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4a21      	ldr	r2, [pc, #132]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	6313      	str	r3, [r2, #48]	; 0x30
 8001b66:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <MX_GPIO_Init+0xdc>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	603b      	str	r3, [r7, #0]
 8001b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001b78:	481b      	ldr	r0, [pc, #108]	; (8001be8 <MX_GPIO_Init+0xe0>)
 8001b7a:	f000 ff1f 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2122      	movs	r1, #34	; 0x22
 8001b82:	481a      	ldr	r0, [pc, #104]	; (8001bec <MX_GPIO_Init+0xe4>)
 8001b84:	f000 ff1a 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4813      	ldr	r0, [pc, #76]	; (8001be8 <MX_GPIO_Init+0xe0>)
 8001b9c:	f000 fd72 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8001ba0:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480b      	ldr	r0, [pc, #44]	; (8001be8 <MX_GPIO_Init+0xe0>)
 8001bba:	f000 fd63 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8001bbe:	2322      	movs	r3, #34	; 0x22
 8001bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bce:	f107 030c 	add.w	r3, r7, #12
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_GPIO_Init+0xe4>)
 8001bd6:	f000 fd55 	bl	8002684 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bda:	bf00      	nop
 8001bdc:	3720      	adds	r7, #32
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020000 	.word	0x40020000
 8001bec:	40020400 	.word	0x40020400

08001bf0 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001bf8:	f00b fbd8 	bl	800d3ac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 8001bfc:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <Start_Init+0x60>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f009 fe1b 	bl	800b83c <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8001c06:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <Start_Init+0x64>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f009 fe16 	bl	800b83c <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <Start_Init+0x68>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f009 fe11 	bl	800b83c <vTaskSuspend>
    MFRC_INIT();
 8001c1a:	f7fe fddd 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 8001c1e:	f7fe fd93 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 8001c22:	f7ff fa17 	bl	8001054 <OLED_INIT>
    OLED_Print(TC);
 8001c26:	480d      	ldr	r0, [pc, #52]	; (8001c5c <Start_Init+0x6c>)
 8001c28:	f7ff fb51 	bl	80012ce <OLED_Print>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)!=0);
 8001c2c:	bf00      	nop
 8001c2e:	2102      	movs	r1, #2
 8001c30:	480b      	ldr	r0, [pc, #44]	; (8001c60 <Start_Init+0x70>)
 8001c32:	f000 feab 	bl	800298c <HAL_GPIO_ReadPin>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1f8      	bne.n	8001c2e <Start_Init+0x3e>
    vTaskResume(HomeHandle);
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <Start_Init+0x68>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f009 fea3 	bl	800b98c <vTaskResume>
    vTaskSuspend(NULL);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f009 fdf8 	bl	800b83c <vTaskSuspend>
	vTaskSuspend(ReadCardHandle);
 8001c4c:	e7d6      	b.n	8001bfc <Start_Init+0xc>
 8001c4e:	bf00      	nop
 8001c50:	200007f4 	.word	0x200007f4
 8001c54:	200007f8 	.word	0x200007f8
 8001c58:	200007fc 	.word	0x200007fc
 8001c5c:	2000043c 	.word	0x2000043c
 8001c60:	40020000 	.word	0x40020000

08001c64 <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8001c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c66:	b09d      	sub	sp, #116	; 0x74
 8001c68:	af06      	add	r7, sp, #24
 8001c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	Screen Read,Found;

	int count=0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	657b      	str	r3, [r7, #84]	; 0x54
	MFRC_ANTON();
 8001c70:	f7fe fd30 	bl	80006d4 <MFRC_ANTON>
	SCREEN_INIT(&Read, 3, 2, READ_SCREEN,READ_DATLOC ,READ_SEL);
 8001c74:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001c78:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <StartReadCard+0x15c>)
 8001c7a:	9301      	str	r3, [sp, #4]
 8001c7c:	4b51      	ldr	r3, [pc, #324]	; (8001dc4 <StartReadCard+0x160>)
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	4b51      	ldr	r3, [pc, #324]	; (8001dc8 <StartReadCard+0x164>)
 8001c82:	2202      	movs	r2, #2
 8001c84:	2103      	movs	r1, #3
 8001c86:	f7ff f978 	bl	8000f7a <SCREEN_INIT>
	SCREEN_INIT(&Found,5,2,CARD_FOUNDSCREEN,CARD_FOUNDATLOC,CARD_FOUNDSEL);
 8001c8a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8001c8e:	4b4f      	ldr	r3, [pc, #316]	; (8001dcc <StartReadCard+0x168>)
 8001c90:	9301      	str	r3, [sp, #4]
 8001c92:	4b4f      	ldr	r3, [pc, #316]	; (8001dd0 <StartReadCard+0x16c>)
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <StartReadCard+0x170>)
 8001c98:	2202      	movs	r2, #2
 8001c9a:	2105      	movs	r1, #5
 8001c9c:	f7ff f96d 	bl	8000f7a <SCREEN_INIT>
	OLED_SCREEN(&Read, NORMAL);
 8001ca0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fbdc 	bl	8001464 <OLED_SCREEN>
  /* Infinite loop */
  for(;;)
  {
		uint8_t cardinf[18];
		char uid[16];
    if(DumpINFO(cardinf)==PCD_OK){
 8001cac:	f107 0318 	add.w	r3, r7, #24
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe ffcd 	bl	8000c50 <DumpINFO>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2bcc      	cmp	r3, #204	; 0xcc
 8001cba:	d1f7      	bne.n	8001cac <StartReadCard+0x48>
    	OLED_SCREEN(&Found, NORMAL);
 8001cbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fbce 	bl	8001464 <OLED_SCREEN>
    	OLED_SELECT(&Found, count,OLED_NORESTORE);
 8001cc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cca:	b2d9      	uxtb	r1, r3
 8001ccc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fc60 	bl	8001598 <OLED_SELECT>
    	sprintf(uid," %X%X%X%X%X%X%X",cardinf[0],cardinf[1],cardinf[2],cardinf[3],cardinf[4],cardinf[5],cardinf[6]);
 8001cd8:	7e3b      	ldrb	r3, [r7, #24]
 8001cda:	461e      	mov	r6, r3
 8001cdc:	7e7b      	ldrb	r3, [r7, #25]
 8001cde:	469c      	mov	ip, r3
 8001ce0:	7ebb      	ldrb	r3, [r7, #26]
 8001ce2:	7efa      	ldrb	r2, [r7, #27]
 8001ce4:	7f39      	ldrb	r1, [r7, #28]
 8001ce6:	7f78      	ldrb	r0, [r7, #29]
 8001ce8:	4604      	mov	r4, r0
 8001cea:	7fb8      	ldrb	r0, [r7, #30]
 8001cec:	4605      	mov	r5, r0
 8001cee:	f107 0008 	add.w	r0, r7, #8
 8001cf2:	9504      	str	r5, [sp, #16]
 8001cf4:	9403      	str	r4, [sp, #12]
 8001cf6:	9102      	str	r1, [sp, #8]
 8001cf8:	9201      	str	r2, [sp, #4]
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	4663      	mov	r3, ip
 8001cfe:	4632      	mov	r2, r6
 8001d00:	4935      	ldr	r1, [pc, #212]	; (8001dd8 <StartReadCard+0x174>)
 8001d02:	f00c f9a3 	bl	800e04c <siprintf>
    	OLED_SCRNREF(&Found, 1, uid);
 8001d06:	f107 0208 	add.w	r2, r7, #8
 8001d0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d0e:	2101      	movs	r1, #1
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fc18 	bl	8001546 <OLED_SCRNREF>
    	OLED_SCRNREF(&Found,2," MIFARE ULTRALIGHT");
 8001d16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d1a:	4a30      	ldr	r2, [pc, #192]	; (8001ddc <StartReadCard+0x178>)
 8001d1c:	2102      	movs	r1, #2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fc11 	bl	8001546 <OLED_SCRNREF>
    	BUZZ();
 8001d24:	f7ff fcc4 	bl	80016b0 <BUZZ>
    	MFRC_ANTOFF();
 8001d28:	f7fe fd0e 	bl	8000748 <MFRC_ANTOFF>
    	while(1){
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d2c:	2102      	movs	r1, #2
 8001d2e:	482c      	ldr	r0, [pc, #176]	; (8001de0 <StartReadCard+0x17c>)
 8001d30:	f000 fe2c 	bl	800298c <HAL_GPIO_ReadPin>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f8      	bne.n	8001d2c <StartReadCard+0xc8>
    				  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001d3a:	4b2a      	ldr	r3, [pc, #168]	; (8001de4 <StartReadCard+0x180>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
    				  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d42:	e021      	b.n	8001d88 <StartReadCard+0x124>
    					  HAL_TIM_Base_Start(&htim3);
 8001d44:	4827      	ldr	r0, [pc, #156]	; (8001de4 <StartReadCard+0x180>)
 8001d46:	f004 f823 	bl	8005d90 <HAL_TIM_Base_Start>
    					  if((__HAL_TIM_GET_COUNTER(&htim3)==999)&&(count==1)){
 8001d4a:	4b26      	ldr	r3, [pc, #152]	; (8001de4 <StartReadCard+0x180>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d117      	bne.n	8001d88 <StartReadCard+0x124>
 8001d58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d114      	bne.n	8001d88 <StartReadCard+0x124>
    						  HAL_TIM_Base_Stop(&htim3);
 8001d5e:	4821      	ldr	r0, [pc, #132]	; (8001de4 <StartReadCard+0x180>)
 8001d60:	f004 f870 	bl	8005e44 <HAL_TIM_Base_Stop>
    						  OLED_FREESCREEN(&Read);
 8001d64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fbb4 	bl	80014d6 <OLED_FREESCREEN>
    						  OLED_FREESCREEN(&Found);
 8001d6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff fbaf 	bl	80014d6 <OLED_FREESCREEN>
    						  vTaskResume(HomeHandle);
 8001d78:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <StartReadCard+0x184>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f009 fe05 	bl	800b98c <vTaskResume>
    						  vTaskSuspend(NULL);
 8001d82:	2000      	movs	r0, #0
 8001d84:	f009 fd5a 	bl	800b83c <vTaskSuspend>
    				  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d88:	2102      	movs	r1, #2
 8001d8a:	4815      	ldr	r0, [pc, #84]	; (8001de0 <StartReadCard+0x17c>)
 8001d8c:	f000 fdfe 	bl	800298c <HAL_GPIO_ReadPin>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0d6      	beq.n	8001d44 <StartReadCard+0xe0>
    						  }
    					  }
    				  HAL_TIM_Base_Stop(&htim3);
 8001d96:	4813      	ldr	r0, [pc, #76]	; (8001de4 <StartReadCard+0x180>)
 8001d98:	f004 f854 	bl	8005e44 <HAL_TIM_Base_Stop>
    				  count++;
 8001d9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d9e:	3301      	adds	r3, #1
 8001da0:	657b      	str	r3, [r7, #84]	; 0x54
    				  if(count==2){
 8001da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d101      	bne.n	8001dac <StartReadCard+0x148>
    				      	count=0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	657b      	str	r3, [r7, #84]	; 0x54
    				  }
    				  OLED_SELECT(&Found, count,OLED_NORESTORE);
 8001dac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dae:	b2d9      	uxtb	r1, r3
 8001db0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db4:	2200      	movs	r2, #0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fbee 	bl	8001598 <OLED_SELECT>
    		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001dbc:	e7b6      	b.n	8001d2c <StartReadCard+0xc8>
 8001dbe:	bf00      	nop
 8001dc0:	0800ed0c 	.word	0x0800ed0c
 8001dc4:	0800ed04 	.word	0x0800ed04
 8001dc8:	2000041c 	.word	0x2000041c
 8001dcc:	0800ed1c 	.word	0x0800ed1c
 8001dd0:	0800ed10 	.word	0x0800ed10
 8001dd4:	20000428 	.word	0x20000428
 8001dd8:	0800ea84 	.word	0x0800ea84
 8001ddc:	0800ea94 	.word	0x0800ea94
 8001de0:	40020000 	.word	0x40020000
 8001de4:	200007a8 	.word	0x200007a8
 8001de8:	200007fc 	.word	0x200007fc

08001dec <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001df4:	2001      	movs	r0, #1
 8001df6:	f008 fd5c 	bl	800a8b2 <osDelay>
 8001dfa:	e7fb      	b.n	8001df4 <StartWriteCard+0x8>

08001dfc <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af02      	add	r7, sp, #8
 8001e02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	Screen HOME; //We will free this when going to subsections of the home screen
	int count=0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
	SCREEN_INIT(&HOME,7,6,(char**)HOME_SCREEN,HOME_DATLOC,HOME_SEL);
 8001e08:	f107 0008 	add.w	r0, r7, #8
 8001e0c:	4b2b      	ldr	r3, [pc, #172]	; (8001ebc <StartHome+0xc0>)
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	4b2b      	ldr	r3, [pc, #172]	; (8001ec0 <StartHome+0xc4>)
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4b2b      	ldr	r3, [pc, #172]	; (8001ec4 <StartHome+0xc8>)
 8001e16:	2206      	movs	r2, #6
 8001e18:	2107      	movs	r1, #7
 8001e1a:	f7ff f8ae 	bl	8000f7a <SCREEN_INIT>
	OLED_SCREEN(&HOME, NORMAL);
 8001e1e:	f107 0308 	add.w	r3, r7, #8
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fb1d 	bl	8001464 <OLED_SCREEN>
	OLED_SELECT(&HOME, count,OLED_RESTORE);
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	b2d9      	uxtb	r1, r3
 8001e2e:	f107 0308 	add.w	r3, r7, #8
 8001e32:	2201      	movs	r2, #1
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff fbaf 	bl	8001598 <OLED_SELECT>
  /* Infinite loop */
  for(;;)
  {

	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e3a:	2102      	movs	r1, #2
 8001e3c:	4822      	ldr	r0, [pc, #136]	; (8001ec8 <StartHome+0xcc>)
 8001e3e:	f000 fda5 	bl	800298c <HAL_GPIO_ReadPin>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1f8      	bne.n	8001e3a <StartHome+0x3e>
		  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001e48:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <StartHome+0xd0>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e50:	e019      	b.n	8001e86 <StartHome+0x8a>
			  HAL_TIM_Base_Start(&htim3);
 8001e52:	481e      	ldr	r0, [pc, #120]	; (8001ecc <StartHome+0xd0>)
 8001e54:	f003 ff9c 	bl	8005d90 <HAL_TIM_Base_Start>
			  if(__HAL_TIM_GET_COUNTER(&htim3)==999){
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <StartHome+0xd0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d10f      	bne.n	8001e86 <StartHome+0x8a>
				  HAL_TIM_Base_Stop(&htim3);
 8001e66:	4819      	ldr	r0, [pc, #100]	; (8001ecc <StartHome+0xd0>)
 8001e68:	f003 ffec 	bl	8005e44 <HAL_TIM_Base_Stop>
				  OLED_FREESCREEN(&HOME);
 8001e6c:	f107 0308 	add.w	r3, r7, #8
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fb30 	bl	80014d6 <OLED_FREESCREEN>
				  vTaskResume(ReadCardHandle);
 8001e76:	4b16      	ldr	r3, [pc, #88]	; (8001ed0 <StartHome+0xd4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f009 fd86 	bl	800b98c <vTaskResume>
				  vTaskSuspend(NULL);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f009 fcdb 	bl	800b83c <vTaskSuspend>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e86:	2102      	movs	r1, #2
 8001e88:	480f      	ldr	r0, [pc, #60]	; (8001ec8 <StartHome+0xcc>)
 8001e8a:	f000 fd7f 	bl	800298c <HAL_GPIO_ReadPin>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0de      	beq.n	8001e52 <StartHome+0x56>
				  }
			  }
		  HAL_TIM_Base_Stop(&htim3);
 8001e94:	480d      	ldr	r0, [pc, #52]	; (8001ecc <StartHome+0xd0>)
 8001e96:	f003 ffd5 	bl	8005e44 <HAL_TIM_Base_Stop>
		  count++;
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	61fb      	str	r3, [r7, #28]
		  if(count==6){
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	2b06      	cmp	r3, #6
 8001ea4:	d101      	bne.n	8001eaa <StartHome+0xae>
		  		count=0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
		  }

		  OLED_SELECT(&HOME, count,OLED_RESTORE);
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	b2d9      	uxtb	r1, r3
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fb6f 	bl	8001598 <OLED_SELECT>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001eba:	e7be      	b.n	8001e3a <StartHome+0x3e>
 8001ebc:	0800ecf8 	.word	0x0800ecf8
 8001ec0:	0800ece8 	.word	0x0800ece8
 8001ec4:	20000400 	.word	0x20000400
 8001ec8:	40020000 	.word	0x40020000
 8001ecc:	200007a8 	.word	0x200007a8
 8001ed0:	200007f4 	.word	0x200007f4

08001ed4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a04      	ldr	r2, [pc, #16]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d101      	bne.n	8001eea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ee6:	f000 faa7 	bl	8002438 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40000c00 	.word	0x40000c00

08001ef8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efc:	b672      	cpsid	i
}
 8001efe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <Error_Handler+0x8>
	...

08001f04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <HAL_MspInit+0x54>)
 8001f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f12:	4a11      	ldr	r2, [pc, #68]	; (8001f58 <HAL_MspInit+0x54>)
 8001f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f18:	6453      	str	r3, [r2, #68]	; 0x44
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <HAL_MspInit+0x54>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	603b      	str	r3, [r7, #0]
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <HAL_MspInit+0x54>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <HAL_MspInit+0x54>)
 8001f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f34:	6413      	str	r3, [r2, #64]	; 0x40
 8001f36:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <HAL_MspInit+0x54>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3e:	603b      	str	r3, [r7, #0]
 8001f40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f42:	2200      	movs	r2, #0
 8001f44:	210f      	movs	r1, #15
 8001f46:	f06f 0001 	mvn.w	r0, #1
 8001f4a:	f000 fb71 	bl	8002630 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40023800 	.word	0x40023800

08001f5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	; 0x28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a19      	ldr	r2, [pc, #100]	; (8001fe0 <HAL_I2C_MspInit+0x84>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d12b      	bne.n	8001fd6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	4a17      	ldr	r2, [pc, #92]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001f88:	f043 0302 	orr.w	r3, r3, #2
 8001f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f9a:	23c0      	movs	r3, #192	; 0xc0
 8001f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f9e:	2312      	movs	r3, #18
 8001fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001faa:	2304      	movs	r3, #4
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fae:	f107 0314 	add.w	r3, r7, #20
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <HAL_I2C_MspInit+0x8c>)
 8001fb6:	f000 fb65 	bl	8002684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	4a08      	ldr	r2, [pc, #32]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001fc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <HAL_I2C_MspInit+0x88>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001fd6:	bf00      	nop
 8001fd8:	3728      	adds	r7, #40	; 0x28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40005400 	.word	0x40005400
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020400 	.word	0x40020400

08001fec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08c      	sub	sp, #48	; 0x30
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	f107 031c 	add.w	r3, r7, #28
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a32      	ldr	r2, [pc, #200]	; (80020d4 <HAL_SPI_MspInit+0xe8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d12c      	bne.n	8002068 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	4b31      	ldr	r3, [pc, #196]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	4a30      	ldr	r2, [pc, #192]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002018:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800201c:	6453      	str	r3, [r2, #68]	; 0x44
 800201e:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	4b2a      	ldr	r3, [pc, #168]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a29      	ldr	r2, [pc, #164]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b27      	ldr	r3, [pc, #156]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002046:	23a0      	movs	r3, #160	; 0xa0
 8002048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002052:	2303      	movs	r3, #3
 8002054:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002056:	2305      	movs	r3, #5
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205a:	f107 031c 	add.w	r3, r7, #28
 800205e:	4619      	mov	r1, r3
 8002060:	481e      	ldr	r0, [pc, #120]	; (80020dc <HAL_SPI_MspInit+0xf0>)
 8002062:	f000 fb0f 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002066:	e031      	b.n	80020cc <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a1c      	ldr	r2, [pc, #112]	; (80020e0 <HAL_SPI_MspInit+0xf4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d12c      	bne.n	80020cc <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b18      	ldr	r3, [pc, #96]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	4a17      	ldr	r2, [pc, #92]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 800207c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002080:	6413      	str	r3, [r2, #64]	; 0x40
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a10      	ldr	r2, [pc, #64]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <HAL_SPI_MspInit+0xec>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80020aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80020ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b0:	2302      	movs	r3, #2
 80020b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b8:	2303      	movs	r3, #3
 80020ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020bc:	2305      	movs	r3, #5
 80020be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	4807      	ldr	r0, [pc, #28]	; (80020e4 <HAL_SPI_MspInit+0xf8>)
 80020c8:	f000 fadc 	bl	8002684 <HAL_GPIO_Init>
}
 80020cc:	bf00      	nop
 80020ce:	3730      	adds	r7, #48	; 0x30
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40013000 	.word	0x40013000
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020000 	.word	0x40020000
 80020e0:	40003800 	.word	0x40003800
 80020e4:	40020400 	.word	0x40020400

080020e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020f8:	d10e      	bne.n	8002118 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b13      	ldr	r3, [pc, #76]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	4a12      	ldr	r2, [pc, #72]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6413      	str	r3, [r2, #64]	; 0x40
 800210a:	4b10      	ldr	r3, [pc, #64]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002116:	e012      	b.n	800213e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0c      	ldr	r2, [pc, #48]	; (8002150 <HAL_TIM_Base_MspInit+0x68>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d10d      	bne.n	800213e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	4b09      	ldr	r3, [pc, #36]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	4a08      	ldr	r2, [pc, #32]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6413      	str	r3, [r2, #64]	; 0x40
 8002132:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_TIM_Base_MspInit+0x64>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800
 8002150:	40000400 	.word	0x40000400

08002154 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 030c 	add.w	r3, r7, #12
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002174:	d11d      	bne.n	80021b2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <HAL_TIM_MspPostInit+0x68>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a0f      	ldr	r2, [pc, #60]	; (80021bc <HAL_TIM_MspPostInit+0x68>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b0d      	ldr	r3, [pc, #52]	; (80021bc <HAL_TIM_MspPostInit+0x68>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002192:	2304      	movs	r3, #4
 8002194:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	4619      	mov	r1, r3
 80021ac:	4804      	ldr	r0, [pc, #16]	; (80021c0 <HAL_TIM_MspPostInit+0x6c>)
 80021ae:	f000 fa69 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021b2:	bf00      	nop
 80021b4:	3720      	adds	r7, #32
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000

080021c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08e      	sub	sp, #56	; 0x38
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <HAL_InitTick+0xe4>)
 80021da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021dc:	4a32      	ldr	r2, [pc, #200]	; (80022a8 <HAL_InitTick+0xe4>)
 80021de:	f043 0308 	orr.w	r3, r3, #8
 80021e2:	6413      	str	r3, [r2, #64]	; 0x40
 80021e4:	4b30      	ldr	r3, [pc, #192]	; (80022a8 <HAL_InitTick+0xe4>)
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021f0:	f107 0210 	add.w	r2, r7, #16
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f003 fab6 	bl	800576c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002200:	6a3b      	ldr	r3, [r7, #32]
 8002202:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002206:	2b00      	cmp	r3, #0
 8002208:	d103      	bne.n	8002212 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800220a:	f003 fa9b 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 800220e:	6378      	str	r0, [r7, #52]	; 0x34
 8002210:	e004      	b.n	800221c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002212:	f003 fa97 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 8002216:	4603      	mov	r3, r0
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800221c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800221e:	4a23      	ldr	r2, [pc, #140]	; (80022ac <HAL_InitTick+0xe8>)
 8002220:	fba2 2303 	umull	r2, r3, r2, r3
 8002224:	0c9b      	lsrs	r3, r3, #18
 8002226:	3b01      	subs	r3, #1
 8002228:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800222a:	4b21      	ldr	r3, [pc, #132]	; (80022b0 <HAL_InitTick+0xec>)
 800222c:	4a21      	ldr	r2, [pc, #132]	; (80022b4 <HAL_InitTick+0xf0>)
 800222e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002230:	4b1f      	ldr	r3, [pc, #124]	; (80022b0 <HAL_InitTick+0xec>)
 8002232:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002236:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002238:	4a1d      	ldr	r2, [pc, #116]	; (80022b0 <HAL_InitTick+0xec>)
 800223a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223c:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800223e:	4b1c      	ldr	r3, [pc, #112]	; (80022b0 <HAL_InitTick+0xec>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b1a      	ldr	r3, [pc, #104]	; (80022b0 <HAL_InitTick+0xec>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800224a:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_InitTick+0xec>)
 800224c:	2200      	movs	r2, #0
 800224e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8002250:	4817      	ldr	r0, [pc, #92]	; (80022b0 <HAL_InitTick+0xec>)
 8002252:	f003 fd4d 	bl	8005cf0 <HAL_TIM_Base_Init>
 8002256:	4603      	mov	r3, r0
 8002258:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800225c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002260:	2b00      	cmp	r3, #0
 8002262:	d11b      	bne.n	800229c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002264:	4812      	ldr	r0, [pc, #72]	; (80022b0 <HAL_InitTick+0xec>)
 8002266:	f003 fe15 	bl	8005e94 <HAL_TIM_Base_Start_IT>
 800226a:	4603      	mov	r3, r0
 800226c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002270:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002274:	2b00      	cmp	r3, #0
 8002276:	d111      	bne.n	800229c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002278:	2032      	movs	r0, #50	; 0x32
 800227a:	f000 f9f5 	bl	8002668 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b0f      	cmp	r3, #15
 8002282:	d808      	bhi.n	8002296 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002284:	2200      	movs	r2, #0
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	2032      	movs	r0, #50	; 0x32
 800228a:	f000 f9d1 	bl	8002630 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800228e:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <HAL_InitTick+0xf4>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6013      	str	r3, [r2, #0]
 8002294:	e002      	b.n	800229c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800229c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3738      	adds	r7, #56	; 0x38
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40023800 	.word	0x40023800
 80022ac:	431bde83 	.word	0x431bde83
 80022b0:	20000800 	.word	0x20000800
 80022b4:	40000c00 	.word	0x40000c00
 80022b8:	200004dc 	.word	0x200004dc

080022bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <NMI_Handler+0x4>

080022c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <HardFault_Handler+0x4>

080022c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022cc:	e7fe      	b.n	80022cc <MemManage_Handler+0x4>

080022ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <BusFault_Handler+0x4>

080022d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <UsageFault_Handler+0x4>

080022da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIM5_IRQHandler+0x10>)
 80022ee:	f003 ffa1 	bl	8006234 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000800 	.word	0x20000800

080022fc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002300:	4802      	ldr	r0, [pc, #8]	; (800230c <OTG_FS_IRQHandler+0x10>)
 8002302:	f001 fc84 	bl	8003c0e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200064a0 	.word	0x200064a0

08002310 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002318:	4a14      	ldr	r2, [pc, #80]	; (800236c <_sbrk+0x5c>)
 800231a:	4b15      	ldr	r3, [pc, #84]	; (8002370 <_sbrk+0x60>)
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002324:	4b13      	ldr	r3, [pc, #76]	; (8002374 <_sbrk+0x64>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d102      	bne.n	8002332 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <_sbrk+0x64>)
 800232e:	4a12      	ldr	r2, [pc, #72]	; (8002378 <_sbrk+0x68>)
 8002330:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002332:	4b10      	ldr	r3, [pc, #64]	; (8002374 <_sbrk+0x64>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4413      	add	r3, r2
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	429a      	cmp	r2, r3
 800233e:	d207      	bcs.n	8002350 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002340:	f00b fd44 	bl	800ddcc <__errno>
 8002344:	4603      	mov	r3, r0
 8002346:	220c      	movs	r2, #12
 8002348:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800234a:	f04f 33ff 	mov.w	r3, #4294967295
 800234e:	e009      	b.n	8002364 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <_sbrk+0x64>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002356:	4b07      	ldr	r3, [pc, #28]	; (8002374 <_sbrk+0x64>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4413      	add	r3, r2
 800235e:	4a05      	ldr	r2, [pc, #20]	; (8002374 <_sbrk+0x64>)
 8002360:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002362:	68fb      	ldr	r3, [r7, #12]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20010000 	.word	0x20010000
 8002370:	00000400 	.word	0x00000400
 8002374:	20000848 	.word	0x20000848
 8002378:	20006be0 	.word	0x20006be0

0800237c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <SystemInit+0x20>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002386:	4a05      	ldr	r2, [pc, #20]	; (800239c <SystemInit+0x20>)
 8002388:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800238c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023a4:	480d      	ldr	r0, [pc, #52]	; (80023dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023a6:	490e      	ldr	r1, [pc, #56]	; (80023e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023a8:	4a0e      	ldr	r2, [pc, #56]	; (80023e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023ac:	e002      	b.n	80023b4 <LoopCopyDataInit>

080023ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023b2:	3304      	adds	r3, #4

080023b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b8:	d3f9      	bcc.n	80023ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ba:	4a0b      	ldr	r2, [pc, #44]	; (80023e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023bc:	4c0b      	ldr	r4, [pc, #44]	; (80023ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80023be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c0:	e001      	b.n	80023c6 <LoopFillZerobss>

080023c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023c4:	3204      	adds	r2, #4

080023c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c8:	d3fb      	bcc.n	80023c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023ca:	f7ff ffd7 	bl	800237c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ce:	f00b fd03 	bl	800ddd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023d2:	f7ff f97f 	bl	80016d4 <main>
  bx  lr    
 80023d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80023dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e0:	2000063c 	.word	0x2000063c
  ldr r2, =_sidata
 80023e4:	0800ee0c 	.word	0x0800ee0c
  ldr r2, =_sbss
 80023e8:	2000063c 	.word	0x2000063c
  ldr r4, =_ebss
 80023ec:	20006bdc 	.word	0x20006bdc

080023f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023f0:	e7fe      	b.n	80023f0 <ADC_IRQHandler>
	...

080023f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <HAL_Init+0x40>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a0d      	ldr	r2, [pc, #52]	; (8002434 <HAL_Init+0x40>)
 80023fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002402:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <HAL_Init+0x40>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <HAL_Init+0x40>)
 800240a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800240e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002410:	4b08      	ldr	r3, [pc, #32]	; (8002434 <HAL_Init+0x40>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a07      	ldr	r2, [pc, #28]	; (8002434 <HAL_Init+0x40>)
 8002416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800241c:	2003      	movs	r0, #3
 800241e:	f000 f8fc 	bl	800261a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002422:	200f      	movs	r0, #15
 8002424:	f7ff fece 	bl	80021c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002428:	f7ff fd6c 	bl	8001f04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40023c00 	.word	0x40023c00

08002438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <HAL_IncTick+0x20>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <HAL_IncTick+0x24>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4413      	add	r3, r2
 8002448:	4a04      	ldr	r2, [pc, #16]	; (800245c <HAL_IncTick+0x24>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	200004e0 	.word	0x200004e0
 800245c:	2000084c 	.word	0x2000084c

08002460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b03      	ldr	r3, [pc, #12]	; (8002474 <HAL_GetTick+0x14>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	2000084c 	.word	0x2000084c

08002478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002480:	f7ff ffee 	bl	8002460 <HAL_GetTick>
 8002484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d005      	beq.n	800249e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_Delay+0x44>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4413      	add	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800249e:	bf00      	nop
 80024a0:	f7ff ffde 	bl	8002460 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d8f7      	bhi.n	80024a0 <HAL_Delay+0x28>
  {
  }
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200004e0 	.word	0x200004e0

080024c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024dc:	4013      	ands	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f2:	4a04      	ldr	r2, [pc, #16]	; (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	60d3      	str	r3, [r2, #12]
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <__NVIC_GetPriorityGrouping+0x18>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	0a1b      	lsrs	r3, r3, #8
 8002512:	f003 0307 	and.w	r3, r3, #7
}
 8002516:	4618      	mov	r0, r3
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	2b00      	cmp	r3, #0
 8002534:	db0b      	blt.n	800254e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	4907      	ldr	r1, [pc, #28]	; (800255c <__NVIC_EnableIRQ+0x38>)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	2001      	movs	r0, #1
 8002546:	fa00 f202 	lsl.w	r2, r0, r2
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	e000e100 	.word	0xe000e100

08002560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002570:	2b00      	cmp	r3, #0
 8002572:	db0a      	blt.n	800258a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	490c      	ldr	r1, [pc, #48]	; (80025ac <__NVIC_SetPriority+0x4c>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	0112      	lsls	r2, r2, #4
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	440b      	add	r3, r1
 8002584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002588:	e00a      	b.n	80025a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	b2da      	uxtb	r2, r3
 800258e:	4908      	ldr	r1, [pc, #32]	; (80025b0 <__NVIC_SetPriority+0x50>)
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	3b04      	subs	r3, #4
 8002598:	0112      	lsls	r2, r2, #4
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	440b      	add	r3, r1
 800259e:	761a      	strb	r2, [r3, #24]
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000e100 	.word	0xe000e100
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	; 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f1c3 0307 	rsb	r3, r3, #7
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	bf28      	it	cs
 80025d2:	2304      	movcs	r3, #4
 80025d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3304      	adds	r3, #4
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d902      	bls.n	80025e4 <NVIC_EncodePriority+0x30>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3b03      	subs	r3, #3
 80025e2:	e000      	b.n	80025e6 <NVIC_EncodePriority+0x32>
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43da      	mvns	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	401a      	ands	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43d9      	mvns	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	4313      	orrs	r3, r2
         );
}
 800260e:	4618      	mov	r0, r3
 8002610:	3724      	adds	r7, #36	; 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ff4c 	bl	80024c0 <__NVIC_SetPriorityGrouping>
}
 8002628:	bf00      	nop
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002642:	f7ff ff61 	bl	8002508 <__NVIC_GetPriorityGrouping>
 8002646:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	68b9      	ldr	r1, [r7, #8]
 800264c:	6978      	ldr	r0, [r7, #20]
 800264e:	f7ff ffb1 	bl	80025b4 <NVIC_EncodePriority>
 8002652:	4602      	mov	r2, r0
 8002654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002658:	4611      	mov	r1, r2
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff ff80 	bl	8002560 <__NVIC_SetPriority>
}
 8002660:	bf00      	nop
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ff54 	bl	8002524 <__NVIC_EnableIRQ>
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	e159      	b.n	8002954 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	f040 8148 	bne.w	800294e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d005      	beq.n	80026d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d130      	bne.n	8002738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	2203      	movs	r2, #3
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 0201 	and.w	r2, r3, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b03      	cmp	r3, #3
 8002742:	d017      	beq.n	8002774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d123      	bne.n	80027c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	220f      	movs	r2, #15
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	08da      	lsrs	r2, r3, #3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3208      	adds	r2, #8
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0203 	and.w	r2, r3, #3
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 80a2 	beq.w	800294e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b57      	ldr	r3, [pc, #348]	; (800296c <HAL_GPIO_Init+0x2e8>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a56      	ldr	r2, [pc, #344]	; (800296c <HAL_GPIO_Init+0x2e8>)
 8002814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b54      	ldr	r3, [pc, #336]	; (800296c <HAL_GPIO_Init+0x2e8>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002826:	4a52      	ldr	r2, [pc, #328]	; (8002970 <HAL_GPIO_Init+0x2ec>)
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	3302      	adds	r3, #2
 800282e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	220f      	movs	r2, #15
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a49      	ldr	r2, [pc, #292]	; (8002974 <HAL_GPIO_Init+0x2f0>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d019      	beq.n	8002886 <HAL_GPIO_Init+0x202>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a48      	ldr	r2, [pc, #288]	; (8002978 <HAL_GPIO_Init+0x2f4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_GPIO_Init+0x1fe>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a47      	ldr	r2, [pc, #284]	; (800297c <HAL_GPIO_Init+0x2f8>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00d      	beq.n	800287e <HAL_GPIO_Init+0x1fa>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a46      	ldr	r2, [pc, #280]	; (8002980 <HAL_GPIO_Init+0x2fc>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <HAL_GPIO_Init+0x1f6>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a45      	ldr	r2, [pc, #276]	; (8002984 <HAL_GPIO_Init+0x300>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d101      	bne.n	8002876 <HAL_GPIO_Init+0x1f2>
 8002872:	2304      	movs	r3, #4
 8002874:	e008      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002876:	2307      	movs	r3, #7
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x204>
 800287a:	2303      	movs	r3, #3
 800287c:	e004      	b.n	8002888 <HAL_GPIO_Init+0x204>
 800287e:	2302      	movs	r3, #2
 8002880:	e002      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x204>
 8002886:	2300      	movs	r3, #0
 8002888:	69fa      	ldr	r2, [r7, #28]
 800288a:	f002 0203 	and.w	r2, r2, #3
 800288e:	0092      	lsls	r2, r2, #2
 8002890:	4093      	lsls	r3, r2
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4313      	orrs	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002898:	4935      	ldr	r1, [pc, #212]	; (8002970 <HAL_GPIO_Init+0x2ec>)
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a6:	4b38      	ldr	r3, [pc, #224]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ca:	4a2f      	ldr	r2, [pc, #188]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d0:	4b2d      	ldr	r3, [pc, #180]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f4:	4a24      	ldr	r2, [pc, #144]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fa:	4b23      	ldr	r3, [pc, #140]	; (8002988 <HAL_GPIO_Init+0x304>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291e:	4a1a      	ldr	r2, [pc, #104]	; (8002988 <HAL_GPIO_Init+0x304>)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002924:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_GPIO_Init+0x304>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002948:	4a0f      	ldr	r2, [pc, #60]	; (8002988 <HAL_GPIO_Init+0x304>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b0f      	cmp	r3, #15
 8002958:	f67f aea2 	bls.w	80026a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3724      	adds	r7, #36	; 0x24
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40013800 	.word	0x40013800
 8002974:	40020000 	.word	0x40020000
 8002978:	40020400 	.word	0x40020400
 800297c:	40020800 	.word	0x40020800
 8002980:	40020c00 	.word	0x40020c00
 8002984:	40021000 	.word	0x40021000
 8002988:	40013c00 	.word	0x40013c00

0800298c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	887b      	ldrh	r3, [r7, #2]
 800299e:	4013      	ands	r3, r2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d002      	beq.n	80029aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a4:	2301      	movs	r3, #1
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	e001      	b.n	80029ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
 80029c8:	4613      	mov	r3, r2
 80029ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029cc:	787b      	ldrb	r3, [r7, #1]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029d8:	e003      	b.n	80029e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029da:	887b      	ldrh	r3, [r7, #2]
 80029dc:	041a      	lsls	r2, r3, #16
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	619a      	str	r2, [r3, #24]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e12b      	b.n	8002c5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff faa0 	bl	8001f5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2224      	movs	r2, #36	; 0x24
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a54:	f002 fe76 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 8002a58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a81      	ldr	r2, [pc, #516]	; (8002c64 <HAL_I2C_Init+0x274>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d807      	bhi.n	8002a74 <HAL_I2C_Init+0x84>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4a80      	ldr	r2, [pc, #512]	; (8002c68 <HAL_I2C_Init+0x278>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	bf94      	ite	ls
 8002a6c:	2301      	movls	r3, #1
 8002a6e:	2300      	movhi	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	e006      	b.n	8002a82 <HAL_I2C_Init+0x92>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4a7d      	ldr	r2, [pc, #500]	; (8002c6c <HAL_I2C_Init+0x27c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	bf94      	ite	ls
 8002a7c:	2301      	movls	r3, #1
 8002a7e:	2300      	movhi	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0e7      	b.n	8002c5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4a78      	ldr	r2, [pc, #480]	; (8002c70 <HAL_I2C_Init+0x280>)
 8002a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a92:	0c9b      	lsrs	r3, r3, #18
 8002a94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	4a6a      	ldr	r2, [pc, #424]	; (8002c64 <HAL_I2C_Init+0x274>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d802      	bhi.n	8002ac4 <HAL_I2C_Init+0xd4>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	e009      	b.n	8002ad8 <HAL_I2C_Init+0xe8>
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	4a69      	ldr	r2, [pc, #420]	; (8002c74 <HAL_I2C_Init+0x284>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	099b      	lsrs	r3, r3, #6
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	430b      	orrs	r3, r1
 8002ade:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002aea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	495c      	ldr	r1, [pc, #368]	; (8002c64 <HAL_I2C_Init+0x274>)
 8002af4:	428b      	cmp	r3, r1
 8002af6:	d819      	bhi.n	8002b2c <HAL_I2C_Init+0x13c>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	1e59      	subs	r1, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b06:	1c59      	adds	r1, r3, #1
 8002b08:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b0c:	400b      	ands	r3, r1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00a      	beq.n	8002b28 <HAL_I2C_Init+0x138>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1e59      	subs	r1, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b20:	3301      	adds	r3, #1
 8002b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b26:	e051      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b28:	2304      	movs	r3, #4
 8002b2a:	e04f      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d111      	bne.n	8002b58 <HAL_I2C_Init+0x168>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e58      	subs	r0, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	e012      	b.n	8002b7e <HAL_I2C_Init+0x18e>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1e58      	subs	r0, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	0099      	lsls	r1, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	bf0c      	ite	eq
 8002b78:	2301      	moveq	r3, #1
 8002b7a:	2300      	movne	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_I2C_Init+0x196>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e022      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10e      	bne.n	8002bac <HAL_I2C_Init+0x1bc>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e58      	subs	r0, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6859      	ldr	r1, [r3, #4]
 8002b96:	460b      	mov	r3, r1
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	440b      	add	r3, r1
 8002b9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002baa:	e00f      	b.n	8002bcc <HAL_I2C_Init+0x1dc>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1e58      	subs	r0, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	0099      	lsls	r1, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	6809      	ldr	r1, [r1, #0]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69da      	ldr	r2, [r3, #28]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002bfa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6911      	ldr	r1, [r2, #16]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	68d2      	ldr	r2, [r2, #12]
 8002c06:	4311      	orrs	r1, r2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695a      	ldr	r2, [r3, #20]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0201 	orr.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2220      	movs	r2, #32
 8002c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	000186a0 	.word	0x000186a0
 8002c68:	001e847f 	.word	0x001e847f
 8002c6c:	003d08ff 	.word	0x003d08ff
 8002c70:	431bde83 	.word	0x431bde83
 8002c74:	10624dd3 	.word	0x10624dd3

08002c78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b088      	sub	sp, #32
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	4608      	mov	r0, r1
 8002c82:	4611      	mov	r1, r2
 8002c84:	461a      	mov	r2, r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	817b      	strh	r3, [r7, #10]
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	813b      	strh	r3, [r7, #8]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c92:	f7ff fbe5 	bl	8002460 <HAL_GetTick>
 8002c96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b20      	cmp	r3, #32
 8002ca2:	f040 80d9 	bne.w	8002e58 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	2319      	movs	r3, #25
 8002cac:	2201      	movs	r2, #1
 8002cae:	496d      	ldr	r1, [pc, #436]	; (8002e64 <HAL_I2C_Mem_Write+0x1ec>)
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 fc7f 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	e0cc      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d101      	bne.n	8002cce <HAL_I2C_Mem_Write+0x56>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e0c5      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d007      	beq.n	8002cf4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f042 0201 	orr.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2221      	movs	r2, #33	; 0x21
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2240      	movs	r2, #64	; 0x40
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a3a      	ldr	r2, [r7, #32]
 8002d1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4a4d      	ldr	r2, [pc, #308]	; (8002e68 <HAL_I2C_Mem_Write+0x1f0>)
 8002d34:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d36:	88f8      	ldrh	r0, [r7, #6]
 8002d38:	893a      	ldrh	r2, [r7, #8]
 8002d3a:	8979      	ldrh	r1, [r7, #10]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4603      	mov	r3, r0
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f000 fab6 	bl	80032b8 <I2C_RequestMemoryWrite>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d052      	beq.n	8002df8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e081      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 fd00 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00d      	beq.n	8002d82 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d107      	bne.n	8002d7e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e06b      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	f003 0304 	and.w	r3, r3, #4
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d11b      	bne.n	8002df8 <HAL_I2C_Mem_Write+0x180>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d017      	beq.n	8002df8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1aa      	bne.n	8002d56 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 fcec 	bl	80037e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00d      	beq.n	8002e2c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d107      	bne.n	8002e28 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e26:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e016      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	e000      	b.n	8002e5a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002e58:	2302      	movs	r3, #2
  }
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	00100002 	.word	0x00100002
 8002e68:	ffff0000 	.word	0xffff0000

08002e6c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08c      	sub	sp, #48	; 0x30
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	817b      	strh	r3, [r7, #10]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	813b      	strh	r3, [r7, #8]
 8002e82:	4613      	mov	r3, r2
 8002e84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e86:	f7ff faeb 	bl	8002460 <HAL_GetTick>
 8002e8a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b20      	cmp	r3, #32
 8002e96:	f040 8208 	bne.w	80032aa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	2319      	movs	r3, #25
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	497b      	ldr	r1, [pc, #492]	; (8003090 <HAL_I2C_Mem_Read+0x224>)
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fb85 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	e1fb      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_I2C_Mem_Read+0x56>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e1f4      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d007      	beq.n	8002ee8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0201 	orr.w	r2, r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ef6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2222      	movs	r2, #34	; 0x22
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2240      	movs	r2, #64	; 0x40
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a5b      	ldr	r2, [pc, #364]	; (8003094 <HAL_I2C_Mem_Read+0x228>)
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f2a:	88f8      	ldrh	r0, [r7, #6]
 8002f2c:	893a      	ldrh	r2, [r7, #8]
 8002f2e:	8979      	ldrh	r1, [r7, #10]
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	9301      	str	r3, [sp, #4]
 8002f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	4603      	mov	r3, r0
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fa52 	bl	80033e4 <I2C_RequestMemoryRead>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e1b0      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d113      	bne.n	8002f7a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f52:	2300      	movs	r3, #0
 8002f54:	623b      	str	r3, [r7, #32]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	623b      	str	r3, [r7, #32]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	623b      	str	r3, [r7, #32]
 8002f66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	e184      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d11b      	bne.n	8002fba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	61fb      	str	r3, [r7, #28]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	e164      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d11b      	bne.n	8002ffa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fd0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fe0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	61bb      	str	r3, [r7, #24]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	61bb      	str	r3, [r7, #24]
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	e144      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003010:	e138      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003016:	2b03      	cmp	r3, #3
 8003018:	f200 80f1 	bhi.w	80031fe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003020:	2b01      	cmp	r3, #1
 8003022:	d123      	bne.n	800306c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003026:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fc1b 	bl	8003864 <I2C_WaitOnRXNEFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e139      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	855a      	strh	r2, [r3, #42]	; 0x2a
 800306a:	e10b      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003070:	2b02      	cmp	r3, #2
 8003072:	d14e      	bne.n	8003112 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800307a:	2200      	movs	r2, #0
 800307c:	4906      	ldr	r1, [pc, #24]	; (8003098 <HAL_I2C_Mem_Read+0x22c>)
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 fa98 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d008      	beq.n	800309c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e10e      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
 800308e:	bf00      	nop
 8003090:	00100002 	.word	0x00100002
 8003094:	ffff0000 	.word	0xffff0000
 8003098:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	b2d2      	uxtb	r2, r2
 80030ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003106:	b29b      	uxth	r3, r3
 8003108:	3b01      	subs	r3, #1
 800310a:	b29a      	uxth	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003110:	e0b8      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003118:	2200      	movs	r2, #0
 800311a:	4966      	ldr	r1, [pc, #408]	; (80032b4 <HAL_I2C_Mem_Read+0x448>)
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 fa49 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e0bf      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800313a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691a      	ldr	r2, [r3, #16]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003158:	3b01      	subs	r3, #1
 800315a:	b29a      	uxth	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003164:	b29b      	uxth	r3, r3
 8003166:	3b01      	subs	r3, #1
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003174:	2200      	movs	r2, #0
 8003176:	494f      	ldr	r1, [pc, #316]	; (80032b4 <HAL_I2C_Mem_Read+0x448>)
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 fa1b 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e091      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003196:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031aa:	1c5a      	adds	r2, r3, #1
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031fc:	e042      	b.n	8003284 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003200:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 fb2e 	bl	8003864 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e04c      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322e:	3b01      	subs	r3, #1
 8003230:	b29a      	uxth	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f003 0304 	and.w	r3, r3, #4
 800324e:	2b04      	cmp	r3, #4
 8003250:	d118      	bne.n	8003284 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003264:	1c5a      	adds	r2, r3, #1
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326e:	3b01      	subs	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003288:	2b00      	cmp	r3, #0
 800328a:	f47f aec2 	bne.w	8003012 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3728      	adds	r7, #40	; 0x28
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	00010004 	.word	0x00010004

080032b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af02      	add	r7, sp, #8
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	4608      	mov	r0, r1
 80032c2:	4611      	mov	r1, r2
 80032c4:	461a      	mov	r2, r3
 80032c6:	4603      	mov	r3, r0
 80032c8:	817b      	strh	r3, [r7, #10]
 80032ca:	460b      	mov	r3, r1
 80032cc:	813b      	strh	r3, [r7, #8]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 f960 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00d      	beq.n	8003316 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003304:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003308:	d103      	bne.n	8003312 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003310:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e05f      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003316:	897b      	ldrh	r3, [r7, #10]
 8003318:	b2db      	uxtb	r3, r3
 800331a:	461a      	mov	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003324:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003328:	6a3a      	ldr	r2, [r7, #32]
 800332a:	492d      	ldr	r1, [pc, #180]	; (80033e0 <I2C_RequestMemoryWrite+0x128>)
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f998 	bl	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e04c      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003354:	6a39      	ldr	r1, [r7, #32]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fa02 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00d      	beq.n	800337e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	2b04      	cmp	r3, #4
 8003368:	d107      	bne.n	800337a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003378:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e02b      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d105      	bne.n	8003390 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003384:	893b      	ldrh	r3, [r7, #8]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	611a      	str	r2, [r3, #16]
 800338e:	e021      	b.n	80033d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003390:	893b      	ldrh	r3, [r7, #8]
 8003392:	0a1b      	lsrs	r3, r3, #8
 8003394:	b29b      	uxth	r3, r3
 8003396:	b2da      	uxtb	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800339e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033a0:	6a39      	ldr	r1, [r7, #32]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f9dc 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00d      	beq.n	80033ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d107      	bne.n	80033c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e005      	b.n	80033d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033ca:	893b      	ldrh	r3, [r7, #8]
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	00010002 	.word	0x00010002

080033e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	461a      	mov	r2, r3
 80033f2:	4603      	mov	r3, r0
 80033f4:	817b      	strh	r3, [r7, #10]
 80033f6:	460b      	mov	r3, r1
 80033f8:	813b      	strh	r3, [r7, #8]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800340c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800341c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	2200      	movs	r2, #0
 8003426:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f8c2 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003444:	d103      	bne.n	800344e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800344c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e0aa      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003452:	897b      	ldrh	r3, [r7, #10]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003460:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	6a3a      	ldr	r2, [r7, #32]
 8003466:	4952      	ldr	r1, [pc, #328]	; (80035b0 <I2C_RequestMemoryRead+0x1cc>)
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f8fa 	bl	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e097      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003478:	2300      	movs	r3, #0
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f964 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d107      	bne.n	80034b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e076      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034c0:	893b      	ldrh	r3, [r7, #8]
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	611a      	str	r2, [r3, #16]
 80034ca:	e021      	b.n	8003510 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034cc:	893b      	ldrh	r3, [r7, #8]
 80034ce:	0a1b      	lsrs	r3, r3, #8
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034dc:	6a39      	ldr	r1, [r7, #32]
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 f93e 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00d      	beq.n	8003506 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d107      	bne.n	8003502 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003500:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e050      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003506:	893b      	ldrh	r3, [r7, #8]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003512:	6a39      	ldr	r1, [r7, #32]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f923 	bl	8003760 <I2C_WaitOnTXEFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00d      	beq.n	800353c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	2b04      	cmp	r3, #4
 8003526:	d107      	bne.n	8003538 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003536:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e035      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800354a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	2200      	movs	r2, #0
 8003554:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f82b 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00d      	beq.n	8003580 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003572:	d103      	bne.n	800357c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f44f 7200 	mov.w	r2, #512	; 0x200
 800357a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e013      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003580:	897b      	ldrh	r3, [r7, #10]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	b2da      	uxtb	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	6a3a      	ldr	r2, [r7, #32]
 8003594:	4906      	ldr	r1, [pc, #24]	; (80035b0 <I2C_RequestMemoryRead+0x1cc>)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f863 	bl	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3718      	adds	r7, #24
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	00010002 	.word	0x00010002

080035b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035c4:	e025      	b.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035cc:	d021      	beq.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fe ff47 	bl	8002460 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d116      	bne.n	8003612 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e023      	b.n	800365a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	0c1b      	lsrs	r3, r3, #16
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b01      	cmp	r3, #1
 800361a:	d10d      	bne.n	8003638 <I2C_WaitOnFlagUntilTimeout+0x84>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	43da      	mvns	r2, r3
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	4013      	ands	r3, r2
 8003628:	b29b      	uxth	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	bf0c      	ite	eq
 800362e:	2301      	moveq	r3, #1
 8003630:	2300      	movne	r3, #0
 8003632:	b2db      	uxtb	r3, r3
 8003634:	461a      	mov	r2, r3
 8003636:	e00c      	b.n	8003652 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	43da      	mvns	r2, r3
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	4013      	ands	r3, r2
 8003644:	b29b      	uxth	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	bf0c      	ite	eq
 800364a:	2301      	moveq	r3, #1
 800364c:	2300      	movne	r3, #0
 800364e:	b2db      	uxtb	r3, r3
 8003650:	461a      	mov	r2, r3
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	429a      	cmp	r2, r3
 8003656:	d0b6      	beq.n	80035c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b084      	sub	sp, #16
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
 800366e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003670:	e051      	b.n	8003716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003680:	d123      	bne.n	80036ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003690:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800369a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2220      	movs	r2, #32
 80036a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	f043 0204 	orr.w	r2, r3, #4
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e046      	b.n	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d0:	d021      	beq.n	8003716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d2:	f7fe fec5 	bl	8002460 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d116      	bne.n	8003716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f043 0220 	orr.w	r2, r3, #32
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e020      	b.n	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	0c1b      	lsrs	r3, r3, #16
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b01      	cmp	r3, #1
 800371e:	d10c      	bne.n	800373a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	43da      	mvns	r2, r3
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4013      	ands	r3, r2
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	bf14      	ite	ne
 8003732:	2301      	movne	r3, #1
 8003734:	2300      	moveq	r3, #0
 8003736:	b2db      	uxtb	r3, r3
 8003738:	e00b      	b.n	8003752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	43da      	mvns	r2, r3
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	4013      	ands	r3, r2
 8003746:	b29b      	uxth	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	bf14      	ite	ne
 800374c:	2301      	movne	r3, #1
 800374e:	2300      	moveq	r3, #0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d18d      	bne.n	8003672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800376c:	e02d      	b.n	80037ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 f8ce 	bl	8003910 <I2C_IsAcknowledgeFailed>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e02d      	b.n	80037da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d021      	beq.n	80037ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7fe fe6b 	bl	8002460 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d116      	bne.n	80037ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e007      	b.n	80037da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d4:	2b80      	cmp	r3, #128	; 0x80
 80037d6:	d1ca      	bne.n	800376e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037ee:	e02d      	b.n	800384c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f88d 	bl	8003910 <I2C_IsAcknowledgeFailed>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e02d      	b.n	800385c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003806:	d021      	beq.n	800384c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003808:	f7fe fe2a 	bl	8002460 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	429a      	cmp	r2, r3
 8003816:	d302      	bcc.n	800381e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d116      	bne.n	800384c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f043 0220 	orr.w	r2, r3, #32
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e007      	b.n	800385c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b04      	cmp	r3, #4
 8003858:	d1ca      	bne.n	80037f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	3710      	adds	r7, #16
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003870:	e042      	b.n	80038f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b10      	cmp	r3, #16
 800387e:	d119      	bne.n	80038b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f06f 0210 	mvn.w	r2, #16
 8003888:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e029      	b.n	8003908 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b4:	f7fe fdd4 	bl	8002460 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d302      	bcc.n	80038ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d116      	bne.n	80038f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e007      	b.n	8003908 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003902:	2b40      	cmp	r3, #64	; 0x40
 8003904:	d1b5      	bne.n	8003872 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003926:	d11b      	bne.n	8003960 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003930:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f043 0204 	orr.w	r2, r3, #4
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800396e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003970:	b08f      	sub	sp, #60	; 0x3c
 8003972:	af0a      	add	r7, sp, #40	; 0x28
 8003974:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e10f      	b.n	8003ba0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d106      	bne.n	80039a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f009 ff0c 	bl	800d7b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2203      	movs	r2, #3
 80039a4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d102      	bne.n	80039ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f003 fb55 	bl	800706e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	603b      	str	r3, [r7, #0]
 80039ca:	687e      	ldr	r6, [r7, #4]
 80039cc:	466d      	mov	r5, sp
 80039ce:	f106 0410 	add.w	r4, r6, #16
 80039d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039de:	e885 0003 	stmia.w	r5, {r0, r1}
 80039e2:	1d33      	adds	r3, r6, #4
 80039e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039e6:	6838      	ldr	r0, [r7, #0]
 80039e8:	f003 fa2c 	bl	8006e44 <USB_CoreInit>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e0d0      	b.n	8003ba0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f003 fb43 	bl	8007090 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
 8003a0e:	e04a      	b.n	8003aa6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a10:	7bfa      	ldrb	r2, [r7, #15]
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	333d      	adds	r3, #61	; 0x3d
 8003a20:	2201      	movs	r2, #1
 8003a22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	333c      	adds	r3, #60	; 0x3c
 8003a34:	7bfa      	ldrb	r2, [r7, #15]
 8003a36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a38:	7bfa      	ldrb	r2, [r7, #15]
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
 8003a3c:	b298      	uxth	r0, r3
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	3344      	adds	r3, #68	; 0x44
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a50:	7bfa      	ldrb	r2, [r7, #15]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	3340      	adds	r3, #64	; 0x40
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a64:	7bfa      	ldrb	r2, [r7, #15]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	3348      	adds	r3, #72	; 0x48
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a78:	7bfa      	ldrb	r2, [r7, #15]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	4413      	add	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	334c      	adds	r3, #76	; 0x4c
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a8c:	7bfa      	ldrb	r2, [r7, #15]
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	4613      	mov	r3, r2
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	440b      	add	r3, r1
 8003a9a:	3354      	adds	r3, #84	; 0x54
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	73fb      	strb	r3, [r7, #15]
 8003aa6:	7bfa      	ldrb	r2, [r7, #15]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d3af      	bcc.n	8003a10 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	73fb      	strb	r3, [r7, #15]
 8003ab4:	e044      	b.n	8003b40 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ab6:	7bfa      	ldrb	r2, [r7, #15]
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	4613      	mov	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	4413      	add	r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003ac8:	2200      	movs	r2, #0
 8003aca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003acc:	7bfa      	ldrb	r2, [r7, #15]
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4413      	add	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003ade:	7bfa      	ldrb	r2, [r7, #15]
 8003ae0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b24:	7bfa      	ldrb	r2, [r7, #15]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
 8003b40:	7bfa      	ldrb	r2, [r7, #15]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d3b5      	bcc.n	8003ab6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	687e      	ldr	r6, [r7, #4]
 8003b52:	466d      	mov	r5, sp
 8003b54:	f106 0410 	add.w	r4, r6, #16
 8003b58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b60:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b64:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b68:	1d33      	adds	r3, r6, #4
 8003b6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b6c:	6838      	ldr	r0, [r7, #0]
 8003b6e:	f003 fadb 	bl	8007128 <USB_DevInit>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d005      	beq.n	8003b84 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e00d      	b.n	8003ba0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f004 fc2a 	bl	80083f2 <USB_DevDisconnect>

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ba8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_PCD_Start+0x1c>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e020      	b.n	8003c06 <HAL_PCD_Start+0x5e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d109      	bne.n	8003be8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d005      	beq.n	8003be8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f003 fa2d 	bl	800704c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f004 fbda 	bl	80083b0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c0e:	b590      	push	{r4, r7, lr}
 8003c10:	b08d      	sub	sp, #52	; 0x34
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c1c:	6a3b      	ldr	r3, [r7, #32]
 8003c1e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f004 fc98 	bl	800855a <USB_GetMode>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f040 848a 	bne.w	8004546 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f004 fbfc 	bl	8008434 <USB_ReadInterrupts>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 8480 	beq.w	8004544 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	0a1b      	lsrs	r3, r3, #8
 8003c4e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f004 fbe9 	bl	8008434 <USB_ReadInterrupts>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d107      	bne.n	8003c7c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	695a      	ldr	r2, [r3, #20]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f002 0202 	and.w	r2, r2, #2
 8003c7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f004 fbd7 	bl	8008434 <USB_ReadInterrupts>
 8003c86:	4603      	mov	r3, r0
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b10      	cmp	r3, #16
 8003c8e:	d161      	bne.n	8003d54 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	699a      	ldr	r2, [r3, #24]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 0210 	bic.w	r2, r2, #16
 8003c9e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f003 020f 	and.w	r2, r3, #15
 8003cac:	4613      	mov	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	4413      	add	r3, r2
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	0c5b      	lsrs	r3, r3, #17
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d124      	bne.n	8003d16 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d035      	beq.n	8003d44 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	091b      	lsrs	r3, r3, #4
 8003ce0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ce2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	6a38      	ldr	r0, [r7, #32]
 8003cec:	f004 fa0e 	bl	800810c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	091b      	lsrs	r3, r3, #4
 8003cf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cfc:	441a      	add	r2, r3
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	6a1a      	ldr	r2, [r3, #32]
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	091b      	lsrs	r3, r3, #4
 8003d0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d0e:	441a      	add	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	621a      	str	r2, [r3, #32]
 8003d14:	e016      	b.n	8003d44 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	0c5b      	lsrs	r3, r3, #17
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	2b06      	cmp	r3, #6
 8003d20:	d110      	bne.n	8003d44 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d28:	2208      	movs	r2, #8
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	6a38      	ldr	r0, [r7, #32]
 8003d2e:	f004 f9ed 	bl	800810c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	6a1a      	ldr	r2, [r3, #32]
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	091b      	lsrs	r3, r3, #4
 8003d3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d3e:	441a      	add	r2, r3
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0210 	orr.w	r2, r2, #16
 8003d52:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f004 fb6b 	bl	8008434 <USB_ReadInterrupts>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d64:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d68:	f040 80a7 	bne.w	8003eba <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f004 fb70 	bl	800845a <USB_ReadDevAllOutEpInterrupt>
 8003d7a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003d7c:	e099      	b.n	8003eb2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 808e 	beq.w	8003ea6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f004 fb94 	bl	80084c2 <USB_ReadDevOutEPInterrupt>
 8003d9a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00c      	beq.n	8003dc0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003db2:	461a      	mov	r2, r3
 8003db4:	2301      	movs	r3, #1
 8003db6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003db8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fec2 	bl	8004b44 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00c      	beq.n	8003de4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	015a      	lsls	r2, r3, #5
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	2308      	movs	r3, #8
 8003dda:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003ddc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 ff98 	bl	8004d14 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f003 0310 	and.w	r3, r3, #16
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d008      	beq.n	8003e00 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2310      	movs	r3, #16
 8003dfe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d030      	beq.n	8003e6c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e12:	2b80      	cmp	r3, #128	; 0x80
 8003e14:	d109      	bne.n	8003e2a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	69fa      	ldr	r2, [r7, #28]
 8003e20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e28:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	4413      	add	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	78db      	ldrb	r3, [r3, #3]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d108      	bne.n	8003e5a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	4619      	mov	r1, r3
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f009 fdab 	bl	800d9b0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	015a      	lsls	r2, r3, #5
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	4413      	add	r3, r2
 8003e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e66:	461a      	mov	r2, r3
 8003e68:	2302      	movs	r3, #2
 8003e6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f003 0320 	and.w	r3, r3, #32
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e82:	461a      	mov	r2, r3
 8003e84:	2320      	movs	r3, #32
 8003e86:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	015a      	lsls	r2, r3, #5
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	4413      	add	r3, r2
 8003e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ea4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eae:	085b      	lsrs	r3, r3, #1
 8003eb0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f47f af62 	bne.w	8003d7e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f004 fab8 	bl	8008434 <USB_ReadInterrupts>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ece:	f040 80db 	bne.w	8004088 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f004 fad9 	bl	800848e <USB_ReadDevAllInEpInterrupt>
 8003edc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003ee2:	e0cd      	b.n	8004080 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 80c2 	beq.w	8004074 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef6:	b2d2      	uxtb	r2, r2
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 faff 	bl	80084fe <USB_ReadDevInEPInterrupt>
 8003f00:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d057      	beq.n	8003fbc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	2201      	movs	r2, #1
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	43db      	mvns	r3, r3
 8003f26:	69f9      	ldr	r1, [r7, #28]
 8003f28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f32:	015a      	lsls	r2, r3, #5
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	4413      	add	r3, r2
 8003f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	2301      	movs	r3, #1
 8003f40:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d132      	bne.n	8003fb0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f4e:	4613      	mov	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	334c      	adds	r3, #76	; 0x4c
 8003f5a:	6819      	ldr	r1, [r3, #0]
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f60:	4613      	mov	r3, r2
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	4413      	add	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4403      	add	r3, r0
 8003f6a:	3348      	adds	r3, #72	; 0x48
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4419      	add	r1, r3
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4403      	add	r3, r0
 8003f7e:	334c      	adds	r3, #76	; 0x4c
 8003f80:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d113      	bne.n	8003fb0 <HAL_PCD_IRQHandler+0x3a2>
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	3354      	adds	r3, #84	; 0x54
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d108      	bne.n	8003fb0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fa8:	461a      	mov	r2, r3
 8003faa:	2101      	movs	r1, #1
 8003fac:	f004 fb06 	bl	80085bc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f009 fc7f 	bl	800d8ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d008      	beq.n	8003fd8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc8:	015a      	lsls	r2, r3, #5
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	4413      	add	r3, r2
 8003fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	2308      	movs	r3, #8
 8003fd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f003 0310 	and.w	r3, r3, #16
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d008      	beq.n	8003ff4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe4:	015a      	lsls	r2, r3, #5
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	4413      	add	r3, r2
 8003fea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fee:	461a      	mov	r2, r3
 8003ff0:	2310      	movs	r3, #16
 8003ff2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d008      	beq.n	8004010 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004000:	015a      	lsls	r2, r3, #5
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	4413      	add	r3, r2
 8004006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800400a:	461a      	mov	r2, r3
 800400c:	2340      	movs	r3, #64	; 0x40
 800400e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d023      	beq.n	8004062 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800401a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800401c:	6a38      	ldr	r0, [r7, #32]
 800401e:	f003 f9e7 	bl	80073f0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004024:	4613      	mov	r3, r2
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	4413      	add	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	3338      	adds	r3, #56	; 0x38
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	3304      	adds	r3, #4
 8004034:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	78db      	ldrb	r3, [r3, #3]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d108      	bne.n	8004050 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	2200      	movs	r2, #0
 8004042:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004046:	b2db      	uxtb	r3, r3
 8004048:	4619      	mov	r1, r3
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f009 fcc2 	bl	800d9d4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800405c:	461a      	mov	r2, r3
 800405e:	2302      	movs	r3, #2
 8004060:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800406c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 fcdb 	bl	8004a2a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	3301      	adds	r3, #1
 8004078:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800407a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407c:	085b      	lsrs	r3, r3, #1
 800407e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004082:	2b00      	cmp	r3, #0
 8004084:	f47f af2e 	bne.w	8003ee4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f004 f9d1 	bl	8008434 <USB_ReadInterrupts>
 8004092:	4603      	mov	r3, r0
 8004094:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004098:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800409c:	d122      	bne.n	80040e4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	69fa      	ldr	r2, [r7, #28]
 80040a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040ac:	f023 0301 	bic.w	r3, r3, #1
 80040b0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d108      	bne.n	80040ce <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80040c4:	2100      	movs	r1, #0
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fec2 	bl	8004e50 <HAL_PCDEx_LPM_Callback>
 80040cc:	e002      	b.n	80040d4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f009 fc60 	bl	800d994 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	695a      	ldr	r2, [r3, #20]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80040e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f004 f9a3 	bl	8008434 <USB_ReadInterrupts>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f8:	d112      	bne.n	8004120 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b01      	cmp	r3, #1
 8004108:	d102      	bne.n	8004110 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f009 fc1c 	bl	800d948 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695a      	ldr	r2, [r3, #20]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800411e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f004 f985 	bl	8008434 <USB_ReadInterrupts>
 800412a:	4603      	mov	r3, r0
 800412c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004134:	f040 80b7 	bne.w	80042a6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	69fa      	ldr	r2, [r7, #28]
 8004142:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004146:	f023 0301 	bic.w	r3, r3, #1
 800414a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2110      	movs	r1, #16
 8004152:	4618      	mov	r0, r3
 8004154:	f003 f94c 	bl	80073f0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004158:	2300      	movs	r3, #0
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800415c:	e046      	b.n	80041ec <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	4413      	add	r3, r2
 8004166:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800416a:	461a      	mov	r2, r3
 800416c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004170:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004174:	015a      	lsls	r2, r3, #5
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	4413      	add	r3, r2
 800417a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004182:	0151      	lsls	r1, r2, #5
 8004184:	69fa      	ldr	r2, [r7, #28]
 8004186:	440a      	add	r2, r1
 8004188:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800418c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004190:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004194:	015a      	lsls	r2, r3, #5
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	4413      	add	r3, r2
 800419a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800419e:	461a      	mov	r2, r3
 80041a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041a4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	015a      	lsls	r2, r3, #5
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	4413      	add	r3, r2
 80041ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041b6:	0151      	lsls	r1, r2, #5
 80041b8:	69fa      	ldr	r2, [r7, #28]
 80041ba:	440a      	add	r2, r1
 80041bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041d6:	0151      	lsls	r1, r2, #5
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	440a      	add	r2, r1
 80041dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80041e4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e8:	3301      	adds	r3, #1
 80041ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d3b3      	bcc.n	800415e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	69fa      	ldr	r2, [r7, #28]
 8004200:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004204:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004208:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420e:	2b00      	cmp	r3, #0
 8004210:	d016      	beq.n	8004240 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800421c:	69fa      	ldr	r2, [r7, #28]
 800421e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004222:	f043 030b 	orr.w	r3, r3, #11
 8004226:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004232:	69fa      	ldr	r2, [r7, #28]
 8004234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004238:	f043 030b 	orr.w	r3, r3, #11
 800423c:	6453      	str	r3, [r2, #68]	; 0x44
 800423e:	e015      	b.n	800426c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	69fa      	ldr	r2, [r7, #28]
 800424a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800424e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004252:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004256:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	69fa      	ldr	r2, [r7, #28]
 8004262:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004266:	f043 030b 	orr.w	r3, r3, #11
 800426a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69fa      	ldr	r2, [r7, #28]
 8004276:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800427a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800427e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6818      	ldr	r0, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004290:	461a      	mov	r2, r3
 8004292:	f004 f993 	bl	80085bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80042a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f004 f8c2 	bl	8008434 <USB_ReadInterrupts>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042ba:	d124      	bne.n	8004306 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f004 f958 	bl	8008576 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f003 f90d 	bl	80074ea <USB_GetDevSpeed>
 80042d0:	4603      	mov	r3, r0
 80042d2:	461a      	mov	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681c      	ldr	r4, [r3, #0]
 80042dc:	f001 fa26 	bl	800572c <HAL_RCC_GetHCLKFreq>
 80042e0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
 80042ea:	4620      	mov	r0, r4
 80042ec:	f002 fe0c 	bl	8006f08 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f009 fb0a 	bl	800d90a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	695a      	ldr	r2, [r3, #20]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004304:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f004 f892 	bl	8008434 <USB_ReadInterrupts>
 8004310:	4603      	mov	r3, r0
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b08      	cmp	r3, #8
 8004318:	d10a      	bne.n	8004330 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f009 fae7 	bl	800d8ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695a      	ldr	r2, [r3, #20]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f002 0208 	and.w	r2, r2, #8
 800432e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f004 f87d 	bl	8008434 <USB_ReadInterrupts>
 800433a:	4603      	mov	r3, r0
 800433c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004340:	2b80      	cmp	r3, #128	; 0x80
 8004342:	d122      	bne.n	800438a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800434c:	6a3b      	ldr	r3, [r7, #32]
 800434e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004350:	2301      	movs	r3, #1
 8004352:	627b      	str	r3, [r7, #36]	; 0x24
 8004354:	e014      	b.n	8004380 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800435a:	4613      	mov	r3, r2
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d105      	bne.n	800437a <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	b2db      	uxtb	r3, r3
 8004372:	4619      	mov	r1, r3
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 fb27 	bl	80049c8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	3301      	adds	r3, #1
 800437e:	627b      	str	r3, [r7, #36]	; 0x24
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004386:	429a      	cmp	r2, r3
 8004388:	d3e5      	bcc.n	8004356 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f004 f850 	bl	8008434 <USB_ReadInterrupts>
 8004394:	4603      	mov	r3, r0
 8004396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800439a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800439e:	d13b      	bne.n	8004418 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043a0:	2301      	movs	r3, #1
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
 80043a4:	e02b      	b.n	80043fe <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80043a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a8:	015a      	lsls	r2, r3, #5
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	4413      	add	r3, r2
 80043ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ba:	4613      	mov	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	4413      	add	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	3340      	adds	r3, #64	; 0x40
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d115      	bne.n	80043f8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80043cc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	da12      	bge.n	80043f8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	333f      	adds	r3, #63	; 0x3f
 80043e2:	2201      	movs	r2, #1
 80043e4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80043e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	4619      	mov	r1, r3
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 fae8 	bl	80049c8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fa:	3301      	adds	r3, #1
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004404:	429a      	cmp	r2, r3
 8004406:	d3ce      	bcc.n	80043a6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695a      	ldr	r2, [r3, #20]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004416:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f004 f809 	bl	8008434 <USB_ReadInterrupts>
 8004422:	4603      	mov	r3, r0
 8004424:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004428:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800442c:	d155      	bne.n	80044da <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800442e:	2301      	movs	r3, #1
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
 8004432:	e045      	b.n	80044c0 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	015a      	lsls	r2, r3, #5
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	4413      	add	r3, r2
 800443c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004448:	4613      	mov	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	4413      	add	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d12e      	bne.n	80044ba <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800445c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800445e:	2b00      	cmp	r3, #0
 8004460:	da2b      	bge.n	80044ba <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800446e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004472:	429a      	cmp	r2, r3
 8004474:	d121      	bne.n	80044ba <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004488:	2201      	movs	r2, #1
 800448a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10a      	bne.n	80044ba <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	69fa      	ldr	r2, [r7, #28]
 80044ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044b6:	6053      	str	r3, [r2, #4]
            break;
 80044b8:	e007      	b.n	80044ca <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	3301      	adds	r3, #1
 80044be:	627b      	str	r3, [r7, #36]	; 0x24
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d3b4      	bcc.n	8004434 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695a      	ldr	r2, [r3, #20]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80044d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f003 ffa8 	bl	8008434 <USB_ReadInterrupts>
 80044e4:	4603      	mov	r3, r0
 80044e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ee:	d10a      	bne.n	8004506 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f009 fa81 	bl	800d9f8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	695a      	ldr	r2, [r3, #20]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004504:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f003 ff92 	bl	8008434 <USB_ReadInterrupts>
 8004510:	4603      	mov	r3, r0
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b04      	cmp	r3, #4
 8004518:	d115      	bne.n	8004546 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f009 fa71 	bl	800da14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6859      	ldr	r1, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	430a      	orrs	r2, r1
 8004540:	605a      	str	r2, [r3, #4]
 8004542:	e000      	b.n	8004546 <HAL_PCD_IRQHandler+0x938>
      return;
 8004544:	bf00      	nop
    }
  }
}
 8004546:	3734      	adds	r7, #52	; 0x34
 8004548:	46bd      	mov	sp, r7
 800454a:	bd90      	pop	{r4, r7, pc}

0800454c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_PCD_SetAddress+0x1a>
 8004562:	2302      	movs	r3, #2
 8004564:	e013      	b.n	800458e <HAL_PCD_SetAddress+0x42>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	4611      	mov	r1, r2
 800457e:	4618      	mov	r0, r3
 8004580:	f003 fef0 	bl	8008364 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
 800459e:	4608      	mov	r0, r1
 80045a0:	4611      	mov	r1, r2
 80045a2:	461a      	mov	r2, r3
 80045a4:	4603      	mov	r3, r0
 80045a6:	70fb      	strb	r3, [r7, #3]
 80045a8:	460b      	mov	r3, r1
 80045aa:	803b      	strh	r3, [r7, #0]
 80045ac:	4613      	mov	r3, r2
 80045ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	da0f      	bge.n	80045dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	f003 020f 	and.w	r2, r3, #15
 80045c2:	4613      	mov	r3, r2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4413      	add	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	3338      	adds	r3, #56	; 0x38
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	4413      	add	r3, r2
 80045d0:	3304      	adds	r3, #4
 80045d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	705a      	strb	r2, [r3, #1]
 80045da:	e00f      	b.n	80045fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045dc:	78fb      	ldrb	r3, [r7, #3]
 80045de:	f003 020f 	and.w	r2, r3, #15
 80045e2:	4613      	mov	r3, r2
 80045e4:	00db      	lsls	r3, r3, #3
 80045e6:	4413      	add	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	4413      	add	r3, r2
 80045f2:	3304      	adds	r3, #4
 80045f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80045fc:	78fb      	ldrb	r3, [r7, #3]
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	b2da      	uxtb	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004608:	883a      	ldrh	r2, [r7, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	78ba      	ldrb	r2, [r7, #2]
 8004612:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	785b      	ldrb	r3, [r3, #1]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d004      	beq.n	8004626 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004626:	78bb      	ldrb	r3, [r7, #2]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d102      	bne.n	8004632 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_PCD_EP_Open+0xaa>
 800463c:	2302      	movs	r3, #2
 800463e:	e00e      	b.n	800465e <HAL_PCD_EP_Open+0xc8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68f9      	ldr	r1, [r7, #12]
 800464e:	4618      	mov	r0, r3
 8004650:	f002 ff70 	bl	8007534 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800465c:	7afb      	ldrb	r3, [r7, #11]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	460b      	mov	r3, r1
 8004670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004672:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004676:	2b00      	cmp	r3, #0
 8004678:	da0f      	bge.n	800469a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800467a:	78fb      	ldrb	r3, [r7, #3]
 800467c:	f003 020f 	and.w	r2, r3, #15
 8004680:	4613      	mov	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	4413      	add	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	3338      	adds	r3, #56	; 0x38
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	4413      	add	r3, r2
 800468e:	3304      	adds	r3, #4
 8004690:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2201      	movs	r2, #1
 8004696:	705a      	strb	r2, [r3, #1]
 8004698:	e00f      	b.n	80046ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800469a:	78fb      	ldrb	r3, [r7, #3]
 800469c:	f003 020f 	and.w	r2, r3, #15
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	4413      	add	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	4413      	add	r3, r2
 80046b0:	3304      	adds	r3, #4
 80046b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80046ba:	78fb      	ldrb	r3, [r7, #3]
 80046bc:	f003 030f 	and.w	r3, r3, #15
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_PCD_EP_Close+0x6e>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e00e      	b.n	80046f2 <HAL_PCD_EP_Close+0x8c>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68f9      	ldr	r1, [r7, #12]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f002 ffae 	bl	8007644 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b086      	sub	sp, #24
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	603b      	str	r3, [r7, #0]
 8004706:	460b      	mov	r3, r1
 8004708:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800470a:	7afb      	ldrb	r3, [r7, #11]
 800470c:	f003 020f 	and.w	r2, r3, #15
 8004710:	4613      	mov	r3, r2
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	4413      	add	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4413      	add	r3, r2
 8004720:	3304      	adds	r3, #4
 8004722:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2200      	movs	r2, #0
 8004734:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2200      	movs	r2, #0
 800473a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800473c:	7afb      	ldrb	r3, [r7, #11]
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	b2da      	uxtb	r2, r3
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d102      	bne.n	8004756 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004756:	7afb      	ldrb	r3, [r7, #11]
 8004758:	f003 030f 	and.w	r3, r3, #15
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	b2db      	uxtb	r3, r3
 800476a:	461a      	mov	r2, r3
 800476c:	6979      	ldr	r1, [r7, #20]
 800476e:	f003 fa8d 	bl	8007c8c <USB_EP0StartXfer>
 8004772:	e008      	b.n	8004786 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	461a      	mov	r2, r3
 8004780:	6979      	ldr	r1, [r7, #20]
 8004782:	f003 f83b 	bl	80077fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	f003 020f 	and.w	r2, r3, #15
 80047a2:	6879      	ldr	r1, [r7, #4]
 80047a4:	4613      	mov	r3, r2
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80047b2:	681b      	ldr	r3, [r3, #0]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	607a      	str	r2, [r7, #4]
 80047ca:	603b      	str	r3, [r7, #0]
 80047cc:	460b      	mov	r3, r1
 80047ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047d0:	7afb      	ldrb	r3, [r7, #11]
 80047d2:	f003 020f 	and.w	r2, r3, #15
 80047d6:	4613      	mov	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	4413      	add	r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	3338      	adds	r3, #56	; 0x38
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	3304      	adds	r3, #4
 80047e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	2200      	movs	r2, #0
 80047f8:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2201      	movs	r2, #1
 80047fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004800:	7afb      	ldrb	r3, [r7, #11]
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	b2da      	uxtb	r2, r3
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d102      	bne.n	800481a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800481a:	7afb      	ldrb	r3, [r7, #11]
 800481c:	f003 030f 	and.w	r3, r3, #15
 8004820:	2b00      	cmp	r3, #0
 8004822:	d109      	bne.n	8004838 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6818      	ldr	r0, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	b2db      	uxtb	r3, r3
 800482e:	461a      	mov	r2, r3
 8004830:	6979      	ldr	r1, [r7, #20]
 8004832:	f003 fa2b 	bl	8007c8c <USB_EP0StartXfer>
 8004836:	e008      	b.n	800484a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6818      	ldr	r0, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	461a      	mov	r2, r3
 8004844:	6979      	ldr	r1, [r7, #20]
 8004846:	f002 ffd9 	bl	80077fc <USB_EPStartXfer>
  }

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	460b      	mov	r3, r1
 800485e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	f003 020f 	and.w	r2, r3, #15
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	429a      	cmp	r2, r3
 800486c:	d901      	bls.n	8004872 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e050      	b.n	8004914 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004872:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004876:	2b00      	cmp	r3, #0
 8004878:	da0f      	bge.n	800489a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	f003 020f 	and.w	r2, r3, #15
 8004880:	4613      	mov	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	3338      	adds	r3, #56	; 0x38
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	4413      	add	r3, r2
 800488e:	3304      	adds	r3, #4
 8004890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2201      	movs	r2, #1
 8004896:	705a      	strb	r2, [r3, #1]
 8004898:	e00d      	b.n	80048b6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	4613      	mov	r3, r2
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	4413      	add	r3, r2
 80048ac:	3304      	adds	r3, #4
 80048ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2201      	movs	r2, #1
 80048ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048bc:	78fb      	ldrb	r3, [r7, #3]
 80048be:	f003 030f 	and.w	r3, r3, #15
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_PCD_EP_SetStall+0x82>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e01e      	b.n	8004914 <HAL_PCD_EP_SetStall+0xc0>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68f9      	ldr	r1, [r7, #12]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f003 fc69 	bl	80081bc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80048ea:	78fb      	ldrb	r3, [r7, #3]
 80048ec:	f003 030f 	and.w	r3, r3, #15
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10a      	bne.n	800490a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6818      	ldr	r0, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	b2d9      	uxtb	r1, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004904:	461a      	mov	r2, r3
 8004906:	f003 fe59 	bl	80085bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004928:	78fb      	ldrb	r3, [r7, #3]
 800492a:	f003 020f 	and.w	r2, r3, #15
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	429a      	cmp	r2, r3
 8004934:	d901      	bls.n	800493a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e042      	b.n	80049c0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800493a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800493e:	2b00      	cmp	r3, #0
 8004940:	da0f      	bge.n	8004962 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	f003 020f 	and.w	r2, r3, #15
 8004948:	4613      	mov	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4413      	add	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	3338      	adds	r3, #56	; 0x38
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	4413      	add	r3, r2
 8004956:	3304      	adds	r3, #4
 8004958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2201      	movs	r2, #1
 800495e:	705a      	strb	r2, [r3, #1]
 8004960:	e00f      	b.n	8004982 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	f003 020f 	and.w	r2, r3, #15
 8004968:	4613      	mov	r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	4413      	add	r3, r2
 8004978:	3304      	adds	r3, #4
 800497a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	f003 030f 	and.w	r3, r3, #15
 800498e:	b2da      	uxtb	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800499a:	2b01      	cmp	r3, #1
 800499c:	d101      	bne.n	80049a2 <HAL_PCD_EP_ClrStall+0x86>
 800499e:	2302      	movs	r3, #2
 80049a0:	e00e      	b.n	80049c0 <HAL_PCD_EP_ClrStall+0xa4>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68f9      	ldr	r1, [r7, #12]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f003 fc71 	bl	8008298 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80049d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	da0c      	bge.n	80049f6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	f003 020f 	and.w	r2, r3, #15
 80049e2:	4613      	mov	r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	4413      	add	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	3338      	adds	r3, #56	; 0x38
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	4413      	add	r3, r2
 80049f0:	3304      	adds	r3, #4
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	e00c      	b.n	8004a10 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	3304      	adds	r3, #4
 8004a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68f9      	ldr	r1, [r7, #12]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f003 fa90 	bl	8007f3c <USB_EPStopXfer>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004a20:	7afb      	ldrb	r3, [r7, #11]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b08a      	sub	sp, #40	; 0x28
 8004a2e:	af02      	add	r7, sp, #8
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	4613      	mov	r3, r2
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	3338      	adds	r3, #56	; 0x38
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	3304      	adds	r3, #4
 8004a50:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a1a      	ldr	r2, [r3, #32]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d901      	bls.n	8004a62 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e06c      	b.n	8004b3c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	699a      	ldr	r2, [r3, #24]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	69fa      	ldr	r2, [r7, #28]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d902      	bls.n	8004a7e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	3303      	adds	r3, #3
 8004a82:	089b      	lsrs	r3, r3, #2
 8004a84:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a86:	e02b      	b.n	8004ae0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	699a      	ldr	r2, [r3, #24]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	69fa      	ldr	r2, [r7, #28]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d902      	bls.n	8004aa4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	3303      	adds	r3, #3
 8004aa8:	089b      	lsrs	r3, r3, #2
 8004aaa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6919      	ldr	r1, [r3, #16]
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	6978      	ldr	r0, [r7, #20]
 8004ac4:	f003 fae4 	bl	8008090 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	691a      	ldr	r2, [r3, #16]
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	441a      	add	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1a      	ldr	r2, [r3, #32]
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	441a      	add	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d809      	bhi.n	8004b0a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a1a      	ldr	r2, [r3, #32]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d203      	bcs.n	8004b0a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1be      	bne.n	8004a88 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	699a      	ldr	r2, [r3, #24]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d811      	bhi.n	8004b3a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	f003 030f 	and.w	r3, r3, #15
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b22:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	43db      	mvns	r3, r3
 8004b30:	6939      	ldr	r1, [r7, #16]
 8004b32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b36:	4013      	ands	r3, r2
 8004b38:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3720      	adds	r7, #32
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b088      	sub	sp, #32
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	333c      	adds	r3, #60	; 0x3c
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	015a      	lsls	r2, r3, #5
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	4413      	add	r3, r2
 8004b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d17b      	bne.n	8004c72 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d015      	beq.n	8004bb0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	4a61      	ldr	r2, [pc, #388]	; (8004d0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	f240 80b9 	bls.w	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80b3 	beq.w	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	015a      	lsls	r2, r3, #5
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bac:	6093      	str	r3, [r2, #8]
 8004bae:	e0a7      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d009      	beq.n	8004bce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	2320      	movs	r3, #32
 8004bca:	6093      	str	r3, [r2, #8]
 8004bcc:	e098      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f040 8093 	bne.w	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	4a4b      	ldr	r2, [pc, #300]	; (8004d0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d90f      	bls.n	8004c02 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00a      	beq.n	8004c02 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bfe:	6093      	str	r3, [r2, #8]
 8004c00:	e07e      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	4613      	mov	r3, r2
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	4413      	add	r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	4413      	add	r3, r2
 8004c14:	3304      	adds	r3, #4
 8004c16:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	69da      	ldr	r2, [r3, #28]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	0159      	lsls	r1, r3, #5
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	440b      	add	r3, r1
 8004c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c2e:	1ad2      	subs	r2, r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d114      	bne.n	8004c64 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d109      	bne.n	8004c56 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6818      	ldr	r0, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2101      	movs	r1, #1
 8004c50:	f003 fcb4 	bl	80085bc <USB_EP0_OutStart>
 8004c54:	e006      	b.n	8004c64 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	441a      	add	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	4619      	mov	r1, r3
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f008 fe0a 	bl	800d884 <HAL_PCD_DataOutStageCallback>
 8004c70:	e046      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	4a26      	ldr	r2, [pc, #152]	; (8004d10 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d124      	bne.n	8004cc4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00a      	beq.n	8004c9a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	015a      	lsls	r2, r3, #5
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c90:	461a      	mov	r2, r3
 8004c92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c96:	6093      	str	r3, [r2, #8]
 8004c98:	e032      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f003 0320 	and.w	r3, r3, #32
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d008      	beq.n	8004cb6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	2320      	movs	r3, #32
 8004cb4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	4619      	mov	r1, r3
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f008 fde1 	bl	800d884 <HAL_PCD_DataOutStageCallback>
 8004cc2:	e01d      	b.n	8004d00 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d114      	bne.n	8004cf4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004cca:	6879      	ldr	r1, [r7, #4]
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	00db      	lsls	r3, r3, #3
 8004cd2:	4413      	add	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	440b      	add	r3, r1
 8004cd8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d108      	bne.n	8004cf4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004cec:	461a      	mov	r2, r3
 8004cee:	2100      	movs	r1, #0
 8004cf0:	f003 fc64 	bl	80085bc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f008 fdc2 	bl	800d884 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3720      	adds	r7, #32
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	4f54300a 	.word	0x4f54300a
 8004d10:	4f54310a 	.word	0x4f54310a

08004d14 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	333c      	adds	r3, #60	; 0x3c
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	4a15      	ldr	r2, [pc, #84]	; (8004d9c <PCD_EP_OutSetupPacket_int+0x88>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d90e      	bls.n	8004d68 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d009      	beq.n	8004d68 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d60:	461a      	mov	r2, r3
 8004d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d66:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f008 fd79 	bl	800d860 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4a0a      	ldr	r2, [pc, #40]	; (8004d9c <PCD_EP_OutSetupPacket_int+0x88>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d90c      	bls.n	8004d90 <PCD_EP_OutSetupPacket_int+0x7c>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d108      	bne.n	8004d90 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d88:	461a      	mov	r2, r3
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	f003 fc16 	bl	80085bc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	4f54300a 	.word	0x4f54300a

08004da0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	460b      	mov	r3, r1
 8004daa:	70fb      	strb	r3, [r7, #3]
 8004dac:	4613      	mov	r3, r2
 8004dae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d107      	bne.n	8004dce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004dbe:	883b      	ldrh	r3, [r7, #0]
 8004dc0:	0419      	lsls	r1, r3, #16
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	629a      	str	r2, [r3, #40]	; 0x28
 8004dcc:	e028      	b.n	8004e20 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd4:	0c1b      	lsrs	r3, r3, #16
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	4413      	add	r3, r2
 8004dda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ddc:	2300      	movs	r3, #0
 8004dde:	73fb      	strb	r3, [r7, #15]
 8004de0:	e00d      	b.n	8004dfe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	3340      	adds	r3, #64	; 0x40
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	4413      	add	r3, r2
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	0c1b      	lsrs	r3, r3, #16
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	4413      	add	r3, r2
 8004df6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
 8004dfe:	7bfa      	ldrb	r2, [r7, #15]
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d3ec      	bcc.n	8004de2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004e08:	883b      	ldrh	r3, [r7, #0]
 8004e0a:	0418      	lsls	r0, r3, #16
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	78fb      	ldrb	r3, [r7, #3]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	4302      	orrs	r2, r0
 8004e18:	3340      	adds	r3, #64	; 0x40
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
 8004e36:	460b      	mov	r3, r1
 8004e38:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	887a      	ldrh	r2, [r7, #2]
 8004e40:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e267      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d075      	beq.n	8004f72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e86:	4b88      	ldr	r3, [pc, #544]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d00c      	beq.n	8004eac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e92:	4b85      	ldr	r3, [pc, #532]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d112      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e9e:	4b82      	ldr	r3, [pc, #520]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ea6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004eaa:	d10b      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eac:	4b7e      	ldr	r3, [pc, #504]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d05b      	beq.n	8004f70 <HAL_RCC_OscConfig+0x108>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d157      	bne.n	8004f70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e242      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ecc:	d106      	bne.n	8004edc <HAL_RCC_OscConfig+0x74>
 8004ece:	4b76      	ldr	r3, [pc, #472]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a75      	ldr	r2, [pc, #468]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	e01d      	b.n	8004f18 <HAL_RCC_OscConfig+0xb0>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ee4:	d10c      	bne.n	8004f00 <HAL_RCC_OscConfig+0x98>
 8004ee6:	4b70      	ldr	r3, [pc, #448]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a6f      	ldr	r2, [pc, #444]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	4b6d      	ldr	r3, [pc, #436]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a6c      	ldr	r2, [pc, #432]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	e00b      	b.n	8004f18 <HAL_RCC_OscConfig+0xb0>
 8004f00:	4b69      	ldr	r3, [pc, #420]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a68      	ldr	r2, [pc, #416]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	4b66      	ldr	r3, [pc, #408]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a65      	ldr	r2, [pc, #404]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d013      	beq.n	8004f48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f20:	f7fd fa9e 	bl	8002460 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f28:	f7fd fa9a 	bl	8002460 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b64      	cmp	r3, #100	; 0x64
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e207      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f3a:	4b5b      	ldr	r3, [pc, #364]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0xc0>
 8004f46:	e014      	b.n	8004f72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fd fa8a 	bl	8002460 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f50:	f7fd fa86 	bl	8002460 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	; 0x64
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e1f3      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f62:	4b51      	ldr	r3, [pc, #324]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f0      	bne.n	8004f50 <HAL_RCC_OscConfig+0xe8>
 8004f6e:	e000      	b.n	8004f72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d063      	beq.n	8005046 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f7e:	4b4a      	ldr	r3, [pc, #296]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 030c 	and.w	r3, r3, #12
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00b      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f8a:	4b47      	ldr	r3, [pc, #284]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f92:	2b08      	cmp	r3, #8
 8004f94:	d11c      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f96:	4b44      	ldr	r3, [pc, #272]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d116      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fa2:	4b41      	ldr	r3, [pc, #260]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0302 	and.w	r3, r3, #2
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d005      	beq.n	8004fba <HAL_RCC_OscConfig+0x152>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d001      	beq.n	8004fba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e1c7      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fba:	4b3b      	ldr	r3, [pc, #236]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	4937      	ldr	r1, [pc, #220]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fce:	e03a      	b.n	8005046 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d020      	beq.n	800501a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fd8:	4b34      	ldr	r3, [pc, #208]	; (80050ac <HAL_RCC_OscConfig+0x244>)
 8004fda:	2201      	movs	r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fde:	f7fd fa3f 	bl	8002460 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe4:	e008      	b.n	8004ff8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fe6:	f7fd fa3b 	bl	8002460 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d901      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e1a8      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ff8:	4b2b      	ldr	r3, [pc, #172]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d0f0      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005004:	4b28      	ldr	r3, [pc, #160]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	00db      	lsls	r3, r3, #3
 8005012:	4925      	ldr	r1, [pc, #148]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 8005014:	4313      	orrs	r3, r2
 8005016:	600b      	str	r3, [r1, #0]
 8005018:	e015      	b.n	8005046 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800501a:	4b24      	ldr	r3, [pc, #144]	; (80050ac <HAL_RCC_OscConfig+0x244>)
 800501c:	2200      	movs	r2, #0
 800501e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005020:	f7fd fa1e 	bl	8002460 <HAL_GetTick>
 8005024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005026:	e008      	b.n	800503a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005028:	f7fd fa1a 	bl	8002460 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b02      	cmp	r3, #2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e187      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800503a:	4b1b      	ldr	r3, [pc, #108]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1f0      	bne.n	8005028 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b00      	cmp	r3, #0
 8005050:	d036      	beq.n	80050c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d016      	beq.n	8005088 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800505a:	4b15      	ldr	r3, [pc, #84]	; (80050b0 <HAL_RCC_OscConfig+0x248>)
 800505c:	2201      	movs	r2, #1
 800505e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005060:	f7fd f9fe 	bl	8002460 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005068:	f7fd f9fa 	bl	8002460 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e167      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800507a:	4b0b      	ldr	r3, [pc, #44]	; (80050a8 <HAL_RCC_OscConfig+0x240>)
 800507c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d0f0      	beq.n	8005068 <HAL_RCC_OscConfig+0x200>
 8005086:	e01b      	b.n	80050c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005088:	4b09      	ldr	r3, [pc, #36]	; (80050b0 <HAL_RCC_OscConfig+0x248>)
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800508e:	f7fd f9e7 	bl	8002460 <HAL_GetTick>
 8005092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005094:	e00e      	b.n	80050b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005096:	f7fd f9e3 	bl	8002460 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d907      	bls.n	80050b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e150      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
 80050a8:	40023800 	.word	0x40023800
 80050ac:	42470000 	.word	0x42470000
 80050b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050b4:	4b88      	ldr	r3, [pc, #544]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80050b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1ea      	bne.n	8005096 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0304 	and.w	r3, r3, #4
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 8097 	beq.w	80051fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050ce:	2300      	movs	r3, #0
 80050d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050d2:	4b81      	ldr	r3, [pc, #516]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80050d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10f      	bne.n	80050fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	60bb      	str	r3, [r7, #8]
 80050e2:	4b7d      	ldr	r3, [pc, #500]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	4a7c      	ldr	r2, [pc, #496]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80050e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ec:	6413      	str	r3, [r2, #64]	; 0x40
 80050ee:	4b7a      	ldr	r3, [pc, #488]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050f6:	60bb      	str	r3, [r7, #8]
 80050f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050fa:	2301      	movs	r3, #1
 80050fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050fe:	4b77      	ldr	r3, [pc, #476]	; (80052dc <HAL_RCC_OscConfig+0x474>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005106:	2b00      	cmp	r3, #0
 8005108:	d118      	bne.n	800513c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800510a:	4b74      	ldr	r3, [pc, #464]	; (80052dc <HAL_RCC_OscConfig+0x474>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a73      	ldr	r2, [pc, #460]	; (80052dc <HAL_RCC_OscConfig+0x474>)
 8005110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005114:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005116:	f7fd f9a3 	bl	8002460 <HAL_GetTick>
 800511a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800511e:	f7fd f99f 	bl	8002460 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e10c      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005130:	4b6a      	ldr	r3, [pc, #424]	; (80052dc <HAL_RCC_OscConfig+0x474>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005138:	2b00      	cmp	r3, #0
 800513a:	d0f0      	beq.n	800511e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d106      	bne.n	8005152 <HAL_RCC_OscConfig+0x2ea>
 8005144:	4b64      	ldr	r3, [pc, #400]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005148:	4a63      	ldr	r2, [pc, #396]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800514a:	f043 0301 	orr.w	r3, r3, #1
 800514e:	6713      	str	r3, [r2, #112]	; 0x70
 8005150:	e01c      	b.n	800518c <HAL_RCC_OscConfig+0x324>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	2b05      	cmp	r3, #5
 8005158:	d10c      	bne.n	8005174 <HAL_RCC_OscConfig+0x30c>
 800515a:	4b5f      	ldr	r3, [pc, #380]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800515c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515e:	4a5e      	ldr	r2, [pc, #376]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005160:	f043 0304 	orr.w	r3, r3, #4
 8005164:	6713      	str	r3, [r2, #112]	; 0x70
 8005166:	4b5c      	ldr	r3, [pc, #368]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516a:	4a5b      	ldr	r2, [pc, #364]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800516c:	f043 0301 	orr.w	r3, r3, #1
 8005170:	6713      	str	r3, [r2, #112]	; 0x70
 8005172:	e00b      	b.n	800518c <HAL_RCC_OscConfig+0x324>
 8005174:	4b58      	ldr	r3, [pc, #352]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005178:	4a57      	ldr	r2, [pc, #348]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800517a:	f023 0301 	bic.w	r3, r3, #1
 800517e:	6713      	str	r3, [r2, #112]	; 0x70
 8005180:	4b55      	ldr	r3, [pc, #340]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005184:	4a54      	ldr	r2, [pc, #336]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005186:	f023 0304 	bic.w	r3, r3, #4
 800518a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d015      	beq.n	80051c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005194:	f7fd f964 	bl	8002460 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519a:	e00a      	b.n	80051b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800519c:	f7fd f960 	bl	8002460 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e0cb      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051b2:	4b49      	ldr	r3, [pc, #292]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80051b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0ee      	beq.n	800519c <HAL_RCC_OscConfig+0x334>
 80051be:	e014      	b.n	80051ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051c0:	f7fd f94e 	bl	8002460 <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c6:	e00a      	b.n	80051de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051c8:	f7fd f94a 	bl	8002460 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e0b5      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051de:	4b3e      	ldr	r3, [pc, #248]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1ee      	bne.n	80051c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051ea:	7dfb      	ldrb	r3, [r7, #23]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d105      	bne.n	80051fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051f0:	4b39      	ldr	r3, [pc, #228]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	4a38      	ldr	r2, [pc, #224]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80051f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 80a1 	beq.w	8005348 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005206:	4b34      	ldr	r3, [pc, #208]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 030c 	and.w	r3, r3, #12
 800520e:	2b08      	cmp	r3, #8
 8005210:	d05c      	beq.n	80052cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d141      	bne.n	800529e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800521a:	4b31      	ldr	r3, [pc, #196]	; (80052e0 <HAL_RCC_OscConfig+0x478>)
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005220:	f7fd f91e 	bl	8002460 <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005226:	e008      	b.n	800523a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005228:	f7fd f91a 	bl	8002460 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d901      	bls.n	800523a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e087      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800523a:	4b27      	ldr	r3, [pc, #156]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f0      	bne.n	8005228 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69da      	ldr	r2, [r3, #28]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005254:	019b      	lsls	r3, r3, #6
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525c:	085b      	lsrs	r3, r3, #1
 800525e:	3b01      	subs	r3, #1
 8005260:	041b      	lsls	r3, r3, #16
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005268:	061b      	lsls	r3, r3, #24
 800526a:	491b      	ldr	r1, [pc, #108]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 800526c:	4313      	orrs	r3, r2
 800526e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005270:	4b1b      	ldr	r3, [pc, #108]	; (80052e0 <HAL_RCC_OscConfig+0x478>)
 8005272:	2201      	movs	r2, #1
 8005274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005276:	f7fd f8f3 	bl	8002460 <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800527c:	e008      	b.n	8005290 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800527e:	f7fd f8ef 	bl	8002460 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e05c      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005290:	4b11      	ldr	r3, [pc, #68]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d0f0      	beq.n	800527e <HAL_RCC_OscConfig+0x416>
 800529c:	e054      	b.n	8005348 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800529e:	4b10      	ldr	r3, [pc, #64]	; (80052e0 <HAL_RCC_OscConfig+0x478>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a4:	f7fd f8dc 	bl	8002460 <HAL_GetTick>
 80052a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052aa:	e008      	b.n	80052be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052ac:	f7fd f8d8 	bl	8002460 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e045      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052be:	4b06      	ldr	r3, [pc, #24]	; (80052d8 <HAL_RCC_OscConfig+0x470>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1f0      	bne.n	80052ac <HAL_RCC_OscConfig+0x444>
 80052ca:	e03d      	b.n	8005348 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d107      	bne.n	80052e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e038      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
 80052d8:	40023800 	.word	0x40023800
 80052dc:	40007000 	.word	0x40007000
 80052e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052e4:	4b1b      	ldr	r3, [pc, #108]	; (8005354 <HAL_RCC_OscConfig+0x4ec>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d028      	beq.n	8005344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d121      	bne.n	8005344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800530a:	429a      	cmp	r2, r3
 800530c:	d11a      	bne.n	8005344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005314:	4013      	ands	r3, r2
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800531a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800531c:	4293      	cmp	r3, r2
 800531e:	d111      	bne.n	8005344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800532a:	085b      	lsrs	r3, r3, #1
 800532c:	3b01      	subs	r3, #1
 800532e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005330:	429a      	cmp	r2, r3
 8005332:	d107      	bne.n	8005344 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005340:	429a      	cmp	r2, r3
 8005342:	d001      	beq.n	8005348 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e000      	b.n	800534a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3718      	adds	r7, #24
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40023800 	.word	0x40023800

08005358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d101      	bne.n	800536c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e0cc      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800536c:	4b68      	ldr	r3, [pc, #416]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	429a      	cmp	r2, r3
 8005378:	d90c      	bls.n	8005394 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537a:	4b65      	ldr	r3, [pc, #404]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	b2d2      	uxtb	r2, r2
 8005380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005382:	4b63      	ldr	r3, [pc, #396]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	429a      	cmp	r2, r3
 800538e:	d001      	beq.n	8005394 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e0b8      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b00      	cmp	r3, #0
 800539e:	d020      	beq.n	80053e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053ac:	4b59      	ldr	r3, [pc, #356]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	4a58      	ldr	r2, [pc, #352]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80053b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d005      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053c4:	4b53      	ldr	r3, [pc, #332]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	4a52      	ldr	r2, [pc, #328]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053d0:	4b50      	ldr	r3, [pc, #320]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	494d      	ldr	r1, [pc, #308]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d044      	beq.n	8005478 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d107      	bne.n	8005406 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f6:	4b47      	ldr	r3, [pc, #284]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d119      	bne.n	8005436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e07f      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d003      	beq.n	8005416 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005412:	2b03      	cmp	r3, #3
 8005414:	d107      	bne.n	8005426 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005416:	4b3f      	ldr	r3, [pc, #252]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d109      	bne.n	8005436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e06f      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005426:	4b3b      	ldr	r3, [pc, #236]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0302 	and.w	r3, r3, #2
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e067      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005436:	4b37      	ldr	r3, [pc, #220]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f023 0203 	bic.w	r2, r3, #3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	4934      	ldr	r1, [pc, #208]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 8005444:	4313      	orrs	r3, r2
 8005446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005448:	f7fd f80a 	bl	8002460 <HAL_GetTick>
 800544c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	e00a      	b.n	8005466 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005450:	f7fd f806 	bl	8002460 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	f241 3288 	movw	r2, #5000	; 0x1388
 800545e:	4293      	cmp	r3, r2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e04f      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005466:	4b2b      	ldr	r3, [pc, #172]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 020c 	and.w	r2, r3, #12
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	429a      	cmp	r2, r3
 8005476:	d1eb      	bne.n	8005450 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005478:	4b25      	ldr	r3, [pc, #148]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	429a      	cmp	r2, r3
 8005484:	d20c      	bcs.n	80054a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005486:	4b22      	ldr	r3, [pc, #136]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800548e:	4b20      	ldr	r3, [pc, #128]	; (8005510 <HAL_RCC_ClockConfig+0x1b8>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	429a      	cmp	r2, r3
 800549a:	d001      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e032      	b.n	8005506 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d008      	beq.n	80054be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054ac:	4b19      	ldr	r3, [pc, #100]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	4916      	ldr	r1, [pc, #88]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0308 	and.w	r3, r3, #8
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d009      	beq.n	80054de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054ca:	4b12      	ldr	r3, [pc, #72]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	490e      	ldr	r1, [pc, #56]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054de:	f000 f821 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80054e2:	4602      	mov	r2, r0
 80054e4:	4b0b      	ldr	r3, [pc, #44]	; (8005514 <HAL_RCC_ClockConfig+0x1bc>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	091b      	lsrs	r3, r3, #4
 80054ea:	f003 030f 	and.w	r3, r3, #15
 80054ee:	490a      	ldr	r1, [pc, #40]	; (8005518 <HAL_RCC_ClockConfig+0x1c0>)
 80054f0:	5ccb      	ldrb	r3, [r1, r3]
 80054f2:	fa22 f303 	lsr.w	r3, r2, r3
 80054f6:	4a09      	ldr	r2, [pc, #36]	; (800551c <HAL_RCC_ClockConfig+0x1c4>)
 80054f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054fa:	4b09      	ldr	r3, [pc, #36]	; (8005520 <HAL_RCC_ClockConfig+0x1c8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fc fe60 	bl	80021c4 <HAL_InitTick>

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40023c00 	.word	0x40023c00
 8005514:	40023800 	.word	0x40023800
 8005518:	0800edb0 	.word	0x0800edb0
 800551c:	200004d8 	.word	0x200004d8
 8005520:	200004dc 	.word	0x200004dc

08005524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005528:	b094      	sub	sp, #80	; 0x50
 800552a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	647b      	str	r3, [r7, #68]	; 0x44
 8005530:	2300      	movs	r3, #0
 8005532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005534:	2300      	movs	r3, #0
 8005536:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005538:	2300      	movs	r3, #0
 800553a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800553c:	4b79      	ldr	r3, [pc, #484]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f003 030c 	and.w	r3, r3, #12
 8005544:	2b08      	cmp	r3, #8
 8005546:	d00d      	beq.n	8005564 <HAL_RCC_GetSysClockFreq+0x40>
 8005548:	2b08      	cmp	r3, #8
 800554a:	f200 80e1 	bhi.w	8005710 <HAL_RCC_GetSysClockFreq+0x1ec>
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x34>
 8005552:	2b04      	cmp	r3, #4
 8005554:	d003      	beq.n	800555e <HAL_RCC_GetSysClockFreq+0x3a>
 8005556:	e0db      	b.n	8005710 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005558:	4b73      	ldr	r3, [pc, #460]	; (8005728 <HAL_RCC_GetSysClockFreq+0x204>)
 800555a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800555c:	e0db      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800555e:	4b72      	ldr	r3, [pc, #456]	; (8005728 <HAL_RCC_GetSysClockFreq+0x204>)
 8005560:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005562:	e0d8      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005564:	4b6f      	ldr	r3, [pc, #444]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800556c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800556e:	4b6d      	ldr	r3, [pc, #436]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d063      	beq.n	8005642 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800557a:	4b6a      	ldr	r3, [pc, #424]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	099b      	lsrs	r3, r3, #6
 8005580:	2200      	movs	r2, #0
 8005582:	63bb      	str	r3, [r7, #56]	; 0x38
 8005584:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800558c:	633b      	str	r3, [r7, #48]	; 0x30
 800558e:	2300      	movs	r3, #0
 8005590:	637b      	str	r3, [r7, #52]	; 0x34
 8005592:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005596:	4622      	mov	r2, r4
 8005598:	462b      	mov	r3, r5
 800559a:	f04f 0000 	mov.w	r0, #0
 800559e:	f04f 0100 	mov.w	r1, #0
 80055a2:	0159      	lsls	r1, r3, #5
 80055a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055a8:	0150      	lsls	r0, r2, #5
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	4621      	mov	r1, r4
 80055b0:	1a51      	subs	r1, r2, r1
 80055b2:	6139      	str	r1, [r7, #16]
 80055b4:	4629      	mov	r1, r5
 80055b6:	eb63 0301 	sbc.w	r3, r3, r1
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	f04f 0200 	mov.w	r2, #0
 80055c0:	f04f 0300 	mov.w	r3, #0
 80055c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055c8:	4659      	mov	r1, fp
 80055ca:	018b      	lsls	r3, r1, #6
 80055cc:	4651      	mov	r1, sl
 80055ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055d2:	4651      	mov	r1, sl
 80055d4:	018a      	lsls	r2, r1, #6
 80055d6:	4651      	mov	r1, sl
 80055d8:	ebb2 0801 	subs.w	r8, r2, r1
 80055dc:	4659      	mov	r1, fp
 80055de:	eb63 0901 	sbc.w	r9, r3, r1
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	f04f 0300 	mov.w	r3, #0
 80055ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055f6:	4690      	mov	r8, r2
 80055f8:	4699      	mov	r9, r3
 80055fa:	4623      	mov	r3, r4
 80055fc:	eb18 0303 	adds.w	r3, r8, r3
 8005600:	60bb      	str	r3, [r7, #8]
 8005602:	462b      	mov	r3, r5
 8005604:	eb49 0303 	adc.w	r3, r9, r3
 8005608:	60fb      	str	r3, [r7, #12]
 800560a:	f04f 0200 	mov.w	r2, #0
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005616:	4629      	mov	r1, r5
 8005618:	028b      	lsls	r3, r1, #10
 800561a:	4621      	mov	r1, r4
 800561c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005620:	4621      	mov	r1, r4
 8005622:	028a      	lsls	r2, r1, #10
 8005624:	4610      	mov	r0, r2
 8005626:	4619      	mov	r1, r3
 8005628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800562a:	2200      	movs	r2, #0
 800562c:	62bb      	str	r3, [r7, #40]	; 0x28
 800562e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005630:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005634:	f7fa fe2c 	bl	8000290 <__aeabi_uldivmod>
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	4613      	mov	r3, r2
 800563e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005640:	e058      	b.n	80056f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005642:	4b38      	ldr	r3, [pc, #224]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	099b      	lsrs	r3, r3, #6
 8005648:	2200      	movs	r2, #0
 800564a:	4618      	mov	r0, r3
 800564c:	4611      	mov	r1, r2
 800564e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005652:	623b      	str	r3, [r7, #32]
 8005654:	2300      	movs	r3, #0
 8005656:	627b      	str	r3, [r7, #36]	; 0x24
 8005658:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800565c:	4642      	mov	r2, r8
 800565e:	464b      	mov	r3, r9
 8005660:	f04f 0000 	mov.w	r0, #0
 8005664:	f04f 0100 	mov.w	r1, #0
 8005668:	0159      	lsls	r1, r3, #5
 800566a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800566e:	0150      	lsls	r0, r2, #5
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4641      	mov	r1, r8
 8005676:	ebb2 0a01 	subs.w	sl, r2, r1
 800567a:	4649      	mov	r1, r9
 800567c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005680:	f04f 0200 	mov.w	r2, #0
 8005684:	f04f 0300 	mov.w	r3, #0
 8005688:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800568c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005690:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005694:	ebb2 040a 	subs.w	r4, r2, sl
 8005698:	eb63 050b 	sbc.w	r5, r3, fp
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	00eb      	lsls	r3, r5, #3
 80056a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056aa:	00e2      	lsls	r2, r4, #3
 80056ac:	4614      	mov	r4, r2
 80056ae:	461d      	mov	r5, r3
 80056b0:	4643      	mov	r3, r8
 80056b2:	18e3      	adds	r3, r4, r3
 80056b4:	603b      	str	r3, [r7, #0]
 80056b6:	464b      	mov	r3, r9
 80056b8:	eb45 0303 	adc.w	r3, r5, r3
 80056bc:	607b      	str	r3, [r7, #4]
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056ca:	4629      	mov	r1, r5
 80056cc:	028b      	lsls	r3, r1, #10
 80056ce:	4621      	mov	r1, r4
 80056d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056d4:	4621      	mov	r1, r4
 80056d6:	028a      	lsls	r2, r1, #10
 80056d8:	4610      	mov	r0, r2
 80056da:	4619      	mov	r1, r3
 80056dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056de:	2200      	movs	r2, #0
 80056e0:	61bb      	str	r3, [r7, #24]
 80056e2:	61fa      	str	r2, [r7, #28]
 80056e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056e8:	f7fa fdd2 	bl	8000290 <__aeabi_uldivmod>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	4613      	mov	r3, r2
 80056f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056f4:	4b0b      	ldr	r3, [pc, #44]	; (8005724 <HAL_RCC_GetSysClockFreq+0x200>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	0c1b      	lsrs	r3, r3, #16
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	3301      	adds	r3, #1
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005704:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005708:	fbb2 f3f3 	udiv	r3, r2, r3
 800570c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800570e:	e002      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005710:	4b05      	ldr	r3, [pc, #20]	; (8005728 <HAL_RCC_GetSysClockFreq+0x204>)
 8005712:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005718:	4618      	mov	r0, r3
 800571a:	3750      	adds	r7, #80	; 0x50
 800571c:	46bd      	mov	sp, r7
 800571e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005722:	bf00      	nop
 8005724:	40023800 	.word	0x40023800
 8005728:	00f42400 	.word	0x00f42400

0800572c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005730:	4b03      	ldr	r3, [pc, #12]	; (8005740 <HAL_RCC_GetHCLKFreq+0x14>)
 8005732:	681b      	ldr	r3, [r3, #0]
}
 8005734:	4618      	mov	r0, r3
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	200004d8 	.word	0x200004d8

08005744 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005748:	f7ff fff0 	bl	800572c <HAL_RCC_GetHCLKFreq>
 800574c:	4602      	mov	r2, r0
 800574e:	4b05      	ldr	r3, [pc, #20]	; (8005764 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	0a9b      	lsrs	r3, r3, #10
 8005754:	f003 0307 	and.w	r3, r3, #7
 8005758:	4903      	ldr	r1, [pc, #12]	; (8005768 <HAL_RCC_GetPCLK1Freq+0x24>)
 800575a:	5ccb      	ldrb	r3, [r1, r3]
 800575c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005760:	4618      	mov	r0, r3
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40023800 	.word	0x40023800
 8005768:	0800edc0 	.word	0x0800edc0

0800576c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	220f      	movs	r2, #15
 800577a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800577c:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <HAL_RCC_GetClockConfig+0x5c>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f003 0203 	and.w	r2, r3, #3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005788:	4b0f      	ldr	r3, [pc, #60]	; (80057c8 <HAL_RCC_GetClockConfig+0x5c>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005794:	4b0c      	ldr	r3, [pc, #48]	; (80057c8 <HAL_RCC_GetClockConfig+0x5c>)
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80057a0:	4b09      	ldr	r3, [pc, #36]	; (80057c8 <HAL_RCC_GetClockConfig+0x5c>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	08db      	lsrs	r3, r3, #3
 80057a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80057ae:	4b07      	ldr	r3, [pc, #28]	; (80057cc <HAL_RCC_GetClockConfig+0x60>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0207 	and.w	r2, r3, #7
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	601a      	str	r2, [r3, #0]
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	40023800 	.word	0x40023800
 80057cc:	40023c00 	.word	0x40023c00

080057d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e07b      	b.n	80058da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d108      	bne.n	80057fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f2:	d009      	beq.n	8005808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	61da      	str	r2, [r3, #28]
 80057fa:	e005      	b.n	8005808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d106      	bne.n	8005828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7fc fbe2 	bl	8001fec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800583e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005850:	431a      	orrs	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800585a:	431a      	orrs	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	f003 0302 	and.w	r3, r3, #2
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005878:	431a      	orrs	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588c:	ea42 0103 	orr.w	r1, r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005894:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	f003 0104 	and.w	r1, r3, #4
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ae:	f003 0210 	and.w	r2, r3, #16
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b088      	sub	sp, #32
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	603b      	str	r3, [r7, #0]
 80058ee:	4613      	mov	r3, r2
 80058f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_SPI_Transmit+0x22>
 8005900:	2302      	movs	r3, #2
 8005902:	e126      	b.n	8005b52 <HAL_SPI_Transmit+0x270>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800590c:	f7fc fda8 	bl	8002460 <HAL_GetTick>
 8005910:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b01      	cmp	r3, #1
 8005920:	d002      	beq.n	8005928 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005922:	2302      	movs	r3, #2
 8005924:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005926:	e10b      	b.n	8005b40 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <HAL_SPI_Transmit+0x52>
 800592e:	88fb      	ldrh	r3, [r7, #6]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d102      	bne.n	800593a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005938:	e102      	b.n	8005b40 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2203      	movs	r2, #3
 800593e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	88fa      	ldrh	r2, [r7, #6]
 8005958:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005980:	d10f      	bne.n	80059a2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005990:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ac:	2b40      	cmp	r3, #64	; 0x40
 80059ae:	d007      	beq.n	80059c0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059c8:	d14b      	bne.n	8005a62 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_SPI_Transmit+0xf6>
 80059d2:	8afb      	ldrh	r3, [r7, #22]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d13e      	bne.n	8005a56 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059dc:	881a      	ldrh	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e8:	1c9a      	adds	r2, r3, #2
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	3b01      	subs	r3, #1
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059fc:	e02b      	b.n	8005a56 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d112      	bne.n	8005a32 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a10:	881a      	ldrh	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1c:	1c9a      	adds	r2, r3, #2
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a30:	e011      	b.n	8005a56 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a32:	f7fc fd15 	bl	8002460 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	683a      	ldr	r2, [r7, #0]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d803      	bhi.n	8005a4a <HAL_SPI_Transmit+0x168>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d102      	bne.n	8005a50 <HAL_SPI_Transmit+0x16e>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d102      	bne.n	8005a56 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a54:	e074      	b.n	8005b40 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1ce      	bne.n	80059fe <HAL_SPI_Transmit+0x11c>
 8005a60:	e04c      	b.n	8005afc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <HAL_SPI_Transmit+0x18e>
 8005a6a:	8afb      	ldrh	r3, [r7, #22]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d140      	bne.n	8005af2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	7812      	ldrb	r2, [r2, #0]
 8005a7c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a96:	e02c      	b.n	8005af2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d113      	bne.n	8005ace <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	330c      	adds	r3, #12
 8005ab0:	7812      	ldrb	r2, [r2, #0]
 8005ab2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab8:	1c5a      	adds	r2, r3, #1
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	86da      	strh	r2, [r3, #54]	; 0x36
 8005acc:	e011      	b.n	8005af2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ace:	f7fc fcc7 	bl	8002460 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d803      	bhi.n	8005ae6 <HAL_SPI_Transmit+0x204>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae4:	d102      	bne.n	8005aec <HAL_SPI_Transmit+0x20a>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d102      	bne.n	8005af2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005af0:	e026      	b.n	8005b40 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d1cd      	bne.n	8005a98 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005afc:	69ba      	ldr	r2, [r7, #24]
 8005afe:	6839      	ldr	r1, [r7, #0]
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f8b3 	bl	8005c6c <SPI_EndRxTxTransaction>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10a      	bne.n	8005b30 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	613b      	str	r3, [r7, #16]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	613b      	str	r3, [r7, #16]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	613b      	str	r3, [r7, #16]
 8005b2e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	77fb      	strb	r3, [r7, #31]
 8005b3c:	e000      	b.n	8005b40 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005b3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b50:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3720      	adds	r7, #32
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
	...

08005b5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b088      	sub	sp, #32
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	603b      	str	r3, [r7, #0]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b6c:	f7fc fc78 	bl	8002460 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b74:	1a9b      	subs	r3, r3, r2
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	4413      	add	r3, r2
 8005b7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b7c:	f7fc fc70 	bl	8002460 <HAL_GetTick>
 8005b80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b82:	4b39      	ldr	r3, [pc, #228]	; (8005c68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	015b      	lsls	r3, r3, #5
 8005b88:	0d1b      	lsrs	r3, r3, #20
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	fb02 f303 	mul.w	r3, r2, r3
 8005b90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b92:	e054      	b.n	8005c3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9a:	d050      	beq.n	8005c3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b9c:	f7fc fc60 	bl	8002460 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d902      	bls.n	8005bb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d13d      	bne.n	8005c2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005bc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bca:	d111      	bne.n	8005bf0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bd4:	d004      	beq.n	8005be0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bde:	d107      	bne.n	8005bf0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bf8:	d10f      	bne.n	8005c1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e017      	b.n	8005c5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	4013      	ands	r3, r2
 8005c48:	68ba      	ldr	r2, [r7, #8]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	bf0c      	ite	eq
 8005c4e:	2301      	moveq	r3, #1
 8005c50:	2300      	movne	r3, #0
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	79fb      	ldrb	r3, [r7, #7]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d19b      	bne.n	8005b94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3720      	adds	r7, #32
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	200004d8 	.word	0x200004d8

08005c6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b088      	sub	sp, #32
 8005c70:	af02      	add	r7, sp, #8
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c78:	4b1b      	ldr	r3, [pc, #108]	; (8005ce8 <SPI_EndRxTxTransaction+0x7c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a1b      	ldr	r2, [pc, #108]	; (8005cec <SPI_EndRxTxTransaction+0x80>)
 8005c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c82:	0d5b      	lsrs	r3, r3, #21
 8005c84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c88:	fb02 f303 	mul.w	r3, r2, r3
 8005c8c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c96:	d112      	bne.n	8005cbe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	2180      	movs	r1, #128	; 0x80
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f7ff ff5a 	bl	8005b5c <SPI_WaitFlagStateUntilTimeout>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d016      	beq.n	8005cdc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb2:	f043 0220 	orr.w	r2, r3, #32
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e00f      	b.n	8005cde <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00a      	beq.n	8005cda <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cd4:	2b80      	cmp	r3, #128	; 0x80
 8005cd6:	d0f2      	beq.n	8005cbe <SPI_EndRxTxTransaction+0x52>
 8005cd8:	e000      	b.n	8005cdc <SPI_EndRxTxTransaction+0x70>
        break;
 8005cda:	bf00      	nop
  }

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3718      	adds	r7, #24
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	200004d8 	.word	0x200004d8
 8005cec:	165e9f81 	.word	0x165e9f81

08005cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e041      	b.n	8005d86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fc f9e6 	bl	80020e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	3304      	adds	r3, #4
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	4610      	mov	r0, r2
 8005d30:	f000 fd3a 	bl	80067a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
	...

08005d90 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d001      	beq.n	8005da8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e03c      	b.n	8005e22 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2202      	movs	r2, #2
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1e      	ldr	r2, [pc, #120]	; (8005e30 <HAL_TIM_Base_Start+0xa0>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d018      	beq.n	8005dec <HAL_TIM_Base_Start+0x5c>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc2:	d013      	beq.n	8005dec <HAL_TIM_Base_Start+0x5c>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a1a      	ldr	r2, [pc, #104]	; (8005e34 <HAL_TIM_Base_Start+0xa4>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d00e      	beq.n	8005dec <HAL_TIM_Base_Start+0x5c>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a19      	ldr	r2, [pc, #100]	; (8005e38 <HAL_TIM_Base_Start+0xa8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d009      	beq.n	8005dec <HAL_TIM_Base_Start+0x5c>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a17      	ldr	r2, [pc, #92]	; (8005e3c <HAL_TIM_Base_Start+0xac>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d004      	beq.n	8005dec <HAL_TIM_Base_Start+0x5c>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a16      	ldr	r2, [pc, #88]	; (8005e40 <HAL_TIM_Base_Start+0xb0>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d111      	bne.n	8005e10 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 0307 	and.w	r3, r3, #7
 8005df6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2b06      	cmp	r3, #6
 8005dfc:	d010      	beq.n	8005e20 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0201 	orr.w	r2, r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e0e:	e007      	b.n	8005e20 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0201 	orr.w	r2, r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3714      	adds	r7, #20
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	40010000 	.word	0x40010000
 8005e34:	40000400 	.word	0x40000400
 8005e38:	40000800 	.word	0x40000800
 8005e3c:	40000c00 	.word	0x40000c00
 8005e40:	40014000 	.word	0x40014000

08005e44 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6a1a      	ldr	r2, [r3, #32]
 8005e52:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10f      	bne.n	8005e7c <HAL_TIM_Base_Stop+0x38>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6a1a      	ldr	r2, [r3, #32]
 8005e62:	f240 4344 	movw	r3, #1092	; 0x444
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d107      	bne.n	8005e7c <HAL_TIM_Base_Stop+0x38>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0201 	bic.w	r2, r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
	...

08005e94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d001      	beq.n	8005eac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e044      	b.n	8005f36 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f042 0201 	orr.w	r2, r2, #1
 8005ec2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a1e      	ldr	r2, [pc, #120]	; (8005f44 <HAL_TIM_Base_Start_IT+0xb0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d018      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x6c>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed6:	d013      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x6c>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a1a      	ldr	r2, [pc, #104]	; (8005f48 <HAL_TIM_Base_Start_IT+0xb4>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d00e      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x6c>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a19      	ldr	r2, [pc, #100]	; (8005f4c <HAL_TIM_Base_Start_IT+0xb8>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d009      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x6c>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a17      	ldr	r2, [pc, #92]	; (8005f50 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d004      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x6c>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a16      	ldr	r2, [pc, #88]	; (8005f54 <HAL_TIM_Base_Start_IT+0xc0>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d111      	bne.n	8005f24 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f003 0307 	and.w	r3, r3, #7
 8005f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2b06      	cmp	r3, #6
 8005f10:	d010      	beq.n	8005f34 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f042 0201 	orr.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f22:	e007      	b.n	8005f34 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3714      	adds	r7, #20
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	40010000 	.word	0x40010000
 8005f48:	40000400 	.word	0x40000400
 8005f4c:	40000800 	.word	0x40000800
 8005f50:	40000c00 	.word	0x40000c00
 8005f54:	40014000 	.word	0x40014000

08005f58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e041      	b.n	8005fee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d106      	bne.n	8005f84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f839 	bl	8005ff6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	3304      	adds	r3, #4
 8005f94:	4619      	mov	r1, r3
 8005f96:	4610      	mov	r0, r2
 8005f98:	f000 fc06 	bl	80067a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	b083      	sub	sp, #12
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ffe:	bf00      	nop
 8006000:	370c      	adds	r7, #12
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
	...

0800600c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d109      	bne.n	8006030 <HAL_TIM_PWM_Start+0x24>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b01      	cmp	r3, #1
 8006026:	bf14      	ite	ne
 8006028:	2301      	movne	r3, #1
 800602a:	2300      	moveq	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e022      	b.n	8006076 <HAL_TIM_PWM_Start+0x6a>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	2b04      	cmp	r3, #4
 8006034:	d109      	bne.n	800604a <HAL_TIM_PWM_Start+0x3e>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b01      	cmp	r3, #1
 8006040:	bf14      	ite	ne
 8006042:	2301      	movne	r3, #1
 8006044:	2300      	moveq	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	e015      	b.n	8006076 <HAL_TIM_PWM_Start+0x6a>
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	2b08      	cmp	r3, #8
 800604e:	d109      	bne.n	8006064 <HAL_TIM_PWM_Start+0x58>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b01      	cmp	r3, #1
 800605a:	bf14      	ite	ne
 800605c:	2301      	movne	r3, #1
 800605e:	2300      	moveq	r3, #0
 8006060:	b2db      	uxtb	r3, r3
 8006062:	e008      	b.n	8006076 <HAL_TIM_PWM_Start+0x6a>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b01      	cmp	r3, #1
 800606e:	bf14      	ite	ne
 8006070:	2301      	movne	r3, #1
 8006072:	2300      	moveq	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e068      	b.n	8006150 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d104      	bne.n	800608e <HAL_TIM_PWM_Start+0x82>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800608c:	e013      	b.n	80060b6 <HAL_TIM_PWM_Start+0xaa>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b04      	cmp	r3, #4
 8006092:	d104      	bne.n	800609e <HAL_TIM_PWM_Start+0x92>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800609c:	e00b      	b.n	80060b6 <HAL_TIM_PWM_Start+0xaa>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d104      	bne.n	80060ae <HAL_TIM_PWM_Start+0xa2>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060ac:	e003      	b.n	80060b6 <HAL_TIM_PWM_Start+0xaa>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2202      	movs	r2, #2
 80060b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2201      	movs	r2, #1
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fe18 	bl	8006cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a23      	ldr	r2, [pc, #140]	; (8006158 <HAL_TIM_PWM_Start+0x14c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d107      	bne.n	80060de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1d      	ldr	r2, [pc, #116]	; (8006158 <HAL_TIM_PWM_Start+0x14c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d018      	beq.n	800611a <HAL_TIM_PWM_Start+0x10e>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f0:	d013      	beq.n	800611a <HAL_TIM_PWM_Start+0x10e>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a19      	ldr	r2, [pc, #100]	; (800615c <HAL_TIM_PWM_Start+0x150>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d00e      	beq.n	800611a <HAL_TIM_PWM_Start+0x10e>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a17      	ldr	r2, [pc, #92]	; (8006160 <HAL_TIM_PWM_Start+0x154>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d009      	beq.n	800611a <HAL_TIM_PWM_Start+0x10e>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a16      	ldr	r2, [pc, #88]	; (8006164 <HAL_TIM_PWM_Start+0x158>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d004      	beq.n	800611a <HAL_TIM_PWM_Start+0x10e>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a14      	ldr	r2, [pc, #80]	; (8006168 <HAL_TIM_PWM_Start+0x15c>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d111      	bne.n	800613e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b06      	cmp	r3, #6
 800612a:	d010      	beq.n	800614e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f042 0201 	orr.w	r2, r2, #1
 800613a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613c:	e007      	b.n	800614e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f042 0201 	orr.w	r2, r2, #1
 800614c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	40010000 	.word	0x40010000
 800615c:	40000400 	.word	0x40000400
 8006160:	40000800 	.word	0x40000800
 8006164:	40000c00 	.word	0x40000c00
 8006168:	40014000 	.word	0x40014000

0800616c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2200      	movs	r2, #0
 800617c:	6839      	ldr	r1, [r7, #0]
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fdb8 	bl	8006cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a29      	ldr	r2, [pc, #164]	; (8006230 <HAL_TIM_PWM_Stop+0xc4>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d117      	bne.n	80061be <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6a1a      	ldr	r2, [r3, #32]
 8006194:	f241 1311 	movw	r3, #4369	; 0x1111
 8006198:	4013      	ands	r3, r2
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10f      	bne.n	80061be <HAL_TIM_PWM_Stop+0x52>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6a1a      	ldr	r2, [r3, #32]
 80061a4:	f240 4344 	movw	r3, #1092	; 0x444
 80061a8:	4013      	ands	r3, r2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d107      	bne.n	80061be <HAL_TIM_PWM_Stop+0x52>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6a1a      	ldr	r2, [r3, #32]
 80061c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80061c8:	4013      	ands	r3, r2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10f      	bne.n	80061ee <HAL_TIM_PWM_Stop+0x82>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6a1a      	ldr	r2, [r3, #32]
 80061d4:	f240 4344 	movw	r3, #1092	; 0x444
 80061d8:	4013      	ands	r3, r2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d107      	bne.n	80061ee <HAL_TIM_PWM_Stop+0x82>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0201 	bic.w	r2, r2, #1
 80061ec:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d104      	bne.n	80061fe <HAL_TIM_PWM_Stop+0x92>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061fc:	e013      	b.n	8006226 <HAL_TIM_PWM_Stop+0xba>
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b04      	cmp	r3, #4
 8006202:	d104      	bne.n	800620e <HAL_TIM_PWM_Stop+0xa2>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800620c:	e00b      	b.n	8006226 <HAL_TIM_PWM_Stop+0xba>
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b08      	cmp	r3, #8
 8006212:	d104      	bne.n	800621e <HAL_TIM_PWM_Stop+0xb2>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800621c:	e003      	b.n	8006226 <HAL_TIM_PWM_Stop+0xba>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	40010000 	.word	0x40010000

08006234 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b02      	cmp	r3, #2
 8006248:	d122      	bne.n	8006290 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b02      	cmp	r3, #2
 8006256:	d11b      	bne.n	8006290 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f06f 0202 	mvn.w	r2, #2
 8006260:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fa77 	bl	800676a <HAL_TIM_IC_CaptureCallback>
 800627c:	e005      	b.n	800628a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 fa69 	bl	8006756 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fa7a 	bl	800677e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	f003 0304 	and.w	r3, r3, #4
 800629a:	2b04      	cmp	r3, #4
 800629c:	d122      	bne.n	80062e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f003 0304 	and.w	r3, r3, #4
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d11b      	bne.n	80062e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f06f 0204 	mvn.w	r2, #4
 80062b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d003      	beq.n	80062d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fa4d 	bl	800676a <HAL_TIM_IC_CaptureCallback>
 80062d0:	e005      	b.n	80062de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fa3f 	bl	8006756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fa50 	bl	800677e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	691b      	ldr	r3, [r3, #16]
 80062ea:	f003 0308 	and.w	r3, r3, #8
 80062ee:	2b08      	cmp	r3, #8
 80062f0:	d122      	bne.n	8006338 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d11b      	bne.n	8006338 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f06f 0208 	mvn.w	r2, #8
 8006308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2204      	movs	r2, #4
 800630e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 fa23 	bl	800676a <HAL_TIM_IC_CaptureCallback>
 8006324:	e005      	b.n	8006332 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 fa15 	bl	8006756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 fa26 	bl	800677e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	f003 0310 	and.w	r3, r3, #16
 8006342:	2b10      	cmp	r3, #16
 8006344:	d122      	bne.n	800638c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b10      	cmp	r3, #16
 8006352:	d11b      	bne.n	800638c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f06f 0210 	mvn.w	r2, #16
 800635c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2208      	movs	r2, #8
 8006362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f9f9 	bl	800676a <HAL_TIM_IC_CaptureCallback>
 8006378:	e005      	b.n	8006386 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f9eb 	bl	8006756 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f9fc 	bl	800677e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b01      	cmp	r3, #1
 8006398:	d10e      	bne.n	80063b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d107      	bne.n	80063b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0201 	mvn.w	r2, #1
 80063b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f7fb fd8e 	bl	8001ed4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c2:	2b80      	cmp	r3, #128	; 0x80
 80063c4:	d10e      	bne.n	80063e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d0:	2b80      	cmp	r3, #128	; 0x80
 80063d2:	d107      	bne.n	80063e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fd26 	bl	8006e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ee:	2b40      	cmp	r3, #64	; 0x40
 80063f0:	d10e      	bne.n	8006410 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063fc:	2b40      	cmp	r3, #64	; 0x40
 80063fe:	d107      	bne.n	8006410 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f9c1 	bl	8006792 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	f003 0320 	and.w	r3, r3, #32
 800641a:	2b20      	cmp	r3, #32
 800641c:	d10e      	bne.n	800643c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	f003 0320 	and.w	r3, r3, #32
 8006428:	2b20      	cmp	r3, #32
 800642a:	d107      	bne.n	800643c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f06f 0220 	mvn.w	r2, #32
 8006434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 fcf0 	bl	8006e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800643c:	bf00      	nop
 800643e:	3708      	adds	r7, #8
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800645a:	2b01      	cmp	r3, #1
 800645c:	d101      	bne.n	8006462 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800645e:	2302      	movs	r3, #2
 8006460:	e0ae      	b.n	80065c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b0c      	cmp	r3, #12
 800646e:	f200 809f 	bhi.w	80065b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006472:	a201      	add	r2, pc, #4	; (adr r2, 8006478 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006478:	080064ad 	.word	0x080064ad
 800647c:	080065b1 	.word	0x080065b1
 8006480:	080065b1 	.word	0x080065b1
 8006484:	080065b1 	.word	0x080065b1
 8006488:	080064ed 	.word	0x080064ed
 800648c:	080065b1 	.word	0x080065b1
 8006490:	080065b1 	.word	0x080065b1
 8006494:	080065b1 	.word	0x080065b1
 8006498:	0800652f 	.word	0x0800652f
 800649c:	080065b1 	.word	0x080065b1
 80064a0:	080065b1 	.word	0x080065b1
 80064a4:	080065b1 	.word	0x080065b1
 80064a8:	0800656f 	.word	0x0800656f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68b9      	ldr	r1, [r7, #8]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 f9f8 	bl	80068a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f042 0208 	orr.w	r2, r2, #8
 80064c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0204 	bic.w	r2, r2, #4
 80064d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6999      	ldr	r1, [r3, #24]
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	691a      	ldr	r2, [r3, #16]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	619a      	str	r2, [r3, #24]
      break;
 80064ea:	e064      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 fa3e 	bl	8006974 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6999      	ldr	r1, [r3, #24]
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	021a      	lsls	r2, r3, #8
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	430a      	orrs	r2, r1
 800652a:	619a      	str	r2, [r3, #24]
      break;
 800652c:	e043      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	4618      	mov	r0, r3
 8006536:	f000 fa89 	bl	8006a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	69da      	ldr	r2, [r3, #28]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0208 	orr.w	r2, r2, #8
 8006548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 0204 	bic.w	r2, r2, #4
 8006558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69d9      	ldr	r1, [r3, #28]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	691a      	ldr	r2, [r3, #16]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	61da      	str	r2, [r3, #28]
      break;
 800656c:	e023      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	4618      	mov	r0, r3
 8006576:	f000 fad3 	bl	8006b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69da      	ldr	r2, [r3, #28]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69d9      	ldr	r1, [r3, #28]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	021a      	lsls	r2, r3, #8
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	61da      	str	r2, [r3, #28]
      break;
 80065ae:	e002      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
      break;
 80065b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065be:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x1c>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e0b4      	b.n	800674e <HAL_TIM_ConfigClockSource+0x186>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800660a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800661c:	d03e      	beq.n	800669c <HAL_TIM_ConfigClockSource+0xd4>
 800661e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006622:	f200 8087 	bhi.w	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800662a:	f000 8086 	beq.w	800673a <HAL_TIM_ConfigClockSource+0x172>
 800662e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006632:	d87f      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006634:	2b70      	cmp	r3, #112	; 0x70
 8006636:	d01a      	beq.n	800666e <HAL_TIM_ConfigClockSource+0xa6>
 8006638:	2b70      	cmp	r3, #112	; 0x70
 800663a:	d87b      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800663c:	2b60      	cmp	r3, #96	; 0x60
 800663e:	d050      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x11a>
 8006640:	2b60      	cmp	r3, #96	; 0x60
 8006642:	d877      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006644:	2b50      	cmp	r3, #80	; 0x50
 8006646:	d03c      	beq.n	80066c2 <HAL_TIM_ConfigClockSource+0xfa>
 8006648:	2b50      	cmp	r3, #80	; 0x50
 800664a:	d873      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800664c:	2b40      	cmp	r3, #64	; 0x40
 800664e:	d058      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x13a>
 8006650:	2b40      	cmp	r3, #64	; 0x40
 8006652:	d86f      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006654:	2b30      	cmp	r3, #48	; 0x30
 8006656:	d064      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006658:	2b30      	cmp	r3, #48	; 0x30
 800665a:	d86b      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800665c:	2b20      	cmp	r3, #32
 800665e:	d060      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006660:	2b20      	cmp	r3, #32
 8006662:	d867      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006664:	2b00      	cmp	r3, #0
 8006666:	d05c      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006668:	2b10      	cmp	r3, #16
 800666a:	d05a      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 800666c:	e062      	b.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	6899      	ldr	r1, [r3, #8]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f000 fb19 	bl	8006cb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006690:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	609a      	str	r2, [r3, #8]
      break;
 800669a:	e04f      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6818      	ldr	r0, [r3, #0]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	6899      	ldr	r1, [r3, #8]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f000 fb02 	bl	8006cb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	689a      	ldr	r2, [r3, #8]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066be:	609a      	str	r2, [r3, #8]
      break;
 80066c0:	e03c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f000 fa76 	bl	8006bc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2150      	movs	r1, #80	; 0x50
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 facf 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 80066e0:	e02c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6818      	ldr	r0, [r3, #0]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	6859      	ldr	r1, [r3, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	461a      	mov	r2, r3
 80066f0:	f000 fa95 	bl	8006c1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2160      	movs	r1, #96	; 0x60
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 fabf 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006700:	e01c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6818      	ldr	r0, [r3, #0]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	6859      	ldr	r1, [r3, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	461a      	mov	r2, r3
 8006710:	f000 fa56 	bl	8006bc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2140      	movs	r1, #64	; 0x40
 800671a:	4618      	mov	r0, r3
 800671c:	f000 faaf 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006720:	e00c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4619      	mov	r1, r3
 800672c:	4610      	mov	r0, r2
 800672e:	f000 faa6 	bl	8006c7e <TIM_ITRx_SetConfig>
      break;
 8006732:	e003      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	73fb      	strb	r3, [r7, #15]
      break;
 8006738:	e000      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800673a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800674c:	7bfb      	ldrb	r3, [r7, #15]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006786:	bf00      	nop
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800679a:	bf00      	nop
 800679c:	370c      	adds	r7, #12
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
	...

080067a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a34      	ldr	r2, [pc, #208]	; (800688c <TIM_Base_SetConfig+0xe4>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d00f      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067c6:	d00b      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a31      	ldr	r2, [pc, #196]	; (8006890 <TIM_Base_SetConfig+0xe8>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d007      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a30      	ldr	r2, [pc, #192]	; (8006894 <TIM_Base_SetConfig+0xec>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a2f      	ldr	r2, [pc, #188]	; (8006898 <TIM_Base_SetConfig+0xf0>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d108      	bne.n	80067f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a25      	ldr	r2, [pc, #148]	; (800688c <TIM_Base_SetConfig+0xe4>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d01b      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006800:	d017      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a22      	ldr	r2, [pc, #136]	; (8006890 <TIM_Base_SetConfig+0xe8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d013      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a21      	ldr	r2, [pc, #132]	; (8006894 <TIM_Base_SetConfig+0xec>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00f      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a20      	ldr	r2, [pc, #128]	; (8006898 <TIM_Base_SetConfig+0xf0>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d00b      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a1f      	ldr	r2, [pc, #124]	; (800689c <TIM_Base_SetConfig+0xf4>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d007      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a1e      	ldr	r2, [pc, #120]	; (80068a0 <TIM_Base_SetConfig+0xf8>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d003      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a1d      	ldr	r2, [pc, #116]	; (80068a4 <TIM_Base_SetConfig+0xfc>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d108      	bne.n	8006844 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	4313      	orrs	r3, r2
 8006842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a08      	ldr	r2, [pc, #32]	; (800688c <TIM_Base_SetConfig+0xe4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d103      	bne.n	8006878 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	691a      	ldr	r2, [r3, #16]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	615a      	str	r2, [r3, #20]
}
 800687e:	bf00      	nop
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40010000 	.word	0x40010000
 8006890:	40000400 	.word	0x40000400
 8006894:	40000800 	.word	0x40000800
 8006898:	40000c00 	.word	0x40000c00
 800689c:	40014000 	.word	0x40014000
 80068a0:	40014400 	.word	0x40014400
 80068a4:	40014800 	.word	0x40014800

080068a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	f023 0201 	bic.w	r2, r3, #1
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f023 0303 	bic.w	r3, r3, #3
 80068de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f023 0302 	bic.w	r3, r3, #2
 80068f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a1c      	ldr	r2, [pc, #112]	; (8006970 <TIM_OC1_SetConfig+0xc8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d10c      	bne.n	800691e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f023 0308 	bic.w	r3, r3, #8
 800690a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f023 0304 	bic.w	r3, r3, #4
 800691c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a13      	ldr	r2, [pc, #76]	; (8006970 <TIM_OC1_SetConfig+0xc8>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d111      	bne.n	800694a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800692c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006934:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	4313      	orrs	r3, r2
 800693e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	621a      	str	r2, [r3, #32]
}
 8006964:	bf00      	nop
 8006966:	371c      	adds	r7, #28
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	40010000 	.word	0x40010000

08006974 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	f023 0210 	bic.w	r2, r3, #16
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	021b      	lsls	r3, r3, #8
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f023 0320 	bic.w	r3, r3, #32
 80069be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	011b      	lsls	r3, r3, #4
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a1e      	ldr	r2, [pc, #120]	; (8006a48 <TIM_OC2_SetConfig+0xd4>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d10d      	bne.n	80069f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	011b      	lsls	r3, r3, #4
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a15      	ldr	r2, [pc, #84]	; (8006a48 <TIM_OC2_SetConfig+0xd4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d113      	bne.n	8006a20 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	693a      	ldr	r2, [r7, #16]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40010000 	.word	0x40010000

08006a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0303 	bic.w	r3, r3, #3
 8006a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	697a      	ldr	r2, [r7, #20]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a1d      	ldr	r2, [pc, #116]	; (8006b1c <TIM_OC3_SetConfig+0xd0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d10d      	bne.n	8006ac6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ab0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	021b      	lsls	r3, r3, #8
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a14      	ldr	r2, [pc, #80]	; (8006b1c <TIM_OC3_SetConfig+0xd0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d113      	bne.n	8006af6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	011b      	lsls	r3, r3, #4
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	621a      	str	r2, [r3, #32]
}
 8006b10:	bf00      	nop
 8006b12:	371c      	adds	r7, #28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	40010000 	.word	0x40010000

08006b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	031b      	lsls	r3, r3, #12
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a10      	ldr	r2, [pc, #64]	; (8006bbc <TIM_OC4_SetConfig+0x9c>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d109      	bne.n	8006b94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	019b      	lsls	r3, r3, #6
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	697a      	ldr	r2, [r7, #20]
 8006b98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	621a      	str	r2, [r3, #32]
}
 8006bae:	bf00      	nop
 8006bb0:	371c      	adds	r7, #28
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	40010000 	.word	0x40010000

08006bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	f023 0201 	bic.w	r2, r3, #1
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f023 030a 	bic.w	r3, r3, #10
 8006bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	621a      	str	r2, [r3, #32]
}
 8006c12:	bf00      	nop
 8006c14:	371c      	adds	r7, #28
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b087      	sub	sp, #28
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	60f8      	str	r0, [r7, #12]
 8006c26:	60b9      	str	r1, [r7, #8]
 8006c28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	f023 0210 	bic.w	r2, r3, #16
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a1b      	ldr	r3, [r3, #32]
 8006c40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	031b      	lsls	r3, r3, #12
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	011b      	lsls	r3, r3, #4
 8006c60:	693a      	ldr	r2, [r7, #16]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	621a      	str	r2, [r3, #32]
}
 8006c72:	bf00      	nop
 8006c74:	371c      	adds	r7, #28
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b085      	sub	sp, #20
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
 8006c86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	f043 0307 	orr.w	r3, r3, #7
 8006ca0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	609a      	str	r2, [r3, #8]
}
 8006ca8:	bf00      	nop
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
 8006cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	021a      	lsls	r2, r3, #8
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	609a      	str	r2, [r3, #8]
}
 8006ce8:	bf00      	nop
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f003 031f 	and.w	r3, r3, #31
 8006d06:	2201      	movs	r2, #1
 8006d08:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a1a      	ldr	r2, [r3, #32]
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	43db      	mvns	r3, r3
 8006d16:	401a      	ands	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a1a      	ldr	r2, [r3, #32]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f003 031f 	and.w	r3, r3, #31
 8006d26:	6879      	ldr	r1, [r7, #4]
 8006d28:	fa01 f303 	lsl.w	r3, r1, r3
 8006d2c:	431a      	orrs	r2, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
	...

08006d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d101      	bne.n	8006d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d54:	2302      	movs	r3, #2
 8006d56:	e050      	b.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2202      	movs	r2, #2
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a1c      	ldr	r2, [pc, #112]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d018      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006da4:	d013      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a18      	ldr	r2, [pc, #96]	; (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d00e      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a16      	ldr	r2, [pc, #88]	; (8006e10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d009      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a15      	ldr	r2, [pc, #84]	; (8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d004      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a13      	ldr	r2, [pc, #76]	; (8006e18 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d10c      	bne.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40010000 	.word	0x40010000
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40000c00 	.word	0x40000c00
 8006e18:	40014000 	.word	0x40014000

08006e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e44:	b084      	sub	sp, #16
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b084      	sub	sp, #16
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	f107 001c 	add.w	r0, r7, #28
 8006e52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d122      	bne.n	8006ea2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d105      	bne.n	8006e96 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 fbee 	bl	8008678 <USB_CoreReset>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73fb      	strb	r3, [r7, #15]
 8006ea0:	e01a      	b.n	8006ed8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 fbe2 	bl	8008678 <USB_CoreReset>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006eb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d106      	bne.n	8006ecc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	639a      	str	r2, [r3, #56]	; 0x38
 8006eca:	e005      	b.n	8006ed8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d10b      	bne.n	8006ef6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f043 0206 	orr.w	r2, r3, #6
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f043 0220 	orr.w	r2, r3, #32
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f02:	b004      	add	sp, #16
 8006f04:	4770      	bx	lr
	...

08006f08 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b087      	sub	sp, #28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	4613      	mov	r3, r2
 8006f14:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f16:	79fb      	ldrb	r3, [r7, #7]
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d165      	bne.n	8006fe8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	4a41      	ldr	r2, [pc, #260]	; (8007024 <USB_SetTurnaroundTime+0x11c>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d906      	bls.n	8006f32 <USB_SetTurnaroundTime+0x2a>
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4a40      	ldr	r2, [pc, #256]	; (8007028 <USB_SetTurnaroundTime+0x120>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d202      	bcs.n	8006f32 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f2c:	230f      	movs	r3, #15
 8006f2e:	617b      	str	r3, [r7, #20]
 8006f30:	e062      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	4a3c      	ldr	r2, [pc, #240]	; (8007028 <USB_SetTurnaroundTime+0x120>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d306      	bcc.n	8006f48 <USB_SetTurnaroundTime+0x40>
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	4a3b      	ldr	r2, [pc, #236]	; (800702c <USB_SetTurnaroundTime+0x124>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d202      	bcs.n	8006f48 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f42:	230e      	movs	r3, #14
 8006f44:	617b      	str	r3, [r7, #20]
 8006f46:	e057      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4a38      	ldr	r2, [pc, #224]	; (800702c <USB_SetTurnaroundTime+0x124>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d306      	bcc.n	8006f5e <USB_SetTurnaroundTime+0x56>
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	4a37      	ldr	r2, [pc, #220]	; (8007030 <USB_SetTurnaroundTime+0x128>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d202      	bcs.n	8006f5e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f58:	230d      	movs	r3, #13
 8006f5a:	617b      	str	r3, [r7, #20]
 8006f5c:	e04c      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	4a33      	ldr	r2, [pc, #204]	; (8007030 <USB_SetTurnaroundTime+0x128>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d306      	bcc.n	8006f74 <USB_SetTurnaroundTime+0x6c>
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	4a32      	ldr	r2, [pc, #200]	; (8007034 <USB_SetTurnaroundTime+0x12c>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d802      	bhi.n	8006f74 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f6e:	230c      	movs	r3, #12
 8006f70:	617b      	str	r3, [r7, #20]
 8006f72:	e041      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	4a2f      	ldr	r2, [pc, #188]	; (8007034 <USB_SetTurnaroundTime+0x12c>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d906      	bls.n	8006f8a <USB_SetTurnaroundTime+0x82>
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	4a2e      	ldr	r2, [pc, #184]	; (8007038 <USB_SetTurnaroundTime+0x130>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d802      	bhi.n	8006f8a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f84:	230b      	movs	r3, #11
 8006f86:	617b      	str	r3, [r7, #20]
 8006f88:	e036      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	4a2a      	ldr	r2, [pc, #168]	; (8007038 <USB_SetTurnaroundTime+0x130>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d906      	bls.n	8006fa0 <USB_SetTurnaroundTime+0x98>
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	4a29      	ldr	r2, [pc, #164]	; (800703c <USB_SetTurnaroundTime+0x134>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d802      	bhi.n	8006fa0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006f9a:	230a      	movs	r3, #10
 8006f9c:	617b      	str	r3, [r7, #20]
 8006f9e:	e02b      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4a26      	ldr	r2, [pc, #152]	; (800703c <USB_SetTurnaroundTime+0x134>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d906      	bls.n	8006fb6 <USB_SetTurnaroundTime+0xae>
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	4a25      	ldr	r2, [pc, #148]	; (8007040 <USB_SetTurnaroundTime+0x138>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d202      	bcs.n	8006fb6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fb0:	2309      	movs	r3, #9
 8006fb2:	617b      	str	r3, [r7, #20]
 8006fb4:	e020      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	4a21      	ldr	r2, [pc, #132]	; (8007040 <USB_SetTurnaroundTime+0x138>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d306      	bcc.n	8006fcc <USB_SetTurnaroundTime+0xc4>
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	4a20      	ldr	r2, [pc, #128]	; (8007044 <USB_SetTurnaroundTime+0x13c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d802      	bhi.n	8006fcc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fc6:	2308      	movs	r3, #8
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	e015      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	4a1d      	ldr	r2, [pc, #116]	; (8007044 <USB_SetTurnaroundTime+0x13c>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d906      	bls.n	8006fe2 <USB_SetTurnaroundTime+0xda>
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	4a1c      	ldr	r2, [pc, #112]	; (8007048 <USB_SetTurnaroundTime+0x140>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d202      	bcs.n	8006fe2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006fdc:	2307      	movs	r3, #7
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	e00a      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006fe2:	2306      	movs	r3, #6
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	e007      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d102      	bne.n	8006ff4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006fee:	2309      	movs	r3, #9
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	e001      	b.n	8006ff8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ff4:	2309      	movs	r3, #9
 8006ff6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	029b      	lsls	r3, r3, #10
 800700c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007010:	431a      	orrs	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	371c      	adds	r7, #28
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	00d8acbf 	.word	0x00d8acbf
 8007028:	00e4e1c0 	.word	0x00e4e1c0
 800702c:	00f42400 	.word	0x00f42400
 8007030:	01067380 	.word	0x01067380
 8007034:	011a499f 	.word	0x011a499f
 8007038:	01312cff 	.word	0x01312cff
 800703c:	014ca43f 	.word	0x014ca43f
 8007040:	016e3600 	.word	0x016e3600
 8007044:	01a6ab1f 	.word	0x01a6ab1f
 8007048:	01e84800 	.word	0x01e84800

0800704c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	f043 0201 	orr.w	r2, r3, #1
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800706e:	b480      	push	{r7}
 8007070:	b083      	sub	sp, #12
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f023 0201 	bic.w	r2, r3, #1
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	460b      	mov	r3, r1
 800709a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800709c:	2300      	movs	r3, #0
 800709e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80070ac:	78fb      	ldrb	r3, [r7, #3]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d115      	bne.n	80070de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070be:	2001      	movs	r0, #1
 80070c0:	f7fb f9da 	bl	8002478 <HAL_Delay>
      ms++;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	3301      	adds	r3, #1
 80070c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f001 fa45 	bl	800855a <USB_GetMode>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d01e      	beq.n	8007114 <USB_SetCurrentMode+0x84>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b31      	cmp	r3, #49	; 0x31
 80070da:	d9f0      	bls.n	80070be <USB_SetCurrentMode+0x2e>
 80070dc:	e01a      	b.n	8007114 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070de:	78fb      	ldrb	r3, [r7, #3]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d115      	bne.n	8007110 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070f0:	2001      	movs	r0, #1
 80070f2:	f7fb f9c1 	bl	8002478 <HAL_Delay>
      ms++;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	3301      	adds	r3, #1
 80070fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f001 fa2c 	bl	800855a <USB_GetMode>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d005      	beq.n	8007114 <USB_SetCurrentMode+0x84>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2b31      	cmp	r3, #49	; 0x31
 800710c:	d9f0      	bls.n	80070f0 <USB_SetCurrentMode+0x60>
 800710e:	e001      	b.n	8007114 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e005      	b.n	8007120 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b32      	cmp	r3, #50	; 0x32
 8007118:	d101      	bne.n	800711e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007128:	b084      	sub	sp, #16
 800712a:	b580      	push	{r7, lr}
 800712c:	b086      	sub	sp, #24
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007136:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800713a:	2300      	movs	r3, #0
 800713c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007142:	2300      	movs	r3, #0
 8007144:	613b      	str	r3, [r7, #16]
 8007146:	e009      	b.n	800715c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	3340      	adds	r3, #64	; 0x40
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	4413      	add	r3, r2
 8007152:	2200      	movs	r2, #0
 8007154:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	3301      	adds	r3, #1
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b0e      	cmp	r3, #14
 8007160:	d9f2      	bls.n	8007148 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007164:	2b00      	cmp	r3, #0
 8007166:	d11c      	bne.n	80071a2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007176:	f043 0302 	orr.w	r3, r3, #2
 800717a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007180:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007198:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38
 80071a0:	e00b      	b.n	80071ba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071a6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071c0:	461a      	mov	r2, r3
 80071c2:	2300      	movs	r3, #0
 80071c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071cc:	4619      	mov	r1, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071d4:	461a      	mov	r2, r3
 80071d6:	680b      	ldr	r3, [r1, #0]
 80071d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d10c      	bne.n	80071fa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d104      	bne.n	80071f0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071e6:	2100      	movs	r1, #0
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f965 	bl	80074b8 <USB_SetDevSpeed>
 80071ee:	e008      	b.n	8007202 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071f0:	2101      	movs	r1, #1
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 f960 	bl	80074b8 <USB_SetDevSpeed>
 80071f8:	e003      	b.n	8007202 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80071fa:	2103      	movs	r1, #3
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f95b 	bl	80074b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007202:	2110      	movs	r1, #16
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f8f3 	bl	80073f0 <USB_FlushTxFifo>
 800720a:	4603      	mov	r3, r0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d001      	beq.n	8007214 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f91f 	bl	8007458 <USB_FlushRxFifo>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800722a:	461a      	mov	r2, r3
 800722c:	2300      	movs	r3, #0
 800722e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007236:	461a      	mov	r2, r3
 8007238:	2300      	movs	r3, #0
 800723a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007242:	461a      	mov	r2, r3
 8007244:	2300      	movs	r3, #0
 8007246:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007248:	2300      	movs	r3, #0
 800724a:	613b      	str	r3, [r7, #16]
 800724c:	e043      	b.n	80072d6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	015a      	lsls	r2, r3, #5
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	4413      	add	r3, r2
 8007256:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007260:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007264:	d118      	bne.n	8007298 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10a      	bne.n	8007282 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	015a      	lsls	r2, r3, #5
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	4413      	add	r3, r2
 8007274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007278:	461a      	mov	r2, r3
 800727a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	e013      	b.n	80072aa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	015a      	lsls	r2, r3, #5
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	4413      	add	r3, r2
 800728a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800728e:	461a      	mov	r2, r3
 8007290:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	e008      	b.n	80072aa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072a4:	461a      	mov	r2, r3
 80072a6:	2300      	movs	r3, #0
 80072a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	015a      	lsls	r2, r3, #5
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b6:	461a      	mov	r2, r3
 80072b8:	2300      	movs	r3, #0
 80072ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	015a      	lsls	r2, r3, #5
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072c8:	461a      	mov	r2, r3
 80072ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	3301      	adds	r3, #1
 80072d4:	613b      	str	r3, [r7, #16]
 80072d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d8:	693a      	ldr	r2, [r7, #16]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d3b7      	bcc.n	800724e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072de:	2300      	movs	r3, #0
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	e043      	b.n	800736c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072fa:	d118      	bne.n	800732e <USB_DevInit+0x206>
    {
      if (i == 0U)
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10a      	bne.n	8007318 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730e:	461a      	mov	r2, r3
 8007310:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007314:	6013      	str	r3, [r2, #0]
 8007316:	e013      	b.n	8007340 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007324:	461a      	mov	r2, r3
 8007326:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800732a:	6013      	str	r3, [r2, #0]
 800732c:	e008      	b.n	8007340 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800733a:	461a      	mov	r2, r3
 800733c:	2300      	movs	r3, #0
 800733e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	015a      	lsls	r2, r3, #5
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	4413      	add	r3, r2
 8007348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800734c:	461a      	mov	r2, r3
 800734e:	2300      	movs	r3, #0
 8007350:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	015a      	lsls	r2, r3, #5
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	4413      	add	r3, r2
 800735a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800735e:	461a      	mov	r2, r3
 8007360:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007364:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	3301      	adds	r3, #1
 800736a:	613b      	str	r3, [r7, #16]
 800736c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	429a      	cmp	r2, r3
 8007372:	d3b7      	bcc.n	80072e4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007382:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007386:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007394:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007398:	2b00      	cmp	r3, #0
 800739a:	d105      	bne.n	80073a8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	f043 0210 	orr.w	r2, r3, #16
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	699a      	ldr	r2, [r3, #24]
 80073ac:	4b0f      	ldr	r3, [pc, #60]	; (80073ec <USB_DevInit+0x2c4>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80073b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d005      	beq.n	80073c6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	f043 0208 	orr.w	r2, r3, #8
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d107      	bne.n	80073dc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073d4:	f043 0304 	orr.w	r3, r3, #4
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3718      	adds	r7, #24
 80073e2:	46bd      	mov	sp, r7
 80073e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073e8:	b004      	add	sp, #16
 80073ea:	4770      	bx	lr
 80073ec:	803c3800 	.word	0x803c3800

080073f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	3301      	adds	r3, #1
 8007402:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4a13      	ldr	r2, [pc, #76]	; (8007454 <USB_FlushTxFifo+0x64>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d901      	bls.n	8007410 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e01b      	b.n	8007448 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	daf2      	bge.n	80073fe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007418:	2300      	movs	r3, #0
 800741a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	019b      	lsls	r3, r3, #6
 8007420:	f043 0220 	orr.w	r2, r3, #32
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	3301      	adds	r3, #1
 800742c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	4a08      	ldr	r2, [pc, #32]	; (8007454 <USB_FlushTxFifo+0x64>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d901      	bls.n	800743a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e006      	b.n	8007448 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	691b      	ldr	r3, [r3, #16]
 800743e:	f003 0320 	and.w	r3, r3, #32
 8007442:	2b20      	cmp	r3, #32
 8007444:	d0f0      	beq.n	8007428 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr
 8007454:	00030d40 	.word	0x00030d40

08007458 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007460:	2300      	movs	r3, #0
 8007462:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3301      	adds	r3, #1
 8007468:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	4a11      	ldr	r2, [pc, #68]	; (80074b4 <USB_FlushRxFifo+0x5c>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d901      	bls.n	8007476 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e018      	b.n	80074a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	2b00      	cmp	r3, #0
 800747c:	daf2      	bge.n	8007464 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2210      	movs	r2, #16
 8007486:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3301      	adds	r3, #1
 800748c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a08      	ldr	r2, [pc, #32]	; (80074b4 <USB_FlushRxFifo+0x5c>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d901      	bls.n	800749a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e006      	b.n	80074a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	f003 0310 	and.w	r3, r3, #16
 80074a2:	2b10      	cmp	r3, #16
 80074a4:	d0f0      	beq.n	8007488 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr
 80074b4:	00030d40 	.word	0x00030d40

080074b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	78fb      	ldrb	r3, [r7, #3]
 80074d2:	68f9      	ldr	r1, [r7, #12]
 80074d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074d8:	4313      	orrs	r3, r2
 80074da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr

080074ea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b087      	sub	sp, #28
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f003 0306 	and.w	r3, r3, #6
 8007502:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d102      	bne.n	8007510 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800750a:	2300      	movs	r3, #0
 800750c:	75fb      	strb	r3, [r7, #23]
 800750e:	e00a      	b.n	8007526 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b02      	cmp	r3, #2
 8007514:	d002      	beq.n	800751c <USB_GetDevSpeed+0x32>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b06      	cmp	r3, #6
 800751a:	d102      	bne.n	8007522 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800751c:	2302      	movs	r3, #2
 800751e:	75fb      	strb	r3, [r7, #23]
 8007520:	e001      	b.n	8007526 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007522:	230f      	movs	r3, #15
 8007524:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007526:	7dfb      	ldrb	r3, [r7, #23]
}
 8007528:	4618      	mov	r0, r3
 800752a:	371c      	adds	r7, #28
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	785b      	ldrb	r3, [r3, #1]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d13a      	bne.n	80075c6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007556:	69da      	ldr	r2, [r3, #28]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	f003 030f 	and.w	r3, r3, #15
 8007560:	2101      	movs	r1, #1
 8007562:	fa01 f303 	lsl.w	r3, r1, r3
 8007566:	b29b      	uxth	r3, r3
 8007568:	68f9      	ldr	r1, [r7, #12]
 800756a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800756e:	4313      	orrs	r3, r2
 8007570:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	015a      	lsls	r2, r3, #5
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4413      	add	r3, r2
 800757a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d155      	bne.n	8007634 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	791b      	ldrb	r3, [r3, #4]
 80075a2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075a4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	059b      	lsls	r3, r3, #22
 80075aa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075ac:	4313      	orrs	r3, r2
 80075ae:	68ba      	ldr	r2, [r7, #8]
 80075b0:	0151      	lsls	r1, r2, #5
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	440a      	add	r2, r1
 80075b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075c2:	6013      	str	r3, [r2, #0]
 80075c4:	e036      	b.n	8007634 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075cc:	69da      	ldr	r2, [r3, #28]
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	f003 030f 	and.w	r3, r3, #15
 80075d6:	2101      	movs	r1, #1
 80075d8:	fa01 f303 	lsl.w	r3, r1, r3
 80075dc:	041b      	lsls	r3, r3, #16
 80075de:	68f9      	ldr	r1, [r7, #12]
 80075e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075e4:	4313      	orrs	r3, r2
 80075e6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	015a      	lsls	r2, r3, #5
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	4413      	add	r3, r2
 80075f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d11a      	bne.n	8007634 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	015a      	lsls	r2, r3, #5
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	4413      	add	r3, r2
 8007606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	791b      	ldrb	r3, [r3, #4]
 8007618:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800761a:	430b      	orrs	r3, r1
 800761c:	4313      	orrs	r3, r2
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	0151      	lsls	r1, r2, #5
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	440a      	add	r2, r1
 8007626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800762a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800762e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007632:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
	...

08007644 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	785b      	ldrb	r3, [r3, #1]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d161      	bne.n	8007724 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007672:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007676:	d11f      	bne.n	80076b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007692:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007696:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	0151      	lsls	r1, r2, #5
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	440a      	add	r2, r1
 80076ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	f003 030f 	and.w	r3, r3, #15
 80076c8:	2101      	movs	r1, #1
 80076ca:	fa01 f303 	lsl.w	r3, r1, r3
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	43db      	mvns	r3, r3
 80076d2:	68f9      	ldr	r1, [r7, #12]
 80076d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076d8:	4013      	ands	r3, r2
 80076da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e2:	69da      	ldr	r2, [r3, #28]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	2101      	movs	r1, #1
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	43db      	mvns	r3, r3
 80076f6:	68f9      	ldr	r1, [r7, #12]
 80076f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076fc:	4013      	ands	r3, r2
 80076fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	0159      	lsls	r1, r3, #5
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	440b      	add	r3, r1
 8007716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800771a:	4619      	mov	r1, r3
 800771c:	4b35      	ldr	r3, [pc, #212]	; (80077f4 <USB_DeactivateEndpoint+0x1b0>)
 800771e:	4013      	ands	r3, r2
 8007720:	600b      	str	r3, [r1, #0]
 8007722:	e060      	b.n	80077e6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007736:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800773a:	d11f      	bne.n	800777c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	440a      	add	r2, r1
 8007752:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007756:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800775a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	4413      	add	r3, r2
 8007764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	0151      	lsls	r1, r2, #5
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	440a      	add	r2, r1
 8007772:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007776:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800777a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007782:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	f003 030f 	and.w	r3, r3, #15
 800778c:	2101      	movs	r1, #1
 800778e:	fa01 f303 	lsl.w	r3, r1, r3
 8007792:	041b      	lsls	r3, r3, #16
 8007794:	43db      	mvns	r3, r3
 8007796:	68f9      	ldr	r1, [r7, #12]
 8007798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800779c:	4013      	ands	r3, r2
 800779e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077a6:	69da      	ldr	r2, [r3, #28]
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	f003 030f 	and.w	r3, r3, #15
 80077b0:	2101      	movs	r1, #1
 80077b2:	fa01 f303 	lsl.w	r3, r1, r3
 80077b6:	041b      	lsls	r3, r3, #16
 80077b8:	43db      	mvns	r3, r3
 80077ba:	68f9      	ldr	r1, [r7, #12]
 80077bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077c0:	4013      	ands	r3, r2
 80077c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	0159      	lsls	r1, r3, #5
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	440b      	add	r3, r1
 80077da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077de:	4619      	mov	r1, r3
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <USB_DeactivateEndpoint+0x1b4>)
 80077e2:	4013      	ands	r3, r2
 80077e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3714      	adds	r7, #20
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	ec337800 	.word	0xec337800
 80077f8:	eff37800 	.word	0xeff37800

080077fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08a      	sub	sp, #40	; 0x28
 8007800:	af02      	add	r7, sp, #8
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	4613      	mov	r3, r2
 8007808:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	785b      	ldrb	r3, [r3, #1]
 8007818:	2b01      	cmp	r3, #1
 800781a:	f040 815c 	bne.w	8007ad6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d132      	bne.n	800788c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	0151      	lsls	r1, r2, #5
 8007838:	69fa      	ldr	r2, [r7, #28]
 800783a:	440a      	add	r2, r1
 800783c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007840:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007844:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007848:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	4413      	add	r3, r2
 8007852:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	0151      	lsls	r1, r2, #5
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	440a      	add	r2, r1
 8007860:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007864:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007868:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	015a      	lsls	r2, r3, #5
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	4413      	add	r3, r2
 8007872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	0151      	lsls	r1, r2, #5
 800787c:	69fa      	ldr	r2, [r7, #28]
 800787e:	440a      	add	r2, r1
 8007880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007884:	0cdb      	lsrs	r3, r3, #19
 8007886:	04db      	lsls	r3, r3, #19
 8007888:	6113      	str	r3, [r2, #16]
 800788a:	e074      	b.n	8007976 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	69ba      	ldr	r2, [r7, #24]
 800789c:	0151      	lsls	r1, r2, #5
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	440a      	add	r2, r1
 80078a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078a6:	0cdb      	lsrs	r3, r3, #19
 80078a8:	04db      	lsls	r3, r3, #19
 80078aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	015a      	lsls	r2, r3, #5
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	4413      	add	r3, r2
 80078b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	0151      	lsls	r1, r2, #5
 80078be:	69fa      	ldr	r2, [r7, #28]
 80078c0:	440a      	add	r2, r1
 80078c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	015a      	lsls	r2, r3, #5
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	4413      	add	r3, r2
 80078d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078dc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	6999      	ldr	r1, [r3, #24]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	440b      	add	r3, r1
 80078e8:	1e59      	subs	r1, r3, #1
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80078f2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078f4:	4b9d      	ldr	r3, [pc, #628]	; (8007b6c <USB_EPStartXfer+0x370>)
 80078f6:	400b      	ands	r3, r1
 80078f8:	69b9      	ldr	r1, [r7, #24]
 80078fa:	0148      	lsls	r0, r1, #5
 80078fc:	69f9      	ldr	r1, [r7, #28]
 80078fe:	4401      	add	r1, r0
 8007900:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007904:	4313      	orrs	r3, r2
 8007906:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	015a      	lsls	r2, r3, #5
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	4413      	add	r3, r2
 8007910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007914:	691a      	ldr	r2, [r3, #16]
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800791e:	69b9      	ldr	r1, [r7, #24]
 8007920:	0148      	lsls	r0, r1, #5
 8007922:	69f9      	ldr	r1, [r7, #28]
 8007924:	4401      	add	r1, r0
 8007926:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800792a:	4313      	orrs	r3, r2
 800792c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	791b      	ldrb	r3, [r3, #4]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d11f      	bne.n	8007976 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	015a      	lsls	r2, r3, #5
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	4413      	add	r3, r2
 800793e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	69ba      	ldr	r2, [r7, #24]
 8007946:	0151      	lsls	r1, r2, #5
 8007948:	69fa      	ldr	r2, [r7, #28]
 800794a:	440a      	add	r2, r1
 800794c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007950:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007954:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	015a      	lsls	r2, r3, #5
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	4413      	add	r3, r2
 800795e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	69ba      	ldr	r2, [r7, #24]
 8007966:	0151      	lsls	r1, r2, #5
 8007968:	69fa      	ldr	r2, [r7, #28]
 800796a:	440a      	add	r2, r1
 800796c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007970:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007974:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d14b      	bne.n	8007a14 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d009      	beq.n	8007998 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007990:	461a      	mov	r2, r3
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	791b      	ldrb	r3, [r3, #4]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d128      	bne.n	80079f2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d110      	bne.n	80079d2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	015a      	lsls	r2, r3, #5
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	69ba      	ldr	r2, [r7, #24]
 80079c0:	0151      	lsls	r1, r2, #5
 80079c2:	69fa      	ldr	r2, [r7, #28]
 80079c4:	440a      	add	r2, r1
 80079c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	e00f      	b.n	80079f2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	015a      	lsls	r2, r3, #5
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	4413      	add	r3, r2
 80079da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	0151      	lsls	r1, r2, #5
 80079e4:	69fa      	ldr	r2, [r7, #28]
 80079e6:	440a      	add	r2, r1
 80079e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079f0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	69ba      	ldr	r2, [r7, #24]
 8007a02:	0151      	lsls	r1, r2, #5
 8007a04:	69fa      	ldr	r2, [r7, #28]
 8007a06:	440a      	add	r2, r1
 8007a08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a10:	6013      	str	r3, [r2, #0]
 8007a12:	e133      	b.n	8007c7c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	015a      	lsls	r2, r3, #5
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	0151      	lsls	r1, r2, #5
 8007a26:	69fa      	ldr	r2, [r7, #28]
 8007a28:	440a      	add	r2, r1
 8007a2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a2e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a32:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	791b      	ldrb	r3, [r3, #4]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d015      	beq.n	8007a68 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 811b 	beq.w	8007c7c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	f003 030f 	and.w	r3, r3, #15
 8007a56:	2101      	movs	r1, #1
 8007a58:	fa01 f303 	lsl.w	r3, r1, r3
 8007a5c:	69f9      	ldr	r1, [r7, #28]
 8007a5e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a62:	4313      	orrs	r3, r2
 8007a64:	634b      	str	r3, [r1, #52]	; 0x34
 8007a66:	e109      	b.n	8007c7c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d110      	bne.n	8007a9a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	015a      	lsls	r2, r3, #5
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	69ba      	ldr	r2, [r7, #24]
 8007a88:	0151      	lsls	r1, r2, #5
 8007a8a:	69fa      	ldr	r2, [r7, #28]
 8007a8c:	440a      	add	r2, r1
 8007a8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a96:	6013      	str	r3, [r2, #0]
 8007a98:	e00f      	b.n	8007aba <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69ba      	ldr	r2, [r7, #24]
 8007aaa:	0151      	lsls	r1, r2, #5
 8007aac:	69fa      	ldr	r2, [r7, #28]
 8007aae:	440a      	add	r2, r1
 8007ab0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ab8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	6919      	ldr	r1, [r3, #16]
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	781a      	ldrb	r2, [r3, #0]
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	b298      	uxth	r0, r3
 8007ac8:	79fb      	ldrb	r3, [r7, #7]
 8007aca:	9300      	str	r3, [sp, #0]
 8007acc:	4603      	mov	r3, r0
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 fade 	bl	8008090 <USB_WritePacket>
 8007ad4:	e0d2      	b.n	8007c7c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	015a      	lsls	r2, r3, #5
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	4413      	add	r3, r2
 8007ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	0151      	lsls	r1, r2, #5
 8007ae8:	69fa      	ldr	r2, [r7, #28]
 8007aea:	440a      	add	r2, r1
 8007aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007af0:	0cdb      	lsrs	r3, r3, #19
 8007af2:	04db      	lsls	r3, r3, #19
 8007af4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	015a      	lsls	r2, r3, #5
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	4413      	add	r3, r2
 8007afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	69ba      	ldr	r2, [r7, #24]
 8007b06:	0151      	lsls	r1, r2, #5
 8007b08:	69fa      	ldr	r2, [r7, #28]
 8007b0a:	440a      	add	r2, r1
 8007b0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b10:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007b14:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007b18:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d126      	bne.n	8007b70 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b2e:	691a      	ldr	r2, [r3, #16]
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b38:	69b9      	ldr	r1, [r7, #24]
 8007b3a:	0148      	lsls	r0, r1, #5
 8007b3c:	69f9      	ldr	r1, [r7, #28]
 8007b3e:	4401      	add	r1, r0
 8007b40:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b44:	4313      	orrs	r3, r2
 8007b46:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	69fb      	ldr	r3, [r7, #28]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	69ba      	ldr	r2, [r7, #24]
 8007b58:	0151      	lsls	r1, r2, #5
 8007b5a:	69fa      	ldr	r2, [r7, #28]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b66:	6113      	str	r3, [r2, #16]
 8007b68:	e03a      	b.n	8007be0 <USB_EPStartXfer+0x3e4>
 8007b6a:	bf00      	nop
 8007b6c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	699a      	ldr	r2, [r3, #24]
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	4413      	add	r3, r2
 8007b7a:	1e5a      	subs	r2, r3, #1
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b84:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	8afa      	ldrh	r2, [r7, #22]
 8007b8c:	fb03 f202 	mul.w	r2, r3, r2
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ba0:	691a      	ldr	r2, [r3, #16]
 8007ba2:	8afb      	ldrh	r3, [r7, #22]
 8007ba4:	04d9      	lsls	r1, r3, #19
 8007ba6:	4b38      	ldr	r3, [pc, #224]	; (8007c88 <USB_EPStartXfer+0x48c>)
 8007ba8:	400b      	ands	r3, r1
 8007baa:	69b9      	ldr	r1, [r7, #24]
 8007bac:	0148      	lsls	r0, r1, #5
 8007bae:	69f9      	ldr	r1, [r7, #28]
 8007bb0:	4401      	add	r1, r0
 8007bb2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007bba:	69bb      	ldr	r3, [r7, #24]
 8007bbc:	015a      	lsls	r2, r3, #5
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	4413      	add	r3, r2
 8007bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bc6:	691a      	ldr	r2, [r3, #16]
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bd0:	69b9      	ldr	r1, [r7, #24]
 8007bd2:	0148      	lsls	r0, r1, #5
 8007bd4:	69f9      	ldr	r1, [r7, #28]
 8007bd6:	4401      	add	r1, r0
 8007bd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007be0:	79fb      	ldrb	r3, [r7, #7]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d10d      	bne.n	8007c02 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d009      	beq.n	8007c02 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	6919      	ldr	r1, [r3, #16]
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bfe:	460a      	mov	r2, r1
 8007c00:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	791b      	ldrb	r3, [r3, #4]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d128      	bne.n	8007c5c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d110      	bne.n	8007c3c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	69ba      	ldr	r2, [r7, #24]
 8007c2a:	0151      	lsls	r1, r2, #5
 8007c2c:	69fa      	ldr	r2, [r7, #28]
 8007c2e:	440a      	add	r2, r1
 8007c30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c38:	6013      	str	r3, [r2, #0]
 8007c3a:	e00f      	b.n	8007c5c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	015a      	lsls	r2, r3, #5
 8007c40:	69fb      	ldr	r3, [r7, #28]
 8007c42:	4413      	add	r3, r2
 8007c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	0151      	lsls	r1, r2, #5
 8007c4e:	69fa      	ldr	r2, [r7, #28]
 8007c50:	440a      	add	r2, r1
 8007c52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c5a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	015a      	lsls	r2, r3, #5
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	4413      	add	r3, r2
 8007c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69ba      	ldr	r2, [r7, #24]
 8007c6c:	0151      	lsls	r1, r2, #5
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	440a      	add	r2, r1
 8007c72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3720      	adds	r7, #32
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	1ff80000 	.word	0x1ff80000

08007c8c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	785b      	ldrb	r3, [r3, #1]
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	f040 80ce 	bne.w	8007e4a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d132      	bne.n	8007d1c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	015a      	lsls	r2, r3, #5
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	0151      	lsls	r1, r2, #5
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	440a      	add	r2, r1
 8007ccc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cd0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cd4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007cd8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	015a      	lsls	r2, r3, #5
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	0151      	lsls	r1, r2, #5
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	440a      	add	r2, r1
 8007cf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007cf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	015a      	lsls	r2, r3, #5
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	4413      	add	r3, r2
 8007d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	0151      	lsls	r1, r2, #5
 8007d0c:	697a      	ldr	r2, [r7, #20]
 8007d0e:	440a      	add	r2, r1
 8007d10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d14:	0cdb      	lsrs	r3, r3, #19
 8007d16:	04db      	lsls	r3, r3, #19
 8007d18:	6113      	str	r3, [r2, #16]
 8007d1a:	e04e      	b.n	8007dba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	015a      	lsls	r2, r3, #5
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	693a      	ldr	r2, [r7, #16]
 8007d2c:	0151      	lsls	r1, r2, #5
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	440a      	add	r2, r1
 8007d32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d36:	0cdb      	lsrs	r3, r3, #19
 8007d38:	04db      	lsls	r3, r3, #19
 8007d3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	0151      	lsls	r1, r2, #5
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	440a      	add	r2, r1
 8007d52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d5e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	699a      	ldr	r2, [r3, #24]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d903      	bls.n	8007d74 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	68da      	ldr	r2, [r3, #12]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	0151      	lsls	r1, r2, #5
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	440a      	add	r2, r1
 8007d8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	015a      	lsls	r2, r3, #5
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007da0:	691a      	ldr	r2, [r3, #16]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007daa:	6939      	ldr	r1, [r7, #16]
 8007dac:	0148      	lsls	r0, r1, #5
 8007dae:	6979      	ldr	r1, [r7, #20]
 8007db0:	4401      	add	r1, r0
 8007db2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007db6:	4313      	orrs	r3, r2
 8007db8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007dba:	79fb      	ldrb	r3, [r7, #7]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d11e      	bne.n	8007dfe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d009      	beq.n	8007ddc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	015a      	lsls	r2, r3, #5
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	4413      	add	r3, r2
 8007de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	693a      	ldr	r2, [r7, #16]
 8007dec:	0151      	lsls	r1, r2, #5
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	440a      	add	r2, r1
 8007df2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007df6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	e097      	b.n	8007f2e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	015a      	lsls	r2, r3, #5
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	4413      	add	r3, r2
 8007e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	0151      	lsls	r1, r2, #5
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	440a      	add	r2, r1
 8007e14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e1c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	699b      	ldr	r3, [r3, #24]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f000 8083 	beq.w	8007f2e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	f003 030f 	and.w	r3, r3, #15
 8007e38:	2101      	movs	r1, #1
 8007e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e3e:	6979      	ldr	r1, [r7, #20]
 8007e40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e44:	4313      	orrs	r3, r2
 8007e46:	634b      	str	r3, [r1, #52]	; 0x34
 8007e48:	e071      	b.n	8007f2e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	015a      	lsls	r2, r3, #5
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	4413      	add	r3, r2
 8007e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	0151      	lsls	r1, r2, #5
 8007e5c:	697a      	ldr	r2, [r7, #20]
 8007e5e:	440a      	add	r2, r1
 8007e60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e64:	0cdb      	lsrs	r3, r3, #19
 8007e66:	04db      	lsls	r3, r3, #19
 8007e68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	015a      	lsls	r2, r3, #5
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	4413      	add	r3, r2
 8007e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	0151      	lsls	r1, r2, #5
 8007e7c:	697a      	ldr	r2, [r7, #20]
 8007e7e:	440a      	add	r2, r1
 8007e80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e84:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e88:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e8c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	699b      	ldr	r3, [r3, #24]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d003      	beq.n	8007e9e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	68da      	ldr	r2, [r3, #12]
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	68da      	ldr	r2, [r3, #12]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	015a      	lsls	r2, r3, #5
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	4413      	add	r3, r2
 8007eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	0151      	lsls	r1, r2, #5
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	440a      	add	r2, r1
 8007ebc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ec0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ec4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	015a      	lsls	r2, r3, #5
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	4413      	add	r3, r2
 8007ece:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ed2:	691a      	ldr	r2, [r3, #16]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	69db      	ldr	r3, [r3, #28]
 8007ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007edc:	6939      	ldr	r1, [r7, #16]
 8007ede:	0148      	lsls	r0, r1, #5
 8007ee0:	6979      	ldr	r1, [r7, #20]
 8007ee2:	4401      	add	r1, r0
 8007ee4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007eec:	79fb      	ldrb	r3, [r7, #7]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d10d      	bne.n	8007f0e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d009      	beq.n	8007f0e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	6919      	ldr	r1, [r3, #16]
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	015a      	lsls	r2, r3, #5
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	4413      	add	r3, r2
 8007f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f0a:	460a      	mov	r2, r1
 8007f0c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	0151      	lsls	r1, r2, #5
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	440a      	add	r2, r1
 8007f24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	371c      	adds	r7, #28
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f46:	2300      	movs	r3, #0
 8007f48:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	785b      	ldrb	r3, [r3, #1]
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d14a      	bne.n	8007ff0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	015a      	lsls	r2, r3, #5
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	4413      	add	r3, r2
 8007f64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f72:	f040 8086 	bne.w	8008082 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	015a      	lsls	r2, r3, #5
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	4413      	add	r3, r2
 8007f80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	7812      	ldrb	r2, [r2, #0]
 8007f8a:	0151      	lsls	r1, r2, #5
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	440a      	add	r2, r1
 8007f90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f94:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f98:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	683a      	ldr	r2, [r7, #0]
 8007fac:	7812      	ldrb	r2, [r2, #0]
 8007fae:	0151      	lsls	r1, r2, #5
 8007fb0:	693a      	ldr	r2, [r7, #16]
 8007fb2:	440a      	add	r2, r1
 8007fb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f242 7210 	movw	r2, #10000	; 0x2710
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d902      	bls.n	8007fd4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	75fb      	strb	r3, [r7, #23]
          break;
 8007fd2:	e056      	b.n	8008082 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	781b      	ldrb	r3, [r3, #0]
 8007fd8:	015a      	lsls	r2, r3, #5
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	4413      	add	r3, r2
 8007fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fec:	d0e7      	beq.n	8007fbe <USB_EPStopXfer+0x82>
 8007fee:	e048      	b.n	8008082 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	015a      	lsls	r2, r3, #5
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	4413      	add	r3, r2
 8007ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008004:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008008:	d13b      	bne.n	8008082 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	015a      	lsls	r2, r3, #5
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	4413      	add	r3, r2
 8008014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	7812      	ldrb	r2, [r2, #0]
 800801e:	0151      	lsls	r1, r2, #5
 8008020:	693a      	ldr	r2, [r7, #16]
 8008022:	440a      	add	r2, r1
 8008024:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008028:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800802c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	015a      	lsls	r2, r3, #5
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	4413      	add	r3, r2
 8008038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	7812      	ldrb	r2, [r2, #0]
 8008042:	0151      	lsls	r1, r2, #5
 8008044:	693a      	ldr	r2, [r7, #16]
 8008046:	440a      	add	r2, r1
 8008048:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800804c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008050:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	3301      	adds	r3, #1
 8008056:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f242 7210 	movw	r2, #10000	; 0x2710
 800805e:	4293      	cmp	r3, r2
 8008060:	d902      	bls.n	8008068 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	75fb      	strb	r3, [r7, #23]
          break;
 8008066:	e00c      	b.n	8008082 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	4413      	add	r3, r2
 8008072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800807c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008080:	d0e7      	beq.n	8008052 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008082:	7dfb      	ldrb	r3, [r7, #23]
}
 8008084:	4618      	mov	r0, r3
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008090:	b480      	push	{r7}
 8008092:	b089      	sub	sp, #36	; 0x24
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	4611      	mov	r1, r2
 800809c:	461a      	mov	r2, r3
 800809e:	460b      	mov	r3, r1
 80080a0:	71fb      	strb	r3, [r7, #7]
 80080a2:	4613      	mov	r3, r2
 80080a4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d123      	bne.n	80080fe <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80080b6:	88bb      	ldrh	r3, [r7, #4]
 80080b8:	3303      	adds	r3, #3
 80080ba:	089b      	lsrs	r3, r3, #2
 80080bc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080be:	2300      	movs	r3, #0
 80080c0:	61bb      	str	r3, [r7, #24]
 80080c2:	e018      	b.n	80080f6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80080c4:	79fb      	ldrb	r3, [r7, #7]
 80080c6:	031a      	lsls	r2, r3, #12
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	4413      	add	r3, r2
 80080cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080d0:	461a      	mov	r2, r3
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	3301      	adds	r3, #1
 80080dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	3301      	adds	r3, #1
 80080e2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	3301      	adds	r3, #1
 80080e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	3301      	adds	r3, #1
 80080ee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	3301      	adds	r3, #1
 80080f4:	61bb      	str	r3, [r7, #24]
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d3e2      	bcc.n	80080c4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	3724      	adds	r7, #36	; 0x24
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800810c:	b480      	push	{r7}
 800810e:	b08b      	sub	sp, #44	; 0x2c
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	4613      	mov	r3, r2
 8008118:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008122:	88fb      	ldrh	r3, [r7, #6]
 8008124:	089b      	lsrs	r3, r3, #2
 8008126:	b29b      	uxth	r3, r3
 8008128:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800812a:	88fb      	ldrh	r3, [r7, #6]
 800812c:	f003 0303 	and.w	r3, r3, #3
 8008130:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008132:	2300      	movs	r3, #0
 8008134:	623b      	str	r3, [r7, #32]
 8008136:	e014      	b.n	8008162 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008142:	601a      	str	r2, [r3, #0]
    pDest++;
 8008144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008146:	3301      	adds	r3, #1
 8008148:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814c:	3301      	adds	r3, #1
 800814e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008152:	3301      	adds	r3, #1
 8008154:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	3301      	adds	r3, #1
 800815a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800815c:	6a3b      	ldr	r3, [r7, #32]
 800815e:	3301      	adds	r3, #1
 8008160:	623b      	str	r3, [r7, #32]
 8008162:	6a3a      	ldr	r2, [r7, #32]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	429a      	cmp	r2, r3
 8008168:	d3e6      	bcc.n	8008138 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800816a:	8bfb      	ldrh	r3, [r7, #30]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d01e      	beq.n	80081ae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008170:	2300      	movs	r3, #0
 8008172:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800817a:	461a      	mov	r2, r3
 800817c:	f107 0310 	add.w	r3, r7, #16
 8008180:	6812      	ldr	r2, [r2, #0]
 8008182:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	b2db      	uxtb	r3, r3
 800818a:	00db      	lsls	r3, r3, #3
 800818c:	fa22 f303 	lsr.w	r3, r2, r3
 8008190:	b2da      	uxtb	r2, r3
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	701a      	strb	r2, [r3, #0]
      i++;
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	3301      	adds	r3, #1
 800819a:	623b      	str	r3, [r7, #32]
      pDest++;
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	3301      	adds	r3, #1
 80081a0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80081a2:	8bfb      	ldrh	r3, [r7, #30]
 80081a4:	3b01      	subs	r3, #1
 80081a6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081a8:	8bfb      	ldrh	r3, [r7, #30]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1ea      	bne.n	8008184 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	372c      	adds	r7, #44	; 0x2c
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	781b      	ldrb	r3, [r3, #0]
 80081ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	785b      	ldrb	r3, [r3, #1]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d12c      	bne.n	8008232 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	015a      	lsls	r2, r3, #5
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	4413      	add	r3, r2
 80081e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	db12      	blt.n	8008210 <USB_EPSetStall+0x54>
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00f      	beq.n	8008210 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68ba      	ldr	r2, [r7, #8]
 8008200:	0151      	lsls	r1, r2, #5
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	440a      	add	r2, r1
 8008206:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800820a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800820e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4413      	add	r3, r2
 8008218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68ba      	ldr	r2, [r7, #8]
 8008220:	0151      	lsls	r1, r2, #5
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	440a      	add	r2, r1
 8008226:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800822a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800822e:	6013      	str	r3, [r2, #0]
 8008230:	e02b      	b.n	800828a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	db12      	blt.n	800826a <USB_EPSetStall+0xae>
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00f      	beq.n	800826a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68ba      	ldr	r2, [r7, #8]
 800825a:	0151      	lsls	r1, r2, #5
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	440a      	add	r2, r1
 8008260:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008264:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008268:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	4413      	add	r3, r2
 8008272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68ba      	ldr	r2, [r7, #8]
 800827a:	0151      	lsls	r1, r2, #5
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	440a      	add	r2, r1
 8008280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008284:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008288:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	4618      	mov	r0, r3
 800828e:	3714      	adds	r7, #20
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	785b      	ldrb	r3, [r3, #1]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d128      	bne.n	8008306 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	0151      	lsls	r1, r2, #5
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	440a      	add	r2, r1
 80082ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082d2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	791b      	ldrb	r3, [r3, #4]
 80082d8:	2b03      	cmp	r3, #3
 80082da:	d003      	beq.n	80082e4 <USB_EPClearStall+0x4c>
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	791b      	ldrb	r3, [r3, #4]
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d138      	bne.n	8008356 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008302:	6013      	str	r3, [r2, #0]
 8008304:	e027      	b.n	8008356 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	0151      	lsls	r1, r2, #5
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	440a      	add	r2, r1
 800831c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008320:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008324:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	791b      	ldrb	r3, [r3, #4]
 800832a:	2b03      	cmp	r3, #3
 800832c:	d003      	beq.n	8008336 <USB_EPClearStall+0x9e>
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	791b      	ldrb	r3, [r3, #4]
 8008332:	2b02      	cmp	r3, #2
 8008334:	d10f      	bne.n	8008356 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	015a      	lsls	r2, r3, #5
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4413      	add	r3, r2
 800833e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	0151      	lsls	r1, r2, #5
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	440a      	add	r2, r1
 800834c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008354:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3714      	adds	r7, #20
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	460b      	mov	r3, r1
 800836e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008382:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008386:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	78fb      	ldrb	r3, [r7, #3]
 8008392:	011b      	lsls	r3, r3, #4
 8008394:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008398:	68f9      	ldr	r1, [r7, #12]
 800839a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800839e:	4313      	orrs	r3, r2
 80083a0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3714      	adds	r7, #20
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80083ca:	f023 0303 	bic.w	r3, r3, #3
 80083ce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083de:	f023 0302 	bic.w	r3, r3, #2
 80083e2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3714      	adds	r7, #20
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr

080083f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083f2:	b480      	push	{r7}
 80083f4:	b085      	sub	sp, #20
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68fa      	ldr	r2, [r7, #12]
 8008408:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800840c:	f023 0303 	bic.w	r3, r3, #3
 8008410:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008420:	f043 0302 	orr.w	r3, r3, #2
 8008424:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3714      	adds	r7, #20
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	695b      	ldr	r3, [r3, #20]
 8008440:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	4013      	ands	r3, r2
 800844a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800844c:	68fb      	ldr	r3, [r7, #12]
}
 800844e:	4618      	mov	r0, r3
 8008450:	3714      	adds	r7, #20
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr

0800845a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800845a:	b480      	push	{r7}
 800845c:	b085      	sub	sp, #20
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800846c:	699b      	ldr	r3, [r3, #24]
 800846e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008476:	69db      	ldr	r3, [r3, #28]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	4013      	ands	r3, r2
 800847c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	0c1b      	lsrs	r3, r3, #16
}
 8008482:	4618      	mov	r0, r3
 8008484:	3714      	adds	r7, #20
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800848e:	b480      	push	{r7}
 8008490:	b085      	sub	sp, #20
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	4013      	ands	r3, r2
 80084b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	b29b      	uxth	r3, r3
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b085      	sub	sp, #20
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
 80084ca:	460b      	mov	r3, r1
 80084cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80084d2:	78fb      	ldrb	r3, [r7, #3]
 80084d4:	015a      	lsls	r2, r3, #5
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	4413      	add	r3, r2
 80084da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	4013      	ands	r3, r2
 80084ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084f0:	68bb      	ldr	r3, [r7, #8]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084fe:	b480      	push	{r7}
 8008500:	b087      	sub	sp, #28
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
 8008506:	460b      	mov	r3, r1
 8008508:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008514:	691b      	ldr	r3, [r3, #16]
 8008516:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800851e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008520:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008522:	78fb      	ldrb	r3, [r7, #3]
 8008524:	f003 030f 	and.w	r3, r3, #15
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	fa22 f303 	lsr.w	r3, r2, r3
 800852e:	01db      	lsls	r3, r3, #7
 8008530:	b2db      	uxtb	r3, r3
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	4313      	orrs	r3, r2
 8008536:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	015a      	lsls	r2, r3, #5
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	4413      	add	r3, r2
 8008540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	4013      	ands	r3, r2
 800854a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800854c:	68bb      	ldr	r3, [r7, #8]
}
 800854e:	4618      	mov	r0, r3
 8008550:	371c      	adds	r7, #28
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr

0800855a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800855a:	b480      	push	{r7}
 800855c:	b083      	sub	sp, #12
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	f003 0301 	and.w	r3, r3, #1
}
 800856a:	4618      	mov	r0, r3
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr

08008576 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008576:	b480      	push	{r7}
 8008578:	b085      	sub	sp, #20
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008590:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008594:	f023 0307 	bic.w	r3, r3, #7
 8008598:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3714      	adds	r7, #20
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80085bc:	b480      	push	{r7}
 80085be:	b087      	sub	sp, #28
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	460b      	mov	r3, r1
 80085c6:	607a      	str	r2, [r7, #4]
 80085c8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	333c      	adds	r3, #60	; 0x3c
 80085d2:	3304      	adds	r3, #4
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	4a26      	ldr	r2, [pc, #152]	; (8008674 <USB_EP0_OutStart+0xb8>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d90a      	bls.n	80085f6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085f0:	d101      	bne.n	80085f6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80085f2:	2300      	movs	r3, #0
 80085f4:	e037      	b.n	8008666 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fc:	461a      	mov	r2, r3
 80085fe:	2300      	movs	r3, #0
 8008600:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	697a      	ldr	r2, [r7, #20]
 800860c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008610:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008614:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008624:	f043 0318 	orr.w	r3, r3, #24
 8008628:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008638:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800863c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800863e:	7afb      	ldrb	r3, [r7, #11]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d10f      	bne.n	8008664 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800864a:	461a      	mov	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	697a      	ldr	r2, [r7, #20]
 800865a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800865e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008662:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	4f54300a 	.word	0x4f54300a

08008678 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3301      	adds	r3, #1
 8008688:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	4a13      	ldr	r2, [pc, #76]	; (80086dc <USB_CoreReset+0x64>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d901      	bls.n	8008696 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008692:	2303      	movs	r3, #3
 8008694:	e01b      	b.n	80086ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	2b00      	cmp	r3, #0
 800869c:	daf2      	bge.n	8008684 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800869e:	2300      	movs	r3, #0
 80086a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	f043 0201 	orr.w	r2, r3, #1
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	3301      	adds	r3, #1
 80086b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	4a09      	ldr	r2, [pc, #36]	; (80086dc <USB_CoreReset+0x64>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d901      	bls.n	80086c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086bc:	2303      	movs	r3, #3
 80086be:	e006      	b.n	80086ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	f003 0301 	and.w	r3, r3, #1
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d0f0      	beq.n	80086ae <USB_CoreReset+0x36>

  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	00030d40 	.word	0x00030d40

080086e0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	460b      	mov	r3, r1
 80086ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086ec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80086f0:	f005 fb28 	bl	800dd44 <USBD_static_malloc>
 80086f4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d109      	bne.n	8008710 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	32b0      	adds	r2, #176	; 0xb0
 8008706:	2100      	movs	r1, #0
 8008708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800870c:	2302      	movs	r3, #2
 800870e:	e0d4      	b.n	80088ba <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008710:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008714:	2100      	movs	r1, #0
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f005 fba0 	bl	800de5c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	32b0      	adds	r2, #176	; 0xb0
 8008726:	68f9      	ldr	r1, [r7, #12]
 8008728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	32b0      	adds	r2, #176	; 0xb0
 8008736:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	7c1b      	ldrb	r3, [r3, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d138      	bne.n	80087ba <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008748:	4b5e      	ldr	r3, [pc, #376]	; (80088c4 <USBD_CDC_Init+0x1e4>)
 800874a:	7819      	ldrb	r1, [r3, #0]
 800874c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008750:	2202      	movs	r2, #2
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f005 f9d3 	bl	800dafe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008758:	4b5a      	ldr	r3, [pc, #360]	; (80088c4 <USBD_CDC_Init+0x1e4>)
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	f003 020f 	and.w	r2, r3, #15
 8008760:	6879      	ldr	r1, [r7, #4]
 8008762:	4613      	mov	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	440b      	add	r3, r1
 800876c:	3324      	adds	r3, #36	; 0x24
 800876e:	2201      	movs	r2, #1
 8008770:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008772:	4b55      	ldr	r3, [pc, #340]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 8008774:	7819      	ldrb	r1, [r3, #0]
 8008776:	f44f 7300 	mov.w	r3, #512	; 0x200
 800877a:	2202      	movs	r2, #2
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f005 f9be 	bl	800dafe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008782:	4b51      	ldr	r3, [pc, #324]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	f003 020f 	and.w	r2, r3, #15
 800878a:	6879      	ldr	r1, [r7, #4]
 800878c:	4613      	mov	r3, r2
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	4413      	add	r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	440b      	add	r3, r1
 8008796:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800879a:	2201      	movs	r2, #1
 800879c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800879e:	4b4b      	ldr	r3, [pc, #300]	; (80088cc <USBD_CDC_Init+0x1ec>)
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	f003 020f 	and.w	r2, r3, #15
 80087a6:	6879      	ldr	r1, [r7, #4]
 80087a8:	4613      	mov	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	440b      	add	r3, r1
 80087b2:	3326      	adds	r3, #38	; 0x26
 80087b4:	2210      	movs	r2, #16
 80087b6:	801a      	strh	r2, [r3, #0]
 80087b8:	e035      	b.n	8008826 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087ba:	4b42      	ldr	r3, [pc, #264]	; (80088c4 <USBD_CDC_Init+0x1e4>)
 80087bc:	7819      	ldrb	r1, [r3, #0]
 80087be:	2340      	movs	r3, #64	; 0x40
 80087c0:	2202      	movs	r2, #2
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f005 f99b 	bl	800dafe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087c8:	4b3e      	ldr	r3, [pc, #248]	; (80088c4 <USBD_CDC_Init+0x1e4>)
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	f003 020f 	and.w	r2, r3, #15
 80087d0:	6879      	ldr	r1, [r7, #4]
 80087d2:	4613      	mov	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	4413      	add	r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	440b      	add	r3, r1
 80087dc:	3324      	adds	r3, #36	; 0x24
 80087de:	2201      	movs	r2, #1
 80087e0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087e2:	4b39      	ldr	r3, [pc, #228]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 80087e4:	7819      	ldrb	r1, [r3, #0]
 80087e6:	2340      	movs	r3, #64	; 0x40
 80087e8:	2202      	movs	r2, #2
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f005 f987 	bl	800dafe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087f0:	4b35      	ldr	r3, [pc, #212]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	f003 020f 	and.w	r2, r3, #15
 80087f8:	6879      	ldr	r1, [r7, #4]
 80087fa:	4613      	mov	r3, r2
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	440b      	add	r3, r1
 8008804:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008808:	2201      	movs	r2, #1
 800880a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800880c:	4b2f      	ldr	r3, [pc, #188]	; (80088cc <USBD_CDC_Init+0x1ec>)
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	f003 020f 	and.w	r2, r3, #15
 8008814:	6879      	ldr	r1, [r7, #4]
 8008816:	4613      	mov	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4413      	add	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	440b      	add	r3, r1
 8008820:	3326      	adds	r3, #38	; 0x26
 8008822:	2210      	movs	r2, #16
 8008824:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008826:	4b29      	ldr	r3, [pc, #164]	; (80088cc <USBD_CDC_Init+0x1ec>)
 8008828:	7819      	ldrb	r1, [r3, #0]
 800882a:	2308      	movs	r3, #8
 800882c:	2203      	movs	r2, #3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f005 f965 	bl	800dafe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008834:	4b25      	ldr	r3, [pc, #148]	; (80088cc <USBD_CDC_Init+0x1ec>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	f003 020f 	and.w	r2, r3, #15
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	3324      	adds	r3, #36	; 0x24
 800884a:	2201      	movs	r2, #1
 800884c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	33b0      	adds	r3, #176	; 0xb0
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4413      	add	r3, r2
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2200      	movs	r2, #0
 8008876:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008880:	2b00      	cmp	r3, #0
 8008882:	d101      	bne.n	8008888 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008884:	2302      	movs	r3, #2
 8008886:	e018      	b.n	80088ba <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	7c1b      	ldrb	r3, [r3, #16]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10a      	bne.n	80088a6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008890:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 8008892:	7819      	ldrb	r1, [r3, #0]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800889a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f005 fa1c 	bl	800dcdc <USBD_LL_PrepareReceive>
 80088a4:	e008      	b.n	80088b8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088a6:	4b08      	ldr	r3, [pc, #32]	; (80088c8 <USBD_CDC_Init+0x1e8>)
 80088a8:	7819      	ldrb	r1, [r3, #0]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80088b0:	2340      	movs	r3, #64	; 0x40
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f005 fa12 	bl	800dcdc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	2000056b 	.word	0x2000056b
 80088c8:	2000056c 	.word	0x2000056c
 80088cc:	2000056d 	.word	0x2000056d

080088d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	460b      	mov	r3, r1
 80088da:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80088dc:	4b3a      	ldr	r3, [pc, #232]	; (80089c8 <USBD_CDC_DeInit+0xf8>)
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	4619      	mov	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f005 f931 	bl	800db4a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80088e8:	4b37      	ldr	r3, [pc, #220]	; (80089c8 <USBD_CDC_DeInit+0xf8>)
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	f003 020f 	and.w	r2, r3, #15
 80088f0:	6879      	ldr	r1, [r7, #4]
 80088f2:	4613      	mov	r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4413      	add	r3, r2
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	440b      	add	r3, r1
 80088fc:	3324      	adds	r3, #36	; 0x24
 80088fe:	2200      	movs	r2, #0
 8008900:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008902:	4b32      	ldr	r3, [pc, #200]	; (80089cc <USBD_CDC_DeInit+0xfc>)
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	4619      	mov	r1, r3
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f005 f91e 	bl	800db4a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800890e:	4b2f      	ldr	r3, [pc, #188]	; (80089cc <USBD_CDC_DeInit+0xfc>)
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	f003 020f 	and.w	r2, r3, #15
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	4613      	mov	r3, r2
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	440b      	add	r3, r1
 8008922:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008926:	2200      	movs	r2, #0
 8008928:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800892a:	4b29      	ldr	r3, [pc, #164]	; (80089d0 <USBD_CDC_DeInit+0x100>)
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	4619      	mov	r1, r3
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f005 f90a 	bl	800db4a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008936:	4b26      	ldr	r3, [pc, #152]	; (80089d0 <USBD_CDC_DeInit+0x100>)
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	f003 020f 	and.w	r2, r3, #15
 800893e:	6879      	ldr	r1, [r7, #4]
 8008940:	4613      	mov	r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	4413      	add	r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	440b      	add	r3, r1
 800894a:	3324      	adds	r3, #36	; 0x24
 800894c:	2200      	movs	r2, #0
 800894e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008950:	4b1f      	ldr	r3, [pc, #124]	; (80089d0 <USBD_CDC_DeInit+0x100>)
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	f003 020f 	and.w	r2, r3, #15
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	4613      	mov	r3, r2
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	4413      	add	r3, r2
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	440b      	add	r3, r1
 8008964:	3326      	adds	r3, #38	; 0x26
 8008966:	2200      	movs	r2, #0
 8008968:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	32b0      	adds	r2, #176	; 0xb0
 8008974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d01f      	beq.n	80089bc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	33b0      	adds	r3, #176	; 0xb0
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	4413      	add	r3, r2
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	32b0      	adds	r2, #176	; 0xb0
 800899a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800899e:	4618      	mov	r0, r3
 80089a0:	f005 f9de 	bl	800dd60 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	32b0      	adds	r2, #176	; 0xb0
 80089ae:	2100      	movs	r1, #0
 80089b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3708      	adds	r7, #8
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	2000056b 	.word	0x2000056b
 80089cc:	2000056c 	.word	0x2000056c
 80089d0:	2000056d 	.word	0x2000056d

080089d4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b086      	sub	sp, #24
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	32b0      	adds	r2, #176	; 0xb0
 80089e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80089ee:	2300      	movs	r3, #0
 80089f0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80089f2:	2300      	movs	r3, #0
 80089f4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d101      	bne.n	8008a04 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e0bf      	b.n	8008b84 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d050      	beq.n	8008ab2 <USBD_CDC_Setup+0xde>
 8008a10:	2b20      	cmp	r3, #32
 8008a12:	f040 80af 	bne.w	8008b74 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	88db      	ldrh	r3, [r3, #6]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d03a      	beq.n	8008a94 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	b25b      	sxtb	r3, r3
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	da1b      	bge.n	8008a60 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	33b0      	adds	r3, #176	; 0xb0
 8008a32:	009b      	lsls	r3, r3, #2
 8008a34:	4413      	add	r3, r2
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	683a      	ldr	r2, [r7, #0]
 8008a3c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a3e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	88d2      	ldrh	r2, [r2, #6]
 8008a44:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	88db      	ldrh	r3, [r3, #6]
 8008a4a:	2b07      	cmp	r3, #7
 8008a4c:	bf28      	it	cs
 8008a4e:	2307      	movcs	r3, #7
 8008a50:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	89fa      	ldrh	r2, [r7, #14]
 8008a56:	4619      	mov	r1, r3
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 fd89 	bl	800a570 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a5e:	e090      	b.n	8008b82 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	785a      	ldrb	r2, [r3, #1]
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	88db      	ldrh	r3, [r3, #6]
 8008a6e:	2b3f      	cmp	r3, #63	; 0x3f
 8008a70:	d803      	bhi.n	8008a7a <USBD_CDC_Setup+0xa6>
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	88db      	ldrh	r3, [r3, #6]
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	e000      	b.n	8008a7c <USBD_CDC_Setup+0xa8>
 8008a7a:	2240      	movs	r2, #64	; 0x40
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a82:	6939      	ldr	r1, [r7, #16]
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f001 fd9b 	bl	800a5c8 <USBD_CtlPrepareRx>
      break;
 8008a92:	e076      	b.n	8008b82 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	33b0      	adds	r3, #176	; 0xb0
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	4413      	add	r3, r2
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	7850      	ldrb	r0, [r2, #1]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	4798      	blx	r3
      break;
 8008ab0:	e067      	b.n	8008b82 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	785b      	ldrb	r3, [r3, #1]
 8008ab6:	2b0b      	cmp	r3, #11
 8008ab8:	d851      	bhi.n	8008b5e <USBD_CDC_Setup+0x18a>
 8008aba:	a201      	add	r2, pc, #4	; (adr r2, 8008ac0 <USBD_CDC_Setup+0xec>)
 8008abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac0:	08008af1 	.word	0x08008af1
 8008ac4:	08008b6d 	.word	0x08008b6d
 8008ac8:	08008b5f 	.word	0x08008b5f
 8008acc:	08008b5f 	.word	0x08008b5f
 8008ad0:	08008b5f 	.word	0x08008b5f
 8008ad4:	08008b5f 	.word	0x08008b5f
 8008ad8:	08008b5f 	.word	0x08008b5f
 8008adc:	08008b5f 	.word	0x08008b5f
 8008ae0:	08008b5f 	.word	0x08008b5f
 8008ae4:	08008b5f 	.word	0x08008b5f
 8008ae8:	08008b1b 	.word	0x08008b1b
 8008aec:	08008b45 	.word	0x08008b45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2b03      	cmp	r3, #3
 8008afa:	d107      	bne.n	8008b0c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008afc:	f107 030a 	add.w	r3, r7, #10
 8008b00:	2202      	movs	r2, #2
 8008b02:	4619      	mov	r1, r3
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f001 fd33 	bl	800a570 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b0a:	e032      	b.n	8008b72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f001 fcbd 	bl	800a48e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b14:	2303      	movs	r3, #3
 8008b16:	75fb      	strb	r3, [r7, #23]
          break;
 8008b18:	e02b      	b.n	8008b72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b03      	cmp	r3, #3
 8008b24:	d107      	bne.n	8008b36 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b26:	f107 030d 	add.w	r3, r7, #13
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f001 fd1e 	bl	800a570 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b34:	e01d      	b.n	8008b72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b36:	6839      	ldr	r1, [r7, #0]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f001 fca8 	bl	800a48e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	75fb      	strb	r3, [r7, #23]
          break;
 8008b42:	e016      	b.n	8008b72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d00f      	beq.n	8008b70 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b50:	6839      	ldr	r1, [r7, #0]
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f001 fc9b 	bl	800a48e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b5c:	e008      	b.n	8008b70 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b5e:	6839      	ldr	r1, [r7, #0]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f001 fc94 	bl	800a48e <USBD_CtlError>
          ret = USBD_FAIL;
 8008b66:	2303      	movs	r3, #3
 8008b68:	75fb      	strb	r3, [r7, #23]
          break;
 8008b6a:	e002      	b.n	8008b72 <USBD_CDC_Setup+0x19e>
          break;
 8008b6c:	bf00      	nop
 8008b6e:	e008      	b.n	8008b82 <USBD_CDC_Setup+0x1ae>
          break;
 8008b70:	bf00      	nop
      }
      break;
 8008b72:	e006      	b.n	8008b82 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b74:	6839      	ldr	r1, [r7, #0]
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f001 fc89 	bl	800a48e <USBD_CtlError>
      ret = USBD_FAIL;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008b80:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3718      	adds	r7, #24
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008b9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	32b0      	adds	r2, #176	; 0xb0
 8008baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e065      	b.n	8008c82 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	32b0      	adds	r2, #176	; 0xb0
 8008bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bc6:	78fb      	ldrb	r3, [r7, #3]
 8008bc8:	f003 020f 	and.w	r2, r3, #15
 8008bcc:	6879      	ldr	r1, [r7, #4]
 8008bce:	4613      	mov	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4413      	add	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	440b      	add	r3, r1
 8008bd8:	3318      	adds	r3, #24
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d02f      	beq.n	8008c40 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008be0:	78fb      	ldrb	r3, [r7, #3]
 8008be2:	f003 020f 	and.w	r2, r3, #15
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4613      	mov	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	4413      	add	r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	3318      	adds	r3, #24
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	78fb      	ldrb	r3, [r7, #3]
 8008bf8:	f003 010f 	and.w	r1, r3, #15
 8008bfc:	68f8      	ldr	r0, [r7, #12]
 8008bfe:	460b      	mov	r3, r1
 8008c00:	00db      	lsls	r3, r3, #3
 8008c02:	440b      	add	r3, r1
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	4403      	add	r3, r0
 8008c08:	3348      	adds	r3, #72	; 0x48
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c10:	fb01 f303 	mul.w	r3, r1, r3
 8008c14:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d112      	bne.n	8008c40 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c1a:	78fb      	ldrb	r3, [r7, #3]
 8008c1c:	f003 020f 	and.w	r2, r3, #15
 8008c20:	6879      	ldr	r1, [r7, #4]
 8008c22:	4613      	mov	r3, r2
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	4413      	add	r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	440b      	add	r3, r1
 8008c2c:	3318      	adds	r3, #24
 8008c2e:	2200      	movs	r2, #0
 8008c30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c32:	78f9      	ldrb	r1, [r7, #3]
 8008c34:	2300      	movs	r3, #0
 8008c36:	2200      	movs	r2, #0
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f005 f82e 	bl	800dc9a <USBD_LL_Transmit>
 8008c3e:	e01f      	b.n	8008c80 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	33b0      	adds	r3, #176	; 0xb0
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d010      	beq.n	8008c80 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	33b0      	adds	r3, #176	; 0xb0
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	4413      	add	r3, r2
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	68ba      	ldr	r2, [r7, #8]
 8008c72:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008c7c:	78fa      	ldrb	r2, [r7, #3]
 8008c7e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b084      	sub	sp, #16
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
 8008c92:	460b      	mov	r3, r1
 8008c94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	32b0      	adds	r2, #176	; 0xb0
 8008ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ca4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	32b0      	adds	r2, #176	; 0xb0
 8008cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d101      	bne.n	8008cbc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	e01a      	b.n	8008cf2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008cbc:	78fb      	ldrb	r3, [r7, #3]
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f005 f82c 	bl	800dd1e <USBD_LL_GetRxDataSize>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	33b0      	adds	r3, #176	; 0xb0
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008cec:	4611      	mov	r1, r2
 8008cee:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b084      	sub	sp, #16
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	32b0      	adds	r2, #176	; 0xb0
 8008d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d10:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d101      	bne.n	8008d1c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e025      	b.n	8008d68 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	33b0      	adds	r3, #176	; 0xb0
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4413      	add	r3, r2
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d01a      	beq.n	8008d66 <USBD_CDC_EP0_RxReady+0x6c>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d36:	2bff      	cmp	r3, #255	; 0xff
 8008d38:	d015      	beq.n	8008d66 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	33b0      	adds	r3, #176	; 0xb0
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	4413      	add	r3, r2
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d52:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d54:	68fa      	ldr	r2, [r7, #12]
 8008d56:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d5a:	b292      	uxth	r2, r2
 8008d5c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	22ff      	movs	r2, #255	; 0xff
 8008d62:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d78:	2182      	movs	r1, #130	; 0x82
 8008d7a:	4818      	ldr	r0, [pc, #96]	; (8008ddc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d7c:	f000 fd4f 	bl	800981e <USBD_GetEpDesc>
 8008d80:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d82:	2101      	movs	r1, #1
 8008d84:	4815      	ldr	r0, [pc, #84]	; (8008ddc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d86:	f000 fd4a 	bl	800981e <USBD_GetEpDesc>
 8008d8a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d8c:	2181      	movs	r1, #129	; 0x81
 8008d8e:	4813      	ldr	r0, [pc, #76]	; (8008ddc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d90:	f000 fd45 	bl	800981e <USBD_GetEpDesc>
 8008d94:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d002      	beq.n	8008da2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	2210      	movs	r2, #16
 8008da0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d006      	beq.n	8008db6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008db0:	711a      	strb	r2, [r3, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d006      	beq.n	8008dca <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dc4:	711a      	strb	r2, [r3, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2243      	movs	r2, #67	; 0x43
 8008dce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dd0:	4b02      	ldr	r3, [pc, #8]	; (8008ddc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3718      	adds	r7, #24
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	20000528 	.word	0x20000528

08008de0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008de8:	2182      	movs	r1, #130	; 0x82
 8008dea:	4818      	ldr	r0, [pc, #96]	; (8008e4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008dec:	f000 fd17 	bl	800981e <USBD_GetEpDesc>
 8008df0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008df2:	2101      	movs	r1, #1
 8008df4:	4815      	ldr	r0, [pc, #84]	; (8008e4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008df6:	f000 fd12 	bl	800981e <USBD_GetEpDesc>
 8008dfa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008dfc:	2181      	movs	r1, #129	; 0x81
 8008dfe:	4813      	ldr	r0, [pc, #76]	; (8008e4c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e00:	f000 fd0d 	bl	800981e <USBD_GetEpDesc>
 8008e04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	2210      	movs	r2, #16
 8008e10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d006      	beq.n	8008e26 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	711a      	strb	r2, [r3, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f042 0202 	orr.w	r2, r2, #2
 8008e24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d006      	beq.n	8008e3a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	711a      	strb	r2, [r3, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f042 0202 	orr.w	r2, r2, #2
 8008e38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2243      	movs	r2, #67	; 0x43
 8008e3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e40:	4b02      	ldr	r3, [pc, #8]	; (8008e4c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3718      	adds	r7, #24
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	20000528 	.word	0x20000528

08008e50 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e58:	2182      	movs	r1, #130	; 0x82
 8008e5a:	4818      	ldr	r0, [pc, #96]	; (8008ebc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e5c:	f000 fcdf 	bl	800981e <USBD_GetEpDesc>
 8008e60:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e62:	2101      	movs	r1, #1
 8008e64:	4815      	ldr	r0, [pc, #84]	; (8008ebc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e66:	f000 fcda 	bl	800981e <USBD_GetEpDesc>
 8008e6a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e6c:	2181      	movs	r1, #129	; 0x81
 8008e6e:	4813      	ldr	r0, [pc, #76]	; (8008ebc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e70:	f000 fcd5 	bl	800981e <USBD_GetEpDesc>
 8008e74:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d002      	beq.n	8008e82 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	2210      	movs	r2, #16
 8008e80:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d006      	beq.n	8008e96 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e90:	711a      	strb	r2, [r3, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d006      	beq.n	8008eaa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ea4:	711a      	strb	r2, [r3, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2243      	movs	r2, #67	; 0x43
 8008eae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008eb0:	4b02      	ldr	r3, [pc, #8]	; (8008ebc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3718      	adds	r7, #24
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	20000528 	.word	0x20000528

08008ec0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	220a      	movs	r2, #10
 8008ecc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008ece:	4b03      	ldr	r3, [pc, #12]	; (8008edc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr
 8008edc:	200004e4 	.word	0x200004e4

08008ee0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d101      	bne.n	8008ef4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ef0:	2303      	movs	r3, #3
 8008ef2:	e009      	b.n	8008f08 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	33b0      	adds	r3, #176	; 0xb0
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	4413      	add	r3, r2
 8008f02:	683a      	ldr	r2, [r7, #0]
 8008f04:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f06:	2300      	movs	r3, #0
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b087      	sub	sp, #28
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	32b0      	adds	r2, #176	; 0xb0
 8008f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f2e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d101      	bne.n	8008f3a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e008      	b.n	8008f4c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	371c      	adds	r7, #28
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b085      	sub	sp, #20
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	32b0      	adds	r2, #176	; 0xb0
 8008f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f70:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d101      	bne.n	8008f7c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e004      	b.n	8008f86 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
	...

08008f94 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	32b0      	adds	r2, #176	; 0xb0
 8008fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008faa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008fac:	2301      	movs	r3, #1
 8008fae:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	32b0      	adds	r2, #176	; 0xb0
 8008fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d101      	bne.n	8008fc6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e025      	b.n	8009012 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d11f      	bne.n	8009010 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008fd8:	4b10      	ldr	r3, [pc, #64]	; (800901c <USBD_CDC_TransmitPacket+0x88>)
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	f003 020f 	and.w	r2, r3, #15
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	009b      	lsls	r3, r3, #2
 8008fec:	4413      	add	r3, r2
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	4403      	add	r3, r0
 8008ff2:	3318      	adds	r3, #24
 8008ff4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008ff6:	4b09      	ldr	r3, [pc, #36]	; (800901c <USBD_CDC_TransmitPacket+0x88>)
 8008ff8:	7819      	ldrb	r1, [r3, #0]
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f004 fe47 	bl	800dc9a <USBD_LL_Transmit>

    ret = USBD_OK;
 800900c:	2300      	movs	r3, #0
 800900e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009010:	7bfb      	ldrb	r3, [r7, #15]
}
 8009012:	4618      	mov	r0, r3
 8009014:	3710      	adds	r7, #16
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	2000056b 	.word	0x2000056b

08009020 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	32b0      	adds	r2, #176	; 0xb0
 8009032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009036:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	32b0      	adds	r2, #176	; 0xb0
 8009042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800904a:	2303      	movs	r3, #3
 800904c:	e018      	b.n	8009080 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	7c1b      	ldrb	r3, [r3, #16]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10a      	bne.n	800906c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009056:	4b0c      	ldr	r3, [pc, #48]	; (8009088 <USBD_CDC_ReceivePacket+0x68>)
 8009058:	7819      	ldrb	r1, [r3, #0]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009060:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f004 fe39 	bl	800dcdc <USBD_LL_PrepareReceive>
 800906a:	e008      	b.n	800907e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800906c:	4b06      	ldr	r3, [pc, #24]	; (8009088 <USBD_CDC_ReceivePacket+0x68>)
 800906e:	7819      	ldrb	r1, [r3, #0]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009076:	2340      	movs	r3, #64	; 0x40
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f004 fe2f 	bl	800dcdc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}
 8009088:	2000056c 	.word	0x2000056c

0800908c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	4613      	mov	r3, r2
 8009098:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d101      	bne.n	80090a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e01f      	b.n	80090e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d003      	beq.n	80090ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	68ba      	ldr	r2, [r7, #8]
 80090c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	79fa      	ldrb	r2, [r7, #7]
 80090d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f004 fca9 	bl	800da30 <USBD_LL_Init>
 80090de:	4603      	mov	r3, r0
 80090e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80090e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3718      	adds	r7, #24
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}

080090ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80090f6:	2300      	movs	r3, #0
 80090f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d101      	bne.n	8009104 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009100:	2303      	movs	r3, #3
 8009102:	e025      	b.n	8009150 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	683a      	ldr	r2, [r7, #0]
 8009108:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	32ae      	adds	r2, #174	; 0xae
 8009116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00f      	beq.n	8009140 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	32ae      	adds	r2, #174	; 0xae
 800912a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800912e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009130:	f107 020e 	add.w	r2, r7, #14
 8009134:	4610      	mov	r0, r2
 8009136:	4798      	blx	r3
 8009138:	4602      	mov	r2, r0
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f004 fcb1 	bl	800dac8 <USBD_LL_Start>
 8009166:	4603      	mov	r3, r0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3708      	adds	r7, #8
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009178:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800917a:	4618      	mov	r0, r3
 800917c:	370c      	adds	r7, #12
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009186:	b580      	push	{r7, lr}
 8009188:	b084      	sub	sp, #16
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	460b      	mov	r3, r1
 8009190:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009192:	2300      	movs	r3, #0
 8009194:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800919c:	2b00      	cmp	r3, #0
 800919e:	d009      	beq.n	80091b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	78fa      	ldrb	r2, [r7, #3]
 80091aa:	4611      	mov	r1, r2
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	4798      	blx	r3
 80091b0:	4603      	mov	r3, r0
 80091b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b084      	sub	sp, #16
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	460b      	mov	r3, r1
 80091c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ca:	2300      	movs	r3, #0
 80091cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	78fa      	ldrb	r2, [r7, #3]
 80091d8:	4611      	mov	r1, r2
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	4798      	blx	r3
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80091e4:	2303      	movs	r3, #3
 80091e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80091e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b084      	sub	sp, #16
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	4618      	mov	r0, r3
 8009206:	f001 f908 	bl	800a41a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2201      	movs	r2, #1
 800920e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009218:	461a      	mov	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009226:	f003 031f 	and.w	r3, r3, #31
 800922a:	2b02      	cmp	r3, #2
 800922c:	d01a      	beq.n	8009264 <USBD_LL_SetupStage+0x72>
 800922e:	2b02      	cmp	r3, #2
 8009230:	d822      	bhi.n	8009278 <USBD_LL_SetupStage+0x86>
 8009232:	2b00      	cmp	r3, #0
 8009234:	d002      	beq.n	800923c <USBD_LL_SetupStage+0x4a>
 8009236:	2b01      	cmp	r3, #1
 8009238:	d00a      	beq.n	8009250 <USBD_LL_SetupStage+0x5e>
 800923a:	e01d      	b.n	8009278 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009242:	4619      	mov	r1, r3
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f000 fb5f 	bl	8009908 <USBD_StdDevReq>
 800924a:	4603      	mov	r3, r0
 800924c:	73fb      	strb	r3, [r7, #15]
      break;
 800924e:	e020      	b.n	8009292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009256:	4619      	mov	r1, r3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fbc7 	bl	80099ec <USBD_StdItfReq>
 800925e:	4603      	mov	r3, r0
 8009260:	73fb      	strb	r3, [r7, #15]
      break;
 8009262:	e016      	b.n	8009292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800926a:	4619      	mov	r1, r3
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 fc29 	bl	8009ac4 <USBD_StdEPReq>
 8009272:	4603      	mov	r3, r0
 8009274:	73fb      	strb	r3, [r7, #15]
      break;
 8009276:	e00c      	b.n	8009292 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800927e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009282:	b2db      	uxtb	r3, r3
 8009284:	4619      	mov	r1, r3
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f004 fc7e 	bl	800db88 <USBD_LL_StallEP>
 800928c:	4603      	mov	r3, r0
 800928e:	73fb      	strb	r3, [r7, #15]
      break;
 8009290:	bf00      	nop
  }

  return ret;
 8009292:	7bfb      	ldrb	r3, [r7, #15]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b086      	sub	sp, #24
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	460b      	mov	r3, r1
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80092aa:	2300      	movs	r3, #0
 80092ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80092ae:	7afb      	ldrb	r3, [r7, #11]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d16e      	bne.n	8009392 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80092ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80092c2:	2b03      	cmp	r3, #3
 80092c4:	f040 8098 	bne.w	80093f8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	689a      	ldr	r2, [r3, #8]
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d913      	bls.n	80092fc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	689a      	ldr	r2, [r3, #8]
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	1ad2      	subs	r2, r2, r3
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	68da      	ldr	r2, [r3, #12]
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	4293      	cmp	r3, r2
 80092ec:	bf28      	it	cs
 80092ee:	4613      	movcs	r3, r2
 80092f0:	461a      	mov	r2, r3
 80092f2:	6879      	ldr	r1, [r7, #4]
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f001 f984 	bl	800a602 <USBD_CtlContinueRx>
 80092fa:	e07d      	b.n	80093f8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009302:	f003 031f 	and.w	r3, r3, #31
 8009306:	2b02      	cmp	r3, #2
 8009308:	d014      	beq.n	8009334 <USBD_LL_DataOutStage+0x98>
 800930a:	2b02      	cmp	r3, #2
 800930c:	d81d      	bhi.n	800934a <USBD_LL_DataOutStage+0xae>
 800930e:	2b00      	cmp	r3, #0
 8009310:	d002      	beq.n	8009318 <USBD_LL_DataOutStage+0x7c>
 8009312:	2b01      	cmp	r3, #1
 8009314:	d003      	beq.n	800931e <USBD_LL_DataOutStage+0x82>
 8009316:	e018      	b.n	800934a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009318:	2300      	movs	r3, #0
 800931a:	75bb      	strb	r3, [r7, #22]
            break;
 800931c:	e018      	b.n	8009350 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009324:	b2db      	uxtb	r3, r3
 8009326:	4619      	mov	r1, r3
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 fa5e 	bl	80097ea <USBD_CoreFindIF>
 800932e:	4603      	mov	r3, r0
 8009330:	75bb      	strb	r3, [r7, #22]
            break;
 8009332:	e00d      	b.n	8009350 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800933a:	b2db      	uxtb	r3, r3
 800933c:	4619      	mov	r1, r3
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f000 fa60 	bl	8009804 <USBD_CoreFindEP>
 8009344:	4603      	mov	r3, r0
 8009346:	75bb      	strb	r3, [r7, #22]
            break;
 8009348:	e002      	b.n	8009350 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800934a:	2300      	movs	r3, #0
 800934c:	75bb      	strb	r3, [r7, #22]
            break;
 800934e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009350:	7dbb      	ldrb	r3, [r7, #22]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d119      	bne.n	800938a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800935c:	b2db      	uxtb	r3, r3
 800935e:	2b03      	cmp	r3, #3
 8009360:	d113      	bne.n	800938a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009362:	7dba      	ldrb	r2, [r7, #22]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	32ae      	adds	r2, #174	; 0xae
 8009368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d00b      	beq.n	800938a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009372:	7dba      	ldrb	r2, [r7, #22]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800937a:	7dba      	ldrb	r2, [r7, #22]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	32ae      	adds	r2, #174	; 0xae
 8009380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	68f8      	ldr	r0, [r7, #12]
 8009388:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f001 f94a 	bl	800a624 <USBD_CtlSendStatus>
 8009390:	e032      	b.n	80093f8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009392:	7afb      	ldrb	r3, [r7, #11]
 8009394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009398:	b2db      	uxtb	r3, r3
 800939a:	4619      	mov	r1, r3
 800939c:	68f8      	ldr	r0, [r7, #12]
 800939e:	f000 fa31 	bl	8009804 <USBD_CoreFindEP>
 80093a2:	4603      	mov	r3, r0
 80093a4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80093a6:	7dbb      	ldrb	r3, [r7, #22]
 80093a8:	2bff      	cmp	r3, #255	; 0xff
 80093aa:	d025      	beq.n	80093f8 <USBD_LL_DataOutStage+0x15c>
 80093ac:	7dbb      	ldrb	r3, [r7, #22]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d122      	bne.n	80093f8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	2b03      	cmp	r3, #3
 80093bc:	d117      	bne.n	80093ee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80093be:	7dba      	ldrb	r2, [r7, #22]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	32ae      	adds	r2, #174	; 0xae
 80093c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00f      	beq.n	80093ee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80093ce:	7dba      	ldrb	r2, [r7, #22]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80093d6:	7dba      	ldrb	r2, [r7, #22]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	32ae      	adds	r2, #174	; 0xae
 80093dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	7afa      	ldrb	r2, [r7, #11]
 80093e4:	4611      	mov	r1, r2
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	4798      	blx	r3
 80093ea:	4603      	mov	r3, r0
 80093ec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80093f4:	7dfb      	ldrb	r3, [r7, #23]
 80093f6:	e000      	b.n	80093fa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80093f8:	2300      	movs	r3, #0
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3718      	adds	r7, #24
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}

08009402 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009402:	b580      	push	{r7, lr}
 8009404:	b086      	sub	sp, #24
 8009406:	af00      	add	r7, sp, #0
 8009408:	60f8      	str	r0, [r7, #12]
 800940a:	460b      	mov	r3, r1
 800940c:	607a      	str	r2, [r7, #4]
 800940e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009410:	7afb      	ldrb	r3, [r7, #11]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d16f      	bne.n	80094f6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	3314      	adds	r3, #20
 800941a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009422:	2b02      	cmp	r3, #2
 8009424:	d15a      	bne.n	80094dc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	689a      	ldr	r2, [r3, #8]
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	68db      	ldr	r3, [r3, #12]
 800942e:	429a      	cmp	r2, r3
 8009430:	d914      	bls.n	800945c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	689a      	ldr	r2, [r3, #8]
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	1ad2      	subs	r2, r2, r3
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	461a      	mov	r2, r3
 8009446:	6879      	ldr	r1, [r7, #4]
 8009448:	68f8      	ldr	r0, [r7, #12]
 800944a:	f001 f8ac 	bl	800a5a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800944e:	2300      	movs	r3, #0
 8009450:	2200      	movs	r2, #0
 8009452:	2100      	movs	r1, #0
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f004 fc41 	bl	800dcdc <USBD_LL_PrepareReceive>
 800945a:	e03f      	b.n	80094dc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	68da      	ldr	r2, [r3, #12]
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	429a      	cmp	r2, r3
 8009466:	d11c      	bne.n	80094a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009470:	429a      	cmp	r2, r3
 8009472:	d316      	bcc.n	80094a2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	685a      	ldr	r2, [r3, #4]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800947e:	429a      	cmp	r2, r3
 8009480:	d20f      	bcs.n	80094a2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009482:	2200      	movs	r2, #0
 8009484:	2100      	movs	r1, #0
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f001 f88d 	bl	800a5a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009494:	2300      	movs	r3, #0
 8009496:	2200      	movs	r2, #0
 8009498:	2100      	movs	r1, #0
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f004 fc1e 	bl	800dcdc <USBD_LL_PrepareReceive>
 80094a0:	e01c      	b.n	80094dc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094a8:	b2db      	uxtb	r3, r3
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d10f      	bne.n	80094ce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d009      	beq.n	80094ce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2200      	movs	r2, #0
 80094be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80094ce:	2180      	movs	r1, #128	; 0x80
 80094d0:	68f8      	ldr	r0, [r7, #12]
 80094d2:	f004 fb59 	bl	800db88 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f001 f8b7 	bl	800a64a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d03a      	beq.n	800955c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80094e6:	68f8      	ldr	r0, [r7, #12]
 80094e8:	f7ff fe42 	bl	8009170 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80094f4:	e032      	b.n	800955c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80094f6:	7afb      	ldrb	r3, [r7, #11]
 80094f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80094fc:	b2db      	uxtb	r3, r3
 80094fe:	4619      	mov	r1, r3
 8009500:	68f8      	ldr	r0, [r7, #12]
 8009502:	f000 f97f 	bl	8009804 <USBD_CoreFindEP>
 8009506:	4603      	mov	r3, r0
 8009508:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800950a:	7dfb      	ldrb	r3, [r7, #23]
 800950c:	2bff      	cmp	r3, #255	; 0xff
 800950e:	d025      	beq.n	800955c <USBD_LL_DataInStage+0x15a>
 8009510:	7dfb      	ldrb	r3, [r7, #23]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d122      	bne.n	800955c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800951c:	b2db      	uxtb	r3, r3
 800951e:	2b03      	cmp	r3, #3
 8009520:	d11c      	bne.n	800955c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009522:	7dfa      	ldrb	r2, [r7, #23]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	32ae      	adds	r2, #174	; 0xae
 8009528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d014      	beq.n	800955c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009532:	7dfa      	ldrb	r2, [r7, #23]
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800953a:	7dfa      	ldrb	r2, [r7, #23]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	32ae      	adds	r2, #174	; 0xae
 8009540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	7afa      	ldrb	r2, [r7, #11]
 8009548:	4611      	mov	r1, r2
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	4798      	blx	r3
 800954e:	4603      	mov	r3, r0
 8009550:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009552:	7dbb      	ldrb	r3, [r7, #22]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009558:	7dbb      	ldrb	r3, [r7, #22]
 800955a:	e000      	b.n	800955e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3718      	adds	r7, #24
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800956e:	2300      	movs	r3, #0
 8009570:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2201      	movs	r2, #1
 8009576:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2200      	movs	r2, #0
 800957e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2200      	movs	r2, #0
 8009586:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d014      	beq.n	80095cc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00e      	beq.n	80095cc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	6852      	ldr	r2, [r2, #4]
 80095ba:	b2d2      	uxtb	r2, r2
 80095bc:	4611      	mov	r1, r2
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	4798      	blx	r3
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d001      	beq.n	80095cc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80095c8:	2303      	movs	r3, #3
 80095ca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095cc:	2340      	movs	r3, #64	; 0x40
 80095ce:	2200      	movs	r2, #0
 80095d0:	2100      	movs	r1, #0
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f004 fa93 	bl	800dafe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2240      	movs	r2, #64	; 0x40
 80095e4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095e8:	2340      	movs	r3, #64	; 0x40
 80095ea:	2200      	movs	r2, #0
 80095ec:	2180      	movs	r1, #128	; 0x80
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f004 fa85 	bl	800dafe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2201      	movs	r2, #1
 80095f8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2240      	movs	r2, #64	; 0x40
 80095fe:	621a      	str	r2, [r3, #32]

  return ret;
 8009600:	7bfb      	ldrb	r3, [r7, #15]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800960a:	b480      	push	{r7}
 800960c:	b083      	sub	sp, #12
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
 8009612:	460b      	mov	r3, r1
 8009614:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	78fa      	ldrb	r2, [r7, #3]
 800961a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	370c      	adds	r7, #12
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800962a:	b480      	push	{r7}
 800962c:	b083      	sub	sp, #12
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009638:	b2da      	uxtb	r2, r3
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2204      	movs	r2, #4
 8009644:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	370c      	adds	r7, #12
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr

08009656 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009656:	b480      	push	{r7}
 8009658:	b083      	sub	sp, #12
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009664:	b2db      	uxtb	r3, r3
 8009666:	2b04      	cmp	r3, #4
 8009668:	d106      	bne.n	8009678 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009670:	b2da      	uxtb	r2, r3
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	370c      	adds	r7, #12
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr

08009686 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b082      	sub	sp, #8
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b03      	cmp	r3, #3
 8009698:	d110      	bne.n	80096bc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00b      	beq.n	80096bc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096aa:	69db      	ldr	r3, [r3, #28]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d005      	beq.n	80096bc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b6:	69db      	ldr	r3, [r3, #28]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80096bc:	2300      	movs	r3, #0
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3708      	adds	r7, #8
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
 80096ce:	460b      	mov	r3, r1
 80096d0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	32ae      	adds	r2, #174	; 0xae
 80096dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d101      	bne.n	80096e8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80096e4:	2303      	movs	r3, #3
 80096e6:	e01c      	b.n	8009722 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	2b03      	cmp	r3, #3
 80096f2:	d115      	bne.n	8009720 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	32ae      	adds	r2, #174	; 0xae
 80096fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009702:	6a1b      	ldr	r3, [r3, #32]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00b      	beq.n	8009720 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	32ae      	adds	r2, #174	; 0xae
 8009712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	78fa      	ldrb	r2, [r7, #3]
 800971a:	4611      	mov	r1, r2
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}

0800972a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800972a:	b580      	push	{r7, lr}
 800972c:	b082      	sub	sp, #8
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	460b      	mov	r3, r1
 8009734:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	32ae      	adds	r2, #174	; 0xae
 8009740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d101      	bne.n	800974c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009748:	2303      	movs	r3, #3
 800974a:	e01c      	b.n	8009786 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009752:	b2db      	uxtb	r3, r3
 8009754:	2b03      	cmp	r3, #3
 8009756:	d115      	bne.n	8009784 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	32ae      	adds	r2, #174	; 0xae
 8009762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009768:	2b00      	cmp	r3, #0
 800976a:	d00b      	beq.n	8009784 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	32ae      	adds	r2, #174	; 0xae
 8009776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800977a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977c:	78fa      	ldrb	r2, [r7, #3]
 800977e:	4611      	mov	r1, r2
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009784:	2300      	movs	r3, #0
}
 8009786:	4618      	mov	r0, r3
 8009788:	3708      	adds	r7, #8
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009796:	2300      	movs	r3, #0
}
 8009798:	4618      	mov	r0, r3
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b084      	sub	sp, #16
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2201      	movs	r2, #1
 80097b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00e      	beq.n	80097e0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	6852      	ldr	r2, [r2, #4]
 80097ce:	b2d2      	uxtb	r2, r2
 80097d0:	4611      	mov	r1, r2
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	4798      	blx	r3
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80097dc:	2303      	movs	r3, #3
 80097de:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097ea:	b480      	push	{r7}
 80097ec:	b083      	sub	sp, #12
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097f6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	460b      	mov	r3, r1
 800980e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009810:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009812:	4618      	mov	r0, r3
 8009814:	370c      	adds	r7, #12
 8009816:	46bd      	mov	sp, r7
 8009818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981c:	4770      	bx	lr

0800981e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b086      	sub	sp, #24
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
 8009826:	460b      	mov	r3, r1
 8009828:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009832:	2300      	movs	r3, #0
 8009834:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	885b      	ldrh	r3, [r3, #2]
 800983a:	b29a      	uxth	r2, r3
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	b29b      	uxth	r3, r3
 8009842:	429a      	cmp	r2, r3
 8009844:	d920      	bls.n	8009888 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	b29b      	uxth	r3, r3
 800984c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800984e:	e013      	b.n	8009878 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009850:	f107 030a 	add.w	r3, r7, #10
 8009854:	4619      	mov	r1, r3
 8009856:	6978      	ldr	r0, [r7, #20]
 8009858:	f000 f81b 	bl	8009892 <USBD_GetNextDesc>
 800985c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	785b      	ldrb	r3, [r3, #1]
 8009862:	2b05      	cmp	r3, #5
 8009864:	d108      	bne.n	8009878 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	789b      	ldrb	r3, [r3, #2]
 800986e:	78fa      	ldrb	r2, [r7, #3]
 8009870:	429a      	cmp	r2, r3
 8009872:	d008      	beq.n	8009886 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009874:	2300      	movs	r3, #0
 8009876:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	885b      	ldrh	r3, [r3, #2]
 800987c:	b29a      	uxth	r2, r3
 800987e:	897b      	ldrh	r3, [r7, #10]
 8009880:	429a      	cmp	r2, r3
 8009882:	d8e5      	bhi.n	8009850 <USBD_GetEpDesc+0x32>
 8009884:	e000      	b.n	8009888 <USBD_GetEpDesc+0x6a>
          break;
 8009886:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009888:	693b      	ldr	r3, [r7, #16]
}
 800988a:	4618      	mov	r0, r3
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}

08009892 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009892:	b480      	push	{r7}
 8009894:	b085      	sub	sp, #20
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	881a      	ldrh	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	4413      	add	r3, r2
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	461a      	mov	r2, r3
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4413      	add	r3, r2
 80098bc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80098be:	68fb      	ldr	r3, [r7, #12]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3714      	adds	r7, #20
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b087      	sub	sp, #28
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	3301      	adds	r3, #1
 80098e2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80098ea:	8a3b      	ldrh	r3, [r7, #16]
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	b21a      	sxth	r2, r3
 80098f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098f4:	4313      	orrs	r3, r2
 80098f6:	b21b      	sxth	r3, r3
 80098f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098fa:	89fb      	ldrh	r3, [r7, #14]
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	371c      	adds	r7, #28
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800991e:	2b40      	cmp	r3, #64	; 0x40
 8009920:	d005      	beq.n	800992e <USBD_StdDevReq+0x26>
 8009922:	2b40      	cmp	r3, #64	; 0x40
 8009924:	d857      	bhi.n	80099d6 <USBD_StdDevReq+0xce>
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00f      	beq.n	800994a <USBD_StdDevReq+0x42>
 800992a:	2b20      	cmp	r3, #32
 800992c:	d153      	bne.n	80099d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	32ae      	adds	r2, #174	; 0xae
 8009938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	6839      	ldr	r1, [r7, #0]
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	4798      	blx	r3
 8009944:	4603      	mov	r3, r0
 8009946:	73fb      	strb	r3, [r7, #15]
      break;
 8009948:	e04a      	b.n	80099e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	785b      	ldrb	r3, [r3, #1]
 800994e:	2b09      	cmp	r3, #9
 8009950:	d83b      	bhi.n	80099ca <USBD_StdDevReq+0xc2>
 8009952:	a201      	add	r2, pc, #4	; (adr r2, 8009958 <USBD_StdDevReq+0x50>)
 8009954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009958:	080099ad 	.word	0x080099ad
 800995c:	080099c1 	.word	0x080099c1
 8009960:	080099cb 	.word	0x080099cb
 8009964:	080099b7 	.word	0x080099b7
 8009968:	080099cb 	.word	0x080099cb
 800996c:	0800998b 	.word	0x0800998b
 8009970:	08009981 	.word	0x08009981
 8009974:	080099cb 	.word	0x080099cb
 8009978:	080099a3 	.word	0x080099a3
 800997c:	08009995 	.word	0x08009995
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 fa3c 	bl	8009e00 <USBD_GetDescriptor>
          break;
 8009988:	e024      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fba1 	bl	800a0d4 <USBD_SetAddress>
          break;
 8009992:	e01f      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fbe0 	bl	800a15c <USBD_SetConfig>
 800999c:	4603      	mov	r3, r0
 800999e:	73fb      	strb	r3, [r7, #15]
          break;
 80099a0:	e018      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80099a2:	6839      	ldr	r1, [r7, #0]
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fc83 	bl	800a2b0 <USBD_GetConfig>
          break;
 80099aa:	e013      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80099ac:	6839      	ldr	r1, [r7, #0]
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fcb4 	bl	800a31c <USBD_GetStatus>
          break;
 80099b4:	e00e      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80099b6:	6839      	ldr	r1, [r7, #0]
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 fce3 	bl	800a384 <USBD_SetFeature>
          break;
 80099be:	e009      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80099c0:	6839      	ldr	r1, [r7, #0]
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fd07 	bl	800a3d6 <USBD_ClrFeature>
          break;
 80099c8:	e004      	b.n	80099d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80099ca:	6839      	ldr	r1, [r7, #0]
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 fd5e 	bl	800a48e <USBD_CtlError>
          break;
 80099d2:	bf00      	nop
      }
      break;
 80099d4:	e004      	b.n	80099e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80099d6:	6839      	ldr	r1, [r7, #0]
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 fd58 	bl	800a48e <USBD_CtlError>
      break;
 80099de:	bf00      	nop
  }

  return ret;
 80099e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3710      	adds	r7, #16
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop

080099ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b084      	sub	sp, #16
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099f6:	2300      	movs	r3, #0
 80099f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a02:	2b40      	cmp	r3, #64	; 0x40
 8009a04:	d005      	beq.n	8009a12 <USBD_StdItfReq+0x26>
 8009a06:	2b40      	cmp	r3, #64	; 0x40
 8009a08:	d852      	bhi.n	8009ab0 <USBD_StdItfReq+0xc4>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d001      	beq.n	8009a12 <USBD_StdItfReq+0x26>
 8009a0e:	2b20      	cmp	r3, #32
 8009a10:	d14e      	bne.n	8009ab0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	3b01      	subs	r3, #1
 8009a1c:	2b02      	cmp	r3, #2
 8009a1e:	d840      	bhi.n	8009aa2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	889b      	ldrh	r3, [r3, #4]
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	2b01      	cmp	r3, #1
 8009a28:	d836      	bhi.n	8009a98 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	889b      	ldrh	r3, [r3, #4]
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	4619      	mov	r1, r3
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f7ff fed9 	bl	80097ea <USBD_CoreFindIF>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a3c:	7bbb      	ldrb	r3, [r7, #14]
 8009a3e:	2bff      	cmp	r3, #255	; 0xff
 8009a40:	d01d      	beq.n	8009a7e <USBD_StdItfReq+0x92>
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d11a      	bne.n	8009a7e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009a48:	7bba      	ldrb	r2, [r7, #14]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	32ae      	adds	r2, #174	; 0xae
 8009a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d00f      	beq.n	8009a78 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a58:	7bba      	ldrb	r2, [r7, #14]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a60:	7bba      	ldrb	r2, [r7, #14]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	32ae      	adds	r2, #174	; 0xae
 8009a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	6839      	ldr	r1, [r7, #0]
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	4798      	blx	r3
 8009a72:	4603      	mov	r3, r0
 8009a74:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a76:	e004      	b.n	8009a82 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a7c:	e001      	b.n	8009a82 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	88db      	ldrh	r3, [r3, #6]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d110      	bne.n	8009aac <USBD_StdItfReq+0xc0>
 8009a8a:	7bfb      	ldrb	r3, [r7, #15]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d10d      	bne.n	8009aac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 fdc7 	bl	800a624 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a96:	e009      	b.n	8009aac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a98:	6839      	ldr	r1, [r7, #0]
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fcf7 	bl	800a48e <USBD_CtlError>
          break;
 8009aa0:	e004      	b.n	8009aac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009aa2:	6839      	ldr	r1, [r7, #0]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 fcf2 	bl	800a48e <USBD_CtlError>
          break;
 8009aaa:	e000      	b.n	8009aae <USBD_StdItfReq+0xc2>
          break;
 8009aac:	bf00      	nop
      }
      break;
 8009aae:	e004      	b.n	8009aba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009ab0:	6839      	ldr	r1, [r7, #0]
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fceb 	bl	800a48e <USBD_CtlError>
      break;
 8009ab8:	bf00      	nop
  }

  return ret;
 8009aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3710      	adds	r7, #16
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b084      	sub	sp, #16
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	889b      	ldrh	r3, [r3, #4]
 8009ad6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ae0:	2b40      	cmp	r3, #64	; 0x40
 8009ae2:	d007      	beq.n	8009af4 <USBD_StdEPReq+0x30>
 8009ae4:	2b40      	cmp	r3, #64	; 0x40
 8009ae6:	f200 817f 	bhi.w	8009de8 <USBD_StdEPReq+0x324>
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d02a      	beq.n	8009b44 <USBD_StdEPReq+0x80>
 8009aee:	2b20      	cmp	r3, #32
 8009af0:	f040 817a 	bne.w	8009de8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	4619      	mov	r1, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff fe83 	bl	8009804 <USBD_CoreFindEP>
 8009afe:	4603      	mov	r3, r0
 8009b00:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b02:	7b7b      	ldrb	r3, [r7, #13]
 8009b04:	2bff      	cmp	r3, #255	; 0xff
 8009b06:	f000 8174 	beq.w	8009df2 <USBD_StdEPReq+0x32e>
 8009b0a:	7b7b      	ldrb	r3, [r7, #13]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f040 8170 	bne.w	8009df2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009b12:	7b7a      	ldrb	r2, [r7, #13]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009b1a:	7b7a      	ldrb	r2, [r7, #13]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	32ae      	adds	r2, #174	; 0xae
 8009b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f000 8163 	beq.w	8009df2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009b2c:	7b7a      	ldrb	r2, [r7, #13]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	32ae      	adds	r2, #174	; 0xae
 8009b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	6839      	ldr	r1, [r7, #0]
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	4798      	blx	r3
 8009b3e:	4603      	mov	r3, r0
 8009b40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009b42:	e156      	b.n	8009df2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	785b      	ldrb	r3, [r3, #1]
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d008      	beq.n	8009b5e <USBD_StdEPReq+0x9a>
 8009b4c:	2b03      	cmp	r3, #3
 8009b4e:	f300 8145 	bgt.w	8009ddc <USBD_StdEPReq+0x318>
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	f000 809b 	beq.w	8009c8e <USBD_StdEPReq+0x1ca>
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d03c      	beq.n	8009bd6 <USBD_StdEPReq+0x112>
 8009b5c:	e13e      	b.n	8009ddc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	d002      	beq.n	8009b70 <USBD_StdEPReq+0xac>
 8009b6a:	2b03      	cmp	r3, #3
 8009b6c:	d016      	beq.n	8009b9c <USBD_StdEPReq+0xd8>
 8009b6e:	e02c      	b.n	8009bca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b70:	7bbb      	ldrb	r3, [r7, #14]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00d      	beq.n	8009b92 <USBD_StdEPReq+0xce>
 8009b76:	7bbb      	ldrb	r3, [r7, #14]
 8009b78:	2b80      	cmp	r3, #128	; 0x80
 8009b7a:	d00a      	beq.n	8009b92 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b7c:	7bbb      	ldrb	r3, [r7, #14]
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f004 f801 	bl	800db88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b86:	2180      	movs	r1, #128	; 0x80
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f003 fffd 	bl	800db88 <USBD_LL_StallEP>
 8009b8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b90:	e020      	b.n	8009bd4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b92:	6839      	ldr	r1, [r7, #0]
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 fc7a 	bl	800a48e <USBD_CtlError>
              break;
 8009b9a:	e01b      	b.n	8009bd4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	885b      	ldrh	r3, [r3, #2]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10e      	bne.n	8009bc2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009ba4:	7bbb      	ldrb	r3, [r7, #14]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00b      	beq.n	8009bc2 <USBD_StdEPReq+0xfe>
 8009baa:	7bbb      	ldrb	r3, [r7, #14]
 8009bac:	2b80      	cmp	r3, #128	; 0x80
 8009bae:	d008      	beq.n	8009bc2 <USBD_StdEPReq+0xfe>
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	88db      	ldrh	r3, [r3, #6]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d104      	bne.n	8009bc2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bb8:	7bbb      	ldrb	r3, [r7, #14]
 8009bba:	4619      	mov	r1, r3
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f003 ffe3 	bl	800db88 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 fd2e 	bl	800a624 <USBD_CtlSendStatus>

              break;
 8009bc8:	e004      	b.n	8009bd4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 fc5e 	bl	800a48e <USBD_CtlError>
              break;
 8009bd2:	bf00      	nop
          }
          break;
 8009bd4:	e107      	b.n	8009de6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d002      	beq.n	8009be8 <USBD_StdEPReq+0x124>
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	d016      	beq.n	8009c14 <USBD_StdEPReq+0x150>
 8009be6:	e04b      	b.n	8009c80 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00d      	beq.n	8009c0a <USBD_StdEPReq+0x146>
 8009bee:	7bbb      	ldrb	r3, [r7, #14]
 8009bf0:	2b80      	cmp	r3, #128	; 0x80
 8009bf2:	d00a      	beq.n	8009c0a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bf4:	7bbb      	ldrb	r3, [r7, #14]
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f003 ffc5 	bl	800db88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bfe:	2180      	movs	r1, #128	; 0x80
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f003 ffc1 	bl	800db88 <USBD_LL_StallEP>
 8009c06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009c08:	e040      	b.n	8009c8c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 fc3e 	bl	800a48e <USBD_CtlError>
              break;
 8009c12:	e03b      	b.n	8009c8c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	885b      	ldrh	r3, [r3, #2]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d136      	bne.n	8009c8a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009c1c:	7bbb      	ldrb	r3, [r7, #14]
 8009c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d004      	beq.n	8009c30 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009c26:	7bbb      	ldrb	r3, [r7, #14]
 8009c28:	4619      	mov	r1, r3
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f003 ffcb 	bl	800dbc6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fcf7 	bl	800a624 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009c36:	7bbb      	ldrb	r3, [r7, #14]
 8009c38:	4619      	mov	r1, r3
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f7ff fde2 	bl	8009804 <USBD_CoreFindEP>
 8009c40:	4603      	mov	r3, r0
 8009c42:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c44:	7b7b      	ldrb	r3, [r7, #13]
 8009c46:	2bff      	cmp	r3, #255	; 0xff
 8009c48:	d01f      	beq.n	8009c8a <USBD_StdEPReq+0x1c6>
 8009c4a:	7b7b      	ldrb	r3, [r7, #13]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d11c      	bne.n	8009c8a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c50:	7b7a      	ldrb	r2, [r7, #13]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c58:	7b7a      	ldrb	r2, [r7, #13]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	32ae      	adds	r2, #174	; 0xae
 8009c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d010      	beq.n	8009c8a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c68:	7b7a      	ldrb	r2, [r7, #13]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	32ae      	adds	r2, #174	; 0xae
 8009c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	6839      	ldr	r1, [r7, #0]
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	4798      	blx	r3
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c7e:	e004      	b.n	8009c8a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c80:	6839      	ldr	r1, [r7, #0]
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fc03 	bl	800a48e <USBD_CtlError>
              break;
 8009c88:	e000      	b.n	8009c8c <USBD_StdEPReq+0x1c8>
              break;
 8009c8a:	bf00      	nop
          }
          break;
 8009c8c:	e0ab      	b.n	8009de6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d002      	beq.n	8009ca0 <USBD_StdEPReq+0x1dc>
 8009c9a:	2b03      	cmp	r3, #3
 8009c9c:	d032      	beq.n	8009d04 <USBD_StdEPReq+0x240>
 8009c9e:	e097      	b.n	8009dd0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ca0:	7bbb      	ldrb	r3, [r7, #14]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d007      	beq.n	8009cb6 <USBD_StdEPReq+0x1f2>
 8009ca6:	7bbb      	ldrb	r3, [r7, #14]
 8009ca8:	2b80      	cmp	r3, #128	; 0x80
 8009caa:	d004      	beq.n	8009cb6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 fbed 	bl	800a48e <USBD_CtlError>
                break;
 8009cb4:	e091      	b.n	8009dda <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	da0b      	bge.n	8009cd6 <USBD_StdEPReq+0x212>
 8009cbe:	7bbb      	ldrb	r3, [r7, #14]
 8009cc0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	4413      	add	r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	3310      	adds	r3, #16
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	3304      	adds	r3, #4
 8009cd4:	e00b      	b.n	8009cee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cd6:	7bbb      	ldrb	r3, [r7, #14]
 8009cd8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cdc:	4613      	mov	r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	4413      	add	r3, r2
 8009cec:	3304      	adds	r3, #4
 8009cee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	2202      	movs	r2, #2
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fc37 	bl	800a570 <USBD_CtlSendData>
              break;
 8009d02:	e06a      	b.n	8009dda <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009d04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	da11      	bge.n	8009d30 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009d0c:	7bbb      	ldrb	r3, [r7, #14]
 8009d0e:	f003 020f 	and.w	r2, r3, #15
 8009d12:	6879      	ldr	r1, [r7, #4]
 8009d14:	4613      	mov	r3, r2
 8009d16:	009b      	lsls	r3, r3, #2
 8009d18:	4413      	add	r3, r2
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	440b      	add	r3, r1
 8009d1e:	3324      	adds	r3, #36	; 0x24
 8009d20:	881b      	ldrh	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d117      	bne.n	8009d56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d26:	6839      	ldr	r1, [r7, #0]
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fbb0 	bl	800a48e <USBD_CtlError>
                  break;
 8009d2e:	e054      	b.n	8009dda <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d30:	7bbb      	ldrb	r3, [r7, #14]
 8009d32:	f003 020f 	and.w	r2, r3, #15
 8009d36:	6879      	ldr	r1, [r7, #4]
 8009d38:	4613      	mov	r3, r2
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	4413      	add	r3, r2
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	440b      	add	r3, r1
 8009d42:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009d46:	881b      	ldrh	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d104      	bne.n	8009d56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d4c:	6839      	ldr	r1, [r7, #0]
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 fb9d 	bl	800a48e <USBD_CtlError>
                  break;
 8009d54:	e041      	b.n	8009dda <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	da0b      	bge.n	8009d76 <USBD_StdEPReq+0x2b2>
 8009d5e:	7bbb      	ldrb	r3, [r7, #14]
 8009d60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009d64:	4613      	mov	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4413      	add	r3, r2
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	3310      	adds	r3, #16
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	4413      	add	r3, r2
 8009d72:	3304      	adds	r3, #4
 8009d74:	e00b      	b.n	8009d8e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d76:	7bbb      	ldrb	r3, [r7, #14]
 8009d78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d7c:	4613      	mov	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4413      	add	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	3304      	adds	r3, #4
 8009d8e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d90:	7bbb      	ldrb	r3, [r7, #14]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d002      	beq.n	8009d9c <USBD_StdEPReq+0x2d8>
 8009d96:	7bbb      	ldrb	r3, [r7, #14]
 8009d98:	2b80      	cmp	r3, #128	; 0x80
 8009d9a:	d103      	bne.n	8009da4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	e00e      	b.n	8009dc2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009da4:	7bbb      	ldrb	r3, [r7, #14]
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f003 ff2b 	bl	800dc04 <USBD_LL_IsStallEP>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d003      	beq.n	8009dbc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	2201      	movs	r2, #1
 8009db8:	601a      	str	r2, [r3, #0]
 8009dba:	e002      	b.n	8009dc2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	4619      	mov	r1, r3
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 fbd1 	bl	800a570 <USBD_CtlSendData>
              break;
 8009dce:	e004      	b.n	8009dda <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009dd0:	6839      	ldr	r1, [r7, #0]
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fb5b 	bl	800a48e <USBD_CtlError>
              break;
 8009dd8:	bf00      	nop
          }
          break;
 8009dda:	e004      	b.n	8009de6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 fb55 	bl	800a48e <USBD_CtlError>
          break;
 8009de4:	bf00      	nop
      }
      break;
 8009de6:	e005      	b.n	8009df4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009de8:	6839      	ldr	r1, [r7, #0]
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fb4f 	bl	800a48e <USBD_CtlError>
      break;
 8009df0:	e000      	b.n	8009df4 <USBD_StdEPReq+0x330>
      break;
 8009df2:	bf00      	nop
  }

  return ret;
 8009df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
	...

08009e00 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009e12:	2300      	movs	r3, #0
 8009e14:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	885b      	ldrh	r3, [r3, #2]
 8009e1a:	0a1b      	lsrs	r3, r3, #8
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	2b06      	cmp	r3, #6
 8009e22:	f200 8128 	bhi.w	800a076 <USBD_GetDescriptor+0x276>
 8009e26:	a201      	add	r2, pc, #4	; (adr r2, 8009e2c <USBD_GetDescriptor+0x2c>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e49 	.word	0x08009e49
 8009e30:	08009e61 	.word	0x08009e61
 8009e34:	08009ea1 	.word	0x08009ea1
 8009e38:	0800a077 	.word	0x0800a077
 8009e3c:	0800a077 	.word	0x0800a077
 8009e40:	0800a017 	.word	0x0800a017
 8009e44:	0800a043 	.word	0x0800a043
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	7c12      	ldrb	r2, [r2, #16]
 8009e54:	f107 0108 	add.w	r1, r7, #8
 8009e58:	4610      	mov	r0, r2
 8009e5a:	4798      	blx	r3
 8009e5c:	60f8      	str	r0, [r7, #12]
      break;
 8009e5e:	e112      	b.n	800a086 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	7c1b      	ldrb	r3, [r3, #16]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d10d      	bne.n	8009e84 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e70:	f107 0208 	add.w	r2, r7, #8
 8009e74:	4610      	mov	r0, r2
 8009e76:	4798      	blx	r3
 8009e78:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	2202      	movs	r2, #2
 8009e80:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e82:	e100      	b.n	800a086 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e8c:	f107 0208 	add.w	r2, r7, #8
 8009e90:	4610      	mov	r0, r2
 8009e92:	4798      	blx	r3
 8009e94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	2202      	movs	r2, #2
 8009e9c:	701a      	strb	r2, [r3, #0]
      break;
 8009e9e:	e0f2      	b.n	800a086 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	885b      	ldrh	r3, [r3, #2]
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	2b05      	cmp	r3, #5
 8009ea8:	f200 80ac 	bhi.w	800a004 <USBD_GetDescriptor+0x204>
 8009eac:	a201      	add	r2, pc, #4	; (adr r2, 8009eb4 <USBD_GetDescriptor+0xb4>)
 8009eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb2:	bf00      	nop
 8009eb4:	08009ecd 	.word	0x08009ecd
 8009eb8:	08009f01 	.word	0x08009f01
 8009ebc:	08009f35 	.word	0x08009f35
 8009ec0:	08009f69 	.word	0x08009f69
 8009ec4:	08009f9d 	.word	0x08009f9d
 8009ec8:	08009fd1 	.word	0x08009fd1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00b      	beq.n	8009ef0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	687a      	ldr	r2, [r7, #4]
 8009ee2:	7c12      	ldrb	r2, [r2, #16]
 8009ee4:	f107 0108 	add.w	r1, r7, #8
 8009ee8:	4610      	mov	r0, r2
 8009eea:	4798      	blx	r3
 8009eec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009eee:	e091      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 facb 	bl	800a48e <USBD_CtlError>
            err++;
 8009ef8:	7afb      	ldrb	r3, [r7, #11]
 8009efa:	3301      	adds	r3, #1
 8009efc:	72fb      	strb	r3, [r7, #11]
          break;
 8009efe:	e089      	b.n	800a014 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00b      	beq.n	8009f24 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	687a      	ldr	r2, [r7, #4]
 8009f16:	7c12      	ldrb	r2, [r2, #16]
 8009f18:	f107 0108 	add.w	r1, r7, #8
 8009f1c:	4610      	mov	r0, r2
 8009f1e:	4798      	blx	r3
 8009f20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f22:	e077      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f24:	6839      	ldr	r1, [r7, #0]
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 fab1 	bl	800a48e <USBD_CtlError>
            err++;
 8009f2c:	7afb      	ldrb	r3, [r7, #11]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	72fb      	strb	r3, [r7, #11]
          break;
 8009f32:	e06f      	b.n	800a014 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00b      	beq.n	8009f58 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	7c12      	ldrb	r2, [r2, #16]
 8009f4c:	f107 0108 	add.w	r1, r7, #8
 8009f50:	4610      	mov	r0, r2
 8009f52:	4798      	blx	r3
 8009f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f56:	e05d      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 fa97 	bl	800a48e <USBD_CtlError>
            err++;
 8009f60:	7afb      	ldrb	r3, [r7, #11]
 8009f62:	3301      	adds	r3, #1
 8009f64:	72fb      	strb	r3, [r7, #11]
          break;
 8009f66:	e055      	b.n	800a014 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f6e:	691b      	ldr	r3, [r3, #16]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00b      	beq.n	8009f8c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f7a:	691b      	ldr	r3, [r3, #16]
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	7c12      	ldrb	r2, [r2, #16]
 8009f80:	f107 0108 	add.w	r1, r7, #8
 8009f84:	4610      	mov	r0, r2
 8009f86:	4798      	blx	r3
 8009f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f8a:	e043      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f8c:	6839      	ldr	r1, [r7, #0]
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fa7d 	bl	800a48e <USBD_CtlError>
            err++;
 8009f94:	7afb      	ldrb	r3, [r7, #11]
 8009f96:	3301      	adds	r3, #1
 8009f98:	72fb      	strb	r3, [r7, #11]
          break;
 8009f9a:	e03b      	b.n	800a014 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fa2:	695b      	ldr	r3, [r3, #20]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d00b      	beq.n	8009fc0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fae:	695b      	ldr	r3, [r3, #20]
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	7c12      	ldrb	r2, [r2, #16]
 8009fb4:	f107 0108 	add.w	r1, r7, #8
 8009fb8:	4610      	mov	r0, r2
 8009fba:	4798      	blx	r3
 8009fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fbe:	e029      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fa63 	bl	800a48e <USBD_CtlError>
            err++;
 8009fc8:	7afb      	ldrb	r3, [r7, #11]
 8009fca:	3301      	adds	r3, #1
 8009fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8009fce:	e021      	b.n	800a014 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00b      	beq.n	8009ff4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fe2:	699b      	ldr	r3, [r3, #24]
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	7c12      	ldrb	r2, [r2, #16]
 8009fe8:	f107 0108 	add.w	r1, r7, #8
 8009fec:	4610      	mov	r0, r2
 8009fee:	4798      	blx	r3
 8009ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ff2:	e00f      	b.n	800a014 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ff4:	6839      	ldr	r1, [r7, #0]
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 fa49 	bl	800a48e <USBD_CtlError>
            err++;
 8009ffc:	7afb      	ldrb	r3, [r7, #11]
 8009ffe:	3301      	adds	r3, #1
 800a000:	72fb      	strb	r3, [r7, #11]
          break;
 800a002:	e007      	b.n	800a014 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a004:	6839      	ldr	r1, [r7, #0]
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 fa41 	bl	800a48e <USBD_CtlError>
          err++;
 800a00c:	7afb      	ldrb	r3, [r7, #11]
 800a00e:	3301      	adds	r3, #1
 800a010:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a012:	bf00      	nop
      }
      break;
 800a014:	e037      	b.n	800a086 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	7c1b      	ldrb	r3, [r3, #16]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d109      	bne.n	800a032 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a026:	f107 0208 	add.w	r2, r7, #8
 800a02a:	4610      	mov	r0, r2
 800a02c:	4798      	blx	r3
 800a02e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a030:	e029      	b.n	800a086 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a032:	6839      	ldr	r1, [r7, #0]
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f000 fa2a 	bl	800a48e <USBD_CtlError>
        err++;
 800a03a:	7afb      	ldrb	r3, [r7, #11]
 800a03c:	3301      	adds	r3, #1
 800a03e:	72fb      	strb	r3, [r7, #11]
      break;
 800a040:	e021      	b.n	800a086 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	7c1b      	ldrb	r3, [r3, #16]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d10d      	bne.n	800a066 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a052:	f107 0208 	add.w	r2, r7, #8
 800a056:	4610      	mov	r0, r2
 800a058:	4798      	blx	r3
 800a05a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	3301      	adds	r3, #1
 800a060:	2207      	movs	r2, #7
 800a062:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a064:	e00f      	b.n	800a086 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fa10 	bl	800a48e <USBD_CtlError>
        err++;
 800a06e:	7afb      	ldrb	r3, [r7, #11]
 800a070:	3301      	adds	r3, #1
 800a072:	72fb      	strb	r3, [r7, #11]
      break;
 800a074:	e007      	b.n	800a086 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a076:	6839      	ldr	r1, [r7, #0]
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 fa08 	bl	800a48e <USBD_CtlError>
      err++;
 800a07e:	7afb      	ldrb	r3, [r7, #11]
 800a080:	3301      	adds	r3, #1
 800a082:	72fb      	strb	r3, [r7, #11]
      break;
 800a084:	bf00      	nop
  }

  if (err != 0U)
 800a086:	7afb      	ldrb	r3, [r7, #11]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d11e      	bne.n	800a0ca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	88db      	ldrh	r3, [r3, #6]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d016      	beq.n	800a0c2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a094:	893b      	ldrh	r3, [r7, #8]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00e      	beq.n	800a0b8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	88da      	ldrh	r2, [r3, #6]
 800a09e:	893b      	ldrh	r3, [r7, #8]
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	bf28      	it	cs
 800a0a4:	4613      	movcs	r3, r2
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a0aa:	893b      	ldrh	r3, [r7, #8]
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	68f9      	ldr	r1, [r7, #12]
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fa5d 	bl	800a570 <USBD_CtlSendData>
 800a0b6:	e009      	b.n	800a0cc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a0b8:	6839      	ldr	r1, [r7, #0]
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f9e7 	bl	800a48e <USBD_CtlError>
 800a0c0:	e004      	b.n	800a0cc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 faae 	bl	800a624 <USBD_CtlSendStatus>
 800a0c8:	e000      	b.n	800a0cc <USBD_GetDescriptor+0x2cc>
    return;
 800a0ca:	bf00      	nop
  }
}
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop

0800a0d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	889b      	ldrh	r3, [r3, #4]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d131      	bne.n	800a14a <USBD_SetAddress+0x76>
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	88db      	ldrh	r3, [r3, #6]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d12d      	bne.n	800a14a <USBD_SetAddress+0x76>
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	885b      	ldrh	r3, [r3, #2]
 800a0f2:	2b7f      	cmp	r3, #127	; 0x7f
 800a0f4:	d829      	bhi.n	800a14a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	885b      	ldrh	r3, [r3, #2]
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a100:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	2b03      	cmp	r3, #3
 800a10c:	d104      	bne.n	800a118 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 f9bc 	bl	800a48e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a116:	e01d      	b.n	800a154 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	7bfa      	ldrb	r2, [r7, #15]
 800a11c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a120:	7bfb      	ldrb	r3, [r7, #15]
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f003 fd99 	bl	800dc5c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 fa7a 	bl	800a624 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a130:	7bfb      	ldrb	r3, [r7, #15]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d004      	beq.n	800a140 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2202      	movs	r2, #2
 800a13a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a13e:	e009      	b.n	800a154 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a148:	e004      	b.n	800a154 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f99e 	bl	800a48e <USBD_CtlError>
  }
}
 800a152:	bf00      	nop
 800a154:	bf00      	nop
 800a156:	3710      	adds	r7, #16
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b084      	sub	sp, #16
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	885b      	ldrh	r3, [r3, #2]
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	4b4e      	ldr	r3, [pc, #312]	; (800a2ac <USBD_SetConfig+0x150>)
 800a172:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a174:	4b4d      	ldr	r3, [pc, #308]	; (800a2ac <USBD_SetConfig+0x150>)
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d905      	bls.n	800a188 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f985 	bl	800a48e <USBD_CtlError>
    return USBD_FAIL;
 800a184:	2303      	movs	r3, #3
 800a186:	e08c      	b.n	800a2a2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	2b02      	cmp	r3, #2
 800a192:	d002      	beq.n	800a19a <USBD_SetConfig+0x3e>
 800a194:	2b03      	cmp	r3, #3
 800a196:	d029      	beq.n	800a1ec <USBD_SetConfig+0x90>
 800a198:	e075      	b.n	800a286 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a19a:	4b44      	ldr	r3, [pc, #272]	; (800a2ac <USBD_SetConfig+0x150>)
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d020      	beq.n	800a1e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a1a2:	4b42      	ldr	r3, [pc, #264]	; (800a2ac <USBD_SetConfig+0x150>)
 800a1a4:	781b      	ldrb	r3, [r3, #0]
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1ac:	4b3f      	ldr	r3, [pc, #252]	; (800a2ac <USBD_SetConfig+0x150>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f7fe ffe7 	bl	8009186 <USBD_SetClassConfig>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d008      	beq.n	800a1d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 f962 	bl	800a48e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2202      	movs	r2, #2
 800a1ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1d2:	e065      	b.n	800a2a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fa25 	bl	800a624 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2203      	movs	r2, #3
 800a1de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1e2:	e05d      	b.n	800a2a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 fa1d 	bl	800a624 <USBD_CtlSendStatus>
      break;
 800a1ea:	e059      	b.n	800a2a0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a1ec:	4b2f      	ldr	r3, [pc, #188]	; (800a2ac <USBD_SetConfig+0x150>)
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d112      	bne.n	800a21a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a1fc:	4b2b      	ldr	r3, [pc, #172]	; (800a2ac <USBD_SetConfig+0x150>)
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a206:	4b29      	ldr	r3, [pc, #164]	; (800a2ac <USBD_SetConfig+0x150>)
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7fe ffd6 	bl	80091be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 fa06 	bl	800a624 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a218:	e042      	b.n	800a2a0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a21a:	4b24      	ldr	r3, [pc, #144]	; (800a2ac <USBD_SetConfig+0x150>)
 800a21c:	781b      	ldrb	r3, [r3, #0]
 800a21e:	461a      	mov	r2, r3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	429a      	cmp	r2, r3
 800a226:	d02a      	beq.n	800a27e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7fe ffc4 	bl	80091be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a236:	4b1d      	ldr	r3, [pc, #116]	; (800a2ac <USBD_SetConfig+0x150>)
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	461a      	mov	r2, r3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a240:	4b1a      	ldr	r3, [pc, #104]	; (800a2ac <USBD_SetConfig+0x150>)
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	4619      	mov	r1, r3
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f7fe ff9d 	bl	8009186 <USBD_SetClassConfig>
 800a24c:	4603      	mov	r3, r0
 800a24e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a250:	7bfb      	ldrb	r3, [r7, #15]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00f      	beq.n	800a276 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 f918 	bl	800a48e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	b2db      	uxtb	r3, r3
 800a264:	4619      	mov	r1, r3
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7fe ffa9 	bl	80091be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2202      	movs	r2, #2
 800a270:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a274:	e014      	b.n	800a2a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 f9d4 	bl	800a624 <USBD_CtlSendStatus>
      break;
 800a27c:	e010      	b.n	800a2a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f9d0 	bl	800a624 <USBD_CtlSendStatus>
      break;
 800a284:	e00c      	b.n	800a2a0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a286:	6839      	ldr	r1, [r7, #0]
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f900 	bl	800a48e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a28e:	4b07      	ldr	r3, [pc, #28]	; (800a2ac <USBD_SetConfig+0x150>)
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	4619      	mov	r1, r3
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7fe ff92 	bl	80091be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a29a:	2303      	movs	r3, #3
 800a29c:	73fb      	strb	r3, [r7, #15]
      break;
 800a29e:	bf00      	nop
  }

  return ret;
 800a2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	20000850 	.word	0x20000850

0800a2b0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	88db      	ldrh	r3, [r3, #6]
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d004      	beq.n	800a2cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2c2:	6839      	ldr	r1, [r7, #0]
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 f8e2 	bl	800a48e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a2ca:	e023      	b.n	800a314 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	2b02      	cmp	r3, #2
 800a2d6:	dc02      	bgt.n	800a2de <USBD_GetConfig+0x2e>
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	dc03      	bgt.n	800a2e4 <USBD_GetConfig+0x34>
 800a2dc:	e015      	b.n	800a30a <USBD_GetConfig+0x5a>
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d00b      	beq.n	800a2fa <USBD_GetConfig+0x4a>
 800a2e2:	e012      	b.n	800a30a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	3308      	adds	r3, #8
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 f93c 	bl	800a570 <USBD_CtlSendData>
        break;
 800a2f8:	e00c      	b.n	800a314 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	2201      	movs	r2, #1
 800a300:	4619      	mov	r1, r3
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 f934 	bl	800a570 <USBD_CtlSendData>
        break;
 800a308:	e004      	b.n	800a314 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a30a:	6839      	ldr	r1, [r7, #0]
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 f8be 	bl	800a48e <USBD_CtlError>
        break;
 800a312:	bf00      	nop
}
 800a314:	bf00      	nop
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b082      	sub	sp, #8
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	3b01      	subs	r3, #1
 800a330:	2b02      	cmp	r3, #2
 800a332:	d81e      	bhi.n	800a372 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	88db      	ldrh	r3, [r3, #6]
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d004      	beq.n	800a346 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a33c:	6839      	ldr	r1, [r7, #0]
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f8a5 	bl	800a48e <USBD_CtlError>
        break;
 800a344:	e01a      	b.n	800a37c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2201      	movs	r2, #1
 800a34a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a352:	2b00      	cmp	r3, #0
 800a354:	d005      	beq.n	800a362 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	f043 0202 	orr.w	r2, r3, #2
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	330c      	adds	r3, #12
 800a366:	2202      	movs	r2, #2
 800a368:	4619      	mov	r1, r3
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 f900 	bl	800a570 <USBD_CtlSendData>
      break;
 800a370:	e004      	b.n	800a37c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a372:	6839      	ldr	r1, [r7, #0]
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 f88a 	bl	800a48e <USBD_CtlError>
      break;
 800a37a:	bf00      	nop
  }
}
 800a37c:	bf00      	nop
 800a37e:	3708      	adds	r7, #8
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}

0800a384 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	885b      	ldrh	r3, [r3, #2]
 800a392:	2b01      	cmp	r3, #1
 800a394:	d107      	bne.n	800a3a6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2201      	movs	r2, #1
 800a39a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 f940 	bl	800a624 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a3a4:	e013      	b.n	800a3ce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	885b      	ldrh	r3, [r3, #2]
 800a3aa:	2b02      	cmp	r3, #2
 800a3ac:	d10b      	bne.n	800a3c6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	889b      	ldrh	r3, [r3, #4]
 800a3b2:	0a1b      	lsrs	r3, r3, #8
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	b2da      	uxtb	r2, r3
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 f930 	bl	800a624 <USBD_CtlSendStatus>
}
 800a3c4:	e003      	b.n	800a3ce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a3c6:	6839      	ldr	r1, [r7, #0]
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 f860 	bl	800a48e <USBD_CtlError>
}
 800a3ce:	bf00      	nop
 800a3d0:	3708      	adds	r7, #8
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}

0800a3d6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3d6:	b580      	push	{r7, lr}
 800a3d8:	b082      	sub	sp, #8
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
 800a3de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d80b      	bhi.n	800a406 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	885b      	ldrh	r3, [r3, #2]
 800a3f2:	2b01      	cmp	r3, #1
 800a3f4:	d10c      	bne.n	800a410 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f910 	bl	800a624 <USBD_CtlSendStatus>
      }
      break;
 800a404:	e004      	b.n	800a410 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a406:	6839      	ldr	r1, [r7, #0]
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 f840 	bl	800a48e <USBD_CtlError>
      break;
 800a40e:	e000      	b.n	800a412 <USBD_ClrFeature+0x3c>
      break;
 800a410:	bf00      	nop
  }
}
 800a412:	bf00      	nop
 800a414:	3708      	adds	r7, #8
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a41a:	b580      	push	{r7, lr}
 800a41c:	b084      	sub	sp, #16
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
 800a422:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	781a      	ldrb	r2, [r3, #0]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3301      	adds	r3, #1
 800a434:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	781a      	ldrb	r2, [r3, #0]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3301      	adds	r3, #1
 800a442:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a444:	68f8      	ldr	r0, [r7, #12]
 800a446:	f7ff fa41 	bl	80098cc <SWAPBYTE>
 800a44a:	4603      	mov	r3, r0
 800a44c:	461a      	mov	r2, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	3301      	adds	r3, #1
 800a456:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3301      	adds	r3, #1
 800a45c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f7ff fa34 	bl	80098cc <SWAPBYTE>
 800a464:	4603      	mov	r3, r0
 800a466:	461a      	mov	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	3301      	adds	r3, #1
 800a470:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	3301      	adds	r3, #1
 800a476:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a478:	68f8      	ldr	r0, [r7, #12]
 800a47a:	f7ff fa27 	bl	80098cc <SWAPBYTE>
 800a47e:	4603      	mov	r3, r0
 800a480:	461a      	mov	r2, r3
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	80da      	strh	r2, [r3, #6]
}
 800a486:	bf00      	nop
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b082      	sub	sp, #8
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
 800a496:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a498:	2180      	movs	r1, #128	; 0x80
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f003 fb74 	bl	800db88 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a4a0:	2100      	movs	r1, #0
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f003 fb70 	bl	800db88 <USBD_LL_StallEP>
}
 800a4a8:	bf00      	nop
 800a4aa:	3708      	adds	r7, #8
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}

0800a4b0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d036      	beq.n	800a534 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a4ca:	6938      	ldr	r0, [r7, #16]
 800a4cc:	f000 f836 	bl	800a53c <USBD_GetLen>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	b29a      	uxth	r2, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4de:	7dfb      	ldrb	r3, [r7, #23]
 800a4e0:	68ba      	ldr	r2, [r7, #8]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	7812      	ldrb	r2, [r2, #0]
 800a4e8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4ea:	7dfb      	ldrb	r3, [r7, #23]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4f0:	7dfb      	ldrb	r3, [r7, #23]
 800a4f2:	68ba      	ldr	r2, [r7, #8]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	2203      	movs	r2, #3
 800a4f8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4fa:	7dfb      	ldrb	r3, [r7, #23]
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a500:	e013      	b.n	800a52a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4413      	add	r3, r2
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	7812      	ldrb	r2, [r2, #0]
 800a50c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	3301      	adds	r3, #1
 800a512:	613b      	str	r3, [r7, #16]
    idx++;
 800a514:	7dfb      	ldrb	r3, [r7, #23]
 800a516:	3301      	adds	r3, #1
 800a518:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a51a:	7dfb      	ldrb	r3, [r7, #23]
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	4413      	add	r3, r2
 800a520:	2200      	movs	r2, #0
 800a522:	701a      	strb	r2, [r3, #0]
    idx++;
 800a524:	7dfb      	ldrb	r3, [r7, #23]
 800a526:	3301      	adds	r3, #1
 800a528:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d1e7      	bne.n	800a502 <USBD_GetString+0x52>
 800a532:	e000      	b.n	800a536 <USBD_GetString+0x86>
    return;
 800a534:	bf00      	nop
  }
}
 800a536:	3718      	adds	r7, #24
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b085      	sub	sp, #20
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a54c:	e005      	b.n	800a55a <USBD_GetLen+0x1e>
  {
    len++;
 800a54e:	7bfb      	ldrb	r3, [r7, #15]
 800a550:	3301      	adds	r3, #1
 800a552:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	3301      	adds	r3, #1
 800a558:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1f5      	bne.n	800a54e <USBD_GetLen+0x12>
  }

  return len;
 800a562:	7bfb      	ldrb	r3, [r7, #15]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3714      	adds	r7, #20
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2202      	movs	r2, #2
 800a580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	68ba      	ldr	r2, [r7, #8]
 800a594:	2100      	movs	r1, #0
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f003 fb7f 	bl	800dc9a <USBD_LL_Transmit>

  return USBD_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3710      	adds	r7, #16
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b084      	sub	sp, #16
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	60f8      	str	r0, [r7, #12]
 800a5ae:	60b9      	str	r1, [r7, #8]
 800a5b0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	68ba      	ldr	r2, [r7, #8]
 800a5b6:	2100      	movs	r1, #0
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f003 fb6e 	bl	800dc9a <USBD_LL_Transmit>

  return USBD_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	60f8      	str	r0, [r7, #12]
 800a5d0:	60b9      	str	r1, [r7, #8]
 800a5d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2203      	movs	r2, #3
 800a5d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	687a      	ldr	r2, [r7, #4]
 800a5e0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	68ba      	ldr	r2, [r7, #8]
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f003 fb72 	bl	800dcdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3710      	adds	r7, #16
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b084      	sub	sp, #16
 800a606:	af00      	add	r7, sp, #0
 800a608:	60f8      	str	r0, [r7, #12]
 800a60a:	60b9      	str	r1, [r7, #8]
 800a60c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	68ba      	ldr	r2, [r7, #8]
 800a612:	2100      	movs	r1, #0
 800a614:	68f8      	ldr	r0, [r7, #12]
 800a616:	f003 fb61 	bl	800dcdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2204      	movs	r2, #4
 800a630:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a634:	2300      	movs	r3, #0
 800a636:	2200      	movs	r2, #0
 800a638:	2100      	movs	r1, #0
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f003 fb2d 	bl	800dc9a <USBD_LL_Transmit>

  return USBD_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3708      	adds	r7, #8
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}

0800a64a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a64a:	b580      	push	{r7, lr}
 800a64c:	b082      	sub	sp, #8
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2205      	movs	r2, #5
 800a656:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a65a:	2300      	movs	r3, #0
 800a65c:	2200      	movs	r2, #0
 800a65e:	2100      	movs	r1, #0
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f003 fb3b 	bl	800dcdc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <__NVIC_SetPriority>:
{
 800a670:	b480      	push	{r7}
 800a672:	b083      	sub	sp, #12
 800a674:	af00      	add	r7, sp, #0
 800a676:	4603      	mov	r3, r0
 800a678:	6039      	str	r1, [r7, #0]
 800a67a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a67c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a680:	2b00      	cmp	r3, #0
 800a682:	db0a      	blt.n	800a69a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	b2da      	uxtb	r2, r3
 800a688:	490c      	ldr	r1, [pc, #48]	; (800a6bc <__NVIC_SetPriority+0x4c>)
 800a68a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a68e:	0112      	lsls	r2, r2, #4
 800a690:	b2d2      	uxtb	r2, r2
 800a692:	440b      	add	r3, r1
 800a694:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a698:	e00a      	b.n	800a6b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	b2da      	uxtb	r2, r3
 800a69e:	4908      	ldr	r1, [pc, #32]	; (800a6c0 <__NVIC_SetPriority+0x50>)
 800a6a0:	79fb      	ldrb	r3, [r7, #7]
 800a6a2:	f003 030f 	and.w	r3, r3, #15
 800a6a6:	3b04      	subs	r3, #4
 800a6a8:	0112      	lsls	r2, r2, #4
 800a6aa:	b2d2      	uxtb	r2, r2
 800a6ac:	440b      	add	r3, r1
 800a6ae:	761a      	strb	r2, [r3, #24]
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr
 800a6bc:	e000e100 	.word	0xe000e100
 800a6c0:	e000ed00 	.word	0xe000ed00

0800a6c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a6c8:	4b05      	ldr	r3, [pc, #20]	; (800a6e0 <SysTick_Handler+0x1c>)
 800a6ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a6cc:	f001 fe04 	bl	800c2d8 <xTaskGetSchedulerState>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d001      	beq.n	800a6da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a6d6:	f002 fbef 	bl	800ceb8 <xPortSysTickHandler>
  }
}
 800a6da:	bf00      	nop
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	e000e010 	.word	0xe000e010

0800a6e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a6e8:	2100      	movs	r1, #0
 800a6ea:	f06f 0004 	mvn.w	r0, #4
 800a6ee:	f7ff ffbf 	bl	800a670 <__NVIC_SetPriority>
#endif
}
 800a6f2:	bf00      	nop
 800a6f4:	bd80      	pop	{r7, pc}
	...

0800a6f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6fe:	f3ef 8305 	mrs	r3, IPSR
 800a702:	603b      	str	r3, [r7, #0]
  return(result);
 800a704:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a706:	2b00      	cmp	r3, #0
 800a708:	d003      	beq.n	800a712 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a70a:	f06f 0305 	mvn.w	r3, #5
 800a70e:	607b      	str	r3, [r7, #4]
 800a710:	e00c      	b.n	800a72c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a712:	4b0a      	ldr	r3, [pc, #40]	; (800a73c <osKernelInitialize+0x44>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d105      	bne.n	800a726 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a71a:	4b08      	ldr	r3, [pc, #32]	; (800a73c <osKernelInitialize+0x44>)
 800a71c:	2201      	movs	r2, #1
 800a71e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a720:	2300      	movs	r3, #0
 800a722:	607b      	str	r3, [r7, #4]
 800a724:	e002      	b.n	800a72c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a726:	f04f 33ff 	mov.w	r3, #4294967295
 800a72a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a72c:	687b      	ldr	r3, [r7, #4]
}
 800a72e:	4618      	mov	r0, r3
 800a730:	370c      	adds	r7, #12
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	20000854 	.word	0x20000854

0800a740 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a746:	f3ef 8305 	mrs	r3, IPSR
 800a74a:	603b      	str	r3, [r7, #0]
  return(result);
 800a74c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d003      	beq.n	800a75a <osKernelStart+0x1a>
    stat = osErrorISR;
 800a752:	f06f 0305 	mvn.w	r3, #5
 800a756:	607b      	str	r3, [r7, #4]
 800a758:	e010      	b.n	800a77c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a75a:	4b0b      	ldr	r3, [pc, #44]	; (800a788 <osKernelStart+0x48>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d109      	bne.n	800a776 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a762:	f7ff ffbf 	bl	800a6e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a766:	4b08      	ldr	r3, [pc, #32]	; (800a788 <osKernelStart+0x48>)
 800a768:	2202      	movs	r2, #2
 800a76a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a76c:	f001 f96c 	bl	800ba48 <vTaskStartScheduler>
      stat = osOK;
 800a770:	2300      	movs	r3, #0
 800a772:	607b      	str	r3, [r7, #4]
 800a774:	e002      	b.n	800a77c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a776:	f04f 33ff 	mov.w	r3, #4294967295
 800a77a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a77c:	687b      	ldr	r3, [r7, #4]
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3708      	adds	r7, #8
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	20000854 	.word	0x20000854

0800a78c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b08e      	sub	sp, #56	; 0x38
 800a790:	af04      	add	r7, sp, #16
 800a792:	60f8      	str	r0, [r7, #12]
 800a794:	60b9      	str	r1, [r7, #8]
 800a796:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a798:	2300      	movs	r3, #0
 800a79a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a79c:	f3ef 8305 	mrs	r3, IPSR
 800a7a0:	617b      	str	r3, [r7, #20]
  return(result);
 800a7a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d17f      	bne.n	800a8a8 <osThreadNew+0x11c>
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d07c      	beq.n	800a8a8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a7ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a7b2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a7b4:	2318      	movs	r3, #24
 800a7b6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a7bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a7c0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d045      	beq.n	800a854 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d002      	beq.n	800a7d6 <osThreadNew+0x4a>
        name = attr->name;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d002      	beq.n	800a7e4 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	699b      	ldr	r3, [r3, #24]
 800a7e2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a7e4:	69fb      	ldr	r3, [r7, #28]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d008      	beq.n	800a7fc <osThreadNew+0x70>
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	2b38      	cmp	r3, #56	; 0x38
 800a7ee:	d805      	bhi.n	800a7fc <osThreadNew+0x70>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	f003 0301 	and.w	r3, r3, #1
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d001      	beq.n	800a800 <osThreadNew+0x74>
        return (NULL);
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	e054      	b.n	800a8aa <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	695b      	ldr	r3, [r3, #20]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d003      	beq.n	800a810 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	695b      	ldr	r3, [r3, #20]
 800a80c:	089b      	lsrs	r3, r3, #2
 800a80e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d00e      	beq.n	800a836 <osThreadNew+0xaa>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	2b6b      	cmp	r3, #107	; 0x6b
 800a81e:	d90a      	bls.n	800a836 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a824:	2b00      	cmp	r3, #0
 800a826:	d006      	beq.n	800a836 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	695b      	ldr	r3, [r3, #20]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d002      	beq.n	800a836 <osThreadNew+0xaa>
        mem = 1;
 800a830:	2301      	movs	r3, #1
 800a832:	61bb      	str	r3, [r7, #24]
 800a834:	e010      	b.n	800a858 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d10c      	bne.n	800a858 <osThreadNew+0xcc>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d108      	bne.n	800a858 <osThreadNew+0xcc>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d104      	bne.n	800a858 <osThreadNew+0xcc>
          mem = 0;
 800a84e:	2300      	movs	r3, #0
 800a850:	61bb      	str	r3, [r7, #24]
 800a852:	e001      	b.n	800a858 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a854:	2300      	movs	r3, #0
 800a856:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a858:	69bb      	ldr	r3, [r7, #24]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d110      	bne.n	800a880 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a866:	9202      	str	r2, [sp, #8]
 800a868:	9301      	str	r3, [sp, #4]
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	9300      	str	r3, [sp, #0]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	6a3a      	ldr	r2, [r7, #32]
 800a872:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a874:	68f8      	ldr	r0, [r7, #12]
 800a876:	f000 fe0b 	bl	800b490 <xTaskCreateStatic>
 800a87a:	4603      	mov	r3, r0
 800a87c:	613b      	str	r3, [r7, #16]
 800a87e:	e013      	b.n	800a8a8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d110      	bne.n	800a8a8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a886:	6a3b      	ldr	r3, [r7, #32]
 800a888:	b29a      	uxth	r2, r3
 800a88a:	f107 0310 	add.w	r3, r7, #16
 800a88e:	9301      	str	r3, [sp, #4]
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	f000 fe56 	bl	800b54a <xTaskCreate>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d001      	beq.n	800a8a8 <osThreadNew+0x11c>
            hTask = NULL;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a8a8:	693b      	ldr	r3, [r7, #16]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3728      	adds	r7, #40	; 0x28
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}

0800a8b2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a8b2:	b580      	push	{r7, lr}
 800a8b4:	b084      	sub	sp, #16
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8ba:	f3ef 8305 	mrs	r3, IPSR
 800a8be:	60bb      	str	r3, [r7, #8]
  return(result);
 800a8c0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d003      	beq.n	800a8ce <osDelay+0x1c>
    stat = osErrorISR;
 800a8c6:	f06f 0305 	mvn.w	r3, #5
 800a8ca:	60fb      	str	r3, [r7, #12]
 800a8cc:	e007      	b.n	800a8de <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d002      	beq.n	800a8de <osDelay+0x2c>
      vTaskDelay(ticks);
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 ff7b 	bl	800b7d4 <vTaskDelay>
    }
  }

  return (stat);
 800a8de:	68fb      	ldr	r3, [r7, #12]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a8e8:	b480      	push	{r7}
 800a8ea:	b085      	sub	sp, #20
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	4a07      	ldr	r2, [pc, #28]	; (800a914 <vApplicationGetIdleTaskMemory+0x2c>)
 800a8f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	4a06      	ldr	r2, [pc, #24]	; (800a918 <vApplicationGetIdleTaskMemory+0x30>)
 800a8fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a906:	601a      	str	r2, [r3, #0]
}
 800a908:	bf00      	nop
 800a90a:	3714      	adds	r7, #20
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr
 800a914:	20000858 	.word	0x20000858
 800a918:	200008c4 	.word	0x200008c4

0800a91c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	4a07      	ldr	r2, [pc, #28]	; (800a948 <vApplicationGetTimerTaskMemory+0x2c>)
 800a92c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	4a06      	ldr	r2, [pc, #24]	; (800a94c <vApplicationGetTimerTaskMemory+0x30>)
 800a932:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a93a:	601a      	str	r2, [r3, #0]
}
 800a93c:	bf00      	nop
 800a93e:	3714      	adds	r7, #20
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	20000cc4 	.word	0x20000cc4
 800a94c:	20000d30 	.word	0x20000d30

0800a950 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a950:	b480      	push	{r7}
 800a952:	b083      	sub	sp, #12
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f103 0208 	add.w	r2, r3, #8
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f04f 32ff 	mov.w	r2, #4294967295
 800a968:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f103 0208 	add.w	r2, r3, #8
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f103 0208 	add.w	r2, r3, #8
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a984:	bf00      	nop
 800a986:	370c      	adds	r7, #12
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a990:	b480      	push	{r7}
 800a992:	b083      	sub	sp, #12
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a99e:	bf00      	nop
 800a9a0:	370c      	adds	r7, #12
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a8:	4770      	bx	lr

0800a9aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9aa:	b480      	push	{r7}
 800a9ac:	b085      	sub	sp, #20
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	6078      	str	r0, [r7, #4]
 800a9b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	68fa      	ldr	r2, [r7, #12]
 800a9be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	689a      	ldr	r2, [r3, #8]
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	1c5a      	adds	r2, r3, #1
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	601a      	str	r2, [r3, #0]
}
 800a9e6:	bf00      	nop
 800a9e8:	3714      	adds	r7, #20
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr

0800a9f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9f2:	b480      	push	{r7}
 800a9f4:	b085      	sub	sp, #20
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
 800a9fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa08:	d103      	bne.n	800aa12 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	60fb      	str	r3, [r7, #12]
 800aa10:	e00c      	b.n	800aa2c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	3308      	adds	r3, #8
 800aa16:	60fb      	str	r3, [r7, #12]
 800aa18:	e002      	b.n	800aa20 <vListInsert+0x2e>
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	60fb      	str	r3, [r7, #12]
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	d2f6      	bcs.n	800aa1a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	685a      	ldr	r2, [r3, #4]
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	683a      	ldr	r2, [r7, #0]
 800aa3a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	68fa      	ldr	r2, [r7, #12]
 800aa40:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	683a      	ldr	r2, [r7, #0]
 800aa46:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	1c5a      	adds	r2, r3, #1
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	601a      	str	r2, [r3, #0]
}
 800aa58:	bf00      	nop
 800aa5a:	3714      	adds	r7, #20
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr

0800aa64 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aa64:	b480      	push	{r7}
 800aa66:	b085      	sub	sp, #20
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	691b      	ldr	r3, [r3, #16]
 800aa70:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	687a      	ldr	r2, [r7, #4]
 800aa78:	6892      	ldr	r2, [r2, #8]
 800aa7a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	6852      	ldr	r2, [r2, #4]
 800aa84:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	687a      	ldr	r2, [r7, #4]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d103      	bne.n	800aa98 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	689a      	ldr	r2, [r3, #8]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	1e5a      	subs	r2, r3, #1
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3714      	adds	r7, #20
 800aab0:	46bd      	mov	sp, r7
 800aab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab6:	4770      	bx	lr

0800aab8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b084      	sub	sp, #16
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10a      	bne.n	800aae2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800aacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800aade:	bf00      	nop
 800aae0:	e7fe      	b.n	800aae0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800aae2:	f002 f957 	bl	800cd94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaee:	68f9      	ldr	r1, [r7, #12]
 800aaf0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aaf2:	fb01 f303 	mul.w	r3, r1, r3
 800aaf6:	441a      	add	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2200      	movs	r2, #0
 800ab00:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab12:	3b01      	subs	r3, #1
 800ab14:	68f9      	ldr	r1, [r7, #12]
 800ab16:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ab18:	fb01 f303 	mul.w	r3, r1, r3
 800ab1c:	441a      	add	r2, r3
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	22ff      	movs	r2, #255	; 0xff
 800ab26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	22ff      	movs	r2, #255	; 0xff
 800ab2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d114      	bne.n	800ab62 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	691b      	ldr	r3, [r3, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d01a      	beq.n	800ab76 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	3310      	adds	r3, #16
 800ab44:	4618      	mov	r0, r3
 800ab46:	f001 fa09 	bl	800bf5c <xTaskRemoveFromEventList>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d012      	beq.n	800ab76 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ab50:	4b0c      	ldr	r3, [pc, #48]	; (800ab84 <xQueueGenericReset+0xcc>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	e009      	b.n	800ab76 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	3310      	adds	r3, #16
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7ff fef2 	bl	800a950 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	3324      	adds	r3, #36	; 0x24
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7ff feed 	bl	800a950 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ab76:	f002 f93d 	bl	800cdf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ab7a:	2301      	movs	r3, #1
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3710      	adds	r7, #16
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	e000ed04 	.word	0xe000ed04

0800ab88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b08e      	sub	sp, #56	; 0x38
 800ab8c:	af02      	add	r7, sp, #8
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	60b9      	str	r1, [r7, #8]
 800ab92:	607a      	str	r2, [r7, #4]
 800ab94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10a      	bne.n	800abb2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ab9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aba0:	f383 8811 	msr	BASEPRI, r3
 800aba4:	f3bf 8f6f 	isb	sy
 800aba8:	f3bf 8f4f 	dsb	sy
 800abac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800abae:	bf00      	nop
 800abb0:	e7fe      	b.n	800abb0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d10a      	bne.n	800abce <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800abb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800abca:	bf00      	nop
 800abcc:	e7fe      	b.n	800abcc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d002      	beq.n	800abda <xQueueGenericCreateStatic+0x52>
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d001      	beq.n	800abde <xQueueGenericCreateStatic+0x56>
 800abda:	2301      	movs	r3, #1
 800abdc:	e000      	b.n	800abe0 <xQueueGenericCreateStatic+0x58>
 800abde:	2300      	movs	r3, #0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10a      	bne.n	800abfa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800abe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe8:	f383 8811 	msr	BASEPRI, r3
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f3bf 8f4f 	dsb	sy
 800abf4:	623b      	str	r3, [r7, #32]
}
 800abf6:	bf00      	nop
 800abf8:	e7fe      	b.n	800abf8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d102      	bne.n	800ac06 <xQueueGenericCreateStatic+0x7e>
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d101      	bne.n	800ac0a <xQueueGenericCreateStatic+0x82>
 800ac06:	2301      	movs	r3, #1
 800ac08:	e000      	b.n	800ac0c <xQueueGenericCreateStatic+0x84>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d10a      	bne.n	800ac26 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ac10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac14:	f383 8811 	msr	BASEPRI, r3
 800ac18:	f3bf 8f6f 	isb	sy
 800ac1c:	f3bf 8f4f 	dsb	sy
 800ac20:	61fb      	str	r3, [r7, #28]
}
 800ac22:	bf00      	nop
 800ac24:	e7fe      	b.n	800ac24 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ac26:	2350      	movs	r3, #80	; 0x50
 800ac28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2b50      	cmp	r3, #80	; 0x50
 800ac2e:	d00a      	beq.n	800ac46 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ac30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac34:	f383 8811 	msr	BASEPRI, r3
 800ac38:	f3bf 8f6f 	isb	sy
 800ac3c:	f3bf 8f4f 	dsb	sy
 800ac40:	61bb      	str	r3, [r7, #24]
}
 800ac42:	bf00      	nop
 800ac44:	e7fe      	b.n	800ac44 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ac46:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ac4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00d      	beq.n	800ac6e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ac52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac54:	2201      	movs	r2, #1
 800ac56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ac5a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ac5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	4613      	mov	r3, r2
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	68f8      	ldr	r0, [r7, #12]
 800ac6a:	f000 f805 	bl	800ac78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ac6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3730      	adds	r7, #48	; 0x30
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}

0800ac78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b084      	sub	sp, #16
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	607a      	str	r2, [r7, #4]
 800ac84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d103      	bne.n	800ac94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ac8c:	69bb      	ldr	r3, [r7, #24]
 800ac8e:	69ba      	ldr	r2, [r7, #24]
 800ac90:	601a      	str	r2, [r3, #0]
 800ac92:	e002      	b.n	800ac9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ac94:	69bb      	ldr	r3, [r7, #24]
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	68fa      	ldr	r2, [r7, #12]
 800ac9e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800aca0:	69bb      	ldr	r3, [r7, #24]
 800aca2:	68ba      	ldr	r2, [r7, #8]
 800aca4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800aca6:	2101      	movs	r1, #1
 800aca8:	69b8      	ldr	r0, [r7, #24]
 800acaa:	f7ff ff05 	bl	800aab8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	78fa      	ldrb	r2, [r7, #3]
 800acb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800acb6:	bf00      	nop
 800acb8:	3710      	adds	r7, #16
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
	...

0800acc0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08e      	sub	sp, #56	; 0x38
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
 800accc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800acce:	2300      	movs	r3, #0
 800acd0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800acd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d10a      	bne.n	800acf2 <xQueueGenericSend+0x32>
	__asm volatile
 800acdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace0:	f383 8811 	msr	BASEPRI, r3
 800ace4:	f3bf 8f6f 	isb	sy
 800ace8:	f3bf 8f4f 	dsb	sy
 800acec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800acee:	bf00      	nop
 800acf0:	e7fe      	b.n	800acf0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d103      	bne.n	800ad00 <xQueueGenericSend+0x40>
 800acf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <xQueueGenericSend+0x44>
 800ad00:	2301      	movs	r3, #1
 800ad02:	e000      	b.n	800ad06 <xQueueGenericSend+0x46>
 800ad04:	2300      	movs	r3, #0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10a      	bne.n	800ad20 <xQueueGenericSend+0x60>
	__asm volatile
 800ad0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0e:	f383 8811 	msr	BASEPRI, r3
 800ad12:	f3bf 8f6f 	isb	sy
 800ad16:	f3bf 8f4f 	dsb	sy
 800ad1a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad1c:	bf00      	nop
 800ad1e:	e7fe      	b.n	800ad1e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	2b02      	cmp	r3, #2
 800ad24:	d103      	bne.n	800ad2e <xQueueGenericSend+0x6e>
 800ad26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d101      	bne.n	800ad32 <xQueueGenericSend+0x72>
 800ad2e:	2301      	movs	r3, #1
 800ad30:	e000      	b.n	800ad34 <xQueueGenericSend+0x74>
 800ad32:	2300      	movs	r3, #0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10a      	bne.n	800ad4e <xQueueGenericSend+0x8e>
	__asm volatile
 800ad38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad3c:	f383 8811 	msr	BASEPRI, r3
 800ad40:	f3bf 8f6f 	isb	sy
 800ad44:	f3bf 8f4f 	dsb	sy
 800ad48:	623b      	str	r3, [r7, #32]
}
 800ad4a:	bf00      	nop
 800ad4c:	e7fe      	b.n	800ad4c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad4e:	f001 fac3 	bl	800c2d8 <xTaskGetSchedulerState>
 800ad52:	4603      	mov	r3, r0
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d102      	bne.n	800ad5e <xQueueGenericSend+0x9e>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d101      	bne.n	800ad62 <xQueueGenericSend+0xa2>
 800ad5e:	2301      	movs	r3, #1
 800ad60:	e000      	b.n	800ad64 <xQueueGenericSend+0xa4>
 800ad62:	2300      	movs	r3, #0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d10a      	bne.n	800ad7e <xQueueGenericSend+0xbe>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6c:	f383 8811 	msr	BASEPRI, r3
 800ad70:	f3bf 8f6f 	isb	sy
 800ad74:	f3bf 8f4f 	dsb	sy
 800ad78:	61fb      	str	r3, [r7, #28]
}
 800ad7a:	bf00      	nop
 800ad7c:	e7fe      	b.n	800ad7c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad7e:	f002 f809 	bl	800cd94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d302      	bcc.n	800ad94 <xQueueGenericSend+0xd4>
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	2b02      	cmp	r3, #2
 800ad92:	d129      	bne.n	800ade8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad94:	683a      	ldr	r2, [r7, #0]
 800ad96:	68b9      	ldr	r1, [r7, #8]
 800ad98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ad9a:	f000 fa0b 	bl	800b1b4 <prvCopyDataToQueue>
 800ad9e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ada0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d010      	beq.n	800adca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ada8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adaa:	3324      	adds	r3, #36	; 0x24
 800adac:	4618      	mov	r0, r3
 800adae:	f001 f8d5 	bl	800bf5c <xTaskRemoveFromEventList>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d013      	beq.n	800ade0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800adb8:	4b3f      	ldr	r3, [pc, #252]	; (800aeb8 <xQueueGenericSend+0x1f8>)
 800adba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adbe:	601a      	str	r2, [r3, #0]
 800adc0:	f3bf 8f4f 	dsb	sy
 800adc4:	f3bf 8f6f 	isb	sy
 800adc8:	e00a      	b.n	800ade0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800adca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d007      	beq.n	800ade0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800add0:	4b39      	ldr	r3, [pc, #228]	; (800aeb8 <xQueueGenericSend+0x1f8>)
 800add2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800add6:	601a      	str	r2, [r3, #0]
 800add8:	f3bf 8f4f 	dsb	sy
 800addc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ade0:	f002 f808 	bl	800cdf4 <vPortExitCritical>
				return pdPASS;
 800ade4:	2301      	movs	r3, #1
 800ade6:	e063      	b.n	800aeb0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d103      	bne.n	800adf6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800adee:	f002 f801 	bl	800cdf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800adf2:	2300      	movs	r3, #0
 800adf4:	e05c      	b.n	800aeb0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800adf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d106      	bne.n	800ae0a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800adfc:	f107 0314 	add.w	r3, r7, #20
 800ae00:	4618      	mov	r0, r3
 800ae02:	f001 f90f 	bl	800c024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae06:	2301      	movs	r3, #1
 800ae08:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae0a:	f001 fff3 	bl	800cdf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae0e:	f000 fe81 	bl	800bb14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae12:	f001 ffbf 	bl	800cd94 <vPortEnterCritical>
 800ae16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae1c:	b25b      	sxtb	r3, r3
 800ae1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae22:	d103      	bne.n	800ae2c <xQueueGenericSend+0x16c>
 800ae24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae26:	2200      	movs	r2, #0
 800ae28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae32:	b25b      	sxtb	r3, r3
 800ae34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae38:	d103      	bne.n	800ae42 <xQueueGenericSend+0x182>
 800ae3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae42:	f001 ffd7 	bl	800cdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae46:	1d3a      	adds	r2, r7, #4
 800ae48:	f107 0314 	add.w	r3, r7, #20
 800ae4c:	4611      	mov	r1, r2
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f001 f8fe 	bl	800c050 <xTaskCheckForTimeOut>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d124      	bne.n	800aea4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae5c:	f000 faa2 	bl	800b3a4 <prvIsQueueFull>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d018      	beq.n	800ae98 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ae66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae68:	3310      	adds	r3, #16
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f001 f824 	bl	800bebc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ae74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae76:	f000 fa2d 	bl	800b2d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ae7a:	f000 fe59 	bl	800bb30 <xTaskResumeAll>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f47f af7c 	bne.w	800ad7e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ae86:	4b0c      	ldr	r3, [pc, #48]	; (800aeb8 <xQueueGenericSend+0x1f8>)
 800ae88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae8c:	601a      	str	r2, [r3, #0]
 800ae8e:	f3bf 8f4f 	dsb	sy
 800ae92:	f3bf 8f6f 	isb	sy
 800ae96:	e772      	b.n	800ad7e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ae98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae9a:	f000 fa1b 	bl	800b2d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae9e:	f000 fe47 	bl	800bb30 <xTaskResumeAll>
 800aea2:	e76c      	b.n	800ad7e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aea4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aea6:	f000 fa15 	bl	800b2d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aeaa:	f000 fe41 	bl	800bb30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aeae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3738      	adds	r7, #56	; 0x38
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}
 800aeb8:	e000ed04 	.word	0xe000ed04

0800aebc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b090      	sub	sp, #64	; 0x40
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	60f8      	str	r0, [r7, #12]
 800aec4:	60b9      	str	r1, [r7, #8]
 800aec6:	607a      	str	r2, [r7, #4]
 800aec8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800aece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d10a      	bne.n	800aeea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800aed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed8:	f383 8811 	msr	BASEPRI, r3
 800aedc:	f3bf 8f6f 	isb	sy
 800aee0:	f3bf 8f4f 	dsb	sy
 800aee4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aee6:	bf00      	nop
 800aee8:	e7fe      	b.n	800aee8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d103      	bne.n	800aef8 <xQueueGenericSendFromISR+0x3c>
 800aef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d101      	bne.n	800aefc <xQueueGenericSendFromISR+0x40>
 800aef8:	2301      	movs	r3, #1
 800aefa:	e000      	b.n	800aefe <xQueueGenericSendFromISR+0x42>
 800aefc:	2300      	movs	r3, #0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d10a      	bne.n	800af18 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800af02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af06:	f383 8811 	msr	BASEPRI, r3
 800af0a:	f3bf 8f6f 	isb	sy
 800af0e:	f3bf 8f4f 	dsb	sy
 800af12:	627b      	str	r3, [r7, #36]	; 0x24
}
 800af14:	bf00      	nop
 800af16:	e7fe      	b.n	800af16 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	2b02      	cmp	r3, #2
 800af1c:	d103      	bne.n	800af26 <xQueueGenericSendFromISR+0x6a>
 800af1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af22:	2b01      	cmp	r3, #1
 800af24:	d101      	bne.n	800af2a <xQueueGenericSendFromISR+0x6e>
 800af26:	2301      	movs	r3, #1
 800af28:	e000      	b.n	800af2c <xQueueGenericSendFromISR+0x70>
 800af2a:	2300      	movs	r3, #0
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d10a      	bne.n	800af46 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	623b      	str	r3, [r7, #32]
}
 800af42:	bf00      	nop
 800af44:	e7fe      	b.n	800af44 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af46:	f002 f807 	bl	800cf58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800af4a:	f3ef 8211 	mrs	r2, BASEPRI
 800af4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af52:	f383 8811 	msr	BASEPRI, r3
 800af56:	f3bf 8f6f 	isb	sy
 800af5a:	f3bf 8f4f 	dsb	sy
 800af5e:	61fa      	str	r2, [r7, #28]
 800af60:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800af62:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af64:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af6e:	429a      	cmp	r2, r3
 800af70:	d302      	bcc.n	800af78 <xQueueGenericSendFromISR+0xbc>
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	2b02      	cmp	r3, #2
 800af76:	d12f      	bne.n	800afd8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800af78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af86:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af88:	683a      	ldr	r2, [r7, #0]
 800af8a:	68b9      	ldr	r1, [r7, #8]
 800af8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800af8e:	f000 f911 	bl	800b1b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800af92:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800af96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af9a:	d112      	bne.n	800afc2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d016      	beq.n	800afd2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa6:	3324      	adds	r3, #36	; 0x24
 800afa8:	4618      	mov	r0, r3
 800afaa:	f000 ffd7 	bl	800bf5c <xTaskRemoveFromEventList>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d00e      	beq.n	800afd2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00b      	beq.n	800afd2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	601a      	str	r2, [r3, #0]
 800afc0:	e007      	b.n	800afd2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800afc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800afc6:	3301      	adds	r3, #1
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	b25a      	sxtb	r2, r3
 800afcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800afd2:	2301      	movs	r3, #1
 800afd4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800afd6:	e001      	b.n	800afdc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800afd8:	2300      	movs	r3, #0
 800afda:	63fb      	str	r3, [r7, #60]	; 0x3c
 800afdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afde:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800afe6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800afea:	4618      	mov	r0, r3
 800afec:	3740      	adds	r7, #64	; 0x40
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
	...

0800aff4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b08c      	sub	sp, #48	; 0x30
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b000:	2300      	movs	r3, #0
 800b002:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d10a      	bne.n	800b024 <xQueueReceive+0x30>
	__asm volatile
 800b00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b012:	f383 8811 	msr	BASEPRI, r3
 800b016:	f3bf 8f6f 	isb	sy
 800b01a:	f3bf 8f4f 	dsb	sy
 800b01e:	623b      	str	r3, [r7, #32]
}
 800b020:	bf00      	nop
 800b022:	e7fe      	b.n	800b022 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d103      	bne.n	800b032 <xQueueReceive+0x3e>
 800b02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b02c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d101      	bne.n	800b036 <xQueueReceive+0x42>
 800b032:	2301      	movs	r3, #1
 800b034:	e000      	b.n	800b038 <xQueueReceive+0x44>
 800b036:	2300      	movs	r3, #0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d10a      	bne.n	800b052 <xQueueReceive+0x5e>
	__asm volatile
 800b03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b040:	f383 8811 	msr	BASEPRI, r3
 800b044:	f3bf 8f6f 	isb	sy
 800b048:	f3bf 8f4f 	dsb	sy
 800b04c:	61fb      	str	r3, [r7, #28]
}
 800b04e:	bf00      	nop
 800b050:	e7fe      	b.n	800b050 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b052:	f001 f941 	bl	800c2d8 <xTaskGetSchedulerState>
 800b056:	4603      	mov	r3, r0
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d102      	bne.n	800b062 <xQueueReceive+0x6e>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d101      	bne.n	800b066 <xQueueReceive+0x72>
 800b062:	2301      	movs	r3, #1
 800b064:	e000      	b.n	800b068 <xQueueReceive+0x74>
 800b066:	2300      	movs	r3, #0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d10a      	bne.n	800b082 <xQueueReceive+0x8e>
	__asm volatile
 800b06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b070:	f383 8811 	msr	BASEPRI, r3
 800b074:	f3bf 8f6f 	isb	sy
 800b078:	f3bf 8f4f 	dsb	sy
 800b07c:	61bb      	str	r3, [r7, #24]
}
 800b07e:	bf00      	nop
 800b080:	e7fe      	b.n	800b080 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b082:	f001 fe87 	bl	800cd94 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b08a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d01f      	beq.n	800b0d2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b092:	68b9      	ldr	r1, [r7, #8]
 800b094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b096:	f000 f8f7 	bl	800b288 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09c:	1e5a      	subs	r2, r3, #1
 800b09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a4:	691b      	ldr	r3, [r3, #16]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d00f      	beq.n	800b0ca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ac:	3310      	adds	r3, #16
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 ff54 	bl	800bf5c <xTaskRemoveFromEventList>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d007      	beq.n	800b0ca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b0ba:	4b3d      	ldr	r3, [pc, #244]	; (800b1b0 <xQueueReceive+0x1bc>)
 800b0bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0c0:	601a      	str	r2, [r3, #0]
 800b0c2:	f3bf 8f4f 	dsb	sy
 800b0c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b0ca:	f001 fe93 	bl	800cdf4 <vPortExitCritical>
				return pdPASS;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e069      	b.n	800b1a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d103      	bne.n	800b0e0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0d8:	f001 fe8c 	bl	800cdf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	e062      	b.n	800b1a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d106      	bne.n	800b0f4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0e6:	f107 0310 	add.w	r3, r7, #16
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f000 ff9a 	bl	800c024 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0f4:	f001 fe7e 	bl	800cdf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0f8:	f000 fd0c 	bl	800bb14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0fc:	f001 fe4a 	bl	800cd94 <vPortEnterCritical>
 800b100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b102:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b106:	b25b      	sxtb	r3, r3
 800b108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b10c:	d103      	bne.n	800b116 <xQueueReceive+0x122>
 800b10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b110:	2200      	movs	r2, #0
 800b112:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b118:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b11c:	b25b      	sxtb	r3, r3
 800b11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b122:	d103      	bne.n	800b12c <xQueueReceive+0x138>
 800b124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b126:	2200      	movs	r2, #0
 800b128:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b12c:	f001 fe62 	bl	800cdf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b130:	1d3a      	adds	r2, r7, #4
 800b132:	f107 0310 	add.w	r3, r7, #16
 800b136:	4611      	mov	r1, r2
 800b138:	4618      	mov	r0, r3
 800b13a:	f000 ff89 	bl	800c050 <xTaskCheckForTimeOut>
 800b13e:	4603      	mov	r3, r0
 800b140:	2b00      	cmp	r3, #0
 800b142:	d123      	bne.n	800b18c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b146:	f000 f917 	bl	800b378 <prvIsQueueEmpty>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d017      	beq.n	800b180 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b152:	3324      	adds	r3, #36	; 0x24
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	4611      	mov	r1, r2
 800b158:	4618      	mov	r0, r3
 800b15a:	f000 feaf 	bl	800bebc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b15e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b160:	f000 f8b8 	bl	800b2d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b164:	f000 fce4 	bl	800bb30 <xTaskResumeAll>
 800b168:	4603      	mov	r3, r0
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d189      	bne.n	800b082 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b16e:	4b10      	ldr	r3, [pc, #64]	; (800b1b0 <xQueueReceive+0x1bc>)
 800b170:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b174:	601a      	str	r2, [r3, #0]
 800b176:	f3bf 8f4f 	dsb	sy
 800b17a:	f3bf 8f6f 	isb	sy
 800b17e:	e780      	b.n	800b082 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b180:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b182:	f000 f8a7 	bl	800b2d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b186:	f000 fcd3 	bl	800bb30 <xTaskResumeAll>
 800b18a:	e77a      	b.n	800b082 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b18c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b18e:	f000 f8a1 	bl	800b2d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b192:	f000 fccd 	bl	800bb30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b196:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b198:	f000 f8ee 	bl	800b378 <prvIsQueueEmpty>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f43f af6f 	beq.w	800b082 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b1a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3730      	adds	r7, #48	; 0x30
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	e000ed04 	.word	0xe000ed04

0800b1b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b086      	sub	sp, #24
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d10d      	bne.n	800b1ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d14d      	bne.n	800b276 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	689b      	ldr	r3, [r3, #8]
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f001 f898 	bl	800c314 <xTaskPriorityDisinherit>
 800b1e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	609a      	str	r2, [r3, #8]
 800b1ec:	e043      	b.n	800b276 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d119      	bne.n	800b228 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	6858      	ldr	r0, [r3, #4]
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	68b9      	ldr	r1, [r7, #8]
 800b200:	f002 fe1e 	bl	800de40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	685a      	ldr	r2, [r3, #4]
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b20c:	441a      	add	r2, r3
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	685a      	ldr	r2, [r3, #4]
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	429a      	cmp	r2, r3
 800b21c:	d32b      	bcc.n	800b276 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	605a      	str	r2, [r3, #4]
 800b226:	e026      	b.n	800b276 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	68d8      	ldr	r0, [r3, #12]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b230:	461a      	mov	r2, r3
 800b232:	68b9      	ldr	r1, [r7, #8]
 800b234:	f002 fe04 	bl	800de40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	68da      	ldr	r2, [r3, #12]
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b240:	425b      	negs	r3, r3
 800b242:	441a      	add	r2, r3
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	68da      	ldr	r2, [r3, #12]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	429a      	cmp	r2, r3
 800b252:	d207      	bcs.n	800b264 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	689a      	ldr	r2, [r3, #8]
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b25c:	425b      	negs	r3, r3
 800b25e:	441a      	add	r2, r3
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2b02      	cmp	r3, #2
 800b268:	d105      	bne.n	800b276 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d002      	beq.n	800b276 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	3b01      	subs	r3, #1
 800b274:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	1c5a      	adds	r2, r3, #1
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b27e:	697b      	ldr	r3, [r7, #20]
}
 800b280:	4618      	mov	r0, r3
 800b282:	3718      	adds	r7, #24
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}

0800b288 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b082      	sub	sp, #8
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b296:	2b00      	cmp	r3, #0
 800b298:	d018      	beq.n	800b2cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	68da      	ldr	r2, [r3, #12]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2a2:	441a      	add	r2, r3
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	68da      	ldr	r2, [r3, #12]
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d303      	bcc.n	800b2bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68d9      	ldr	r1, [r3, #12]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	6838      	ldr	r0, [r7, #0]
 800b2c8:	f002 fdba 	bl	800de40 <memcpy>
	}
}
 800b2cc:	bf00      	nop
 800b2ce:	3708      	adds	r7, #8
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}

0800b2d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b084      	sub	sp, #16
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b2dc:	f001 fd5a 	bl	800cd94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b2e8:	e011      	b.n	800b30e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d012      	beq.n	800b318 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	3324      	adds	r3, #36	; 0x24
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f000 fe30 	bl	800bf5c <xTaskRemoveFromEventList>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d001      	beq.n	800b306 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b302:	f000 ff07 	bl	800c114 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b306:	7bfb      	ldrb	r3, [r7, #15]
 800b308:	3b01      	subs	r3, #1
 800b30a:	b2db      	uxtb	r3, r3
 800b30c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b30e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b312:	2b00      	cmp	r3, #0
 800b314:	dce9      	bgt.n	800b2ea <prvUnlockQueue+0x16>
 800b316:	e000      	b.n	800b31a <prvUnlockQueue+0x46>
					break;
 800b318:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	22ff      	movs	r2, #255	; 0xff
 800b31e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b322:	f001 fd67 	bl	800cdf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b326:	f001 fd35 	bl	800cd94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b330:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b332:	e011      	b.n	800b358 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d012      	beq.n	800b362 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	3310      	adds	r3, #16
 800b340:	4618      	mov	r0, r3
 800b342:	f000 fe0b 	bl	800bf5c <xTaskRemoveFromEventList>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d001      	beq.n	800b350 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b34c:	f000 fee2 	bl	800c114 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b350:	7bbb      	ldrb	r3, [r7, #14]
 800b352:	3b01      	subs	r3, #1
 800b354:	b2db      	uxtb	r3, r3
 800b356:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b358:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	dce9      	bgt.n	800b334 <prvUnlockQueue+0x60>
 800b360:	e000      	b.n	800b364 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b362:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	22ff      	movs	r2, #255	; 0xff
 800b368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b36c:	f001 fd42 	bl	800cdf4 <vPortExitCritical>
}
 800b370:	bf00      	nop
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}

0800b378 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b380:	f001 fd08 	bl	800cd94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d102      	bne.n	800b392 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b38c:	2301      	movs	r3, #1
 800b38e:	60fb      	str	r3, [r7, #12]
 800b390:	e001      	b.n	800b396 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b392:	2300      	movs	r3, #0
 800b394:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b396:	f001 fd2d 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800b39a:	68fb      	ldr	r3, [r7, #12]
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3710      	adds	r7, #16
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b3ac:	f001 fcf2 	bl	800cd94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d102      	bne.n	800b3c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	60fb      	str	r3, [r7, #12]
 800b3c0:	e001      	b.n	800b3c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b3c6:	f001 fd15 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b3de:	2300      	movs	r3, #0
 800b3e0:	60fb      	str	r3, [r7, #12]
 800b3e2:	e014      	b.n	800b40e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b3e4:	4a0f      	ldr	r2, [pc, #60]	; (800b424 <vQueueAddToRegistry+0x50>)
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10b      	bne.n	800b408 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b3f0:	490c      	ldr	r1, [pc, #48]	; (800b424 <vQueueAddToRegistry+0x50>)
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	683a      	ldr	r2, [r7, #0]
 800b3f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b3fa:	4a0a      	ldr	r2, [pc, #40]	; (800b424 <vQueueAddToRegistry+0x50>)
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	00db      	lsls	r3, r3, #3
 800b400:	4413      	add	r3, r2
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b406:	e006      	b.n	800b416 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	3301      	adds	r3, #1
 800b40c:	60fb      	str	r3, [r7, #12]
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	2b07      	cmp	r3, #7
 800b412:	d9e7      	bls.n	800b3e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b414:	bf00      	nop
 800b416:	bf00      	nop
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop
 800b424:	20001530 	.word	0x20001530

0800b428 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b086      	sub	sp, #24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b438:	f001 fcac 	bl	800cd94 <vPortEnterCritical>
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b442:	b25b      	sxtb	r3, r3
 800b444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b448:	d103      	bne.n	800b452 <vQueueWaitForMessageRestricted+0x2a>
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b458:	b25b      	sxtb	r3, r3
 800b45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b45e:	d103      	bne.n	800b468 <vQueueWaitForMessageRestricted+0x40>
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	2200      	movs	r2, #0
 800b464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b468:	f001 fcc4 	bl	800cdf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b46c:	697b      	ldr	r3, [r7, #20]
 800b46e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b470:	2b00      	cmp	r3, #0
 800b472:	d106      	bne.n	800b482 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	3324      	adds	r3, #36	; 0x24
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	68b9      	ldr	r1, [r7, #8]
 800b47c:	4618      	mov	r0, r3
 800b47e:	f000 fd41 	bl	800bf04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b482:	6978      	ldr	r0, [r7, #20]
 800b484:	f7ff ff26 	bl	800b2d4 <prvUnlockQueue>
	}
 800b488:	bf00      	nop
 800b48a:	3718      	adds	r7, #24
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b490:	b580      	push	{r7, lr}
 800b492:	b08e      	sub	sp, #56	; 0x38
 800b494:	af04      	add	r7, sp, #16
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]
 800b49c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b49e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d10a      	bne.n	800b4ba <xTaskCreateStatic+0x2a>
	__asm volatile
 800b4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4a8:	f383 8811 	msr	BASEPRI, r3
 800b4ac:	f3bf 8f6f 	isb	sy
 800b4b0:	f3bf 8f4f 	dsb	sy
 800b4b4:	623b      	str	r3, [r7, #32]
}
 800b4b6:	bf00      	nop
 800b4b8:	e7fe      	b.n	800b4b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b4ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d10a      	bne.n	800b4d6 <xTaskCreateStatic+0x46>
	__asm volatile
 800b4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c4:	f383 8811 	msr	BASEPRI, r3
 800b4c8:	f3bf 8f6f 	isb	sy
 800b4cc:	f3bf 8f4f 	dsb	sy
 800b4d0:	61fb      	str	r3, [r7, #28]
}
 800b4d2:	bf00      	nop
 800b4d4:	e7fe      	b.n	800b4d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b4d6:	236c      	movs	r3, #108	; 0x6c
 800b4d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	2b6c      	cmp	r3, #108	; 0x6c
 800b4de:	d00a      	beq.n	800b4f6 <xTaskCreateStatic+0x66>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	61bb      	str	r3, [r7, #24]
}
 800b4f2:	bf00      	nop
 800b4f4:	e7fe      	b.n	800b4f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b4f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01e      	beq.n	800b53c <xTaskCreateStatic+0xac>
 800b4fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b500:	2b00      	cmp	r3, #0
 800b502:	d01b      	beq.n	800b53c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b506:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b50a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b50c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b510:	2202      	movs	r2, #2
 800b512:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b516:	2300      	movs	r3, #0
 800b518:	9303      	str	r3, [sp, #12]
 800b51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b51c:	9302      	str	r3, [sp, #8]
 800b51e:	f107 0314 	add.w	r3, r7, #20
 800b522:	9301      	str	r3, [sp, #4]
 800b524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	68b9      	ldr	r1, [r7, #8]
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f000 f850 	bl	800b5d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b534:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b536:	f000 f8dd 	bl	800b6f4 <prvAddNewTaskToReadyList>
 800b53a:	e001      	b.n	800b540 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b53c:	2300      	movs	r3, #0
 800b53e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b540:	697b      	ldr	r3, [r7, #20]
	}
 800b542:	4618      	mov	r0, r3
 800b544:	3728      	adds	r7, #40	; 0x28
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b08c      	sub	sp, #48	; 0x30
 800b54e:	af04      	add	r7, sp, #16
 800b550:	60f8      	str	r0, [r7, #12]
 800b552:	60b9      	str	r1, [r7, #8]
 800b554:	603b      	str	r3, [r7, #0]
 800b556:	4613      	mov	r3, r2
 800b558:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b55a:	88fb      	ldrh	r3, [r7, #6]
 800b55c:	009b      	lsls	r3, r3, #2
 800b55e:	4618      	mov	r0, r3
 800b560:	f001 fd3a 	bl	800cfd8 <pvPortMalloc>
 800b564:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00e      	beq.n	800b58a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b56c:	206c      	movs	r0, #108	; 0x6c
 800b56e:	f001 fd33 	bl	800cfd8 <pvPortMalloc>
 800b572:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d003      	beq.n	800b582 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b57a:	69fb      	ldr	r3, [r7, #28]
 800b57c:	697a      	ldr	r2, [r7, #20]
 800b57e:	631a      	str	r2, [r3, #48]	; 0x30
 800b580:	e005      	b.n	800b58e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b582:	6978      	ldr	r0, [r7, #20]
 800b584:	f001 fdf4 	bl	800d170 <vPortFree>
 800b588:	e001      	b.n	800b58e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b58a:	2300      	movs	r3, #0
 800b58c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b58e:	69fb      	ldr	r3, [r7, #28]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d017      	beq.n	800b5c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b594:	69fb      	ldr	r3, [r7, #28]
 800b596:	2200      	movs	r2, #0
 800b598:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b59c:	88fa      	ldrh	r2, [r7, #6]
 800b59e:	2300      	movs	r3, #0
 800b5a0:	9303      	str	r3, [sp, #12]
 800b5a2:	69fb      	ldr	r3, [r7, #28]
 800b5a4:	9302      	str	r3, [sp, #8]
 800b5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5a8:	9301      	str	r3, [sp, #4]
 800b5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ac:	9300      	str	r3, [sp, #0]
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	68b9      	ldr	r1, [r7, #8]
 800b5b2:	68f8      	ldr	r0, [r7, #12]
 800b5b4:	f000 f80e 	bl	800b5d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b5b8:	69f8      	ldr	r0, [r7, #28]
 800b5ba:	f000 f89b 	bl	800b6f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	61bb      	str	r3, [r7, #24]
 800b5c2:	e002      	b.n	800b5ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b5c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b5c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b5ca:	69bb      	ldr	r3, [r7, #24]
	}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3720      	adds	r7, #32
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	21a5      	movs	r1, #165	; 0xa5
 800b5ee:	f002 fc35 	bl	800de5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	4413      	add	r3, r2
 800b602:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	f023 0307 	bic.w	r3, r3, #7
 800b60a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b60c:	69bb      	ldr	r3, [r7, #24]
 800b60e:	f003 0307 	and.w	r3, r3, #7
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00a      	beq.n	800b62c <prvInitialiseNewTask+0x58>
	__asm volatile
 800b616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b61a:	f383 8811 	msr	BASEPRI, r3
 800b61e:	f3bf 8f6f 	isb	sy
 800b622:	f3bf 8f4f 	dsb	sy
 800b626:	617b      	str	r3, [r7, #20]
}
 800b628:	bf00      	nop
 800b62a:	e7fe      	b.n	800b62a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d01f      	beq.n	800b672 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b632:	2300      	movs	r3, #0
 800b634:	61fb      	str	r3, [r7, #28]
 800b636:	e012      	b.n	800b65e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b638:	68ba      	ldr	r2, [r7, #8]
 800b63a:	69fb      	ldr	r3, [r7, #28]
 800b63c:	4413      	add	r3, r2
 800b63e:	7819      	ldrb	r1, [r3, #0]
 800b640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b642:	69fb      	ldr	r3, [r7, #28]
 800b644:	4413      	add	r3, r2
 800b646:	3334      	adds	r3, #52	; 0x34
 800b648:	460a      	mov	r2, r1
 800b64a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b64c:	68ba      	ldr	r2, [r7, #8]
 800b64e:	69fb      	ldr	r3, [r7, #28]
 800b650:	4413      	add	r3, r2
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d006      	beq.n	800b666 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b658:	69fb      	ldr	r3, [r7, #28]
 800b65a:	3301      	adds	r3, #1
 800b65c:	61fb      	str	r3, [r7, #28]
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	2b1d      	cmp	r3, #29
 800b662:	d9e9      	bls.n	800b638 <prvInitialiseNewTask+0x64>
 800b664:	e000      	b.n	800b668 <prvInitialiseNewTask+0x94>
			{
				break;
 800b666:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66a:	2200      	movs	r2, #0
 800b66c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800b670:	e003      	b.n	800b67a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b674:	2200      	movs	r2, #0
 800b676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b67c:	2b37      	cmp	r3, #55	; 0x37
 800b67e:	d901      	bls.n	800b684 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b680:	2337      	movs	r3, #55	; 0x37
 800b682:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b686:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b688:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b68e:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800b690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b692:	2200      	movs	r2, #0
 800b694:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b698:	3304      	adds	r3, #4
 800b69a:	4618      	mov	r0, r3
 800b69c:	f7ff f978 	bl	800a990 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a2:	3318      	adds	r3, #24
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7ff f973 	bl	800a990 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b6ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b6c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b6ce:	683a      	ldr	r2, [r7, #0]
 800b6d0:	68f9      	ldr	r1, [r7, #12]
 800b6d2:	69b8      	ldr	r0, [r7, #24]
 800b6d4:	f001 fa2e 	bl	800cb34 <pxPortInitialiseStack>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b6de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d002      	beq.n	800b6ea <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6ea:	bf00      	nop
 800b6ec:	3720      	adds	r7, #32
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
	...

0800b6f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b082      	sub	sp, #8
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b6fc:	f001 fb4a 	bl	800cd94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b700:	4b2d      	ldr	r3, [pc, #180]	; (800b7b8 <prvAddNewTaskToReadyList+0xc4>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	3301      	adds	r3, #1
 800b706:	4a2c      	ldr	r2, [pc, #176]	; (800b7b8 <prvAddNewTaskToReadyList+0xc4>)
 800b708:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b70a:	4b2c      	ldr	r3, [pc, #176]	; (800b7bc <prvAddNewTaskToReadyList+0xc8>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d109      	bne.n	800b726 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b712:	4a2a      	ldr	r2, [pc, #168]	; (800b7bc <prvAddNewTaskToReadyList+0xc8>)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b718:	4b27      	ldr	r3, [pc, #156]	; (800b7b8 <prvAddNewTaskToReadyList+0xc4>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2b01      	cmp	r3, #1
 800b71e:	d110      	bne.n	800b742 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b720:	f000 fd1c 	bl	800c15c <prvInitialiseTaskLists>
 800b724:	e00d      	b.n	800b742 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b726:	4b26      	ldr	r3, [pc, #152]	; (800b7c0 <prvAddNewTaskToReadyList+0xcc>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d109      	bne.n	800b742 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b72e:	4b23      	ldr	r3, [pc, #140]	; (800b7bc <prvAddNewTaskToReadyList+0xc8>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b738:	429a      	cmp	r2, r3
 800b73a:	d802      	bhi.n	800b742 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b73c:	4a1f      	ldr	r2, [pc, #124]	; (800b7bc <prvAddNewTaskToReadyList+0xc8>)
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b742:	4b20      	ldr	r3, [pc, #128]	; (800b7c4 <prvAddNewTaskToReadyList+0xd0>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	3301      	adds	r3, #1
 800b748:	4a1e      	ldr	r2, [pc, #120]	; (800b7c4 <prvAddNewTaskToReadyList+0xd0>)
 800b74a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b74c:	4b1d      	ldr	r3, [pc, #116]	; (800b7c4 <prvAddNewTaskToReadyList+0xd0>)
 800b74e:	681a      	ldr	r2, [r3, #0]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b758:	4b1b      	ldr	r3, [pc, #108]	; (800b7c8 <prvAddNewTaskToReadyList+0xd4>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d903      	bls.n	800b768 <prvAddNewTaskToReadyList+0x74>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b764:	4a18      	ldr	r2, [pc, #96]	; (800b7c8 <prvAddNewTaskToReadyList+0xd4>)
 800b766:	6013      	str	r3, [r2, #0]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b76c:	4613      	mov	r3, r2
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	4413      	add	r3, r2
 800b772:	009b      	lsls	r3, r3, #2
 800b774:	4a15      	ldr	r2, [pc, #84]	; (800b7cc <prvAddNewTaskToReadyList+0xd8>)
 800b776:	441a      	add	r2, r3
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	3304      	adds	r3, #4
 800b77c:	4619      	mov	r1, r3
 800b77e:	4610      	mov	r0, r2
 800b780:	f7ff f913 	bl	800a9aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b784:	f001 fb36 	bl	800cdf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b788:	4b0d      	ldr	r3, [pc, #52]	; (800b7c0 <prvAddNewTaskToReadyList+0xcc>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d00e      	beq.n	800b7ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b790:	4b0a      	ldr	r3, [pc, #40]	; (800b7bc <prvAddNewTaskToReadyList+0xc8>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b79a:	429a      	cmp	r2, r3
 800b79c:	d207      	bcs.n	800b7ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b79e:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <prvAddNewTaskToReadyList+0xdc>)
 800b7a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a4:	601a      	str	r2, [r3, #0]
 800b7a6:	f3bf 8f4f 	dsb	sy
 800b7aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7ae:	bf00      	nop
 800b7b0:	3708      	adds	r7, #8
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	20001a44 	.word	0x20001a44
 800b7bc:	20001570 	.word	0x20001570
 800b7c0:	20001a50 	.word	0x20001a50
 800b7c4:	20001a60 	.word	0x20001a60
 800b7c8:	20001a4c 	.word	0x20001a4c
 800b7cc:	20001574 	.word	0x20001574
 800b7d0:	e000ed04 	.word	0xe000ed04

0800b7d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b084      	sub	sp, #16
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d017      	beq.n	800b816 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b7e6:	4b13      	ldr	r3, [pc, #76]	; (800b834 <vTaskDelay+0x60>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00a      	beq.n	800b804 <vTaskDelay+0x30>
	__asm volatile
 800b7ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f2:	f383 8811 	msr	BASEPRI, r3
 800b7f6:	f3bf 8f6f 	isb	sy
 800b7fa:	f3bf 8f4f 	dsb	sy
 800b7fe:	60bb      	str	r3, [r7, #8]
}
 800b800:	bf00      	nop
 800b802:	e7fe      	b.n	800b802 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b804:	f000 f986 	bl	800bb14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b808:	2100      	movs	r1, #0
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f000 fdf0 	bl	800c3f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b810:	f000 f98e 	bl	800bb30 <xTaskResumeAll>
 800b814:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d107      	bne.n	800b82c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b81c:	4b06      	ldr	r3, [pc, #24]	; (800b838 <vTaskDelay+0x64>)
 800b81e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b822:	601a      	str	r2, [r3, #0]
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b82c:	bf00      	nop
 800b82e:	3710      	adds	r7, #16
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}
 800b834:	20001a6c 	.word	0x20001a6c
 800b838:	e000ed04 	.word	0xe000ed04

0800b83c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b844:	f001 faa6 	bl	800cd94 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d102      	bne.n	800b854 <vTaskSuspend+0x18>
 800b84e:	4b30      	ldr	r3, [pc, #192]	; (800b910 <vTaskSuspend+0xd4>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	e000      	b.n	800b856 <vTaskSuspend+0x1a>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7ff f901 	bl	800aa64 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b866:	2b00      	cmp	r3, #0
 800b868:	d004      	beq.n	800b874 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	3318      	adds	r3, #24
 800b86e:	4618      	mov	r0, r3
 800b870:	f7ff f8f8 	bl	800aa64 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	3304      	adds	r3, #4
 800b878:	4619      	mov	r1, r3
 800b87a:	4826      	ldr	r0, [pc, #152]	; (800b914 <vTaskSuspend+0xd8>)
 800b87c:	f7ff f895 	bl	800a9aa <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800b886:	b2db      	uxtb	r3, r3
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d103      	bne.n	800b894 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800b894:	f001 faae 	bl	800cdf4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800b898:	4b1f      	ldr	r3, [pc, #124]	; (800b918 <vTaskSuspend+0xdc>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d005      	beq.n	800b8ac <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800b8a0:	f001 fa78 	bl	800cd94 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800b8a4:	f000 fcf8 	bl	800c298 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800b8a8:	f001 faa4 	bl	800cdf4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800b8ac:	4b18      	ldr	r3, [pc, #96]	; (800b910 <vTaskSuspend+0xd4>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d127      	bne.n	800b906 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800b8b6:	4b18      	ldr	r3, [pc, #96]	; (800b918 <vTaskSuspend+0xdc>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d017      	beq.n	800b8ee <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800b8be:	4b17      	ldr	r3, [pc, #92]	; (800b91c <vTaskSuspend+0xe0>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d00a      	beq.n	800b8dc <vTaskSuspend+0xa0>
	__asm volatile
 800b8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ca:	f383 8811 	msr	BASEPRI, r3
 800b8ce:	f3bf 8f6f 	isb	sy
 800b8d2:	f3bf 8f4f 	dsb	sy
 800b8d6:	60bb      	str	r3, [r7, #8]
}
 800b8d8:	bf00      	nop
 800b8da:	e7fe      	b.n	800b8da <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800b8dc:	4b10      	ldr	r3, [pc, #64]	; (800b920 <vTaskSuspend+0xe4>)
 800b8de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8e2:	601a      	str	r2, [r3, #0]
 800b8e4:	f3bf 8f4f 	dsb	sy
 800b8e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b8ec:	e00b      	b.n	800b906 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800b8ee:	4b09      	ldr	r3, [pc, #36]	; (800b914 <vTaskSuspend+0xd8>)
 800b8f0:	681a      	ldr	r2, [r3, #0]
 800b8f2:	4b0c      	ldr	r3, [pc, #48]	; (800b924 <vTaskSuspend+0xe8>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	429a      	cmp	r2, r3
 800b8f8:	d103      	bne.n	800b902 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800b8fa:	4b05      	ldr	r3, [pc, #20]	; (800b910 <vTaskSuspend+0xd4>)
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	601a      	str	r2, [r3, #0]
	}
 800b900:	e001      	b.n	800b906 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800b902:	f000 fa7d 	bl	800be00 <vTaskSwitchContext>
	}
 800b906:	bf00      	nop
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	20001570 	.word	0x20001570
 800b914:	20001a30 	.word	0x20001a30
 800b918:	20001a50 	.word	0x20001a50
 800b91c:	20001a6c 	.word	0x20001a6c
 800b920:	e000ed04 	.word	0xe000ed04
 800b924:	20001a44 	.word	0x20001a44

0800b928 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800b928:	b480      	push	{r7}
 800b92a:	b087      	sub	sp, #28
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800b930:	2300      	movs	r3, #0
 800b932:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d10a      	bne.n	800b954 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800b93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b942:	f383 8811 	msr	BASEPRI, r3
 800b946:	f3bf 8f6f 	isb	sy
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	60fb      	str	r3, [r7, #12]
}
 800b950:	bf00      	nop
 800b952:	e7fe      	b.n	800b952 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	695b      	ldr	r3, [r3, #20]
 800b958:	4a0a      	ldr	r2, [pc, #40]	; (800b984 <prvTaskIsTaskSuspended+0x5c>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d10a      	bne.n	800b974 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800b95e:	693b      	ldr	r3, [r7, #16]
 800b960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b962:	4a09      	ldr	r2, [pc, #36]	; (800b988 <prvTaskIsTaskSuspended+0x60>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d005      	beq.n	800b974 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d101      	bne.n	800b974 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800b970:	2301      	movs	r3, #1
 800b972:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b974:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800b976:	4618      	mov	r0, r3
 800b978:	371c      	adds	r7, #28
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr
 800b982:	bf00      	nop
 800b984:	20001a30 	.word	0x20001a30
 800b988:	20001a04 	.word	0x20001a04

0800b98c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d10a      	bne.n	800b9b4 <vTaskResume+0x28>
	__asm volatile
 800b99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a2:	f383 8811 	msr	BASEPRI, r3
 800b9a6:	f3bf 8f6f 	isb	sy
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	60bb      	str	r3, [r7, #8]
}
 800b9b0:	bf00      	nop
 800b9b2:	e7fe      	b.n	800b9b2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800b9b4:	4b20      	ldr	r3, [pc, #128]	; (800ba38 <vTaskResume+0xac>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	68fa      	ldr	r2, [r7, #12]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d038      	beq.n	800ba30 <vTaskResume+0xa4>
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d035      	beq.n	800ba30 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800b9c4:	f001 f9e6 	bl	800cd94 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800b9c8:	68f8      	ldr	r0, [r7, #12]
 800b9ca:	f7ff ffad 	bl	800b928 <prvTaskIsTaskSuspended>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d02b      	beq.n	800ba2c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	3304      	adds	r3, #4
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7ff f843 	bl	800aa64 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9e2:	4b16      	ldr	r3, [pc, #88]	; (800ba3c <vTaskResume+0xb0>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d903      	bls.n	800b9f2 <vTaskResume+0x66>
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ee:	4a13      	ldr	r2, [pc, #76]	; (800ba3c <vTaskResume+0xb0>)
 800b9f0:	6013      	str	r3, [r2, #0]
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	4413      	add	r3, r2
 800b9fc:	009b      	lsls	r3, r3, #2
 800b9fe:	4a10      	ldr	r2, [pc, #64]	; (800ba40 <vTaskResume+0xb4>)
 800ba00:	441a      	add	r2, r3
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	3304      	adds	r3, #4
 800ba06:	4619      	mov	r1, r3
 800ba08:	4610      	mov	r0, r2
 800ba0a:	f7fe ffce 	bl	800a9aa <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba12:	4b09      	ldr	r3, [pc, #36]	; (800ba38 <vTaskResume+0xac>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d307      	bcc.n	800ba2c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800ba1c:	4b09      	ldr	r3, [pc, #36]	; (800ba44 <vTaskResume+0xb8>)
 800ba1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba22:	601a      	str	r2, [r3, #0]
 800ba24:	f3bf 8f4f 	dsb	sy
 800ba28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800ba2c:	f001 f9e2 	bl	800cdf4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba30:	bf00      	nop
 800ba32:	3710      	adds	r7, #16
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	20001570 	.word	0x20001570
 800ba3c:	20001a4c 	.word	0x20001a4c
 800ba40:	20001574 	.word	0x20001574
 800ba44:	e000ed04 	.word	0xe000ed04

0800ba48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b08a      	sub	sp, #40	; 0x28
 800ba4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ba52:	2300      	movs	r3, #0
 800ba54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ba56:	463a      	mov	r2, r7
 800ba58:	1d39      	adds	r1, r7, #4
 800ba5a:	f107 0308 	add.w	r3, r7, #8
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7fe ff42 	bl	800a8e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ba64:	6839      	ldr	r1, [r7, #0]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	68ba      	ldr	r2, [r7, #8]
 800ba6a:	9202      	str	r2, [sp, #8]
 800ba6c:	9301      	str	r3, [sp, #4]
 800ba6e:	2300      	movs	r3, #0
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	2300      	movs	r3, #0
 800ba74:	460a      	mov	r2, r1
 800ba76:	4921      	ldr	r1, [pc, #132]	; (800bafc <vTaskStartScheduler+0xb4>)
 800ba78:	4821      	ldr	r0, [pc, #132]	; (800bb00 <vTaskStartScheduler+0xb8>)
 800ba7a:	f7ff fd09 	bl	800b490 <xTaskCreateStatic>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	4a20      	ldr	r2, [pc, #128]	; (800bb04 <vTaskStartScheduler+0xbc>)
 800ba82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ba84:	4b1f      	ldr	r3, [pc, #124]	; (800bb04 <vTaskStartScheduler+0xbc>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d002      	beq.n	800ba92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	617b      	str	r3, [r7, #20]
 800ba90:	e001      	b.n	800ba96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ba92:	2300      	movs	r3, #0
 800ba94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d102      	bne.n	800baa2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ba9c:	f000 fcfc 	bl	800c498 <xTimerCreateTimerTask>
 800baa0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800baa2:	697b      	ldr	r3, [r7, #20]
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d116      	bne.n	800bad6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800baa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baac:	f383 8811 	msr	BASEPRI, r3
 800bab0:	f3bf 8f6f 	isb	sy
 800bab4:	f3bf 8f4f 	dsb	sy
 800bab8:	613b      	str	r3, [r7, #16]
}
 800baba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800babc:	4b12      	ldr	r3, [pc, #72]	; (800bb08 <vTaskStartScheduler+0xc0>)
 800babe:	f04f 32ff 	mov.w	r2, #4294967295
 800bac2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bac4:	4b11      	ldr	r3, [pc, #68]	; (800bb0c <vTaskStartScheduler+0xc4>)
 800bac6:	2201      	movs	r2, #1
 800bac8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800baca:	4b11      	ldr	r3, [pc, #68]	; (800bb10 <vTaskStartScheduler+0xc8>)
 800bacc:	2200      	movs	r2, #0
 800bace:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bad0:	f001 f8be 	bl	800cc50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bad4:	e00e      	b.n	800baf4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800badc:	d10a      	bne.n	800baf4 <vTaskStartScheduler+0xac>
	__asm volatile
 800bade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae2:	f383 8811 	msr	BASEPRI, r3
 800bae6:	f3bf 8f6f 	isb	sy
 800baea:	f3bf 8f4f 	dsb	sy
 800baee:	60fb      	str	r3, [r7, #12]
}
 800baf0:	bf00      	nop
 800baf2:	e7fe      	b.n	800baf2 <vTaskStartScheduler+0xaa>
}
 800baf4:	bf00      	nop
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}
 800bafc:	0800eaa8 	.word	0x0800eaa8
 800bb00:	0800c12d 	.word	0x0800c12d
 800bb04:	20001a68 	.word	0x20001a68
 800bb08:	20001a64 	.word	0x20001a64
 800bb0c:	20001a50 	.word	0x20001a50
 800bb10:	20001a48 	.word	0x20001a48

0800bb14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bb14:	b480      	push	{r7}
 800bb16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bb18:	4b04      	ldr	r3, [pc, #16]	; (800bb2c <vTaskSuspendAll+0x18>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	4a03      	ldr	r2, [pc, #12]	; (800bb2c <vTaskSuspendAll+0x18>)
 800bb20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bb22:	bf00      	nop
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr
 800bb2c:	20001a6c 	.word	0x20001a6c

0800bb30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bb36:	2300      	movs	r3, #0
 800bb38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bb3e:	4b42      	ldr	r3, [pc, #264]	; (800bc48 <xTaskResumeAll+0x118>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d10a      	bne.n	800bb5c <xTaskResumeAll+0x2c>
	__asm volatile
 800bb46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4a:	f383 8811 	msr	BASEPRI, r3
 800bb4e:	f3bf 8f6f 	isb	sy
 800bb52:	f3bf 8f4f 	dsb	sy
 800bb56:	603b      	str	r3, [r7, #0]
}
 800bb58:	bf00      	nop
 800bb5a:	e7fe      	b.n	800bb5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bb5c:	f001 f91a 	bl	800cd94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bb60:	4b39      	ldr	r3, [pc, #228]	; (800bc48 <xTaskResumeAll+0x118>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	3b01      	subs	r3, #1
 800bb66:	4a38      	ldr	r2, [pc, #224]	; (800bc48 <xTaskResumeAll+0x118>)
 800bb68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb6a:	4b37      	ldr	r3, [pc, #220]	; (800bc48 <xTaskResumeAll+0x118>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d162      	bne.n	800bc38 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bb72:	4b36      	ldr	r3, [pc, #216]	; (800bc4c <xTaskResumeAll+0x11c>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d05e      	beq.n	800bc38 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb7a:	e02f      	b.n	800bbdc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb7c:	4b34      	ldr	r3, [pc, #208]	; (800bc50 <xTaskResumeAll+0x120>)
 800bb7e:	68db      	ldr	r3, [r3, #12]
 800bb80:	68db      	ldr	r3, [r3, #12]
 800bb82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	3318      	adds	r3, #24
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7fe ff6b 	bl	800aa64 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	3304      	adds	r3, #4
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7fe ff66 	bl	800aa64 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb9c:	4b2d      	ldr	r3, [pc, #180]	; (800bc54 <xTaskResumeAll+0x124>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d903      	bls.n	800bbac <xTaskResumeAll+0x7c>
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bba8:	4a2a      	ldr	r2, [pc, #168]	; (800bc54 <xTaskResumeAll+0x124>)
 800bbaa:	6013      	str	r3, [r2, #0]
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	4a27      	ldr	r2, [pc, #156]	; (800bc58 <xTaskResumeAll+0x128>)
 800bbba:	441a      	add	r2, r3
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	3304      	adds	r3, #4
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	4610      	mov	r0, r2
 800bbc4:	f7fe fef1 	bl	800a9aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbcc:	4b23      	ldr	r3, [pc, #140]	; (800bc5c <xTaskResumeAll+0x12c>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d302      	bcc.n	800bbdc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bbd6:	4b22      	ldr	r3, [pc, #136]	; (800bc60 <xTaskResumeAll+0x130>)
 800bbd8:	2201      	movs	r2, #1
 800bbda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bbdc:	4b1c      	ldr	r3, [pc, #112]	; (800bc50 <xTaskResumeAll+0x120>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1cb      	bne.n	800bb7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d001      	beq.n	800bbee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bbea:	f000 fb55 	bl	800c298 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bbee:	4b1d      	ldr	r3, [pc, #116]	; (800bc64 <xTaskResumeAll+0x134>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d010      	beq.n	800bc1c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bbfa:	f000 f847 	bl	800bc8c <xTaskIncrementTick>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bc04:	4b16      	ldr	r3, [pc, #88]	; (800bc60 <xTaskResumeAll+0x130>)
 800bc06:	2201      	movs	r2, #1
 800bc08:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	3b01      	subs	r3, #1
 800bc0e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d1f1      	bne.n	800bbfa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bc16:	4b13      	ldr	r3, [pc, #76]	; (800bc64 <xTaskResumeAll+0x134>)
 800bc18:	2200      	movs	r2, #0
 800bc1a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bc1c:	4b10      	ldr	r3, [pc, #64]	; (800bc60 <xTaskResumeAll+0x130>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d009      	beq.n	800bc38 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bc24:	2301      	movs	r3, #1
 800bc26:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bc28:	4b0f      	ldr	r3, [pc, #60]	; (800bc68 <xTaskResumeAll+0x138>)
 800bc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc2e:	601a      	str	r2, [r3, #0]
 800bc30:	f3bf 8f4f 	dsb	sy
 800bc34:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bc38:	f001 f8dc 	bl	800cdf4 <vPortExitCritical>

	return xAlreadyYielded;
 800bc3c:	68bb      	ldr	r3, [r7, #8]
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3710      	adds	r7, #16
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	20001a6c 	.word	0x20001a6c
 800bc4c:	20001a44 	.word	0x20001a44
 800bc50:	20001a04 	.word	0x20001a04
 800bc54:	20001a4c 	.word	0x20001a4c
 800bc58:	20001574 	.word	0x20001574
 800bc5c:	20001570 	.word	0x20001570
 800bc60:	20001a58 	.word	0x20001a58
 800bc64:	20001a54 	.word	0x20001a54
 800bc68:	e000ed04 	.word	0xe000ed04

0800bc6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bc72:	4b05      	ldr	r3, [pc, #20]	; (800bc88 <xTaskGetTickCount+0x1c>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bc78:	687b      	ldr	r3, [r7, #4]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	370c      	adds	r7, #12
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr
 800bc86:	bf00      	nop
 800bc88:	20001a48 	.word	0x20001a48

0800bc8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b086      	sub	sp, #24
 800bc90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bc92:	2300      	movs	r3, #0
 800bc94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc96:	4b4f      	ldr	r3, [pc, #316]	; (800bdd4 <xTaskIncrementTick+0x148>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	f040 808f 	bne.w	800bdbe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bca0:	4b4d      	ldr	r3, [pc, #308]	; (800bdd8 <xTaskIncrementTick+0x14c>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	3301      	adds	r3, #1
 800bca6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bca8:	4a4b      	ldr	r2, [pc, #300]	; (800bdd8 <xTaskIncrementTick+0x14c>)
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d120      	bne.n	800bcf6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bcb4:	4b49      	ldr	r3, [pc, #292]	; (800bddc <xTaskIncrementTick+0x150>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d00a      	beq.n	800bcd4 <xTaskIncrementTick+0x48>
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	603b      	str	r3, [r7, #0]
}
 800bcd0:	bf00      	nop
 800bcd2:	e7fe      	b.n	800bcd2 <xTaskIncrementTick+0x46>
 800bcd4:	4b41      	ldr	r3, [pc, #260]	; (800bddc <xTaskIncrementTick+0x150>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	60fb      	str	r3, [r7, #12]
 800bcda:	4b41      	ldr	r3, [pc, #260]	; (800bde0 <xTaskIncrementTick+0x154>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	4a3f      	ldr	r2, [pc, #252]	; (800bddc <xTaskIncrementTick+0x150>)
 800bce0:	6013      	str	r3, [r2, #0]
 800bce2:	4a3f      	ldr	r2, [pc, #252]	; (800bde0 <xTaskIncrementTick+0x154>)
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	6013      	str	r3, [r2, #0]
 800bce8:	4b3e      	ldr	r3, [pc, #248]	; (800bde4 <xTaskIncrementTick+0x158>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	3301      	adds	r3, #1
 800bcee:	4a3d      	ldr	r2, [pc, #244]	; (800bde4 <xTaskIncrementTick+0x158>)
 800bcf0:	6013      	str	r3, [r2, #0]
 800bcf2:	f000 fad1 	bl	800c298 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bcf6:	4b3c      	ldr	r3, [pc, #240]	; (800bde8 <xTaskIncrementTick+0x15c>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	693a      	ldr	r2, [r7, #16]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d349      	bcc.n	800bd94 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd00:	4b36      	ldr	r3, [pc, #216]	; (800bddc <xTaskIncrementTick+0x150>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d104      	bne.n	800bd14 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd0a:	4b37      	ldr	r3, [pc, #220]	; (800bde8 <xTaskIncrementTick+0x15c>)
 800bd0c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd10:	601a      	str	r2, [r3, #0]
					break;
 800bd12:	e03f      	b.n	800bd94 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd14:	4b31      	ldr	r3, [pc, #196]	; (800bddc <xTaskIncrementTick+0x150>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	68db      	ldr	r3, [r3, #12]
 800bd1a:	68db      	ldr	r3, [r3, #12]
 800bd1c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bd24:	693a      	ldr	r2, [r7, #16]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d203      	bcs.n	800bd34 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bd2c:	4a2e      	ldr	r2, [pc, #184]	; (800bde8 <xTaskIncrementTick+0x15c>)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bd32:	e02f      	b.n	800bd94 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	3304      	adds	r3, #4
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f7fe fe93 	bl	800aa64 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d004      	beq.n	800bd50 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	3318      	adds	r3, #24
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f7fe fe8a 	bl	800aa64 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd54:	4b25      	ldr	r3, [pc, #148]	; (800bdec <xTaskIncrementTick+0x160>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d903      	bls.n	800bd64 <xTaskIncrementTick+0xd8>
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd60:	4a22      	ldr	r2, [pc, #136]	; (800bdec <xTaskIncrementTick+0x160>)
 800bd62:	6013      	str	r3, [r2, #0]
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd68:	4613      	mov	r3, r2
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	4413      	add	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	4a1f      	ldr	r2, [pc, #124]	; (800bdf0 <xTaskIncrementTick+0x164>)
 800bd72:	441a      	add	r2, r3
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	3304      	adds	r3, #4
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	f7fe fe15 	bl	800a9aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd84:	4b1b      	ldr	r3, [pc, #108]	; (800bdf4 <xTaskIncrementTick+0x168>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d3b8      	bcc.n	800bd00 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd92:	e7b5      	b.n	800bd00 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bd94:	4b17      	ldr	r3, [pc, #92]	; (800bdf4 <xTaskIncrementTick+0x168>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd9a:	4915      	ldr	r1, [pc, #84]	; (800bdf0 <xTaskIncrementTick+0x164>)
 800bd9c:	4613      	mov	r3, r2
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	4413      	add	r3, r2
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	440b      	add	r3, r1
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d901      	bls.n	800bdb0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bdac:	2301      	movs	r3, #1
 800bdae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bdb0:	4b11      	ldr	r3, [pc, #68]	; (800bdf8 <xTaskIncrementTick+0x16c>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d007      	beq.n	800bdc8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	617b      	str	r3, [r7, #20]
 800bdbc:	e004      	b.n	800bdc8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bdbe:	4b0f      	ldr	r3, [pc, #60]	; (800bdfc <xTaskIncrementTick+0x170>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	4a0d      	ldr	r2, [pc, #52]	; (800bdfc <xTaskIncrementTick+0x170>)
 800bdc6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bdc8:	697b      	ldr	r3, [r7, #20]
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3718      	adds	r7, #24
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	20001a6c 	.word	0x20001a6c
 800bdd8:	20001a48 	.word	0x20001a48
 800bddc:	200019fc 	.word	0x200019fc
 800bde0:	20001a00 	.word	0x20001a00
 800bde4:	20001a5c 	.word	0x20001a5c
 800bde8:	20001a64 	.word	0x20001a64
 800bdec:	20001a4c 	.word	0x20001a4c
 800bdf0:	20001574 	.word	0x20001574
 800bdf4:	20001570 	.word	0x20001570
 800bdf8:	20001a58 	.word	0x20001a58
 800bdfc:	20001a54 	.word	0x20001a54

0800be00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be00:	b480      	push	{r7}
 800be02:	b085      	sub	sp, #20
 800be04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be06:	4b28      	ldr	r3, [pc, #160]	; (800bea8 <vTaskSwitchContext+0xa8>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d003      	beq.n	800be16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800be0e:	4b27      	ldr	r3, [pc, #156]	; (800beac <vTaskSwitchContext+0xac>)
 800be10:	2201      	movs	r2, #1
 800be12:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be14:	e041      	b.n	800be9a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800be16:	4b25      	ldr	r3, [pc, #148]	; (800beac <vTaskSwitchContext+0xac>)
 800be18:	2200      	movs	r2, #0
 800be1a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be1c:	4b24      	ldr	r3, [pc, #144]	; (800beb0 <vTaskSwitchContext+0xb0>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	60fb      	str	r3, [r7, #12]
 800be22:	e010      	b.n	800be46 <vTaskSwitchContext+0x46>
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d10a      	bne.n	800be40 <vTaskSwitchContext+0x40>
	__asm volatile
 800be2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be2e:	f383 8811 	msr	BASEPRI, r3
 800be32:	f3bf 8f6f 	isb	sy
 800be36:	f3bf 8f4f 	dsb	sy
 800be3a:	607b      	str	r3, [r7, #4]
}
 800be3c:	bf00      	nop
 800be3e:	e7fe      	b.n	800be3e <vTaskSwitchContext+0x3e>
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	3b01      	subs	r3, #1
 800be44:	60fb      	str	r3, [r7, #12]
 800be46:	491b      	ldr	r1, [pc, #108]	; (800beb4 <vTaskSwitchContext+0xb4>)
 800be48:	68fa      	ldr	r2, [r7, #12]
 800be4a:	4613      	mov	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4413      	add	r3, r2
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	440b      	add	r3, r1
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d0e4      	beq.n	800be24 <vTaskSwitchContext+0x24>
 800be5a:	68fa      	ldr	r2, [r7, #12]
 800be5c:	4613      	mov	r3, r2
 800be5e:	009b      	lsls	r3, r3, #2
 800be60:	4413      	add	r3, r2
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	4a13      	ldr	r2, [pc, #76]	; (800beb4 <vTaskSwitchContext+0xb4>)
 800be66:	4413      	add	r3, r2
 800be68:	60bb      	str	r3, [r7, #8]
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	685a      	ldr	r2, [r3, #4]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	605a      	str	r2, [r3, #4]
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	685a      	ldr	r2, [r3, #4]
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	3308      	adds	r3, #8
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d104      	bne.n	800be8a <vTaskSwitchContext+0x8a>
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	685a      	ldr	r2, [r3, #4]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	605a      	str	r2, [r3, #4]
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	4a09      	ldr	r2, [pc, #36]	; (800beb8 <vTaskSwitchContext+0xb8>)
 800be92:	6013      	str	r3, [r2, #0]
 800be94:	4a06      	ldr	r2, [pc, #24]	; (800beb0 <vTaskSwitchContext+0xb0>)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	6013      	str	r3, [r2, #0]
}
 800be9a:	bf00      	nop
 800be9c:	3714      	adds	r7, #20
 800be9e:	46bd      	mov	sp, r7
 800bea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea4:	4770      	bx	lr
 800bea6:	bf00      	nop
 800bea8:	20001a6c 	.word	0x20001a6c
 800beac:	20001a58 	.word	0x20001a58
 800beb0:	20001a4c 	.word	0x20001a4c
 800beb4:	20001574 	.word	0x20001574
 800beb8:	20001570 	.word	0x20001570

0800bebc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d10a      	bne.n	800bee2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800becc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed0:	f383 8811 	msr	BASEPRI, r3
 800bed4:	f3bf 8f6f 	isb	sy
 800bed8:	f3bf 8f4f 	dsb	sy
 800bedc:	60fb      	str	r3, [r7, #12]
}
 800bede:	bf00      	nop
 800bee0:	e7fe      	b.n	800bee0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bee2:	4b07      	ldr	r3, [pc, #28]	; (800bf00 <vTaskPlaceOnEventList+0x44>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	3318      	adds	r3, #24
 800bee8:	4619      	mov	r1, r3
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f7fe fd81 	bl	800a9f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bef0:	2101      	movs	r1, #1
 800bef2:	6838      	ldr	r0, [r7, #0]
 800bef4:	f000 fa7c 	bl	800c3f0 <prvAddCurrentTaskToDelayedList>
}
 800bef8:	bf00      	nop
 800befa:	3710      	adds	r7, #16
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}
 800bf00:	20001570 	.word	0x20001570

0800bf04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b086      	sub	sp, #24
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	60f8      	str	r0, [r7, #12]
 800bf0c:	60b9      	str	r1, [r7, #8]
 800bf0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10a      	bne.n	800bf2c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bf16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf1a:	f383 8811 	msr	BASEPRI, r3
 800bf1e:	f3bf 8f6f 	isb	sy
 800bf22:	f3bf 8f4f 	dsb	sy
 800bf26:	617b      	str	r3, [r7, #20]
}
 800bf28:	bf00      	nop
 800bf2a:	e7fe      	b.n	800bf2a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bf2c:	4b0a      	ldr	r3, [pc, #40]	; (800bf58 <vTaskPlaceOnEventListRestricted+0x54>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	3318      	adds	r3, #24
 800bf32:	4619      	mov	r1, r3
 800bf34:	68f8      	ldr	r0, [r7, #12]
 800bf36:	f7fe fd38 	bl	800a9aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d002      	beq.n	800bf46 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bf40:	f04f 33ff 	mov.w	r3, #4294967295
 800bf44:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bf46:	6879      	ldr	r1, [r7, #4]
 800bf48:	68b8      	ldr	r0, [r7, #8]
 800bf4a:	f000 fa51 	bl	800c3f0 <prvAddCurrentTaskToDelayedList>
	}
 800bf4e:	bf00      	nop
 800bf50:	3718      	adds	r7, #24
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}
 800bf56:	bf00      	nop
 800bf58:	20001570 	.word	0x20001570

0800bf5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b086      	sub	sp, #24
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10a      	bne.n	800bf88 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bf72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf76:	f383 8811 	msr	BASEPRI, r3
 800bf7a:	f3bf 8f6f 	isb	sy
 800bf7e:	f3bf 8f4f 	dsb	sy
 800bf82:	60fb      	str	r3, [r7, #12]
}
 800bf84:	bf00      	nop
 800bf86:	e7fe      	b.n	800bf86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	3318      	adds	r3, #24
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7fe fd69 	bl	800aa64 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf92:	4b1e      	ldr	r3, [pc, #120]	; (800c00c <xTaskRemoveFromEventList+0xb0>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d11d      	bne.n	800bfd6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	3304      	adds	r3, #4
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7fe fd60 	bl	800aa64 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa8:	4b19      	ldr	r3, [pc, #100]	; (800c010 <xTaskRemoveFromEventList+0xb4>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	429a      	cmp	r2, r3
 800bfae:	d903      	bls.n	800bfb8 <xTaskRemoveFromEventList+0x5c>
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb4:	4a16      	ldr	r2, [pc, #88]	; (800c010 <xTaskRemoveFromEventList+0xb4>)
 800bfb6:	6013      	str	r3, [r2, #0]
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfbc:	4613      	mov	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	009b      	lsls	r3, r3, #2
 800bfc4:	4a13      	ldr	r2, [pc, #76]	; (800c014 <xTaskRemoveFromEventList+0xb8>)
 800bfc6:	441a      	add	r2, r3
 800bfc8:	693b      	ldr	r3, [r7, #16]
 800bfca:	3304      	adds	r3, #4
 800bfcc:	4619      	mov	r1, r3
 800bfce:	4610      	mov	r0, r2
 800bfd0:	f7fe fceb 	bl	800a9aa <vListInsertEnd>
 800bfd4:	e005      	b.n	800bfe2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	3318      	adds	r3, #24
 800bfda:	4619      	mov	r1, r3
 800bfdc:	480e      	ldr	r0, [pc, #56]	; (800c018 <xTaskRemoveFromEventList+0xbc>)
 800bfde:	f7fe fce4 	bl	800a9aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfe6:	4b0d      	ldr	r3, [pc, #52]	; (800c01c <xTaskRemoveFromEventList+0xc0>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d905      	bls.n	800bffc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bff0:	2301      	movs	r3, #1
 800bff2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bff4:	4b0a      	ldr	r3, [pc, #40]	; (800c020 <xTaskRemoveFromEventList+0xc4>)
 800bff6:	2201      	movs	r2, #1
 800bff8:	601a      	str	r2, [r3, #0]
 800bffa:	e001      	b.n	800c000 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bffc:	2300      	movs	r3, #0
 800bffe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c000:	697b      	ldr	r3, [r7, #20]
}
 800c002:	4618      	mov	r0, r3
 800c004:	3718      	adds	r7, #24
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	20001a6c 	.word	0x20001a6c
 800c010:	20001a4c 	.word	0x20001a4c
 800c014:	20001574 	.word	0x20001574
 800c018:	20001a04 	.word	0x20001a04
 800c01c:	20001570 	.word	0x20001570
 800c020:	20001a58 	.word	0x20001a58

0800c024 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c024:	b480      	push	{r7}
 800c026:	b083      	sub	sp, #12
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c02c:	4b06      	ldr	r3, [pc, #24]	; (800c048 <vTaskInternalSetTimeOutState+0x24>)
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c034:	4b05      	ldr	r3, [pc, #20]	; (800c04c <vTaskInternalSetTimeOutState+0x28>)
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	605a      	str	r2, [r3, #4]
}
 800c03c:	bf00      	nop
 800c03e:	370c      	adds	r7, #12
 800c040:	46bd      	mov	sp, r7
 800c042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c046:	4770      	bx	lr
 800c048:	20001a5c 	.word	0x20001a5c
 800c04c:	20001a48 	.word	0x20001a48

0800c050 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b088      	sub	sp, #32
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d10a      	bne.n	800c076 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c064:	f383 8811 	msr	BASEPRI, r3
 800c068:	f3bf 8f6f 	isb	sy
 800c06c:	f3bf 8f4f 	dsb	sy
 800c070:	613b      	str	r3, [r7, #16]
}
 800c072:	bf00      	nop
 800c074:	e7fe      	b.n	800c074 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d10a      	bne.n	800c092 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c080:	f383 8811 	msr	BASEPRI, r3
 800c084:	f3bf 8f6f 	isb	sy
 800c088:	f3bf 8f4f 	dsb	sy
 800c08c:	60fb      	str	r3, [r7, #12]
}
 800c08e:	bf00      	nop
 800c090:	e7fe      	b.n	800c090 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c092:	f000 fe7f 	bl	800cd94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c096:	4b1d      	ldr	r3, [pc, #116]	; (800c10c <xTaskCheckForTimeOut+0xbc>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	69ba      	ldr	r2, [r7, #24]
 800c0a2:	1ad3      	subs	r3, r2, r3
 800c0a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ae:	d102      	bne.n	800c0b6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	61fb      	str	r3, [r7, #28]
 800c0b4:	e023      	b.n	800c0fe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	4b15      	ldr	r3, [pc, #84]	; (800c110 <xTaskCheckForTimeOut+0xc0>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d007      	beq.n	800c0d2 <xTaskCheckForTimeOut+0x82>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	685b      	ldr	r3, [r3, #4]
 800c0c6:	69ba      	ldr	r2, [r7, #24]
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d302      	bcc.n	800c0d2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	61fb      	str	r3, [r7, #28]
 800c0d0:	e015      	b.n	800c0fe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	697a      	ldr	r2, [r7, #20]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d20b      	bcs.n	800c0f4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	681a      	ldr	r2, [r3, #0]
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	1ad2      	subs	r2, r2, r3
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f7ff ff9b 	bl	800c024 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	61fb      	str	r3, [r7, #28]
 800c0f2:	e004      	b.n	800c0fe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c0fe:	f000 fe79 	bl	800cdf4 <vPortExitCritical>

	return xReturn;
 800c102:	69fb      	ldr	r3, [r7, #28]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3720      	adds	r7, #32
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	20001a48 	.word	0x20001a48
 800c110:	20001a5c 	.word	0x20001a5c

0800c114 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c114:	b480      	push	{r7}
 800c116:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c118:	4b03      	ldr	r3, [pc, #12]	; (800c128 <vTaskMissedYield+0x14>)
 800c11a:	2201      	movs	r2, #1
 800c11c:	601a      	str	r2, [r3, #0]
}
 800c11e:	bf00      	nop
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr
 800c128:	20001a58 	.word	0x20001a58

0800c12c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c134:	f000 f852 	bl	800c1dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c138:	4b06      	ldr	r3, [pc, #24]	; (800c154 <prvIdleTask+0x28>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d9f9      	bls.n	800c134 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c140:	4b05      	ldr	r3, [pc, #20]	; (800c158 <prvIdleTask+0x2c>)
 800c142:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c146:	601a      	str	r2, [r3, #0]
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c150:	e7f0      	b.n	800c134 <prvIdleTask+0x8>
 800c152:	bf00      	nop
 800c154:	20001574 	.word	0x20001574
 800c158:	e000ed04 	.word	0xe000ed04

0800c15c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b082      	sub	sp, #8
 800c160:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c162:	2300      	movs	r3, #0
 800c164:	607b      	str	r3, [r7, #4]
 800c166:	e00c      	b.n	800c182 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c168:	687a      	ldr	r2, [r7, #4]
 800c16a:	4613      	mov	r3, r2
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	4413      	add	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	4a12      	ldr	r2, [pc, #72]	; (800c1bc <prvInitialiseTaskLists+0x60>)
 800c174:	4413      	add	r3, r2
 800c176:	4618      	mov	r0, r3
 800c178:	f7fe fbea 	bl	800a950 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	3301      	adds	r3, #1
 800c180:	607b      	str	r3, [r7, #4]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2b37      	cmp	r3, #55	; 0x37
 800c186:	d9ef      	bls.n	800c168 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c188:	480d      	ldr	r0, [pc, #52]	; (800c1c0 <prvInitialiseTaskLists+0x64>)
 800c18a:	f7fe fbe1 	bl	800a950 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c18e:	480d      	ldr	r0, [pc, #52]	; (800c1c4 <prvInitialiseTaskLists+0x68>)
 800c190:	f7fe fbde 	bl	800a950 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c194:	480c      	ldr	r0, [pc, #48]	; (800c1c8 <prvInitialiseTaskLists+0x6c>)
 800c196:	f7fe fbdb 	bl	800a950 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c19a:	480c      	ldr	r0, [pc, #48]	; (800c1cc <prvInitialiseTaskLists+0x70>)
 800c19c:	f7fe fbd8 	bl	800a950 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c1a0:	480b      	ldr	r0, [pc, #44]	; (800c1d0 <prvInitialiseTaskLists+0x74>)
 800c1a2:	f7fe fbd5 	bl	800a950 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c1a6:	4b0b      	ldr	r3, [pc, #44]	; (800c1d4 <prvInitialiseTaskLists+0x78>)
 800c1a8:	4a05      	ldr	r2, [pc, #20]	; (800c1c0 <prvInitialiseTaskLists+0x64>)
 800c1aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c1ac:	4b0a      	ldr	r3, [pc, #40]	; (800c1d8 <prvInitialiseTaskLists+0x7c>)
 800c1ae:	4a05      	ldr	r2, [pc, #20]	; (800c1c4 <prvInitialiseTaskLists+0x68>)
 800c1b0:	601a      	str	r2, [r3, #0]
}
 800c1b2:	bf00      	nop
 800c1b4:	3708      	adds	r7, #8
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	bf00      	nop
 800c1bc:	20001574 	.word	0x20001574
 800c1c0:	200019d4 	.word	0x200019d4
 800c1c4:	200019e8 	.word	0x200019e8
 800c1c8:	20001a04 	.word	0x20001a04
 800c1cc:	20001a18 	.word	0x20001a18
 800c1d0:	20001a30 	.word	0x20001a30
 800c1d4:	200019fc 	.word	0x200019fc
 800c1d8:	20001a00 	.word	0x20001a00

0800c1dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b082      	sub	sp, #8
 800c1e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c1e2:	e019      	b.n	800c218 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c1e4:	f000 fdd6 	bl	800cd94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1e8:	4b10      	ldr	r3, [pc, #64]	; (800c22c <prvCheckTasksWaitingTermination+0x50>)
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	3304      	adds	r3, #4
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f7fe fc35 	bl	800aa64 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c1fa:	4b0d      	ldr	r3, [pc, #52]	; (800c230 <prvCheckTasksWaitingTermination+0x54>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	3b01      	subs	r3, #1
 800c200:	4a0b      	ldr	r2, [pc, #44]	; (800c230 <prvCheckTasksWaitingTermination+0x54>)
 800c202:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c204:	4b0b      	ldr	r3, [pc, #44]	; (800c234 <prvCheckTasksWaitingTermination+0x58>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	3b01      	subs	r3, #1
 800c20a:	4a0a      	ldr	r2, [pc, #40]	; (800c234 <prvCheckTasksWaitingTermination+0x58>)
 800c20c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c20e:	f000 fdf1 	bl	800cdf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f000 f810 	bl	800c238 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c218:	4b06      	ldr	r3, [pc, #24]	; (800c234 <prvCheckTasksWaitingTermination+0x58>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1e1      	bne.n	800c1e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c220:	bf00      	nop
 800c222:	bf00      	nop
 800c224:	3708      	adds	r7, #8
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	20001a18 	.word	0x20001a18
 800c230:	20001a44 	.word	0x20001a44
 800c234:	20001a2c 	.word	0x20001a2c

0800c238 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c246:	2b00      	cmp	r3, #0
 800c248:	d108      	bne.n	800c25c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c24e:	4618      	mov	r0, r3
 800c250:	f000 ff8e 	bl	800d170 <vPortFree>
				vPortFree( pxTCB );
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 ff8b 	bl	800d170 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c25a:	e018      	b.n	800c28e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c262:	2b01      	cmp	r3, #1
 800c264:	d103      	bne.n	800c26e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 ff82 	bl	800d170 <vPortFree>
	}
 800c26c:	e00f      	b.n	800c28e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c274:	2b02      	cmp	r3, #2
 800c276:	d00a      	beq.n	800c28e <prvDeleteTCB+0x56>
	__asm volatile
 800c278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c27c:	f383 8811 	msr	BASEPRI, r3
 800c280:	f3bf 8f6f 	isb	sy
 800c284:	f3bf 8f4f 	dsb	sy
 800c288:	60fb      	str	r3, [r7, #12]
}
 800c28a:	bf00      	nop
 800c28c:	e7fe      	b.n	800c28c <prvDeleteTCB+0x54>
	}
 800c28e:	bf00      	nop
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
	...

0800c298 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c29e:	4b0c      	ldr	r3, [pc, #48]	; (800c2d0 <prvResetNextTaskUnblockTime+0x38>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d104      	bne.n	800c2b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c2a8:	4b0a      	ldr	r3, [pc, #40]	; (800c2d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c2aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c2b0:	e008      	b.n	800c2c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2b2:	4b07      	ldr	r3, [pc, #28]	; (800c2d0 <prvResetNextTaskUnblockTime+0x38>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	685b      	ldr	r3, [r3, #4]
 800c2c0:	4a04      	ldr	r2, [pc, #16]	; (800c2d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c2c2:	6013      	str	r3, [r2, #0]
}
 800c2c4:	bf00      	nop
 800c2c6:	370c      	adds	r7, #12
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr
 800c2d0:	200019fc 	.word	0x200019fc
 800c2d4:	20001a64 	.word	0x20001a64

0800c2d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c2de:	4b0b      	ldr	r3, [pc, #44]	; (800c30c <xTaskGetSchedulerState+0x34>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d102      	bne.n	800c2ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	607b      	str	r3, [r7, #4]
 800c2ea:	e008      	b.n	800c2fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2ec:	4b08      	ldr	r3, [pc, #32]	; (800c310 <xTaskGetSchedulerState+0x38>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d102      	bne.n	800c2fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c2f4:	2302      	movs	r3, #2
 800c2f6:	607b      	str	r3, [r7, #4]
 800c2f8:	e001      	b.n	800c2fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c2fe:	687b      	ldr	r3, [r7, #4]
	}
 800c300:	4618      	mov	r0, r3
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr
 800c30c:	20001a50 	.word	0x20001a50
 800c310:	20001a6c 	.word	0x20001a6c

0800c314 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c314:	b580      	push	{r7, lr}
 800c316:	b086      	sub	sp, #24
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c320:	2300      	movs	r3, #0
 800c322:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d056      	beq.n	800c3d8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c32a:	4b2e      	ldr	r3, [pc, #184]	; (800c3e4 <xTaskPriorityDisinherit+0xd0>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	693a      	ldr	r2, [r7, #16]
 800c330:	429a      	cmp	r2, r3
 800c332:	d00a      	beq.n	800c34a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c338:	f383 8811 	msr	BASEPRI, r3
 800c33c:	f3bf 8f6f 	isb	sy
 800c340:	f3bf 8f4f 	dsb	sy
 800c344:	60fb      	str	r3, [r7, #12]
}
 800c346:	bf00      	nop
 800c348:	e7fe      	b.n	800c348 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d10a      	bne.n	800c368 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c356:	f383 8811 	msr	BASEPRI, r3
 800c35a:	f3bf 8f6f 	isb	sy
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	60bb      	str	r3, [r7, #8]
}
 800c364:	bf00      	nop
 800c366:	e7fe      	b.n	800c366 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c36c:	1e5a      	subs	r2, r3, #1
 800c36e:	693b      	ldr	r3, [r7, #16]
 800c370:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d02c      	beq.n	800c3d8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c382:	2b00      	cmp	r3, #0
 800c384:	d128      	bne.n	800c3d8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	3304      	adds	r3, #4
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7fe fb6a 	bl	800aa64 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c390:	693b      	ldr	r3, [r7, #16]
 800c392:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c39c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3a8:	4b0f      	ldr	r3, [pc, #60]	; (800c3e8 <xTaskPriorityDisinherit+0xd4>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	d903      	bls.n	800c3b8 <xTaskPriorityDisinherit+0xa4>
 800c3b0:	693b      	ldr	r3, [r7, #16]
 800c3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3b4:	4a0c      	ldr	r2, [pc, #48]	; (800c3e8 <xTaskPriorityDisinherit+0xd4>)
 800c3b6:	6013      	str	r3, [r2, #0]
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3bc:	4613      	mov	r3, r2
 800c3be:	009b      	lsls	r3, r3, #2
 800c3c0:	4413      	add	r3, r2
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	4a09      	ldr	r2, [pc, #36]	; (800c3ec <xTaskPriorityDisinherit+0xd8>)
 800c3c6:	441a      	add	r2, r3
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	3304      	adds	r3, #4
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	4610      	mov	r0, r2
 800c3d0:	f7fe faeb 	bl	800a9aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c3d8:	697b      	ldr	r3, [r7, #20]
	}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3718      	adds	r7, #24
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	20001570 	.word	0x20001570
 800c3e8:	20001a4c 	.word	0x20001a4c
 800c3ec:	20001574 	.word	0x20001574

0800c3f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c3fa:	4b21      	ldr	r3, [pc, #132]	; (800c480 <prvAddCurrentTaskToDelayedList+0x90>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c400:	4b20      	ldr	r3, [pc, #128]	; (800c484 <prvAddCurrentTaskToDelayedList+0x94>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	3304      	adds	r3, #4
 800c406:	4618      	mov	r0, r3
 800c408:	f7fe fb2c 	bl	800aa64 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c412:	d10a      	bne.n	800c42a <prvAddCurrentTaskToDelayedList+0x3a>
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d007      	beq.n	800c42a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c41a:	4b1a      	ldr	r3, [pc, #104]	; (800c484 <prvAddCurrentTaskToDelayedList+0x94>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	3304      	adds	r3, #4
 800c420:	4619      	mov	r1, r3
 800c422:	4819      	ldr	r0, [pc, #100]	; (800c488 <prvAddCurrentTaskToDelayedList+0x98>)
 800c424:	f7fe fac1 	bl	800a9aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c428:	e026      	b.n	800c478 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c42a:	68fa      	ldr	r2, [r7, #12]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	4413      	add	r3, r2
 800c430:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c432:	4b14      	ldr	r3, [pc, #80]	; (800c484 <prvAddCurrentTaskToDelayedList+0x94>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	68ba      	ldr	r2, [r7, #8]
 800c438:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d209      	bcs.n	800c456 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c442:	4b12      	ldr	r3, [pc, #72]	; (800c48c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	4b0f      	ldr	r3, [pc, #60]	; (800c484 <prvAddCurrentTaskToDelayedList+0x94>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	3304      	adds	r3, #4
 800c44c:	4619      	mov	r1, r3
 800c44e:	4610      	mov	r0, r2
 800c450:	f7fe facf 	bl	800a9f2 <vListInsert>
}
 800c454:	e010      	b.n	800c478 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c456:	4b0e      	ldr	r3, [pc, #56]	; (800c490 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c458:	681a      	ldr	r2, [r3, #0]
 800c45a:	4b0a      	ldr	r3, [pc, #40]	; (800c484 <prvAddCurrentTaskToDelayedList+0x94>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	3304      	adds	r3, #4
 800c460:	4619      	mov	r1, r3
 800c462:	4610      	mov	r0, r2
 800c464:	f7fe fac5 	bl	800a9f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c468:	4b0a      	ldr	r3, [pc, #40]	; (800c494 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	68ba      	ldr	r2, [r7, #8]
 800c46e:	429a      	cmp	r2, r3
 800c470:	d202      	bcs.n	800c478 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c472:	4a08      	ldr	r2, [pc, #32]	; (800c494 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	6013      	str	r3, [r2, #0]
}
 800c478:	bf00      	nop
 800c47a:	3710      	adds	r7, #16
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	20001a48 	.word	0x20001a48
 800c484:	20001570 	.word	0x20001570
 800c488:	20001a30 	.word	0x20001a30
 800c48c:	20001a00 	.word	0x20001a00
 800c490:	200019fc 	.word	0x200019fc
 800c494:	20001a64 	.word	0x20001a64

0800c498 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b08a      	sub	sp, #40	; 0x28
 800c49c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c4a2:	f000 fb07 	bl	800cab4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c4a6:	4b1c      	ldr	r3, [pc, #112]	; (800c518 <xTimerCreateTimerTask+0x80>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d021      	beq.n	800c4f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c4b6:	1d3a      	adds	r2, r7, #4
 800c4b8:	f107 0108 	add.w	r1, r7, #8
 800c4bc:	f107 030c 	add.w	r3, r7, #12
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7fe fa2b 	bl	800a91c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c4c6:	6879      	ldr	r1, [r7, #4]
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	68fa      	ldr	r2, [r7, #12]
 800c4cc:	9202      	str	r2, [sp, #8]
 800c4ce:	9301      	str	r3, [sp, #4]
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	9300      	str	r3, [sp, #0]
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	460a      	mov	r2, r1
 800c4d8:	4910      	ldr	r1, [pc, #64]	; (800c51c <xTimerCreateTimerTask+0x84>)
 800c4da:	4811      	ldr	r0, [pc, #68]	; (800c520 <xTimerCreateTimerTask+0x88>)
 800c4dc:	f7fe ffd8 	bl	800b490 <xTaskCreateStatic>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	4a10      	ldr	r2, [pc, #64]	; (800c524 <xTimerCreateTimerTask+0x8c>)
 800c4e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c4e6:	4b0f      	ldr	r3, [pc, #60]	; (800c524 <xTimerCreateTimerTask+0x8c>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d001      	beq.n	800c4f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d10a      	bne.n	800c50e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4fc:	f383 8811 	msr	BASEPRI, r3
 800c500:	f3bf 8f6f 	isb	sy
 800c504:	f3bf 8f4f 	dsb	sy
 800c508:	613b      	str	r3, [r7, #16]
}
 800c50a:	bf00      	nop
 800c50c:	e7fe      	b.n	800c50c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c50e:	697b      	ldr	r3, [r7, #20]
}
 800c510:	4618      	mov	r0, r3
 800c512:	3718      	adds	r7, #24
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	20001aa0 	.word	0x20001aa0
 800c51c:	0800eab0 	.word	0x0800eab0
 800c520:	0800c65d 	.word	0x0800c65d
 800c524:	20001aa4 	.word	0x20001aa4

0800c528 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b08a      	sub	sp, #40	; 0x28
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	60f8      	str	r0, [r7, #12]
 800c530:	60b9      	str	r1, [r7, #8]
 800c532:	607a      	str	r2, [r7, #4]
 800c534:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c536:	2300      	movs	r3, #0
 800c538:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d10a      	bne.n	800c556 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c544:	f383 8811 	msr	BASEPRI, r3
 800c548:	f3bf 8f6f 	isb	sy
 800c54c:	f3bf 8f4f 	dsb	sy
 800c550:	623b      	str	r3, [r7, #32]
}
 800c552:	bf00      	nop
 800c554:	e7fe      	b.n	800c554 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c556:	4b1a      	ldr	r3, [pc, #104]	; (800c5c0 <xTimerGenericCommand+0x98>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d02a      	beq.n	800c5b4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	2b05      	cmp	r3, #5
 800c56e:	dc18      	bgt.n	800c5a2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c570:	f7ff feb2 	bl	800c2d8 <xTaskGetSchedulerState>
 800c574:	4603      	mov	r3, r0
 800c576:	2b02      	cmp	r3, #2
 800c578:	d109      	bne.n	800c58e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c57a:	4b11      	ldr	r3, [pc, #68]	; (800c5c0 <xTimerGenericCommand+0x98>)
 800c57c:	6818      	ldr	r0, [r3, #0]
 800c57e:	f107 0110 	add.w	r1, r7, #16
 800c582:	2300      	movs	r3, #0
 800c584:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c586:	f7fe fb9b 	bl	800acc0 <xQueueGenericSend>
 800c58a:	6278      	str	r0, [r7, #36]	; 0x24
 800c58c:	e012      	b.n	800c5b4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c58e:	4b0c      	ldr	r3, [pc, #48]	; (800c5c0 <xTimerGenericCommand+0x98>)
 800c590:	6818      	ldr	r0, [r3, #0]
 800c592:	f107 0110 	add.w	r1, r7, #16
 800c596:	2300      	movs	r3, #0
 800c598:	2200      	movs	r2, #0
 800c59a:	f7fe fb91 	bl	800acc0 <xQueueGenericSend>
 800c59e:	6278      	str	r0, [r7, #36]	; 0x24
 800c5a0:	e008      	b.n	800c5b4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c5a2:	4b07      	ldr	r3, [pc, #28]	; (800c5c0 <xTimerGenericCommand+0x98>)
 800c5a4:	6818      	ldr	r0, [r3, #0]
 800c5a6:	f107 0110 	add.w	r1, r7, #16
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	683a      	ldr	r2, [r7, #0]
 800c5ae:	f7fe fc85 	bl	800aebc <xQueueGenericSendFromISR>
 800c5b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3728      	adds	r7, #40	; 0x28
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	20001aa0 	.word	0x20001aa0

0800c5c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b088      	sub	sp, #32
 800c5c8:	af02      	add	r7, sp, #8
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5ce:	4b22      	ldr	r3, [pc, #136]	; (800c658 <prvProcessExpiredTimer+0x94>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68db      	ldr	r3, [r3, #12]
 800c5d4:	68db      	ldr	r3, [r3, #12]
 800c5d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	3304      	adds	r3, #4
 800c5dc:	4618      	mov	r0, r3
 800c5de:	f7fe fa41 	bl	800aa64 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c5e2:	697b      	ldr	r3, [r7, #20]
 800c5e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5e8:	f003 0304 	and.w	r3, r3, #4
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d022      	beq.n	800c636 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	699a      	ldr	r2, [r3, #24]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	18d1      	adds	r1, r2, r3
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	683a      	ldr	r2, [r7, #0]
 800c5fc:	6978      	ldr	r0, [r7, #20]
 800c5fe:	f000 f8d1 	bl	800c7a4 <prvInsertTimerInActiveList>
 800c602:	4603      	mov	r3, r0
 800c604:	2b00      	cmp	r3, #0
 800c606:	d01f      	beq.n	800c648 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c608:	2300      	movs	r3, #0
 800c60a:	9300      	str	r3, [sp, #0]
 800c60c:	2300      	movs	r3, #0
 800c60e:	687a      	ldr	r2, [r7, #4]
 800c610:	2100      	movs	r1, #0
 800c612:	6978      	ldr	r0, [r7, #20]
 800c614:	f7ff ff88 	bl	800c528 <xTimerGenericCommand>
 800c618:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d113      	bne.n	800c648 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c624:	f383 8811 	msr	BASEPRI, r3
 800c628:	f3bf 8f6f 	isb	sy
 800c62c:	f3bf 8f4f 	dsb	sy
 800c630:	60fb      	str	r3, [r7, #12]
}
 800c632:	bf00      	nop
 800c634:	e7fe      	b.n	800c634 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c63c:	f023 0301 	bic.w	r3, r3, #1
 800c640:	b2da      	uxtb	r2, r3
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	6a1b      	ldr	r3, [r3, #32]
 800c64c:	6978      	ldr	r0, [r7, #20]
 800c64e:	4798      	blx	r3
}
 800c650:	bf00      	nop
 800c652:	3718      	adds	r7, #24
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	20001a98 	.word	0x20001a98

0800c65c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b084      	sub	sp, #16
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c664:	f107 0308 	add.w	r3, r7, #8
 800c668:	4618      	mov	r0, r3
 800c66a:	f000 f857 	bl	800c71c <prvGetNextExpireTime>
 800c66e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	4619      	mov	r1, r3
 800c674:	68f8      	ldr	r0, [r7, #12]
 800c676:	f000 f803 	bl	800c680 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c67a:	f000 f8d5 	bl	800c828 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c67e:	e7f1      	b.n	800c664 <prvTimerTask+0x8>

0800c680 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c68a:	f7ff fa43 	bl	800bb14 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c68e:	f107 0308 	add.w	r3, r7, #8
 800c692:	4618      	mov	r0, r3
 800c694:	f000 f866 	bl	800c764 <prvSampleTimeNow>
 800c698:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d130      	bne.n	800c702 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d10a      	bne.n	800c6bc <prvProcessTimerOrBlockTask+0x3c>
 800c6a6:	687a      	ldr	r2, [r7, #4]
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d806      	bhi.n	800c6bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c6ae:	f7ff fa3f 	bl	800bb30 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c6b2:	68f9      	ldr	r1, [r7, #12]
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f7ff ff85 	bl	800c5c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c6ba:	e024      	b.n	800c706 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d008      	beq.n	800c6d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c6c2:	4b13      	ldr	r3, [pc, #76]	; (800c710 <prvProcessTimerOrBlockTask+0x90>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d101      	bne.n	800c6d0 <prvProcessTimerOrBlockTask+0x50>
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	e000      	b.n	800c6d2 <prvProcessTimerOrBlockTask+0x52>
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c6d4:	4b0f      	ldr	r3, [pc, #60]	; (800c714 <prvProcessTimerOrBlockTask+0x94>)
 800c6d6:	6818      	ldr	r0, [r3, #0]
 800c6d8:	687a      	ldr	r2, [r7, #4]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	1ad3      	subs	r3, r2, r3
 800c6de:	683a      	ldr	r2, [r7, #0]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	f7fe fea1 	bl	800b428 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c6e6:	f7ff fa23 	bl	800bb30 <xTaskResumeAll>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d10a      	bne.n	800c706 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c6f0:	4b09      	ldr	r3, [pc, #36]	; (800c718 <prvProcessTimerOrBlockTask+0x98>)
 800c6f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6f6:	601a      	str	r2, [r3, #0]
 800c6f8:	f3bf 8f4f 	dsb	sy
 800c6fc:	f3bf 8f6f 	isb	sy
}
 800c700:	e001      	b.n	800c706 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c702:	f7ff fa15 	bl	800bb30 <xTaskResumeAll>
}
 800c706:	bf00      	nop
 800c708:	3710      	adds	r7, #16
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	20001a9c 	.word	0x20001a9c
 800c714:	20001aa0 	.word	0x20001aa0
 800c718:	e000ed04 	.word	0xe000ed04

0800c71c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c71c:	b480      	push	{r7}
 800c71e:	b085      	sub	sp, #20
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c724:	4b0e      	ldr	r3, [pc, #56]	; (800c760 <prvGetNextExpireTime+0x44>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d101      	bne.n	800c732 <prvGetNextExpireTime+0x16>
 800c72e:	2201      	movs	r2, #1
 800c730:	e000      	b.n	800c734 <prvGetNextExpireTime+0x18>
 800c732:	2200      	movs	r2, #0
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d105      	bne.n	800c74c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c740:	4b07      	ldr	r3, [pc, #28]	; (800c760 <prvGetNextExpireTime+0x44>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68db      	ldr	r3, [r3, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	60fb      	str	r3, [r7, #12]
 800c74a:	e001      	b.n	800c750 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c74c:	2300      	movs	r3, #0
 800c74e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c750:	68fb      	ldr	r3, [r7, #12]
}
 800c752:	4618      	mov	r0, r3
 800c754:	3714      	adds	r7, #20
 800c756:	46bd      	mov	sp, r7
 800c758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75c:	4770      	bx	lr
 800c75e:	bf00      	nop
 800c760:	20001a98 	.word	0x20001a98

0800c764 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b084      	sub	sp, #16
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c76c:	f7ff fa7e 	bl	800bc6c <xTaskGetTickCount>
 800c770:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c772:	4b0b      	ldr	r3, [pc, #44]	; (800c7a0 <prvSampleTimeNow+0x3c>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68fa      	ldr	r2, [r7, #12]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d205      	bcs.n	800c788 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c77c:	f000 f936 	bl	800c9ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2201      	movs	r2, #1
 800c784:	601a      	str	r2, [r3, #0]
 800c786:	e002      	b.n	800c78e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2200      	movs	r2, #0
 800c78c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c78e:	4a04      	ldr	r2, [pc, #16]	; (800c7a0 <prvSampleTimeNow+0x3c>)
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c794:	68fb      	ldr	r3, [r7, #12]
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	20001aa8 	.word	0x20001aa8

0800c7a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b086      	sub	sp, #24
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	60f8      	str	r0, [r7, #12]
 800c7ac:	60b9      	str	r1, [r7, #8]
 800c7ae:	607a      	str	r2, [r7, #4]
 800c7b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	68ba      	ldr	r2, [r7, #8]
 800c7ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	68fa      	ldr	r2, [r7, #12]
 800c7c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c7c2:	68ba      	ldr	r2, [r7, #8]
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	429a      	cmp	r2, r3
 800c7c8:	d812      	bhi.n	800c7f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	1ad2      	subs	r2, r2, r3
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	699b      	ldr	r3, [r3, #24]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d302      	bcc.n	800c7de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	617b      	str	r3, [r7, #20]
 800c7dc:	e01b      	b.n	800c816 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c7de:	4b10      	ldr	r3, [pc, #64]	; (800c820 <prvInsertTimerInActiveList+0x7c>)
 800c7e0:	681a      	ldr	r2, [r3, #0]
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	3304      	adds	r3, #4
 800c7e6:	4619      	mov	r1, r3
 800c7e8:	4610      	mov	r0, r2
 800c7ea:	f7fe f902 	bl	800a9f2 <vListInsert>
 800c7ee:	e012      	b.n	800c816 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d206      	bcs.n	800c806 <prvInsertTimerInActiveList+0x62>
 800c7f8:	68ba      	ldr	r2, [r7, #8]
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d302      	bcc.n	800c806 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c800:	2301      	movs	r3, #1
 800c802:	617b      	str	r3, [r7, #20]
 800c804:	e007      	b.n	800c816 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c806:	4b07      	ldr	r3, [pc, #28]	; (800c824 <prvInsertTimerInActiveList+0x80>)
 800c808:	681a      	ldr	r2, [r3, #0]
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	3304      	adds	r3, #4
 800c80e:	4619      	mov	r1, r3
 800c810:	4610      	mov	r0, r2
 800c812:	f7fe f8ee 	bl	800a9f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c816:	697b      	ldr	r3, [r7, #20]
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3718      	adds	r7, #24
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}
 800c820:	20001a9c 	.word	0x20001a9c
 800c824:	20001a98 	.word	0x20001a98

0800c828 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b08e      	sub	sp, #56	; 0x38
 800c82c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c82e:	e0ca      	b.n	800c9c6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2b00      	cmp	r3, #0
 800c834:	da18      	bge.n	800c868 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c836:	1d3b      	adds	r3, r7, #4
 800c838:	3304      	adds	r3, #4
 800c83a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d10a      	bne.n	800c858 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c846:	f383 8811 	msr	BASEPRI, r3
 800c84a:	f3bf 8f6f 	isb	sy
 800c84e:	f3bf 8f4f 	dsb	sy
 800c852:	61fb      	str	r3, [r7, #28]
}
 800c854:	bf00      	nop
 800c856:	e7fe      	b.n	800c856 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c85e:	6850      	ldr	r0, [r2, #4]
 800c860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c862:	6892      	ldr	r2, [r2, #8]
 800c864:	4611      	mov	r1, r2
 800c866:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	f2c0 80aa 	blt.w	800c9c4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c876:	695b      	ldr	r3, [r3, #20]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d004      	beq.n	800c886 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c87e:	3304      	adds	r3, #4
 800c880:	4618      	mov	r0, r3
 800c882:	f7fe f8ef 	bl	800aa64 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c886:	463b      	mov	r3, r7
 800c888:	4618      	mov	r0, r3
 800c88a:	f7ff ff6b 	bl	800c764 <prvSampleTimeNow>
 800c88e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2b09      	cmp	r3, #9
 800c894:	f200 8097 	bhi.w	800c9c6 <prvProcessReceivedCommands+0x19e>
 800c898:	a201      	add	r2, pc, #4	; (adr r2, 800c8a0 <prvProcessReceivedCommands+0x78>)
 800c89a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c89e:	bf00      	nop
 800c8a0:	0800c8c9 	.word	0x0800c8c9
 800c8a4:	0800c8c9 	.word	0x0800c8c9
 800c8a8:	0800c8c9 	.word	0x0800c8c9
 800c8ac:	0800c93d 	.word	0x0800c93d
 800c8b0:	0800c951 	.word	0x0800c951
 800c8b4:	0800c99b 	.word	0x0800c99b
 800c8b8:	0800c8c9 	.word	0x0800c8c9
 800c8bc:	0800c8c9 	.word	0x0800c8c9
 800c8c0:	0800c93d 	.word	0x0800c93d
 800c8c4:	0800c951 	.word	0x0800c951
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8ce:	f043 0301 	orr.w	r3, r3, #1
 800c8d2:	b2da      	uxtb	r2, r3
 800c8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c8da:	68ba      	ldr	r2, [r7, #8]
 800c8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8de:	699b      	ldr	r3, [r3, #24]
 800c8e0:	18d1      	adds	r1, r2, r3
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c8e8:	f7ff ff5c 	bl	800c7a4 <prvInsertTimerInActiveList>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d069      	beq.n	800c9c6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f4:	6a1b      	ldr	r3, [r3, #32]
 800c8f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c8f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c900:	f003 0304 	and.w	r3, r3, #4
 800c904:	2b00      	cmp	r3, #0
 800c906:	d05e      	beq.n	800c9c6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c908:	68ba      	ldr	r2, [r7, #8]
 800c90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90c:	699b      	ldr	r3, [r3, #24]
 800c90e:	441a      	add	r2, r3
 800c910:	2300      	movs	r3, #0
 800c912:	9300      	str	r3, [sp, #0]
 800c914:	2300      	movs	r3, #0
 800c916:	2100      	movs	r1, #0
 800c918:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c91a:	f7ff fe05 	bl	800c528 <xTimerGenericCommand>
 800c91e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c920:	6a3b      	ldr	r3, [r7, #32]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d14f      	bne.n	800c9c6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92a:	f383 8811 	msr	BASEPRI, r3
 800c92e:	f3bf 8f6f 	isb	sy
 800c932:	f3bf 8f4f 	dsb	sy
 800c936:	61bb      	str	r3, [r7, #24]
}
 800c938:	bf00      	nop
 800c93a:	e7fe      	b.n	800c93a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c942:	f023 0301 	bic.w	r3, r3, #1
 800c946:	b2da      	uxtb	r2, r3
 800c948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c94a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c94e:	e03a      	b.n	800c9c6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c952:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c956:	f043 0301 	orr.w	r3, r3, #1
 800c95a:	b2da      	uxtb	r2, r3
 800c95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c95e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c962:	68ba      	ldr	r2, [r7, #8]
 800c964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c966:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	699b      	ldr	r3, [r3, #24]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d10a      	bne.n	800c986 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c974:	f383 8811 	msr	BASEPRI, r3
 800c978:	f3bf 8f6f 	isb	sy
 800c97c:	f3bf 8f4f 	dsb	sy
 800c980:	617b      	str	r3, [r7, #20]
}
 800c982:	bf00      	nop
 800c984:	e7fe      	b.n	800c984 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c988:	699a      	ldr	r2, [r3, #24]
 800c98a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c98c:	18d1      	adds	r1, r2, r3
 800c98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c992:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c994:	f7ff ff06 	bl	800c7a4 <prvInsertTimerInActiveList>
					break;
 800c998:	e015      	b.n	800c9c6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c99c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9a0:	f003 0302 	and.w	r3, r3, #2
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d103      	bne.n	800c9b0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c9a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9aa:	f000 fbe1 	bl	800d170 <vPortFree>
 800c9ae:	e00a      	b.n	800c9c6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9b6:	f023 0301 	bic.w	r3, r3, #1
 800c9ba:	b2da      	uxtb	r2, r3
 800c9bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c9c2:	e000      	b.n	800c9c6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c9c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c9c6:	4b08      	ldr	r3, [pc, #32]	; (800c9e8 <prvProcessReceivedCommands+0x1c0>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	1d39      	adds	r1, r7, #4
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	f7fe fb10 	bl	800aff4 <xQueueReceive>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	f47f af2a 	bne.w	800c830 <prvProcessReceivedCommands+0x8>
	}
}
 800c9dc:	bf00      	nop
 800c9de:	bf00      	nop
 800c9e0:	3730      	adds	r7, #48	; 0x30
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	20001aa0 	.word	0x20001aa0

0800c9ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b088      	sub	sp, #32
 800c9f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c9f2:	e048      	b.n	800ca86 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c9f4:	4b2d      	ldr	r3, [pc, #180]	; (800caac <prvSwitchTimerLists+0xc0>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	68db      	ldr	r3, [r3, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9fe:	4b2b      	ldr	r3, [pc, #172]	; (800caac <prvSwitchTimerLists+0xc0>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	68db      	ldr	r3, [r3, #12]
 800ca04:	68db      	ldr	r3, [r3, #12]
 800ca06:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	3304      	adds	r3, #4
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f7fe f829 	bl	800aa64 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6a1b      	ldr	r3, [r3, #32]
 800ca16:	68f8      	ldr	r0, [r7, #12]
 800ca18:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca20:	f003 0304 	and.w	r3, r3, #4
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d02e      	beq.n	800ca86 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	699b      	ldr	r3, [r3, #24]
 800ca2c:	693a      	ldr	r2, [r7, #16]
 800ca2e:	4413      	add	r3, r2
 800ca30:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca32:	68ba      	ldr	r2, [r7, #8]
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d90e      	bls.n	800ca58 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	68ba      	ldr	r2, [r7, #8]
 800ca3e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca46:	4b19      	ldr	r3, [pc, #100]	; (800caac <prvSwitchTimerLists+0xc0>)
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	3304      	adds	r3, #4
 800ca4e:	4619      	mov	r1, r3
 800ca50:	4610      	mov	r0, r2
 800ca52:	f7fd ffce 	bl	800a9f2 <vListInsert>
 800ca56:	e016      	b.n	800ca86 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca58:	2300      	movs	r3, #0
 800ca5a:	9300      	str	r3, [sp, #0]
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	693a      	ldr	r2, [r7, #16]
 800ca60:	2100      	movs	r1, #0
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	f7ff fd60 	bl	800c528 <xTimerGenericCommand>
 800ca68:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d10a      	bne.n	800ca86 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	603b      	str	r3, [r7, #0]
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca86:	4b09      	ldr	r3, [pc, #36]	; (800caac <prvSwitchTimerLists+0xc0>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d1b1      	bne.n	800c9f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ca90:	4b06      	ldr	r3, [pc, #24]	; (800caac <prvSwitchTimerLists+0xc0>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ca96:	4b06      	ldr	r3, [pc, #24]	; (800cab0 <prvSwitchTimerLists+0xc4>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	4a04      	ldr	r2, [pc, #16]	; (800caac <prvSwitchTimerLists+0xc0>)
 800ca9c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ca9e:	4a04      	ldr	r2, [pc, #16]	; (800cab0 <prvSwitchTimerLists+0xc4>)
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	6013      	str	r3, [r2, #0]
}
 800caa4:	bf00      	nop
 800caa6:	3718      	adds	r7, #24
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	20001a98 	.word	0x20001a98
 800cab0:	20001a9c 	.word	0x20001a9c

0800cab4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800caba:	f000 f96b 	bl	800cd94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cabe:	4b15      	ldr	r3, [pc, #84]	; (800cb14 <prvCheckForValidListAndQueue+0x60>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d120      	bne.n	800cb08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cac6:	4814      	ldr	r0, [pc, #80]	; (800cb18 <prvCheckForValidListAndQueue+0x64>)
 800cac8:	f7fd ff42 	bl	800a950 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cacc:	4813      	ldr	r0, [pc, #76]	; (800cb1c <prvCheckForValidListAndQueue+0x68>)
 800cace:	f7fd ff3f 	bl	800a950 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cad2:	4b13      	ldr	r3, [pc, #76]	; (800cb20 <prvCheckForValidListAndQueue+0x6c>)
 800cad4:	4a10      	ldr	r2, [pc, #64]	; (800cb18 <prvCheckForValidListAndQueue+0x64>)
 800cad6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cad8:	4b12      	ldr	r3, [pc, #72]	; (800cb24 <prvCheckForValidListAndQueue+0x70>)
 800cada:	4a10      	ldr	r2, [pc, #64]	; (800cb1c <prvCheckForValidListAndQueue+0x68>)
 800cadc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cade:	2300      	movs	r3, #0
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	4b11      	ldr	r3, [pc, #68]	; (800cb28 <prvCheckForValidListAndQueue+0x74>)
 800cae4:	4a11      	ldr	r2, [pc, #68]	; (800cb2c <prvCheckForValidListAndQueue+0x78>)
 800cae6:	2110      	movs	r1, #16
 800cae8:	200a      	movs	r0, #10
 800caea:	f7fe f84d 	bl	800ab88 <xQueueGenericCreateStatic>
 800caee:	4603      	mov	r3, r0
 800caf0:	4a08      	ldr	r2, [pc, #32]	; (800cb14 <prvCheckForValidListAndQueue+0x60>)
 800caf2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800caf4:	4b07      	ldr	r3, [pc, #28]	; (800cb14 <prvCheckForValidListAndQueue+0x60>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d005      	beq.n	800cb08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cafc:	4b05      	ldr	r3, [pc, #20]	; (800cb14 <prvCheckForValidListAndQueue+0x60>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	490b      	ldr	r1, [pc, #44]	; (800cb30 <prvCheckForValidListAndQueue+0x7c>)
 800cb02:	4618      	mov	r0, r3
 800cb04:	f7fe fc66 	bl	800b3d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb08:	f000 f974 	bl	800cdf4 <vPortExitCritical>
}
 800cb0c:	bf00      	nop
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}
 800cb12:	bf00      	nop
 800cb14:	20001aa0 	.word	0x20001aa0
 800cb18:	20001a70 	.word	0x20001a70
 800cb1c:	20001a84 	.word	0x20001a84
 800cb20:	20001a98 	.word	0x20001a98
 800cb24:	20001a9c 	.word	0x20001a9c
 800cb28:	20001b4c 	.word	0x20001b4c
 800cb2c:	20001aac 	.word	0x20001aac
 800cb30:	0800eab8 	.word	0x0800eab8

0800cb34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cb34:	b480      	push	{r7}
 800cb36:	b085      	sub	sp, #20
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	3b04      	subs	r3, #4
 800cb44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cb4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	3b04      	subs	r3, #4
 800cb52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	f023 0201 	bic.w	r2, r3, #1
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	3b04      	subs	r3, #4
 800cb62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cb64:	4a0c      	ldr	r2, [pc, #48]	; (800cb98 <pxPortInitialiseStack+0x64>)
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	3b14      	subs	r3, #20
 800cb6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	3b04      	subs	r3, #4
 800cb7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f06f 0202 	mvn.w	r2, #2
 800cb82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	3b20      	subs	r3, #32
 800cb88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3714      	adds	r7, #20
 800cb90:	46bd      	mov	sp, r7
 800cb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb96:	4770      	bx	lr
 800cb98:	0800cb9d 	.word	0x0800cb9d

0800cb9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b085      	sub	sp, #20
 800cba0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cba2:	2300      	movs	r3, #0
 800cba4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cba6:	4b12      	ldr	r3, [pc, #72]	; (800cbf0 <prvTaskExitError+0x54>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbae:	d00a      	beq.n	800cbc6 <prvTaskExitError+0x2a>
	__asm volatile
 800cbb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb4:	f383 8811 	msr	BASEPRI, r3
 800cbb8:	f3bf 8f6f 	isb	sy
 800cbbc:	f3bf 8f4f 	dsb	sy
 800cbc0:	60fb      	str	r3, [r7, #12]
}
 800cbc2:	bf00      	nop
 800cbc4:	e7fe      	b.n	800cbc4 <prvTaskExitError+0x28>
	__asm volatile
 800cbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbca:	f383 8811 	msr	BASEPRI, r3
 800cbce:	f3bf 8f6f 	isb	sy
 800cbd2:	f3bf 8f4f 	dsb	sy
 800cbd6:	60bb      	str	r3, [r7, #8]
}
 800cbd8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cbda:	bf00      	nop
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d0fc      	beq.n	800cbdc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cbe2:	bf00      	nop
 800cbe4:	bf00      	nop
 800cbe6:	3714      	adds	r7, #20
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	20000570 	.word	0x20000570
	...

0800cc00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc00:	4b07      	ldr	r3, [pc, #28]	; (800cc20 <pxCurrentTCBConst2>)
 800cc02:	6819      	ldr	r1, [r3, #0]
 800cc04:	6808      	ldr	r0, [r1, #0]
 800cc06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc0a:	f380 8809 	msr	PSP, r0
 800cc0e:	f3bf 8f6f 	isb	sy
 800cc12:	f04f 0000 	mov.w	r0, #0
 800cc16:	f380 8811 	msr	BASEPRI, r0
 800cc1a:	4770      	bx	lr
 800cc1c:	f3af 8000 	nop.w

0800cc20 <pxCurrentTCBConst2>:
 800cc20:	20001570 	.word	0x20001570
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc24:	bf00      	nop
 800cc26:	bf00      	nop

0800cc28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cc28:	4808      	ldr	r0, [pc, #32]	; (800cc4c <prvPortStartFirstTask+0x24>)
 800cc2a:	6800      	ldr	r0, [r0, #0]
 800cc2c:	6800      	ldr	r0, [r0, #0]
 800cc2e:	f380 8808 	msr	MSP, r0
 800cc32:	f04f 0000 	mov.w	r0, #0
 800cc36:	f380 8814 	msr	CONTROL, r0
 800cc3a:	b662      	cpsie	i
 800cc3c:	b661      	cpsie	f
 800cc3e:	f3bf 8f4f 	dsb	sy
 800cc42:	f3bf 8f6f 	isb	sy
 800cc46:	df00      	svc	0
 800cc48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cc4a:	bf00      	nop
 800cc4c:	e000ed08 	.word	0xe000ed08

0800cc50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b086      	sub	sp, #24
 800cc54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cc56:	4b46      	ldr	r3, [pc, #280]	; (800cd70 <xPortStartScheduler+0x120>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a46      	ldr	r2, [pc, #280]	; (800cd74 <xPortStartScheduler+0x124>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d10a      	bne.n	800cc76 <xPortStartScheduler+0x26>
	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	613b      	str	r3, [r7, #16]
}
 800cc72:	bf00      	nop
 800cc74:	e7fe      	b.n	800cc74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cc76:	4b3e      	ldr	r3, [pc, #248]	; (800cd70 <xPortStartScheduler+0x120>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	4a3f      	ldr	r2, [pc, #252]	; (800cd78 <xPortStartScheduler+0x128>)
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d10a      	bne.n	800cc96 <xPortStartScheduler+0x46>
	__asm volatile
 800cc80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc84:	f383 8811 	msr	BASEPRI, r3
 800cc88:	f3bf 8f6f 	isb	sy
 800cc8c:	f3bf 8f4f 	dsb	sy
 800cc90:	60fb      	str	r3, [r7, #12]
}
 800cc92:	bf00      	nop
 800cc94:	e7fe      	b.n	800cc94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cc96:	4b39      	ldr	r3, [pc, #228]	; (800cd7c <xPortStartScheduler+0x12c>)
 800cc98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	22ff      	movs	r2, #255	; 0xff
 800cca6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ccb0:	78fb      	ldrb	r3, [r7, #3]
 800ccb2:	b2db      	uxtb	r3, r3
 800ccb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ccb8:	b2da      	uxtb	r2, r3
 800ccba:	4b31      	ldr	r3, [pc, #196]	; (800cd80 <xPortStartScheduler+0x130>)
 800ccbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ccbe:	4b31      	ldr	r3, [pc, #196]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccc0:	2207      	movs	r2, #7
 800ccc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccc4:	e009      	b.n	800ccda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ccc6:	4b2f      	ldr	r3, [pc, #188]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	3b01      	subs	r3, #1
 800cccc:	4a2d      	ldr	r2, [pc, #180]	; (800cd84 <xPortStartScheduler+0x134>)
 800ccce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ccd0:	78fb      	ldrb	r3, [r7, #3]
 800ccd2:	b2db      	uxtb	r3, r3
 800ccd4:	005b      	lsls	r3, r3, #1
 800ccd6:	b2db      	uxtb	r3, r3
 800ccd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccda:	78fb      	ldrb	r3, [r7, #3]
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cce2:	2b80      	cmp	r3, #128	; 0x80
 800cce4:	d0ef      	beq.n	800ccc6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cce6:	4b27      	ldr	r3, [pc, #156]	; (800cd84 <xPortStartScheduler+0x134>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f1c3 0307 	rsb	r3, r3, #7
 800ccee:	2b04      	cmp	r3, #4
 800ccf0:	d00a      	beq.n	800cd08 <xPortStartScheduler+0xb8>
	__asm volatile
 800ccf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	60bb      	str	r3, [r7, #8]
}
 800cd04:	bf00      	nop
 800cd06:	e7fe      	b.n	800cd06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd08:	4b1e      	ldr	r3, [pc, #120]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	021b      	lsls	r3, r3, #8
 800cd0e:	4a1d      	ldr	r2, [pc, #116]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd12:	4b1c      	ldr	r3, [pc, #112]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd1a:	4a1a      	ldr	r2, [pc, #104]	; (800cd84 <xPortStartScheduler+0x134>)
 800cd1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	b2da      	uxtb	r2, r3
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd26:	4b18      	ldr	r3, [pc, #96]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a17      	ldr	r2, [pc, #92]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cd30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cd32:	4b15      	ldr	r3, [pc, #84]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a14      	ldr	r2, [pc, #80]	; (800cd88 <xPortStartScheduler+0x138>)
 800cd38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cd3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cd3e:	f000 f8dd 	bl	800cefc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cd42:	4b12      	ldr	r3, [pc, #72]	; (800cd8c <xPortStartScheduler+0x13c>)
 800cd44:	2200      	movs	r2, #0
 800cd46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cd48:	f000 f8fc 	bl	800cf44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cd4c:	4b10      	ldr	r3, [pc, #64]	; (800cd90 <xPortStartScheduler+0x140>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a0f      	ldr	r2, [pc, #60]	; (800cd90 <xPortStartScheduler+0x140>)
 800cd52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cd56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cd58:	f7ff ff66 	bl	800cc28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cd5c:	f7ff f850 	bl	800be00 <vTaskSwitchContext>
	prvTaskExitError();
 800cd60:	f7ff ff1c 	bl	800cb9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cd64:	2300      	movs	r3, #0
}
 800cd66:	4618      	mov	r0, r3
 800cd68:	3718      	adds	r7, #24
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	e000ed00 	.word	0xe000ed00
 800cd74:	410fc271 	.word	0x410fc271
 800cd78:	410fc270 	.word	0x410fc270
 800cd7c:	e000e400 	.word	0xe000e400
 800cd80:	20001b9c 	.word	0x20001b9c
 800cd84:	20001ba0 	.word	0x20001ba0
 800cd88:	e000ed20 	.word	0xe000ed20
 800cd8c:	20000570 	.word	0x20000570
 800cd90:	e000ef34 	.word	0xe000ef34

0800cd94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cd94:	b480      	push	{r7}
 800cd96:	b083      	sub	sp, #12
 800cd98:	af00      	add	r7, sp, #0
	__asm volatile
 800cd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9e:	f383 8811 	msr	BASEPRI, r3
 800cda2:	f3bf 8f6f 	isb	sy
 800cda6:	f3bf 8f4f 	dsb	sy
 800cdaa:	607b      	str	r3, [r7, #4]
}
 800cdac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cdae:	4b0f      	ldr	r3, [pc, #60]	; (800cdec <vPortEnterCritical+0x58>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	4a0d      	ldr	r2, [pc, #52]	; (800cdec <vPortEnterCritical+0x58>)
 800cdb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cdb8:	4b0c      	ldr	r3, [pc, #48]	; (800cdec <vPortEnterCritical+0x58>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d10f      	bne.n	800cde0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cdc0:	4b0b      	ldr	r3, [pc, #44]	; (800cdf0 <vPortEnterCritical+0x5c>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	b2db      	uxtb	r3, r3
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d00a      	beq.n	800cde0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	603b      	str	r3, [r7, #0]
}
 800cddc:	bf00      	nop
 800cdde:	e7fe      	b.n	800cdde <vPortEnterCritical+0x4a>
	}
}
 800cde0:	bf00      	nop
 800cde2:	370c      	adds	r7, #12
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr
 800cdec:	20000570 	.word	0x20000570
 800cdf0:	e000ed04 	.word	0xe000ed04

0800cdf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b083      	sub	sp, #12
 800cdf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cdfa:	4b12      	ldr	r3, [pc, #72]	; (800ce44 <vPortExitCritical+0x50>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d10a      	bne.n	800ce18 <vPortExitCritical+0x24>
	__asm volatile
 800ce02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce06:	f383 8811 	msr	BASEPRI, r3
 800ce0a:	f3bf 8f6f 	isb	sy
 800ce0e:	f3bf 8f4f 	dsb	sy
 800ce12:	607b      	str	r3, [r7, #4]
}
 800ce14:	bf00      	nop
 800ce16:	e7fe      	b.n	800ce16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce18:	4b0a      	ldr	r3, [pc, #40]	; (800ce44 <vPortExitCritical+0x50>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	3b01      	subs	r3, #1
 800ce1e:	4a09      	ldr	r2, [pc, #36]	; (800ce44 <vPortExitCritical+0x50>)
 800ce20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce22:	4b08      	ldr	r3, [pc, #32]	; (800ce44 <vPortExitCritical+0x50>)
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d105      	bne.n	800ce36 <vPortExitCritical+0x42>
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	f383 8811 	msr	BASEPRI, r3
}
 800ce34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ce36:	bf00      	nop
 800ce38:	370c      	adds	r7, #12
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
 800ce42:	bf00      	nop
 800ce44:	20000570 	.word	0x20000570
	...

0800ce50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ce50:	f3ef 8009 	mrs	r0, PSP
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	4b15      	ldr	r3, [pc, #84]	; (800ceb0 <pxCurrentTCBConst>)
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	f01e 0f10 	tst.w	lr, #16
 800ce60:	bf08      	it	eq
 800ce62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ce66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce6a:	6010      	str	r0, [r2, #0]
 800ce6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ce70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ce74:	f380 8811 	msr	BASEPRI, r0
 800ce78:	f3bf 8f4f 	dsb	sy
 800ce7c:	f3bf 8f6f 	isb	sy
 800ce80:	f7fe ffbe 	bl	800be00 <vTaskSwitchContext>
 800ce84:	f04f 0000 	mov.w	r0, #0
 800ce88:	f380 8811 	msr	BASEPRI, r0
 800ce8c:	bc09      	pop	{r0, r3}
 800ce8e:	6819      	ldr	r1, [r3, #0]
 800ce90:	6808      	ldr	r0, [r1, #0]
 800ce92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce96:	f01e 0f10 	tst.w	lr, #16
 800ce9a:	bf08      	it	eq
 800ce9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cea0:	f380 8809 	msr	PSP, r0
 800cea4:	f3bf 8f6f 	isb	sy
 800cea8:	4770      	bx	lr
 800ceaa:	bf00      	nop
 800ceac:	f3af 8000 	nop.w

0800ceb0 <pxCurrentTCBConst>:
 800ceb0:	20001570 	.word	0x20001570
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ceb4:	bf00      	nop
 800ceb6:	bf00      	nop

0800ceb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b082      	sub	sp, #8
 800cebc:	af00      	add	r7, sp, #0
	__asm volatile
 800cebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec2:	f383 8811 	msr	BASEPRI, r3
 800cec6:	f3bf 8f6f 	isb	sy
 800ceca:	f3bf 8f4f 	dsb	sy
 800cece:	607b      	str	r3, [r7, #4]
}
 800ced0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ced2:	f7fe fedb 	bl	800bc8c <xTaskIncrementTick>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d003      	beq.n	800cee4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cedc:	4b06      	ldr	r3, [pc, #24]	; (800cef8 <xPortSysTickHandler+0x40>)
 800cede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cee2:	601a      	str	r2, [r3, #0]
 800cee4:	2300      	movs	r3, #0
 800cee6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	f383 8811 	msr	BASEPRI, r3
}
 800ceee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cef0:	bf00      	nop
 800cef2:	3708      	adds	r7, #8
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	e000ed04 	.word	0xe000ed04

0800cefc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cefc:	b480      	push	{r7}
 800cefe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf00:	4b0b      	ldr	r3, [pc, #44]	; (800cf30 <vPortSetupTimerInterrupt+0x34>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf06:	4b0b      	ldr	r3, [pc, #44]	; (800cf34 <vPortSetupTimerInterrupt+0x38>)
 800cf08:	2200      	movs	r2, #0
 800cf0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf0c:	4b0a      	ldr	r3, [pc, #40]	; (800cf38 <vPortSetupTimerInterrupt+0x3c>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a0a      	ldr	r2, [pc, #40]	; (800cf3c <vPortSetupTimerInterrupt+0x40>)
 800cf12:	fba2 2303 	umull	r2, r3, r2, r3
 800cf16:	099b      	lsrs	r3, r3, #6
 800cf18:	4a09      	ldr	r2, [pc, #36]	; (800cf40 <vPortSetupTimerInterrupt+0x44>)
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf1e:	4b04      	ldr	r3, [pc, #16]	; (800cf30 <vPortSetupTimerInterrupt+0x34>)
 800cf20:	2207      	movs	r2, #7
 800cf22:	601a      	str	r2, [r3, #0]
}
 800cf24:	bf00      	nop
 800cf26:	46bd      	mov	sp, r7
 800cf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2c:	4770      	bx	lr
 800cf2e:	bf00      	nop
 800cf30:	e000e010 	.word	0xe000e010
 800cf34:	e000e018 	.word	0xe000e018
 800cf38:	200004d8 	.word	0x200004d8
 800cf3c:	10624dd3 	.word	0x10624dd3
 800cf40:	e000e014 	.word	0xe000e014

0800cf44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cf44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cf54 <vPortEnableVFP+0x10>
 800cf48:	6801      	ldr	r1, [r0, #0]
 800cf4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cf4e:	6001      	str	r1, [r0, #0]
 800cf50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cf52:	bf00      	nop
 800cf54:	e000ed88 	.word	0xe000ed88

0800cf58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cf58:	b480      	push	{r7}
 800cf5a:	b085      	sub	sp, #20
 800cf5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cf5e:	f3ef 8305 	mrs	r3, IPSR
 800cf62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2b0f      	cmp	r3, #15
 800cf68:	d914      	bls.n	800cf94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cf6a:	4a17      	ldr	r2, [pc, #92]	; (800cfc8 <vPortValidateInterruptPriority+0x70>)
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	4413      	add	r3, r2
 800cf70:	781b      	ldrb	r3, [r3, #0]
 800cf72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cf74:	4b15      	ldr	r3, [pc, #84]	; (800cfcc <vPortValidateInterruptPriority+0x74>)
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	7afa      	ldrb	r2, [r7, #11]
 800cf7a:	429a      	cmp	r2, r3
 800cf7c:	d20a      	bcs.n	800cf94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cf7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf82:	f383 8811 	msr	BASEPRI, r3
 800cf86:	f3bf 8f6f 	isb	sy
 800cf8a:	f3bf 8f4f 	dsb	sy
 800cf8e:	607b      	str	r3, [r7, #4]
}
 800cf90:	bf00      	nop
 800cf92:	e7fe      	b.n	800cf92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cf94:	4b0e      	ldr	r3, [pc, #56]	; (800cfd0 <vPortValidateInterruptPriority+0x78>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cf9c:	4b0d      	ldr	r3, [pc, #52]	; (800cfd4 <vPortValidateInterruptPriority+0x7c>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	d90a      	bls.n	800cfba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cfa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa8:	f383 8811 	msr	BASEPRI, r3
 800cfac:	f3bf 8f6f 	isb	sy
 800cfb0:	f3bf 8f4f 	dsb	sy
 800cfb4:	603b      	str	r3, [r7, #0]
}
 800cfb6:	bf00      	nop
 800cfb8:	e7fe      	b.n	800cfb8 <vPortValidateInterruptPriority+0x60>
	}
 800cfba:	bf00      	nop
 800cfbc:	3714      	adds	r7, #20
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr
 800cfc6:	bf00      	nop
 800cfc8:	e000e3f0 	.word	0xe000e3f0
 800cfcc:	20001b9c 	.word	0x20001b9c
 800cfd0:	e000ed0c 	.word	0xe000ed0c
 800cfd4:	20001ba0 	.word	0x20001ba0

0800cfd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b08a      	sub	sp, #40	; 0x28
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cfe4:	f7fe fd96 	bl	800bb14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cfe8:	4b5b      	ldr	r3, [pc, #364]	; (800d158 <pvPortMalloc+0x180>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d101      	bne.n	800cff4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cff0:	f000 f920 	bl	800d234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cff4:	4b59      	ldr	r3, [pc, #356]	; (800d15c <pvPortMalloc+0x184>)
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4013      	ands	r3, r2
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	f040 8093 	bne.w	800d128 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d01d      	beq.n	800d044 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d008:	2208      	movs	r2, #8
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	4413      	add	r3, r2
 800d00e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f003 0307 	and.w	r3, r3, #7
 800d016:	2b00      	cmp	r3, #0
 800d018:	d014      	beq.n	800d044 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f023 0307 	bic.w	r3, r3, #7
 800d020:	3308      	adds	r3, #8
 800d022:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f003 0307 	and.w	r3, r3, #7
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00a      	beq.n	800d044 <pvPortMalloc+0x6c>
	__asm volatile
 800d02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d032:	f383 8811 	msr	BASEPRI, r3
 800d036:	f3bf 8f6f 	isb	sy
 800d03a:	f3bf 8f4f 	dsb	sy
 800d03e:	617b      	str	r3, [r7, #20]
}
 800d040:	bf00      	nop
 800d042:	e7fe      	b.n	800d042 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d06e      	beq.n	800d128 <pvPortMalloc+0x150>
 800d04a:	4b45      	ldr	r3, [pc, #276]	; (800d160 <pvPortMalloc+0x188>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	429a      	cmp	r2, r3
 800d052:	d869      	bhi.n	800d128 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d054:	4b43      	ldr	r3, [pc, #268]	; (800d164 <pvPortMalloc+0x18c>)
 800d056:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d058:	4b42      	ldr	r3, [pc, #264]	; (800d164 <pvPortMalloc+0x18c>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d05e:	e004      	b.n	800d06a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d062:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	687a      	ldr	r2, [r7, #4]
 800d070:	429a      	cmp	r2, r3
 800d072:	d903      	bls.n	800d07c <pvPortMalloc+0xa4>
 800d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1f1      	bne.n	800d060 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d07c:	4b36      	ldr	r3, [pc, #216]	; (800d158 <pvPortMalloc+0x180>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d082:	429a      	cmp	r2, r3
 800d084:	d050      	beq.n	800d128 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d086:	6a3b      	ldr	r3, [r7, #32]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	2208      	movs	r2, #8
 800d08c:	4413      	add	r3, r2
 800d08e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	6a3b      	ldr	r3, [r7, #32]
 800d096:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d09a:	685a      	ldr	r2, [r3, #4]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	1ad2      	subs	r2, r2, r3
 800d0a0:	2308      	movs	r3, #8
 800d0a2:	005b      	lsls	r3, r3, #1
 800d0a4:	429a      	cmp	r2, r3
 800d0a6:	d91f      	bls.n	800d0e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d0a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0b0:	69bb      	ldr	r3, [r7, #24]
 800d0b2:	f003 0307 	and.w	r3, r3, #7
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00a      	beq.n	800d0d0 <pvPortMalloc+0xf8>
	__asm volatile
 800d0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0be:	f383 8811 	msr	BASEPRI, r3
 800d0c2:	f3bf 8f6f 	isb	sy
 800d0c6:	f3bf 8f4f 	dsb	sy
 800d0ca:	613b      	str	r3, [r7, #16]
}
 800d0cc:	bf00      	nop
 800d0ce:	e7fe      	b.n	800d0ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d2:	685a      	ldr	r2, [r3, #4]
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	1ad2      	subs	r2, r2, r3
 800d0d8:	69bb      	ldr	r3, [r7, #24]
 800d0da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0de:	687a      	ldr	r2, [r7, #4]
 800d0e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d0e2:	69b8      	ldr	r0, [r7, #24]
 800d0e4:	f000 f908 	bl	800d2f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d0e8:	4b1d      	ldr	r3, [pc, #116]	; (800d160 <pvPortMalloc+0x188>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	1ad3      	subs	r3, r2, r3
 800d0f2:	4a1b      	ldr	r2, [pc, #108]	; (800d160 <pvPortMalloc+0x188>)
 800d0f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d0f6:	4b1a      	ldr	r3, [pc, #104]	; (800d160 <pvPortMalloc+0x188>)
 800d0f8:	681a      	ldr	r2, [r3, #0]
 800d0fa:	4b1b      	ldr	r3, [pc, #108]	; (800d168 <pvPortMalloc+0x190>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d203      	bcs.n	800d10a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d102:	4b17      	ldr	r3, [pc, #92]	; (800d160 <pvPortMalloc+0x188>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	4a18      	ldr	r2, [pc, #96]	; (800d168 <pvPortMalloc+0x190>)
 800d108:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10c:	685a      	ldr	r2, [r3, #4]
 800d10e:	4b13      	ldr	r3, [pc, #76]	; (800d15c <pvPortMalloc+0x184>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	431a      	orrs	r2, r3
 800d114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d116:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	2200      	movs	r2, #0
 800d11c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d11e:	4b13      	ldr	r3, [pc, #76]	; (800d16c <pvPortMalloc+0x194>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	3301      	adds	r3, #1
 800d124:	4a11      	ldr	r2, [pc, #68]	; (800d16c <pvPortMalloc+0x194>)
 800d126:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d128:	f7fe fd02 	bl	800bb30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d12c:	69fb      	ldr	r3, [r7, #28]
 800d12e:	f003 0307 	and.w	r3, r3, #7
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00a      	beq.n	800d14c <pvPortMalloc+0x174>
	__asm volatile
 800d136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13a:	f383 8811 	msr	BASEPRI, r3
 800d13e:	f3bf 8f6f 	isb	sy
 800d142:	f3bf 8f4f 	dsb	sy
 800d146:	60fb      	str	r3, [r7, #12]
}
 800d148:	bf00      	nop
 800d14a:	e7fe      	b.n	800d14a <pvPortMalloc+0x172>
	return pvReturn;
 800d14c:	69fb      	ldr	r3, [r7, #28]
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3728      	adds	r7, #40	; 0x28
 800d152:	46bd      	mov	sp, r7
 800d154:	bd80      	pop	{r7, pc}
 800d156:	bf00      	nop
 800d158:	200057ac 	.word	0x200057ac
 800d15c:	200057c0 	.word	0x200057c0
 800d160:	200057b0 	.word	0x200057b0
 800d164:	200057a4 	.word	0x200057a4
 800d168:	200057b4 	.word	0x200057b4
 800d16c:	200057b8 	.word	0x200057b8

0800d170 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b086      	sub	sp, #24
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d04d      	beq.n	800d21e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d182:	2308      	movs	r3, #8
 800d184:	425b      	negs	r3, r3
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	4413      	add	r3, r2
 800d18a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	685a      	ldr	r2, [r3, #4]
 800d194:	4b24      	ldr	r3, [pc, #144]	; (800d228 <vPortFree+0xb8>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	4013      	ands	r3, r2
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d10a      	bne.n	800d1b4 <vPortFree+0x44>
	__asm volatile
 800d19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	60fb      	str	r3, [r7, #12]
}
 800d1b0:	bf00      	nop
 800d1b2:	e7fe      	b.n	800d1b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d00a      	beq.n	800d1d2 <vPortFree+0x62>
	__asm volatile
 800d1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c0:	f383 8811 	msr	BASEPRI, r3
 800d1c4:	f3bf 8f6f 	isb	sy
 800d1c8:	f3bf 8f4f 	dsb	sy
 800d1cc:	60bb      	str	r3, [r7, #8]
}
 800d1ce:	bf00      	nop
 800d1d0:	e7fe      	b.n	800d1d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	685a      	ldr	r2, [r3, #4]
 800d1d6:	4b14      	ldr	r3, [pc, #80]	; (800d228 <vPortFree+0xb8>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4013      	ands	r3, r2
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d01e      	beq.n	800d21e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d11a      	bne.n	800d21e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	4b0e      	ldr	r3, [pc, #56]	; (800d228 <vPortFree+0xb8>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	43db      	mvns	r3, r3
 800d1f2:	401a      	ands	r2, r3
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d1f8:	f7fe fc8c 	bl	800bb14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	685a      	ldr	r2, [r3, #4]
 800d200:	4b0a      	ldr	r3, [pc, #40]	; (800d22c <vPortFree+0xbc>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	4413      	add	r3, r2
 800d206:	4a09      	ldr	r2, [pc, #36]	; (800d22c <vPortFree+0xbc>)
 800d208:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d20a:	6938      	ldr	r0, [r7, #16]
 800d20c:	f000 f874 	bl	800d2f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d210:	4b07      	ldr	r3, [pc, #28]	; (800d230 <vPortFree+0xc0>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	3301      	adds	r3, #1
 800d216:	4a06      	ldr	r2, [pc, #24]	; (800d230 <vPortFree+0xc0>)
 800d218:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d21a:	f7fe fc89 	bl	800bb30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d21e:	bf00      	nop
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
 800d226:	bf00      	nop
 800d228:	200057c0 	.word	0x200057c0
 800d22c:	200057b0 	.word	0x200057b0
 800d230:	200057bc 	.word	0x200057bc

0800d234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d234:	b480      	push	{r7}
 800d236:	b085      	sub	sp, #20
 800d238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d23a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d23e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d240:	4b27      	ldr	r3, [pc, #156]	; (800d2e0 <prvHeapInit+0xac>)
 800d242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f003 0307 	and.w	r3, r3, #7
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d00c      	beq.n	800d268 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	3307      	adds	r3, #7
 800d252:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f023 0307 	bic.w	r3, r3, #7
 800d25a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d25c:	68ba      	ldr	r2, [r7, #8]
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	1ad3      	subs	r3, r2, r3
 800d262:	4a1f      	ldr	r2, [pc, #124]	; (800d2e0 <prvHeapInit+0xac>)
 800d264:	4413      	add	r3, r2
 800d266:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d26c:	4a1d      	ldr	r2, [pc, #116]	; (800d2e4 <prvHeapInit+0xb0>)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d272:	4b1c      	ldr	r3, [pc, #112]	; (800d2e4 <prvHeapInit+0xb0>)
 800d274:	2200      	movs	r2, #0
 800d276:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	68ba      	ldr	r2, [r7, #8]
 800d27c:	4413      	add	r3, r2
 800d27e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d280:	2208      	movs	r2, #8
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	1a9b      	subs	r3, r3, r2
 800d286:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	f023 0307 	bic.w	r3, r3, #7
 800d28e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	4a15      	ldr	r2, [pc, #84]	; (800d2e8 <prvHeapInit+0xb4>)
 800d294:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d296:	4b14      	ldr	r3, [pc, #80]	; (800d2e8 <prvHeapInit+0xb4>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	2200      	movs	r2, #0
 800d29c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d29e:	4b12      	ldr	r3, [pc, #72]	; (800d2e8 <prvHeapInit+0xb4>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	1ad2      	subs	r2, r2, r3
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d2b4:	4b0c      	ldr	r3, [pc, #48]	; (800d2e8 <prvHeapInit+0xb4>)
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	4a0a      	ldr	r2, [pc, #40]	; (800d2ec <prvHeapInit+0xb8>)
 800d2c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	4a09      	ldr	r2, [pc, #36]	; (800d2f0 <prvHeapInit+0xbc>)
 800d2ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d2cc:	4b09      	ldr	r3, [pc, #36]	; (800d2f4 <prvHeapInit+0xc0>)
 800d2ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d2d2:	601a      	str	r2, [r3, #0]
}
 800d2d4:	bf00      	nop
 800d2d6:	3714      	adds	r7, #20
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr
 800d2e0:	20001ba4 	.word	0x20001ba4
 800d2e4:	200057a4 	.word	0x200057a4
 800d2e8:	200057ac 	.word	0x200057ac
 800d2ec:	200057b4 	.word	0x200057b4
 800d2f0:	200057b0 	.word	0x200057b0
 800d2f4:	200057c0 	.word	0x200057c0

0800d2f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d300:	4b28      	ldr	r3, [pc, #160]	; (800d3a4 <prvInsertBlockIntoFreeList+0xac>)
 800d302:	60fb      	str	r3, [r7, #12]
 800d304:	e002      	b.n	800d30c <prvInsertBlockIntoFreeList+0x14>
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	60fb      	str	r3, [r7, #12]
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	429a      	cmp	r2, r3
 800d314:	d8f7      	bhi.n	800d306 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	68ba      	ldr	r2, [r7, #8]
 800d320:	4413      	add	r3, r2
 800d322:	687a      	ldr	r2, [r7, #4]
 800d324:	429a      	cmp	r2, r3
 800d326:	d108      	bne.n	800d33a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	685a      	ldr	r2, [r3, #4]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	441a      	add	r2, r3
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	68ba      	ldr	r2, [r7, #8]
 800d344:	441a      	add	r2, r3
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d118      	bne.n	800d380 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	681a      	ldr	r2, [r3, #0]
 800d352:	4b15      	ldr	r3, [pc, #84]	; (800d3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	429a      	cmp	r2, r3
 800d358:	d00d      	beq.n	800d376 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	441a      	add	r2, r3
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	681a      	ldr	r2, [r3, #0]
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	601a      	str	r2, [r3, #0]
 800d374:	e008      	b.n	800d388 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d376:	4b0c      	ldr	r3, [pc, #48]	; (800d3a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d378:	681a      	ldr	r2, [r3, #0]
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	601a      	str	r2, [r3, #0]
 800d37e:	e003      	b.n	800d388 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d388:	68fa      	ldr	r2, [r7, #12]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d002      	beq.n	800d396 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d396:	bf00      	nop
 800d398:	3714      	adds	r7, #20
 800d39a:	46bd      	mov	sp, r7
 800d39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a0:	4770      	bx	lr
 800d3a2:	bf00      	nop
 800d3a4:	200057a4 	.word	0x200057a4
 800d3a8:	200057ac 	.word	0x200057ac

0800d3ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	4912      	ldr	r1, [pc, #72]	; (800d3fc <MX_USB_DEVICE_Init+0x50>)
 800d3b4:	4812      	ldr	r0, [pc, #72]	; (800d400 <MX_USB_DEVICE_Init+0x54>)
 800d3b6:	f7fb fe69 	bl	800908c <USBD_Init>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d001      	beq.n	800d3c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d3c0:	f7f4 fd9a 	bl	8001ef8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d3c4:	490f      	ldr	r1, [pc, #60]	; (800d404 <MX_USB_DEVICE_Init+0x58>)
 800d3c6:	480e      	ldr	r0, [pc, #56]	; (800d400 <MX_USB_DEVICE_Init+0x54>)
 800d3c8:	f7fb fe90 	bl	80090ec <USBD_RegisterClass>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d001      	beq.n	800d3d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d3d2:	f7f4 fd91 	bl	8001ef8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d3d6:	490c      	ldr	r1, [pc, #48]	; (800d408 <MX_USB_DEVICE_Init+0x5c>)
 800d3d8:	4809      	ldr	r0, [pc, #36]	; (800d400 <MX_USB_DEVICE_Init+0x54>)
 800d3da:	f7fb fd81 	bl	8008ee0 <USBD_CDC_RegisterInterface>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d001      	beq.n	800d3e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d3e4:	f7f4 fd88 	bl	8001ef8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d3e8:	4805      	ldr	r0, [pc, #20]	; (800d400 <MX_USB_DEVICE_Init+0x54>)
 800d3ea:	f7fb feb5 	bl	8009158 <USBD_Start>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d001      	beq.n	800d3f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d3f4:	f7f4 fd80 	bl	8001ef8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d3f8:	bf00      	nop
 800d3fa:	bd80      	pop	{r7, pc}
 800d3fc:	20000588 	.word	0x20000588
 800d400:	200057c4 	.word	0x200057c4
 800d404:	200004f0 	.word	0x200004f0
 800d408:	20000574 	.word	0x20000574

0800d40c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d410:	2200      	movs	r2, #0
 800d412:	4905      	ldr	r1, [pc, #20]	; (800d428 <CDC_Init_FS+0x1c>)
 800d414:	4805      	ldr	r0, [pc, #20]	; (800d42c <CDC_Init_FS+0x20>)
 800d416:	f7fb fd7d 	bl	8008f14 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d41a:	4905      	ldr	r1, [pc, #20]	; (800d430 <CDC_Init_FS+0x24>)
 800d41c:	4803      	ldr	r0, [pc, #12]	; (800d42c <CDC_Init_FS+0x20>)
 800d41e:	f7fb fd9b 	bl	8008f58 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d422:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d424:	4618      	mov	r0, r3
 800d426:	bd80      	pop	{r7, pc}
 800d428:	20005ea0 	.word	0x20005ea0
 800d42c:	200057c4 	.word	0x200057c4
 800d430:	20005aa0 	.word	0x20005aa0

0800d434 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d434:	b480      	push	{r7}
 800d436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d438:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr

0800d444 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d444:	b480      	push	{r7}
 800d446:	b083      	sub	sp, #12
 800d448:	af00      	add	r7, sp, #0
 800d44a:	4603      	mov	r3, r0
 800d44c:	6039      	str	r1, [r7, #0]
 800d44e:	71fb      	strb	r3, [r7, #7]
 800d450:	4613      	mov	r3, r2
 800d452:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d454:	79fb      	ldrb	r3, [r7, #7]
 800d456:	2b23      	cmp	r3, #35	; 0x23
 800d458:	d84a      	bhi.n	800d4f0 <CDC_Control_FS+0xac>
 800d45a:	a201      	add	r2, pc, #4	; (adr r2, 800d460 <CDC_Control_FS+0x1c>)
 800d45c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d460:	0800d4f1 	.word	0x0800d4f1
 800d464:	0800d4f1 	.word	0x0800d4f1
 800d468:	0800d4f1 	.word	0x0800d4f1
 800d46c:	0800d4f1 	.word	0x0800d4f1
 800d470:	0800d4f1 	.word	0x0800d4f1
 800d474:	0800d4f1 	.word	0x0800d4f1
 800d478:	0800d4f1 	.word	0x0800d4f1
 800d47c:	0800d4f1 	.word	0x0800d4f1
 800d480:	0800d4f1 	.word	0x0800d4f1
 800d484:	0800d4f1 	.word	0x0800d4f1
 800d488:	0800d4f1 	.word	0x0800d4f1
 800d48c:	0800d4f1 	.word	0x0800d4f1
 800d490:	0800d4f1 	.word	0x0800d4f1
 800d494:	0800d4f1 	.word	0x0800d4f1
 800d498:	0800d4f1 	.word	0x0800d4f1
 800d49c:	0800d4f1 	.word	0x0800d4f1
 800d4a0:	0800d4f1 	.word	0x0800d4f1
 800d4a4:	0800d4f1 	.word	0x0800d4f1
 800d4a8:	0800d4f1 	.word	0x0800d4f1
 800d4ac:	0800d4f1 	.word	0x0800d4f1
 800d4b0:	0800d4f1 	.word	0x0800d4f1
 800d4b4:	0800d4f1 	.word	0x0800d4f1
 800d4b8:	0800d4f1 	.word	0x0800d4f1
 800d4bc:	0800d4f1 	.word	0x0800d4f1
 800d4c0:	0800d4f1 	.word	0x0800d4f1
 800d4c4:	0800d4f1 	.word	0x0800d4f1
 800d4c8:	0800d4f1 	.word	0x0800d4f1
 800d4cc:	0800d4f1 	.word	0x0800d4f1
 800d4d0:	0800d4f1 	.word	0x0800d4f1
 800d4d4:	0800d4f1 	.word	0x0800d4f1
 800d4d8:	0800d4f1 	.word	0x0800d4f1
 800d4dc:	0800d4f1 	.word	0x0800d4f1
 800d4e0:	0800d4f1 	.word	0x0800d4f1
 800d4e4:	0800d4f1 	.word	0x0800d4f1
 800d4e8:	0800d4f1 	.word	0x0800d4f1
 800d4ec:	0800d4f1 	.word	0x0800d4f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d4f0:	bf00      	nop
  }

  return (USBD_OK);
 800d4f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	370c      	adds	r7, #12
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fe:	4770      	bx	lr

0800d500 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b082      	sub	sp, #8
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d50a:	6879      	ldr	r1, [r7, #4]
 800d50c:	4805      	ldr	r0, [pc, #20]	; (800d524 <CDC_Receive_FS+0x24>)
 800d50e:	f7fb fd23 	bl	8008f58 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d512:	4804      	ldr	r0, [pc, #16]	; (800d524 <CDC_Receive_FS+0x24>)
 800d514:	f7fb fd84 	bl	8009020 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d518:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3708      	adds	r7, #8
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
 800d522:	bf00      	nop
 800d524:	200057c4 	.word	0x200057c4

0800d528 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b084      	sub	sp, #16
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
 800d530:	460b      	mov	r3, r1
 800d532:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d534:	2300      	movs	r3, #0
 800d536:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d538:	4b0d      	ldr	r3, [pc, #52]	; (800d570 <CDC_Transmit_FS+0x48>)
 800d53a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d53e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d546:	2b00      	cmp	r3, #0
 800d548:	d001      	beq.n	800d54e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d54a:	2301      	movs	r3, #1
 800d54c:	e00b      	b.n	800d566 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d54e:	887b      	ldrh	r3, [r7, #2]
 800d550:	461a      	mov	r2, r3
 800d552:	6879      	ldr	r1, [r7, #4]
 800d554:	4806      	ldr	r0, [pc, #24]	; (800d570 <CDC_Transmit_FS+0x48>)
 800d556:	f7fb fcdd 	bl	8008f14 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d55a:	4805      	ldr	r0, [pc, #20]	; (800d570 <CDC_Transmit_FS+0x48>)
 800d55c:	f7fb fd1a 	bl	8008f94 <USBD_CDC_TransmitPacket>
 800d560:	4603      	mov	r3, r0
 800d562:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d564:	7bfb      	ldrb	r3, [r7, #15]
}
 800d566:	4618      	mov	r0, r3
 800d568:	3710      	adds	r7, #16
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	200057c4 	.word	0x200057c4

0800d574 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d574:	b480      	push	{r7}
 800d576:	b087      	sub	sp, #28
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	4613      	mov	r3, r2
 800d580:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d582:	2300      	movs	r3, #0
 800d584:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d586:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	371c      	adds	r7, #28
 800d58e:	46bd      	mov	sp, r7
 800d590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d594:	4770      	bx	lr
	...

0800d598 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d598:	b480      	push	{r7}
 800d59a:	b083      	sub	sp, #12
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	4603      	mov	r3, r0
 800d5a0:	6039      	str	r1, [r7, #0]
 800d5a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	2212      	movs	r2, #18
 800d5a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d5aa:	4b03      	ldr	r3, [pc, #12]	; (800d5b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	370c      	adds	r7, #12
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr
 800d5b8:	200005a4 	.word	0x200005a4

0800d5bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b083      	sub	sp, #12
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	6039      	str	r1, [r7, #0]
 800d5c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	2204      	movs	r2, #4
 800d5cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d5ce:	4b03      	ldr	r3, [pc, #12]	; (800d5dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	370c      	adds	r7, #12
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5da:	4770      	bx	lr
 800d5dc:	200005b8 	.word	0x200005b8

0800d5e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b082      	sub	sp, #8
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	6039      	str	r1, [r7, #0]
 800d5ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d5ec:	79fb      	ldrb	r3, [r7, #7]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d105      	bne.n	800d5fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d5f2:	683a      	ldr	r2, [r7, #0]
 800d5f4:	4907      	ldr	r1, [pc, #28]	; (800d614 <USBD_FS_ProductStrDescriptor+0x34>)
 800d5f6:	4808      	ldr	r0, [pc, #32]	; (800d618 <USBD_FS_ProductStrDescriptor+0x38>)
 800d5f8:	f7fc ff5a 	bl	800a4b0 <USBD_GetString>
 800d5fc:	e004      	b.n	800d608 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d5fe:	683a      	ldr	r2, [r7, #0]
 800d600:	4904      	ldr	r1, [pc, #16]	; (800d614 <USBD_FS_ProductStrDescriptor+0x34>)
 800d602:	4805      	ldr	r0, [pc, #20]	; (800d618 <USBD_FS_ProductStrDescriptor+0x38>)
 800d604:	f7fc ff54 	bl	800a4b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d608:	4b02      	ldr	r3, [pc, #8]	; (800d614 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3708      	adds	r7, #8
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	200062a0 	.word	0x200062a0
 800d618:	0800eac0 	.word	0x0800eac0

0800d61c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b082      	sub	sp, #8
 800d620:	af00      	add	r7, sp, #0
 800d622:	4603      	mov	r3, r0
 800d624:	6039      	str	r1, [r7, #0]
 800d626:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d628:	683a      	ldr	r2, [r7, #0]
 800d62a:	4904      	ldr	r1, [pc, #16]	; (800d63c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d62c:	4804      	ldr	r0, [pc, #16]	; (800d640 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d62e:	f7fc ff3f 	bl	800a4b0 <USBD_GetString>
  return USBD_StrDesc;
 800d632:	4b02      	ldr	r3, [pc, #8]	; (800d63c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d634:	4618      	mov	r0, r3
 800d636:	3708      	adds	r7, #8
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	200062a0 	.word	0x200062a0
 800d640:	0800ead8 	.word	0x0800ead8

0800d644 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b082      	sub	sp, #8
 800d648:	af00      	add	r7, sp, #0
 800d64a:	4603      	mov	r3, r0
 800d64c:	6039      	str	r1, [r7, #0]
 800d64e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	221a      	movs	r2, #26
 800d654:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d656:	f000 f843 	bl	800d6e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d65a:	4b02      	ldr	r3, [pc, #8]	; (800d664 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3708      	adds	r7, #8
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}
 800d664:	200005bc 	.word	0x200005bc

0800d668 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b082      	sub	sp, #8
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	4603      	mov	r3, r0
 800d670:	6039      	str	r1, [r7, #0]
 800d672:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d674:	79fb      	ldrb	r3, [r7, #7]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d105      	bne.n	800d686 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d67a:	683a      	ldr	r2, [r7, #0]
 800d67c:	4907      	ldr	r1, [pc, #28]	; (800d69c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d67e:	4808      	ldr	r0, [pc, #32]	; (800d6a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d680:	f7fc ff16 	bl	800a4b0 <USBD_GetString>
 800d684:	e004      	b.n	800d690 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d686:	683a      	ldr	r2, [r7, #0]
 800d688:	4904      	ldr	r1, [pc, #16]	; (800d69c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d68a:	4805      	ldr	r0, [pc, #20]	; (800d6a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d68c:	f7fc ff10 	bl	800a4b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d690:	4b02      	ldr	r3, [pc, #8]	; (800d69c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d692:	4618      	mov	r0, r3
 800d694:	3708      	adds	r7, #8
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}
 800d69a:	bf00      	nop
 800d69c:	200062a0 	.word	0x200062a0
 800d6a0:	0800eaec 	.word	0x0800eaec

0800d6a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	6039      	str	r1, [r7, #0]
 800d6ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d6b0:	79fb      	ldrb	r3, [r7, #7]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d105      	bne.n	800d6c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d6b6:	683a      	ldr	r2, [r7, #0]
 800d6b8:	4907      	ldr	r1, [pc, #28]	; (800d6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d6ba:	4808      	ldr	r0, [pc, #32]	; (800d6dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d6bc:	f7fc fef8 	bl	800a4b0 <USBD_GetString>
 800d6c0:	e004      	b.n	800d6cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d6c2:	683a      	ldr	r2, [r7, #0]
 800d6c4:	4904      	ldr	r1, [pc, #16]	; (800d6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d6c6:	4805      	ldr	r0, [pc, #20]	; (800d6dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d6c8:	f7fc fef2 	bl	800a4b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6cc:	4b02      	ldr	r3, [pc, #8]	; (800d6d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3708      	adds	r7, #8
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
 800d6d6:	bf00      	nop
 800d6d8:	200062a0 	.word	0x200062a0
 800d6dc:	0800eaf8 	.word	0x0800eaf8

0800d6e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b084      	sub	sp, #16
 800d6e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d6e6:	4b0f      	ldr	r3, [pc, #60]	; (800d724 <Get_SerialNum+0x44>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d6ec:	4b0e      	ldr	r3, [pc, #56]	; (800d728 <Get_SerialNum+0x48>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d6f2:	4b0e      	ldr	r3, [pc, #56]	; (800d72c <Get_SerialNum+0x4c>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d6f8:	68fa      	ldr	r2, [r7, #12]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	4413      	add	r3, r2
 800d6fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d009      	beq.n	800d71a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d706:	2208      	movs	r2, #8
 800d708:	4909      	ldr	r1, [pc, #36]	; (800d730 <Get_SerialNum+0x50>)
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f000 f814 	bl	800d738 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d710:	2204      	movs	r2, #4
 800d712:	4908      	ldr	r1, [pc, #32]	; (800d734 <Get_SerialNum+0x54>)
 800d714:	68b8      	ldr	r0, [r7, #8]
 800d716:	f000 f80f 	bl	800d738 <IntToUnicode>
  }
}
 800d71a:	bf00      	nop
 800d71c:	3710      	adds	r7, #16
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}
 800d722:	bf00      	nop
 800d724:	1fff7a10 	.word	0x1fff7a10
 800d728:	1fff7a14 	.word	0x1fff7a14
 800d72c:	1fff7a18 	.word	0x1fff7a18
 800d730:	200005be 	.word	0x200005be
 800d734:	200005ce 	.word	0x200005ce

0800d738 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d738:	b480      	push	{r7}
 800d73a:	b087      	sub	sp, #28
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	60f8      	str	r0, [r7, #12]
 800d740:	60b9      	str	r1, [r7, #8]
 800d742:	4613      	mov	r3, r2
 800d744:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d746:	2300      	movs	r3, #0
 800d748:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d74a:	2300      	movs	r3, #0
 800d74c:	75fb      	strb	r3, [r7, #23]
 800d74e:	e027      	b.n	800d7a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	0f1b      	lsrs	r3, r3, #28
 800d754:	2b09      	cmp	r3, #9
 800d756:	d80b      	bhi.n	800d770 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	0f1b      	lsrs	r3, r3, #28
 800d75c:	b2da      	uxtb	r2, r3
 800d75e:	7dfb      	ldrb	r3, [r7, #23]
 800d760:	005b      	lsls	r3, r3, #1
 800d762:	4619      	mov	r1, r3
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	440b      	add	r3, r1
 800d768:	3230      	adds	r2, #48	; 0x30
 800d76a:	b2d2      	uxtb	r2, r2
 800d76c:	701a      	strb	r2, [r3, #0]
 800d76e:	e00a      	b.n	800d786 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	0f1b      	lsrs	r3, r3, #28
 800d774:	b2da      	uxtb	r2, r3
 800d776:	7dfb      	ldrb	r3, [r7, #23]
 800d778:	005b      	lsls	r3, r3, #1
 800d77a:	4619      	mov	r1, r3
 800d77c:	68bb      	ldr	r3, [r7, #8]
 800d77e:	440b      	add	r3, r1
 800d780:	3237      	adds	r2, #55	; 0x37
 800d782:	b2d2      	uxtb	r2, r2
 800d784:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	011b      	lsls	r3, r3, #4
 800d78a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d78c:	7dfb      	ldrb	r3, [r7, #23]
 800d78e:	005b      	lsls	r3, r3, #1
 800d790:	3301      	adds	r3, #1
 800d792:	68ba      	ldr	r2, [r7, #8]
 800d794:	4413      	add	r3, r2
 800d796:	2200      	movs	r2, #0
 800d798:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d79a:	7dfb      	ldrb	r3, [r7, #23]
 800d79c:	3301      	adds	r3, #1
 800d79e:	75fb      	strb	r3, [r7, #23]
 800d7a0:	7dfa      	ldrb	r2, [r7, #23]
 800d7a2:	79fb      	ldrb	r3, [r7, #7]
 800d7a4:	429a      	cmp	r2, r3
 800d7a6:	d3d3      	bcc.n	800d750 <IntToUnicode+0x18>
  }
}
 800d7a8:	bf00      	nop
 800d7aa:	bf00      	nop
 800d7ac:	371c      	adds	r7, #28
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b4:	4770      	bx	lr
	...

0800d7b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b08a      	sub	sp, #40	; 0x28
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d7c0:	f107 0314 	add.w	r3, r7, #20
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	601a      	str	r2, [r3, #0]
 800d7c8:	605a      	str	r2, [r3, #4]
 800d7ca:	609a      	str	r2, [r3, #8]
 800d7cc:	60da      	str	r2, [r3, #12]
 800d7ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d7d8:	d13a      	bne.n	800d850 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d7da:	2300      	movs	r3, #0
 800d7dc:	613b      	str	r3, [r7, #16]
 800d7de:	4b1e      	ldr	r3, [pc, #120]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d7e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7e2:	4a1d      	ldr	r2, [pc, #116]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d7e4:	f043 0301 	orr.w	r3, r3, #1
 800d7e8:	6313      	str	r3, [r2, #48]	; 0x30
 800d7ea:	4b1b      	ldr	r3, [pc, #108]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d7ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7ee:	f003 0301 	and.w	r3, r3, #1
 800d7f2:	613b      	str	r3, [r7, #16]
 800d7f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d7f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d7fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d7fc:	2302      	movs	r3, #2
 800d7fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d800:	2300      	movs	r3, #0
 800d802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d804:	2303      	movs	r3, #3
 800d806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d808:	230a      	movs	r3, #10
 800d80a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d80c:	f107 0314 	add.w	r3, r7, #20
 800d810:	4619      	mov	r1, r3
 800d812:	4812      	ldr	r0, [pc, #72]	; (800d85c <HAL_PCD_MspInit+0xa4>)
 800d814:	f7f4 ff36 	bl	8002684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d818:	4b0f      	ldr	r3, [pc, #60]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d81a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d81c:	4a0e      	ldr	r2, [pc, #56]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d81e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d822:	6353      	str	r3, [r2, #52]	; 0x34
 800d824:	2300      	movs	r3, #0
 800d826:	60fb      	str	r3, [r7, #12]
 800d828:	4b0b      	ldr	r3, [pc, #44]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d82a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d82c:	4a0a      	ldr	r2, [pc, #40]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d82e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d832:	6453      	str	r3, [r2, #68]	; 0x44
 800d834:	4b08      	ldr	r3, [pc, #32]	; (800d858 <HAL_PCD_MspInit+0xa0>)
 800d836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d83c:	60fb      	str	r3, [r7, #12]
 800d83e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d840:	2200      	movs	r2, #0
 800d842:	2105      	movs	r1, #5
 800d844:	2043      	movs	r0, #67	; 0x43
 800d846:	f7f4 fef3 	bl	8002630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d84a:	2043      	movs	r0, #67	; 0x43
 800d84c:	f7f4 ff0c 	bl	8002668 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d850:	bf00      	nop
 800d852:	3728      	adds	r7, #40	; 0x28
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}
 800d858:	40023800 	.word	0x40023800
 800d85c:	40020000 	.word	0x40020000

0800d860 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b082      	sub	sp, #8
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d874:	4619      	mov	r1, r3
 800d876:	4610      	mov	r0, r2
 800d878:	f7fb fcbb 	bl	80091f2 <USBD_LL_SetupStage>
}
 800d87c:	bf00      	nop
 800d87e:	3708      	adds	r7, #8
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}

0800d884 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b082      	sub	sp, #8
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
 800d88c:	460b      	mov	r3, r1
 800d88e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d896:	78fa      	ldrb	r2, [r7, #3]
 800d898:	6879      	ldr	r1, [r7, #4]
 800d89a:	4613      	mov	r3, r2
 800d89c:	00db      	lsls	r3, r3, #3
 800d89e:	4413      	add	r3, r2
 800d8a0:	009b      	lsls	r3, r3, #2
 800d8a2:	440b      	add	r3, r1
 800d8a4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d8a8:	681a      	ldr	r2, [r3, #0]
 800d8aa:	78fb      	ldrb	r3, [r7, #3]
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	f7fb fcf5 	bl	800929c <USBD_LL_DataOutStage>
}
 800d8b2:	bf00      	nop
 800d8b4:	3708      	adds	r7, #8
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}

0800d8ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8ba:	b580      	push	{r7, lr}
 800d8bc:	b082      	sub	sp, #8
 800d8be:	af00      	add	r7, sp, #0
 800d8c0:	6078      	str	r0, [r7, #4]
 800d8c2:	460b      	mov	r3, r1
 800d8c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d8cc:	78fa      	ldrb	r2, [r7, #3]
 800d8ce:	6879      	ldr	r1, [r7, #4]
 800d8d0:	4613      	mov	r3, r2
 800d8d2:	00db      	lsls	r3, r3, #3
 800d8d4:	4413      	add	r3, r2
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	440b      	add	r3, r1
 800d8da:	334c      	adds	r3, #76	; 0x4c
 800d8dc:	681a      	ldr	r2, [r3, #0]
 800d8de:	78fb      	ldrb	r3, [r7, #3]
 800d8e0:	4619      	mov	r1, r3
 800d8e2:	f7fb fd8e 	bl	8009402 <USBD_LL_DataInStage>
}
 800d8e6:	bf00      	nop
 800d8e8:	3708      	adds	r7, #8
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}

0800d8ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8ee:	b580      	push	{r7, lr}
 800d8f0:	b082      	sub	sp, #8
 800d8f2:	af00      	add	r7, sp, #0
 800d8f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f7fb fec2 	bl	8009686 <USBD_LL_SOF>
}
 800d902:	bf00      	nop
 800d904:	3708      	adds	r7, #8
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}

0800d90a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d90a:	b580      	push	{r7, lr}
 800d90c:	b084      	sub	sp, #16
 800d90e:	af00      	add	r7, sp, #0
 800d910:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d912:	2301      	movs	r3, #1
 800d914:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	68db      	ldr	r3, [r3, #12]
 800d91a:	2b02      	cmp	r3, #2
 800d91c:	d001      	beq.n	800d922 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d91e:	f7f4 faeb 	bl	8001ef8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d928:	7bfa      	ldrb	r2, [r7, #15]
 800d92a:	4611      	mov	r1, r2
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7fb fe6c 	bl	800960a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d938:	4618      	mov	r0, r3
 800d93a:	f7fb fe14 	bl	8009566 <USBD_LL_Reset>
}
 800d93e:	bf00      	nop
 800d940:	3710      	adds	r7, #16
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
	...

0800d948 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d956:	4618      	mov	r0, r3
 800d958:	f7fb fe67 	bl	800962a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	6812      	ldr	r2, [r2, #0]
 800d96a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d96e:	f043 0301 	orr.w	r3, r3, #1
 800d972:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	6a1b      	ldr	r3, [r3, #32]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d005      	beq.n	800d988 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d97c:	4b04      	ldr	r3, [pc, #16]	; (800d990 <HAL_PCD_SuspendCallback+0x48>)
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	4a03      	ldr	r2, [pc, #12]	; (800d990 <HAL_PCD_SuspendCallback+0x48>)
 800d982:	f043 0306 	orr.w	r3, r3, #6
 800d986:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d988:	bf00      	nop
 800d98a:	3708      	adds	r7, #8
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}
 800d990:	e000ed00 	.word	0xe000ed00

0800d994 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f7fb fe57 	bl	8009656 <USBD_LL_Resume>
}
 800d9a8:	bf00      	nop
 800d9aa:	3708      	adds	r7, #8
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}

0800d9b0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d9c2:	78fa      	ldrb	r2, [r7, #3]
 800d9c4:	4611      	mov	r1, r2
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7fb feaf 	bl	800972a <USBD_LL_IsoOUTIncomplete>
}
 800d9cc:	bf00      	nop
 800d9ce:	3708      	adds	r7, #8
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}

0800d9d4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b082      	sub	sp, #8
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	460b      	mov	r3, r1
 800d9de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d9e6:	78fa      	ldrb	r2, [r7, #3]
 800d9e8:	4611      	mov	r1, r2
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f7fb fe6b 	bl	80096c6 <USBD_LL_IsoINIncomplete>
}
 800d9f0:	bf00      	nop
 800d9f2:	3708      	adds	r7, #8
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b082      	sub	sp, #8
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da06:	4618      	mov	r0, r3
 800da08:	f7fb fec1 	bl	800978e <USBD_LL_DevConnected>
}
 800da0c:	bf00      	nop
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da22:	4618      	mov	r0, r3
 800da24:	f7fb febe 	bl	80097a4 <USBD_LL_DevDisconnected>
}
 800da28:	bf00      	nop
 800da2a:	3708      	adds	r7, #8
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b082      	sub	sp, #8
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d13c      	bne.n	800daba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800da40:	4a20      	ldr	r2, [pc, #128]	; (800dac4 <USBD_LL_Init+0x94>)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	4a1e      	ldr	r2, [pc, #120]	; (800dac4 <USBD_LL_Init+0x94>)
 800da4c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800da50:	4b1c      	ldr	r3, [pc, #112]	; (800dac4 <USBD_LL_Init+0x94>)
 800da52:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800da56:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800da58:	4b1a      	ldr	r3, [pc, #104]	; (800dac4 <USBD_LL_Init+0x94>)
 800da5a:	2204      	movs	r2, #4
 800da5c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800da5e:	4b19      	ldr	r3, [pc, #100]	; (800dac4 <USBD_LL_Init+0x94>)
 800da60:	2202      	movs	r2, #2
 800da62:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800da64:	4b17      	ldr	r3, [pc, #92]	; (800dac4 <USBD_LL_Init+0x94>)
 800da66:	2200      	movs	r2, #0
 800da68:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800da6a:	4b16      	ldr	r3, [pc, #88]	; (800dac4 <USBD_LL_Init+0x94>)
 800da6c:	2202      	movs	r2, #2
 800da6e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800da70:	4b14      	ldr	r3, [pc, #80]	; (800dac4 <USBD_LL_Init+0x94>)
 800da72:	2200      	movs	r2, #0
 800da74:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800da76:	4b13      	ldr	r3, [pc, #76]	; (800dac4 <USBD_LL_Init+0x94>)
 800da78:	2200      	movs	r2, #0
 800da7a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800da7c:	4b11      	ldr	r3, [pc, #68]	; (800dac4 <USBD_LL_Init+0x94>)
 800da7e:	2200      	movs	r2, #0
 800da80:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800da82:	4b10      	ldr	r3, [pc, #64]	; (800dac4 <USBD_LL_Init+0x94>)
 800da84:	2200      	movs	r2, #0
 800da86:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800da88:	4b0e      	ldr	r3, [pc, #56]	; (800dac4 <USBD_LL_Init+0x94>)
 800da8a:	2200      	movs	r2, #0
 800da8c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800da8e:	480d      	ldr	r0, [pc, #52]	; (800dac4 <USBD_LL_Init+0x94>)
 800da90:	f7f5 ff6d 	bl	800396e <HAL_PCD_Init>
 800da94:	4603      	mov	r3, r0
 800da96:	2b00      	cmp	r3, #0
 800da98:	d001      	beq.n	800da9e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800da9a:	f7f4 fa2d 	bl	8001ef8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800da9e:	2180      	movs	r1, #128	; 0x80
 800daa0:	4808      	ldr	r0, [pc, #32]	; (800dac4 <USBD_LL_Init+0x94>)
 800daa2:	f7f7 f9c4 	bl	8004e2e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800daa6:	2240      	movs	r2, #64	; 0x40
 800daa8:	2100      	movs	r1, #0
 800daaa:	4806      	ldr	r0, [pc, #24]	; (800dac4 <USBD_LL_Init+0x94>)
 800daac:	f7f7 f978 	bl	8004da0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800dab0:	2280      	movs	r2, #128	; 0x80
 800dab2:	2101      	movs	r1, #1
 800dab4:	4803      	ldr	r0, [pc, #12]	; (800dac4 <USBD_LL_Init+0x94>)
 800dab6:	f7f7 f973 	bl	8004da0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800daba:	2300      	movs	r3, #0
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3708      	adds	r7, #8
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}
 800dac4:	200064a0 	.word	0x200064a0

0800dac8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b084      	sub	sp, #16
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad0:	2300      	movs	r3, #0
 800dad2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dad4:	2300      	movs	r3, #0
 800dad6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dade:	4618      	mov	r0, r3
 800dae0:	f7f6 f862 	bl	8003ba8 <HAL_PCD_Start>
 800dae4:	4603      	mov	r3, r0
 800dae6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dae8:	7bfb      	ldrb	r3, [r7, #15]
 800daea:	4618      	mov	r0, r3
 800daec:	f000 f942 	bl	800dd74 <USBD_Get_USB_Status>
 800daf0:	4603      	mov	r3, r0
 800daf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3710      	adds	r7, #16
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}

0800dafe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b084      	sub	sp, #16
 800db02:	af00      	add	r7, sp, #0
 800db04:	6078      	str	r0, [r7, #4]
 800db06:	4608      	mov	r0, r1
 800db08:	4611      	mov	r1, r2
 800db0a:	461a      	mov	r2, r3
 800db0c:	4603      	mov	r3, r0
 800db0e:	70fb      	strb	r3, [r7, #3]
 800db10:	460b      	mov	r3, r1
 800db12:	70bb      	strb	r3, [r7, #2]
 800db14:	4613      	mov	r3, r2
 800db16:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db18:	2300      	movs	r3, #0
 800db1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db1c:	2300      	movs	r3, #0
 800db1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800db26:	78bb      	ldrb	r3, [r7, #2]
 800db28:	883a      	ldrh	r2, [r7, #0]
 800db2a:	78f9      	ldrb	r1, [r7, #3]
 800db2c:	f7f6 fd33 	bl	8004596 <HAL_PCD_EP_Open>
 800db30:	4603      	mov	r3, r0
 800db32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db34:	7bfb      	ldrb	r3, [r7, #15]
 800db36:	4618      	mov	r0, r3
 800db38:	f000 f91c 	bl	800dd74 <USBD_Get_USB_Status>
 800db3c:	4603      	mov	r3, r0
 800db3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db40:	7bbb      	ldrb	r3, [r7, #14]
}
 800db42:	4618      	mov	r0, r3
 800db44:	3710      	adds	r7, #16
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b084      	sub	sp, #16
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
 800db52:	460b      	mov	r3, r1
 800db54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db56:	2300      	movs	r3, #0
 800db58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db5a:	2300      	movs	r3, #0
 800db5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800db64:	78fa      	ldrb	r2, [r7, #3]
 800db66:	4611      	mov	r1, r2
 800db68:	4618      	mov	r0, r3
 800db6a:	f7f6 fd7c 	bl	8004666 <HAL_PCD_EP_Close>
 800db6e:	4603      	mov	r3, r0
 800db70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db72:	7bfb      	ldrb	r3, [r7, #15]
 800db74:	4618      	mov	r0, r3
 800db76:	f000 f8fd 	bl	800dd74 <USBD_Get_USB_Status>
 800db7a:	4603      	mov	r3, r0
 800db7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800db80:	4618      	mov	r0, r3
 800db82:	3710      	adds	r7, #16
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}

0800db88 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b084      	sub	sp, #16
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
 800db90:	460b      	mov	r3, r1
 800db92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db94:	2300      	movs	r3, #0
 800db96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db98:	2300      	movs	r3, #0
 800db9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dba2:	78fa      	ldrb	r2, [r7, #3]
 800dba4:	4611      	mov	r1, r2
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7f6 fe54 	bl	8004854 <HAL_PCD_EP_SetStall>
 800dbac:	4603      	mov	r3, r0
 800dbae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbb0:	7bfb      	ldrb	r3, [r7, #15]
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f000 f8de 	bl	800dd74 <USBD_Get_USB_Status>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}

0800dbc6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b084      	sub	sp, #16
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
 800dbce:	460b      	mov	r3, r1
 800dbd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dbe0:	78fa      	ldrb	r2, [r7, #3]
 800dbe2:	4611      	mov	r1, r2
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7f6 fe99 	bl	800491c <HAL_PCD_EP_ClrStall>
 800dbea:	4603      	mov	r3, r0
 800dbec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbee:	7bfb      	ldrb	r3, [r7, #15]
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f000 f8bf 	bl	800dd74 <USBD_Get_USB_Status>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3710      	adds	r7, #16
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}

0800dc04 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b085      	sub	sp, #20
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dc16:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dc18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	da0b      	bge.n	800dc38 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dc20:	78fb      	ldrb	r3, [r7, #3]
 800dc22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc26:	68f9      	ldr	r1, [r7, #12]
 800dc28:	4613      	mov	r3, r2
 800dc2a:	00db      	lsls	r3, r3, #3
 800dc2c:	4413      	add	r3, r2
 800dc2e:	009b      	lsls	r3, r3, #2
 800dc30:	440b      	add	r3, r1
 800dc32:	333e      	adds	r3, #62	; 0x3e
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	e00b      	b.n	800dc50 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dc38:	78fb      	ldrb	r3, [r7, #3]
 800dc3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc3e:	68f9      	ldr	r1, [r7, #12]
 800dc40:	4613      	mov	r3, r2
 800dc42:	00db      	lsls	r3, r3, #3
 800dc44:	4413      	add	r3, r2
 800dc46:	009b      	lsls	r3, r3, #2
 800dc48:	440b      	add	r3, r1
 800dc4a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800dc4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	3714      	adds	r7, #20
 800dc54:	46bd      	mov	sp, r7
 800dc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5a:	4770      	bx	lr

0800dc5c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b084      	sub	sp, #16
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	460b      	mov	r3, r1
 800dc66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc68:	2300      	movs	r3, #0
 800dc6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dc76:	78fa      	ldrb	r2, [r7, #3]
 800dc78:	4611      	mov	r1, r2
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f7f6 fc66 	bl	800454c <HAL_PCD_SetAddress>
 800dc80:	4603      	mov	r3, r0
 800dc82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc84:	7bfb      	ldrb	r3, [r7, #15]
 800dc86:	4618      	mov	r0, r3
 800dc88:	f000 f874 	bl	800dd74 <USBD_Get_USB_Status>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc90:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3710      	adds	r7, #16
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}

0800dc9a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc9a:	b580      	push	{r7, lr}
 800dc9c:	b086      	sub	sp, #24
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	60f8      	str	r0, [r7, #12]
 800dca2:	607a      	str	r2, [r7, #4]
 800dca4:	603b      	str	r3, [r7, #0]
 800dca6:	460b      	mov	r3, r1
 800dca8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dcb8:	7af9      	ldrb	r1, [r7, #11]
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	687a      	ldr	r2, [r7, #4]
 800dcbe:	f7f6 fd7f 	bl	80047c0 <HAL_PCD_EP_Transmit>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcc6:	7dfb      	ldrb	r3, [r7, #23]
 800dcc8:	4618      	mov	r0, r3
 800dcca:	f000 f853 	bl	800dd74 <USBD_Get_USB_Status>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dcd2:	7dbb      	ldrb	r3, [r7, #22]
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3718      	adds	r7, #24
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b086      	sub	sp, #24
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	60f8      	str	r0, [r7, #12]
 800dce4:	607a      	str	r2, [r7, #4]
 800dce6:	603b      	str	r3, [r7, #0]
 800dce8:	460b      	mov	r3, r1
 800dcea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcec:	2300      	movs	r3, #0
 800dcee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dcfa:	7af9      	ldrb	r1, [r7, #11]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	687a      	ldr	r2, [r7, #4]
 800dd00:	f7f6 fcfb 	bl	80046fa <HAL_PCD_EP_Receive>
 800dd04:	4603      	mov	r3, r0
 800dd06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd08:	7dfb      	ldrb	r3, [r7, #23]
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f000 f832 	bl	800dd74 <USBD_Get_USB_Status>
 800dd10:	4603      	mov	r3, r0
 800dd12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dd14:	7dbb      	ldrb	r3, [r7, #22]
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3718      	adds	r7, #24
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}

0800dd1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd1e:	b580      	push	{r7, lr}
 800dd20:	b082      	sub	sp, #8
 800dd22:	af00      	add	r7, sp, #0
 800dd24:	6078      	str	r0, [r7, #4]
 800dd26:	460b      	mov	r3, r1
 800dd28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dd30:	78fa      	ldrb	r2, [r7, #3]
 800dd32:	4611      	mov	r1, r2
 800dd34:	4618      	mov	r0, r3
 800dd36:	f7f6 fd2b 	bl	8004790 <HAL_PCD_EP_GetRxCount>
 800dd3a:	4603      	mov	r3, r0
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3708      	adds	r7, #8
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b083      	sub	sp, #12
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dd4c:	4b03      	ldr	r3, [pc, #12]	; (800dd5c <USBD_static_malloc+0x18>)
}
 800dd4e:	4618      	mov	r0, r3
 800dd50:	370c      	adds	r7, #12
 800dd52:	46bd      	mov	sp, r7
 800dd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd58:	4770      	bx	lr
 800dd5a:	bf00      	nop
 800dd5c:	200069ac 	.word	0x200069ac

0800dd60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]

}
 800dd68:	bf00      	nop
 800dd6a:	370c      	adds	r7, #12
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd72:	4770      	bx	lr

0800dd74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b085      	sub	sp, #20
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd82:	79fb      	ldrb	r3, [r7, #7]
 800dd84:	2b03      	cmp	r3, #3
 800dd86:	d817      	bhi.n	800ddb8 <USBD_Get_USB_Status+0x44>
 800dd88:	a201      	add	r2, pc, #4	; (adr r2, 800dd90 <USBD_Get_USB_Status+0x1c>)
 800dd8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd8e:	bf00      	nop
 800dd90:	0800dda1 	.word	0x0800dda1
 800dd94:	0800dda7 	.word	0x0800dda7
 800dd98:	0800ddad 	.word	0x0800ddad
 800dd9c:	0800ddb3 	.word	0x0800ddb3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dda0:	2300      	movs	r3, #0
 800dda2:	73fb      	strb	r3, [r7, #15]
    break;
 800dda4:	e00b      	b.n	800ddbe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dda6:	2303      	movs	r3, #3
 800dda8:	73fb      	strb	r3, [r7, #15]
    break;
 800ddaa:	e008      	b.n	800ddbe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ddac:	2301      	movs	r3, #1
 800ddae:	73fb      	strb	r3, [r7, #15]
    break;
 800ddb0:	e005      	b.n	800ddbe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ddb2:	2303      	movs	r3, #3
 800ddb4:	73fb      	strb	r3, [r7, #15]
    break;
 800ddb6:	e002      	b.n	800ddbe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ddb8:	2303      	movs	r3, #3
 800ddba:	73fb      	strb	r3, [r7, #15]
    break;
 800ddbc:	bf00      	nop
  }
  return usb_status;
 800ddbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3714      	adds	r7, #20
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddca:	4770      	bx	lr

0800ddcc <__errno>:
 800ddcc:	4b01      	ldr	r3, [pc, #4]	; (800ddd4 <__errno+0x8>)
 800ddce:	6818      	ldr	r0, [r3, #0]
 800ddd0:	4770      	bx	lr
 800ddd2:	bf00      	nop
 800ddd4:	200005d8 	.word	0x200005d8

0800ddd8 <__libc_init_array>:
 800ddd8:	b570      	push	{r4, r5, r6, lr}
 800ddda:	4d0d      	ldr	r5, [pc, #52]	; (800de10 <__libc_init_array+0x38>)
 800dddc:	4c0d      	ldr	r4, [pc, #52]	; (800de14 <__libc_init_array+0x3c>)
 800ddde:	1b64      	subs	r4, r4, r5
 800dde0:	10a4      	asrs	r4, r4, #2
 800dde2:	2600      	movs	r6, #0
 800dde4:	42a6      	cmp	r6, r4
 800dde6:	d109      	bne.n	800ddfc <__libc_init_array+0x24>
 800dde8:	4d0b      	ldr	r5, [pc, #44]	; (800de18 <__libc_init_array+0x40>)
 800ddea:	4c0c      	ldr	r4, [pc, #48]	; (800de1c <__libc_init_array+0x44>)
 800ddec:	f000 fcba 	bl	800e764 <_init>
 800ddf0:	1b64      	subs	r4, r4, r5
 800ddf2:	10a4      	asrs	r4, r4, #2
 800ddf4:	2600      	movs	r6, #0
 800ddf6:	42a6      	cmp	r6, r4
 800ddf8:	d105      	bne.n	800de06 <__libc_init_array+0x2e>
 800ddfa:	bd70      	pop	{r4, r5, r6, pc}
 800ddfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800de00:	4798      	blx	r3
 800de02:	3601      	adds	r6, #1
 800de04:	e7ee      	b.n	800dde4 <__libc_init_array+0xc>
 800de06:	f855 3b04 	ldr.w	r3, [r5], #4
 800de0a:	4798      	blx	r3
 800de0c:	3601      	adds	r6, #1
 800de0e:	e7f2      	b.n	800ddf6 <__libc_init_array+0x1e>
 800de10:	0800ee04 	.word	0x0800ee04
 800de14:	0800ee04 	.word	0x0800ee04
 800de18:	0800ee04 	.word	0x0800ee04
 800de1c:	0800ee08 	.word	0x0800ee08

0800de20 <malloc>:
 800de20:	4b02      	ldr	r3, [pc, #8]	; (800de2c <malloc+0xc>)
 800de22:	4601      	mov	r1, r0
 800de24:	6818      	ldr	r0, [r3, #0]
 800de26:	f000 b88d 	b.w	800df44 <_malloc_r>
 800de2a:	bf00      	nop
 800de2c:	200005d8 	.word	0x200005d8

0800de30 <free>:
 800de30:	4b02      	ldr	r3, [pc, #8]	; (800de3c <free+0xc>)
 800de32:	4601      	mov	r1, r0
 800de34:	6818      	ldr	r0, [r3, #0]
 800de36:	f000 b819 	b.w	800de6c <_free_r>
 800de3a:	bf00      	nop
 800de3c:	200005d8 	.word	0x200005d8

0800de40 <memcpy>:
 800de40:	440a      	add	r2, r1
 800de42:	4291      	cmp	r1, r2
 800de44:	f100 33ff 	add.w	r3, r0, #4294967295
 800de48:	d100      	bne.n	800de4c <memcpy+0xc>
 800de4a:	4770      	bx	lr
 800de4c:	b510      	push	{r4, lr}
 800de4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de56:	4291      	cmp	r1, r2
 800de58:	d1f9      	bne.n	800de4e <memcpy+0xe>
 800de5a:	bd10      	pop	{r4, pc}

0800de5c <memset>:
 800de5c:	4402      	add	r2, r0
 800de5e:	4603      	mov	r3, r0
 800de60:	4293      	cmp	r3, r2
 800de62:	d100      	bne.n	800de66 <memset+0xa>
 800de64:	4770      	bx	lr
 800de66:	f803 1b01 	strb.w	r1, [r3], #1
 800de6a:	e7f9      	b.n	800de60 <memset+0x4>

0800de6c <_free_r>:
 800de6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de6e:	2900      	cmp	r1, #0
 800de70:	d044      	beq.n	800defc <_free_r+0x90>
 800de72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de76:	9001      	str	r0, [sp, #4]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f1a1 0404 	sub.w	r4, r1, #4
 800de7e:	bfb8      	it	lt
 800de80:	18e4      	addlt	r4, r4, r3
 800de82:	f000 f91f 	bl	800e0c4 <__malloc_lock>
 800de86:	4a1e      	ldr	r2, [pc, #120]	; (800df00 <_free_r+0x94>)
 800de88:	9801      	ldr	r0, [sp, #4]
 800de8a:	6813      	ldr	r3, [r2, #0]
 800de8c:	b933      	cbnz	r3, 800de9c <_free_r+0x30>
 800de8e:	6063      	str	r3, [r4, #4]
 800de90:	6014      	str	r4, [r2, #0]
 800de92:	b003      	add	sp, #12
 800de94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de98:	f000 b91a 	b.w	800e0d0 <__malloc_unlock>
 800de9c:	42a3      	cmp	r3, r4
 800de9e:	d908      	bls.n	800deb2 <_free_r+0x46>
 800dea0:	6825      	ldr	r5, [r4, #0]
 800dea2:	1961      	adds	r1, r4, r5
 800dea4:	428b      	cmp	r3, r1
 800dea6:	bf01      	itttt	eq
 800dea8:	6819      	ldreq	r1, [r3, #0]
 800deaa:	685b      	ldreq	r3, [r3, #4]
 800deac:	1949      	addeq	r1, r1, r5
 800deae:	6021      	streq	r1, [r4, #0]
 800deb0:	e7ed      	b.n	800de8e <_free_r+0x22>
 800deb2:	461a      	mov	r2, r3
 800deb4:	685b      	ldr	r3, [r3, #4]
 800deb6:	b10b      	cbz	r3, 800debc <_free_r+0x50>
 800deb8:	42a3      	cmp	r3, r4
 800deba:	d9fa      	bls.n	800deb2 <_free_r+0x46>
 800debc:	6811      	ldr	r1, [r2, #0]
 800debe:	1855      	adds	r5, r2, r1
 800dec0:	42a5      	cmp	r5, r4
 800dec2:	d10b      	bne.n	800dedc <_free_r+0x70>
 800dec4:	6824      	ldr	r4, [r4, #0]
 800dec6:	4421      	add	r1, r4
 800dec8:	1854      	adds	r4, r2, r1
 800deca:	42a3      	cmp	r3, r4
 800decc:	6011      	str	r1, [r2, #0]
 800dece:	d1e0      	bne.n	800de92 <_free_r+0x26>
 800ded0:	681c      	ldr	r4, [r3, #0]
 800ded2:	685b      	ldr	r3, [r3, #4]
 800ded4:	6053      	str	r3, [r2, #4]
 800ded6:	4421      	add	r1, r4
 800ded8:	6011      	str	r1, [r2, #0]
 800deda:	e7da      	b.n	800de92 <_free_r+0x26>
 800dedc:	d902      	bls.n	800dee4 <_free_r+0x78>
 800dede:	230c      	movs	r3, #12
 800dee0:	6003      	str	r3, [r0, #0]
 800dee2:	e7d6      	b.n	800de92 <_free_r+0x26>
 800dee4:	6825      	ldr	r5, [r4, #0]
 800dee6:	1961      	adds	r1, r4, r5
 800dee8:	428b      	cmp	r3, r1
 800deea:	bf04      	itt	eq
 800deec:	6819      	ldreq	r1, [r3, #0]
 800deee:	685b      	ldreq	r3, [r3, #4]
 800def0:	6063      	str	r3, [r4, #4]
 800def2:	bf04      	itt	eq
 800def4:	1949      	addeq	r1, r1, r5
 800def6:	6021      	streq	r1, [r4, #0]
 800def8:	6054      	str	r4, [r2, #4]
 800defa:	e7ca      	b.n	800de92 <_free_r+0x26>
 800defc:	b003      	add	sp, #12
 800defe:	bd30      	pop	{r4, r5, pc}
 800df00:	20006bcc 	.word	0x20006bcc

0800df04 <sbrk_aligned>:
 800df04:	b570      	push	{r4, r5, r6, lr}
 800df06:	4e0e      	ldr	r6, [pc, #56]	; (800df40 <sbrk_aligned+0x3c>)
 800df08:	460c      	mov	r4, r1
 800df0a:	6831      	ldr	r1, [r6, #0]
 800df0c:	4605      	mov	r5, r0
 800df0e:	b911      	cbnz	r1, 800df16 <sbrk_aligned+0x12>
 800df10:	f000 f88c 	bl	800e02c <_sbrk_r>
 800df14:	6030      	str	r0, [r6, #0]
 800df16:	4621      	mov	r1, r4
 800df18:	4628      	mov	r0, r5
 800df1a:	f000 f887 	bl	800e02c <_sbrk_r>
 800df1e:	1c43      	adds	r3, r0, #1
 800df20:	d00a      	beq.n	800df38 <sbrk_aligned+0x34>
 800df22:	1cc4      	adds	r4, r0, #3
 800df24:	f024 0403 	bic.w	r4, r4, #3
 800df28:	42a0      	cmp	r0, r4
 800df2a:	d007      	beq.n	800df3c <sbrk_aligned+0x38>
 800df2c:	1a21      	subs	r1, r4, r0
 800df2e:	4628      	mov	r0, r5
 800df30:	f000 f87c 	bl	800e02c <_sbrk_r>
 800df34:	3001      	adds	r0, #1
 800df36:	d101      	bne.n	800df3c <sbrk_aligned+0x38>
 800df38:	f04f 34ff 	mov.w	r4, #4294967295
 800df3c:	4620      	mov	r0, r4
 800df3e:	bd70      	pop	{r4, r5, r6, pc}
 800df40:	20006bd0 	.word	0x20006bd0

0800df44 <_malloc_r>:
 800df44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df48:	1ccd      	adds	r5, r1, #3
 800df4a:	f025 0503 	bic.w	r5, r5, #3
 800df4e:	3508      	adds	r5, #8
 800df50:	2d0c      	cmp	r5, #12
 800df52:	bf38      	it	cc
 800df54:	250c      	movcc	r5, #12
 800df56:	2d00      	cmp	r5, #0
 800df58:	4607      	mov	r7, r0
 800df5a:	db01      	blt.n	800df60 <_malloc_r+0x1c>
 800df5c:	42a9      	cmp	r1, r5
 800df5e:	d905      	bls.n	800df6c <_malloc_r+0x28>
 800df60:	230c      	movs	r3, #12
 800df62:	603b      	str	r3, [r7, #0]
 800df64:	2600      	movs	r6, #0
 800df66:	4630      	mov	r0, r6
 800df68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df6c:	4e2e      	ldr	r6, [pc, #184]	; (800e028 <_malloc_r+0xe4>)
 800df6e:	f000 f8a9 	bl	800e0c4 <__malloc_lock>
 800df72:	6833      	ldr	r3, [r6, #0]
 800df74:	461c      	mov	r4, r3
 800df76:	bb34      	cbnz	r4, 800dfc6 <_malloc_r+0x82>
 800df78:	4629      	mov	r1, r5
 800df7a:	4638      	mov	r0, r7
 800df7c:	f7ff ffc2 	bl	800df04 <sbrk_aligned>
 800df80:	1c43      	adds	r3, r0, #1
 800df82:	4604      	mov	r4, r0
 800df84:	d14d      	bne.n	800e022 <_malloc_r+0xde>
 800df86:	6834      	ldr	r4, [r6, #0]
 800df88:	4626      	mov	r6, r4
 800df8a:	2e00      	cmp	r6, #0
 800df8c:	d140      	bne.n	800e010 <_malloc_r+0xcc>
 800df8e:	6823      	ldr	r3, [r4, #0]
 800df90:	4631      	mov	r1, r6
 800df92:	4638      	mov	r0, r7
 800df94:	eb04 0803 	add.w	r8, r4, r3
 800df98:	f000 f848 	bl	800e02c <_sbrk_r>
 800df9c:	4580      	cmp	r8, r0
 800df9e:	d13a      	bne.n	800e016 <_malloc_r+0xd2>
 800dfa0:	6821      	ldr	r1, [r4, #0]
 800dfa2:	3503      	adds	r5, #3
 800dfa4:	1a6d      	subs	r5, r5, r1
 800dfa6:	f025 0503 	bic.w	r5, r5, #3
 800dfaa:	3508      	adds	r5, #8
 800dfac:	2d0c      	cmp	r5, #12
 800dfae:	bf38      	it	cc
 800dfb0:	250c      	movcc	r5, #12
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	4638      	mov	r0, r7
 800dfb6:	f7ff ffa5 	bl	800df04 <sbrk_aligned>
 800dfba:	3001      	adds	r0, #1
 800dfbc:	d02b      	beq.n	800e016 <_malloc_r+0xd2>
 800dfbe:	6823      	ldr	r3, [r4, #0]
 800dfc0:	442b      	add	r3, r5
 800dfc2:	6023      	str	r3, [r4, #0]
 800dfc4:	e00e      	b.n	800dfe4 <_malloc_r+0xa0>
 800dfc6:	6822      	ldr	r2, [r4, #0]
 800dfc8:	1b52      	subs	r2, r2, r5
 800dfca:	d41e      	bmi.n	800e00a <_malloc_r+0xc6>
 800dfcc:	2a0b      	cmp	r2, #11
 800dfce:	d916      	bls.n	800dffe <_malloc_r+0xba>
 800dfd0:	1961      	adds	r1, r4, r5
 800dfd2:	42a3      	cmp	r3, r4
 800dfd4:	6025      	str	r5, [r4, #0]
 800dfd6:	bf18      	it	ne
 800dfd8:	6059      	strne	r1, [r3, #4]
 800dfda:	6863      	ldr	r3, [r4, #4]
 800dfdc:	bf08      	it	eq
 800dfde:	6031      	streq	r1, [r6, #0]
 800dfe0:	5162      	str	r2, [r4, r5]
 800dfe2:	604b      	str	r3, [r1, #4]
 800dfe4:	4638      	mov	r0, r7
 800dfe6:	f104 060b 	add.w	r6, r4, #11
 800dfea:	f000 f871 	bl	800e0d0 <__malloc_unlock>
 800dfee:	f026 0607 	bic.w	r6, r6, #7
 800dff2:	1d23      	adds	r3, r4, #4
 800dff4:	1af2      	subs	r2, r6, r3
 800dff6:	d0b6      	beq.n	800df66 <_malloc_r+0x22>
 800dff8:	1b9b      	subs	r3, r3, r6
 800dffa:	50a3      	str	r3, [r4, r2]
 800dffc:	e7b3      	b.n	800df66 <_malloc_r+0x22>
 800dffe:	6862      	ldr	r2, [r4, #4]
 800e000:	42a3      	cmp	r3, r4
 800e002:	bf0c      	ite	eq
 800e004:	6032      	streq	r2, [r6, #0]
 800e006:	605a      	strne	r2, [r3, #4]
 800e008:	e7ec      	b.n	800dfe4 <_malloc_r+0xa0>
 800e00a:	4623      	mov	r3, r4
 800e00c:	6864      	ldr	r4, [r4, #4]
 800e00e:	e7b2      	b.n	800df76 <_malloc_r+0x32>
 800e010:	4634      	mov	r4, r6
 800e012:	6876      	ldr	r6, [r6, #4]
 800e014:	e7b9      	b.n	800df8a <_malloc_r+0x46>
 800e016:	230c      	movs	r3, #12
 800e018:	603b      	str	r3, [r7, #0]
 800e01a:	4638      	mov	r0, r7
 800e01c:	f000 f858 	bl	800e0d0 <__malloc_unlock>
 800e020:	e7a1      	b.n	800df66 <_malloc_r+0x22>
 800e022:	6025      	str	r5, [r4, #0]
 800e024:	e7de      	b.n	800dfe4 <_malloc_r+0xa0>
 800e026:	bf00      	nop
 800e028:	20006bcc 	.word	0x20006bcc

0800e02c <_sbrk_r>:
 800e02c:	b538      	push	{r3, r4, r5, lr}
 800e02e:	4d06      	ldr	r5, [pc, #24]	; (800e048 <_sbrk_r+0x1c>)
 800e030:	2300      	movs	r3, #0
 800e032:	4604      	mov	r4, r0
 800e034:	4608      	mov	r0, r1
 800e036:	602b      	str	r3, [r5, #0]
 800e038:	f7f4 f96a 	bl	8002310 <_sbrk>
 800e03c:	1c43      	adds	r3, r0, #1
 800e03e:	d102      	bne.n	800e046 <_sbrk_r+0x1a>
 800e040:	682b      	ldr	r3, [r5, #0]
 800e042:	b103      	cbz	r3, 800e046 <_sbrk_r+0x1a>
 800e044:	6023      	str	r3, [r4, #0]
 800e046:	bd38      	pop	{r3, r4, r5, pc}
 800e048:	20006bd4 	.word	0x20006bd4

0800e04c <siprintf>:
 800e04c:	b40e      	push	{r1, r2, r3}
 800e04e:	b500      	push	{lr}
 800e050:	b09c      	sub	sp, #112	; 0x70
 800e052:	ab1d      	add	r3, sp, #116	; 0x74
 800e054:	9002      	str	r0, [sp, #8]
 800e056:	9006      	str	r0, [sp, #24]
 800e058:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e05c:	4809      	ldr	r0, [pc, #36]	; (800e084 <siprintf+0x38>)
 800e05e:	9107      	str	r1, [sp, #28]
 800e060:	9104      	str	r1, [sp, #16]
 800e062:	4909      	ldr	r1, [pc, #36]	; (800e088 <siprintf+0x3c>)
 800e064:	f853 2b04 	ldr.w	r2, [r3], #4
 800e068:	9105      	str	r1, [sp, #20]
 800e06a:	6800      	ldr	r0, [r0, #0]
 800e06c:	9301      	str	r3, [sp, #4]
 800e06e:	a902      	add	r1, sp, #8
 800e070:	f000 f890 	bl	800e194 <_svfiprintf_r>
 800e074:	9b02      	ldr	r3, [sp, #8]
 800e076:	2200      	movs	r2, #0
 800e078:	701a      	strb	r2, [r3, #0]
 800e07a:	b01c      	add	sp, #112	; 0x70
 800e07c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e080:	b003      	add	sp, #12
 800e082:	4770      	bx	lr
 800e084:	200005d8 	.word	0x200005d8
 800e088:	ffff0208 	.word	0xffff0208

0800e08c <strcpy>:
 800e08c:	4603      	mov	r3, r0
 800e08e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e092:	f803 2b01 	strb.w	r2, [r3], #1
 800e096:	2a00      	cmp	r2, #0
 800e098:	d1f9      	bne.n	800e08e <strcpy+0x2>
 800e09a:	4770      	bx	lr

0800e09c <strncpy>:
 800e09c:	b510      	push	{r4, lr}
 800e09e:	3901      	subs	r1, #1
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	b132      	cbz	r2, 800e0b2 <strncpy+0x16>
 800e0a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e0a8:	f803 4b01 	strb.w	r4, [r3], #1
 800e0ac:	3a01      	subs	r2, #1
 800e0ae:	2c00      	cmp	r4, #0
 800e0b0:	d1f7      	bne.n	800e0a2 <strncpy+0x6>
 800e0b2:	441a      	add	r2, r3
 800e0b4:	2100      	movs	r1, #0
 800e0b6:	4293      	cmp	r3, r2
 800e0b8:	d100      	bne.n	800e0bc <strncpy+0x20>
 800e0ba:	bd10      	pop	{r4, pc}
 800e0bc:	f803 1b01 	strb.w	r1, [r3], #1
 800e0c0:	e7f9      	b.n	800e0b6 <strncpy+0x1a>
	...

0800e0c4 <__malloc_lock>:
 800e0c4:	4801      	ldr	r0, [pc, #4]	; (800e0cc <__malloc_lock+0x8>)
 800e0c6:	f000 baf9 	b.w	800e6bc <__retarget_lock_acquire_recursive>
 800e0ca:	bf00      	nop
 800e0cc:	20006bd8 	.word	0x20006bd8

0800e0d0 <__malloc_unlock>:
 800e0d0:	4801      	ldr	r0, [pc, #4]	; (800e0d8 <__malloc_unlock+0x8>)
 800e0d2:	f000 baf4 	b.w	800e6be <__retarget_lock_release_recursive>
 800e0d6:	bf00      	nop
 800e0d8:	20006bd8 	.word	0x20006bd8

0800e0dc <__ssputs_r>:
 800e0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0e0:	688e      	ldr	r6, [r1, #8]
 800e0e2:	429e      	cmp	r6, r3
 800e0e4:	4682      	mov	sl, r0
 800e0e6:	460c      	mov	r4, r1
 800e0e8:	4690      	mov	r8, r2
 800e0ea:	461f      	mov	r7, r3
 800e0ec:	d838      	bhi.n	800e160 <__ssputs_r+0x84>
 800e0ee:	898a      	ldrh	r2, [r1, #12]
 800e0f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e0f4:	d032      	beq.n	800e15c <__ssputs_r+0x80>
 800e0f6:	6825      	ldr	r5, [r4, #0]
 800e0f8:	6909      	ldr	r1, [r1, #16]
 800e0fa:	eba5 0901 	sub.w	r9, r5, r1
 800e0fe:	6965      	ldr	r5, [r4, #20]
 800e100:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e108:	3301      	adds	r3, #1
 800e10a:	444b      	add	r3, r9
 800e10c:	106d      	asrs	r5, r5, #1
 800e10e:	429d      	cmp	r5, r3
 800e110:	bf38      	it	cc
 800e112:	461d      	movcc	r5, r3
 800e114:	0553      	lsls	r3, r2, #21
 800e116:	d531      	bpl.n	800e17c <__ssputs_r+0xa0>
 800e118:	4629      	mov	r1, r5
 800e11a:	f7ff ff13 	bl	800df44 <_malloc_r>
 800e11e:	4606      	mov	r6, r0
 800e120:	b950      	cbnz	r0, 800e138 <__ssputs_r+0x5c>
 800e122:	230c      	movs	r3, #12
 800e124:	f8ca 3000 	str.w	r3, [sl]
 800e128:	89a3      	ldrh	r3, [r4, #12]
 800e12a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e12e:	81a3      	strh	r3, [r4, #12]
 800e130:	f04f 30ff 	mov.w	r0, #4294967295
 800e134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e138:	6921      	ldr	r1, [r4, #16]
 800e13a:	464a      	mov	r2, r9
 800e13c:	f7ff fe80 	bl	800de40 <memcpy>
 800e140:	89a3      	ldrh	r3, [r4, #12]
 800e142:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e14a:	81a3      	strh	r3, [r4, #12]
 800e14c:	6126      	str	r6, [r4, #16]
 800e14e:	6165      	str	r5, [r4, #20]
 800e150:	444e      	add	r6, r9
 800e152:	eba5 0509 	sub.w	r5, r5, r9
 800e156:	6026      	str	r6, [r4, #0]
 800e158:	60a5      	str	r5, [r4, #8]
 800e15a:	463e      	mov	r6, r7
 800e15c:	42be      	cmp	r6, r7
 800e15e:	d900      	bls.n	800e162 <__ssputs_r+0x86>
 800e160:	463e      	mov	r6, r7
 800e162:	6820      	ldr	r0, [r4, #0]
 800e164:	4632      	mov	r2, r6
 800e166:	4641      	mov	r1, r8
 800e168:	f000 faaa 	bl	800e6c0 <memmove>
 800e16c:	68a3      	ldr	r3, [r4, #8]
 800e16e:	1b9b      	subs	r3, r3, r6
 800e170:	60a3      	str	r3, [r4, #8]
 800e172:	6823      	ldr	r3, [r4, #0]
 800e174:	4433      	add	r3, r6
 800e176:	6023      	str	r3, [r4, #0]
 800e178:	2000      	movs	r0, #0
 800e17a:	e7db      	b.n	800e134 <__ssputs_r+0x58>
 800e17c:	462a      	mov	r2, r5
 800e17e:	f000 fab9 	bl	800e6f4 <_realloc_r>
 800e182:	4606      	mov	r6, r0
 800e184:	2800      	cmp	r0, #0
 800e186:	d1e1      	bne.n	800e14c <__ssputs_r+0x70>
 800e188:	6921      	ldr	r1, [r4, #16]
 800e18a:	4650      	mov	r0, sl
 800e18c:	f7ff fe6e 	bl	800de6c <_free_r>
 800e190:	e7c7      	b.n	800e122 <__ssputs_r+0x46>
	...

0800e194 <_svfiprintf_r>:
 800e194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e198:	4698      	mov	r8, r3
 800e19a:	898b      	ldrh	r3, [r1, #12]
 800e19c:	061b      	lsls	r3, r3, #24
 800e19e:	b09d      	sub	sp, #116	; 0x74
 800e1a0:	4607      	mov	r7, r0
 800e1a2:	460d      	mov	r5, r1
 800e1a4:	4614      	mov	r4, r2
 800e1a6:	d50e      	bpl.n	800e1c6 <_svfiprintf_r+0x32>
 800e1a8:	690b      	ldr	r3, [r1, #16]
 800e1aa:	b963      	cbnz	r3, 800e1c6 <_svfiprintf_r+0x32>
 800e1ac:	2140      	movs	r1, #64	; 0x40
 800e1ae:	f7ff fec9 	bl	800df44 <_malloc_r>
 800e1b2:	6028      	str	r0, [r5, #0]
 800e1b4:	6128      	str	r0, [r5, #16]
 800e1b6:	b920      	cbnz	r0, 800e1c2 <_svfiprintf_r+0x2e>
 800e1b8:	230c      	movs	r3, #12
 800e1ba:	603b      	str	r3, [r7, #0]
 800e1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c0:	e0d1      	b.n	800e366 <_svfiprintf_r+0x1d2>
 800e1c2:	2340      	movs	r3, #64	; 0x40
 800e1c4:	616b      	str	r3, [r5, #20]
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	9309      	str	r3, [sp, #36]	; 0x24
 800e1ca:	2320      	movs	r3, #32
 800e1cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1d4:	2330      	movs	r3, #48	; 0x30
 800e1d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e380 <_svfiprintf_r+0x1ec>
 800e1da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e1de:	f04f 0901 	mov.w	r9, #1
 800e1e2:	4623      	mov	r3, r4
 800e1e4:	469a      	mov	sl, r3
 800e1e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1ea:	b10a      	cbz	r2, 800e1f0 <_svfiprintf_r+0x5c>
 800e1ec:	2a25      	cmp	r2, #37	; 0x25
 800e1ee:	d1f9      	bne.n	800e1e4 <_svfiprintf_r+0x50>
 800e1f0:	ebba 0b04 	subs.w	fp, sl, r4
 800e1f4:	d00b      	beq.n	800e20e <_svfiprintf_r+0x7a>
 800e1f6:	465b      	mov	r3, fp
 800e1f8:	4622      	mov	r2, r4
 800e1fa:	4629      	mov	r1, r5
 800e1fc:	4638      	mov	r0, r7
 800e1fe:	f7ff ff6d 	bl	800e0dc <__ssputs_r>
 800e202:	3001      	adds	r0, #1
 800e204:	f000 80aa 	beq.w	800e35c <_svfiprintf_r+0x1c8>
 800e208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e20a:	445a      	add	r2, fp
 800e20c:	9209      	str	r2, [sp, #36]	; 0x24
 800e20e:	f89a 3000 	ldrb.w	r3, [sl]
 800e212:	2b00      	cmp	r3, #0
 800e214:	f000 80a2 	beq.w	800e35c <_svfiprintf_r+0x1c8>
 800e218:	2300      	movs	r3, #0
 800e21a:	f04f 32ff 	mov.w	r2, #4294967295
 800e21e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e222:	f10a 0a01 	add.w	sl, sl, #1
 800e226:	9304      	str	r3, [sp, #16]
 800e228:	9307      	str	r3, [sp, #28]
 800e22a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e22e:	931a      	str	r3, [sp, #104]	; 0x68
 800e230:	4654      	mov	r4, sl
 800e232:	2205      	movs	r2, #5
 800e234:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e238:	4851      	ldr	r0, [pc, #324]	; (800e380 <_svfiprintf_r+0x1ec>)
 800e23a:	f7f1 ffd9 	bl	80001f0 <memchr>
 800e23e:	9a04      	ldr	r2, [sp, #16]
 800e240:	b9d8      	cbnz	r0, 800e27a <_svfiprintf_r+0xe6>
 800e242:	06d0      	lsls	r0, r2, #27
 800e244:	bf44      	itt	mi
 800e246:	2320      	movmi	r3, #32
 800e248:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e24c:	0711      	lsls	r1, r2, #28
 800e24e:	bf44      	itt	mi
 800e250:	232b      	movmi	r3, #43	; 0x2b
 800e252:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e256:	f89a 3000 	ldrb.w	r3, [sl]
 800e25a:	2b2a      	cmp	r3, #42	; 0x2a
 800e25c:	d015      	beq.n	800e28a <_svfiprintf_r+0xf6>
 800e25e:	9a07      	ldr	r2, [sp, #28]
 800e260:	4654      	mov	r4, sl
 800e262:	2000      	movs	r0, #0
 800e264:	f04f 0c0a 	mov.w	ip, #10
 800e268:	4621      	mov	r1, r4
 800e26a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e26e:	3b30      	subs	r3, #48	; 0x30
 800e270:	2b09      	cmp	r3, #9
 800e272:	d94e      	bls.n	800e312 <_svfiprintf_r+0x17e>
 800e274:	b1b0      	cbz	r0, 800e2a4 <_svfiprintf_r+0x110>
 800e276:	9207      	str	r2, [sp, #28]
 800e278:	e014      	b.n	800e2a4 <_svfiprintf_r+0x110>
 800e27a:	eba0 0308 	sub.w	r3, r0, r8
 800e27e:	fa09 f303 	lsl.w	r3, r9, r3
 800e282:	4313      	orrs	r3, r2
 800e284:	9304      	str	r3, [sp, #16]
 800e286:	46a2      	mov	sl, r4
 800e288:	e7d2      	b.n	800e230 <_svfiprintf_r+0x9c>
 800e28a:	9b03      	ldr	r3, [sp, #12]
 800e28c:	1d19      	adds	r1, r3, #4
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	9103      	str	r1, [sp, #12]
 800e292:	2b00      	cmp	r3, #0
 800e294:	bfbb      	ittet	lt
 800e296:	425b      	neglt	r3, r3
 800e298:	f042 0202 	orrlt.w	r2, r2, #2
 800e29c:	9307      	strge	r3, [sp, #28]
 800e29e:	9307      	strlt	r3, [sp, #28]
 800e2a0:	bfb8      	it	lt
 800e2a2:	9204      	strlt	r2, [sp, #16]
 800e2a4:	7823      	ldrb	r3, [r4, #0]
 800e2a6:	2b2e      	cmp	r3, #46	; 0x2e
 800e2a8:	d10c      	bne.n	800e2c4 <_svfiprintf_r+0x130>
 800e2aa:	7863      	ldrb	r3, [r4, #1]
 800e2ac:	2b2a      	cmp	r3, #42	; 0x2a
 800e2ae:	d135      	bne.n	800e31c <_svfiprintf_r+0x188>
 800e2b0:	9b03      	ldr	r3, [sp, #12]
 800e2b2:	1d1a      	adds	r2, r3, #4
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	9203      	str	r2, [sp, #12]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	bfb8      	it	lt
 800e2bc:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2c0:	3402      	adds	r4, #2
 800e2c2:	9305      	str	r3, [sp, #20]
 800e2c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e390 <_svfiprintf_r+0x1fc>
 800e2c8:	7821      	ldrb	r1, [r4, #0]
 800e2ca:	2203      	movs	r2, #3
 800e2cc:	4650      	mov	r0, sl
 800e2ce:	f7f1 ff8f 	bl	80001f0 <memchr>
 800e2d2:	b140      	cbz	r0, 800e2e6 <_svfiprintf_r+0x152>
 800e2d4:	2340      	movs	r3, #64	; 0x40
 800e2d6:	eba0 000a 	sub.w	r0, r0, sl
 800e2da:	fa03 f000 	lsl.w	r0, r3, r0
 800e2de:	9b04      	ldr	r3, [sp, #16]
 800e2e0:	4303      	orrs	r3, r0
 800e2e2:	3401      	adds	r4, #1
 800e2e4:	9304      	str	r3, [sp, #16]
 800e2e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ea:	4826      	ldr	r0, [pc, #152]	; (800e384 <_svfiprintf_r+0x1f0>)
 800e2ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e2f0:	2206      	movs	r2, #6
 800e2f2:	f7f1 ff7d 	bl	80001f0 <memchr>
 800e2f6:	2800      	cmp	r0, #0
 800e2f8:	d038      	beq.n	800e36c <_svfiprintf_r+0x1d8>
 800e2fa:	4b23      	ldr	r3, [pc, #140]	; (800e388 <_svfiprintf_r+0x1f4>)
 800e2fc:	bb1b      	cbnz	r3, 800e346 <_svfiprintf_r+0x1b2>
 800e2fe:	9b03      	ldr	r3, [sp, #12]
 800e300:	3307      	adds	r3, #7
 800e302:	f023 0307 	bic.w	r3, r3, #7
 800e306:	3308      	adds	r3, #8
 800e308:	9303      	str	r3, [sp, #12]
 800e30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e30c:	4433      	add	r3, r6
 800e30e:	9309      	str	r3, [sp, #36]	; 0x24
 800e310:	e767      	b.n	800e1e2 <_svfiprintf_r+0x4e>
 800e312:	fb0c 3202 	mla	r2, ip, r2, r3
 800e316:	460c      	mov	r4, r1
 800e318:	2001      	movs	r0, #1
 800e31a:	e7a5      	b.n	800e268 <_svfiprintf_r+0xd4>
 800e31c:	2300      	movs	r3, #0
 800e31e:	3401      	adds	r4, #1
 800e320:	9305      	str	r3, [sp, #20]
 800e322:	4619      	mov	r1, r3
 800e324:	f04f 0c0a 	mov.w	ip, #10
 800e328:	4620      	mov	r0, r4
 800e32a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e32e:	3a30      	subs	r2, #48	; 0x30
 800e330:	2a09      	cmp	r2, #9
 800e332:	d903      	bls.n	800e33c <_svfiprintf_r+0x1a8>
 800e334:	2b00      	cmp	r3, #0
 800e336:	d0c5      	beq.n	800e2c4 <_svfiprintf_r+0x130>
 800e338:	9105      	str	r1, [sp, #20]
 800e33a:	e7c3      	b.n	800e2c4 <_svfiprintf_r+0x130>
 800e33c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e340:	4604      	mov	r4, r0
 800e342:	2301      	movs	r3, #1
 800e344:	e7f0      	b.n	800e328 <_svfiprintf_r+0x194>
 800e346:	ab03      	add	r3, sp, #12
 800e348:	9300      	str	r3, [sp, #0]
 800e34a:	462a      	mov	r2, r5
 800e34c:	4b0f      	ldr	r3, [pc, #60]	; (800e38c <_svfiprintf_r+0x1f8>)
 800e34e:	a904      	add	r1, sp, #16
 800e350:	4638      	mov	r0, r7
 800e352:	f3af 8000 	nop.w
 800e356:	1c42      	adds	r2, r0, #1
 800e358:	4606      	mov	r6, r0
 800e35a:	d1d6      	bne.n	800e30a <_svfiprintf_r+0x176>
 800e35c:	89ab      	ldrh	r3, [r5, #12]
 800e35e:	065b      	lsls	r3, r3, #25
 800e360:	f53f af2c 	bmi.w	800e1bc <_svfiprintf_r+0x28>
 800e364:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e366:	b01d      	add	sp, #116	; 0x74
 800e368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e36c:	ab03      	add	r3, sp, #12
 800e36e:	9300      	str	r3, [sp, #0]
 800e370:	462a      	mov	r2, r5
 800e372:	4b06      	ldr	r3, [pc, #24]	; (800e38c <_svfiprintf_r+0x1f8>)
 800e374:	a904      	add	r1, sp, #16
 800e376:	4638      	mov	r0, r7
 800e378:	f000 f87a 	bl	800e470 <_printf_i>
 800e37c:	e7eb      	b.n	800e356 <_svfiprintf_r+0x1c2>
 800e37e:	bf00      	nop
 800e380:	0800edc8 	.word	0x0800edc8
 800e384:	0800edd2 	.word	0x0800edd2
 800e388:	00000000 	.word	0x00000000
 800e38c:	0800e0dd 	.word	0x0800e0dd
 800e390:	0800edce 	.word	0x0800edce

0800e394 <_printf_common>:
 800e394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e398:	4616      	mov	r6, r2
 800e39a:	4699      	mov	r9, r3
 800e39c:	688a      	ldr	r2, [r1, #8]
 800e39e:	690b      	ldr	r3, [r1, #16]
 800e3a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e3a4:	4293      	cmp	r3, r2
 800e3a6:	bfb8      	it	lt
 800e3a8:	4613      	movlt	r3, r2
 800e3aa:	6033      	str	r3, [r6, #0]
 800e3ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e3b0:	4607      	mov	r7, r0
 800e3b2:	460c      	mov	r4, r1
 800e3b4:	b10a      	cbz	r2, 800e3ba <_printf_common+0x26>
 800e3b6:	3301      	adds	r3, #1
 800e3b8:	6033      	str	r3, [r6, #0]
 800e3ba:	6823      	ldr	r3, [r4, #0]
 800e3bc:	0699      	lsls	r1, r3, #26
 800e3be:	bf42      	ittt	mi
 800e3c0:	6833      	ldrmi	r3, [r6, #0]
 800e3c2:	3302      	addmi	r3, #2
 800e3c4:	6033      	strmi	r3, [r6, #0]
 800e3c6:	6825      	ldr	r5, [r4, #0]
 800e3c8:	f015 0506 	ands.w	r5, r5, #6
 800e3cc:	d106      	bne.n	800e3dc <_printf_common+0x48>
 800e3ce:	f104 0a19 	add.w	sl, r4, #25
 800e3d2:	68e3      	ldr	r3, [r4, #12]
 800e3d4:	6832      	ldr	r2, [r6, #0]
 800e3d6:	1a9b      	subs	r3, r3, r2
 800e3d8:	42ab      	cmp	r3, r5
 800e3da:	dc26      	bgt.n	800e42a <_printf_common+0x96>
 800e3dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e3e0:	1e13      	subs	r3, r2, #0
 800e3e2:	6822      	ldr	r2, [r4, #0]
 800e3e4:	bf18      	it	ne
 800e3e6:	2301      	movne	r3, #1
 800e3e8:	0692      	lsls	r2, r2, #26
 800e3ea:	d42b      	bmi.n	800e444 <_printf_common+0xb0>
 800e3ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e3f0:	4649      	mov	r1, r9
 800e3f2:	4638      	mov	r0, r7
 800e3f4:	47c0      	blx	r8
 800e3f6:	3001      	adds	r0, #1
 800e3f8:	d01e      	beq.n	800e438 <_printf_common+0xa4>
 800e3fa:	6823      	ldr	r3, [r4, #0]
 800e3fc:	68e5      	ldr	r5, [r4, #12]
 800e3fe:	6832      	ldr	r2, [r6, #0]
 800e400:	f003 0306 	and.w	r3, r3, #6
 800e404:	2b04      	cmp	r3, #4
 800e406:	bf08      	it	eq
 800e408:	1aad      	subeq	r5, r5, r2
 800e40a:	68a3      	ldr	r3, [r4, #8]
 800e40c:	6922      	ldr	r2, [r4, #16]
 800e40e:	bf0c      	ite	eq
 800e410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e414:	2500      	movne	r5, #0
 800e416:	4293      	cmp	r3, r2
 800e418:	bfc4      	itt	gt
 800e41a:	1a9b      	subgt	r3, r3, r2
 800e41c:	18ed      	addgt	r5, r5, r3
 800e41e:	2600      	movs	r6, #0
 800e420:	341a      	adds	r4, #26
 800e422:	42b5      	cmp	r5, r6
 800e424:	d11a      	bne.n	800e45c <_printf_common+0xc8>
 800e426:	2000      	movs	r0, #0
 800e428:	e008      	b.n	800e43c <_printf_common+0xa8>
 800e42a:	2301      	movs	r3, #1
 800e42c:	4652      	mov	r2, sl
 800e42e:	4649      	mov	r1, r9
 800e430:	4638      	mov	r0, r7
 800e432:	47c0      	blx	r8
 800e434:	3001      	adds	r0, #1
 800e436:	d103      	bne.n	800e440 <_printf_common+0xac>
 800e438:	f04f 30ff 	mov.w	r0, #4294967295
 800e43c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e440:	3501      	adds	r5, #1
 800e442:	e7c6      	b.n	800e3d2 <_printf_common+0x3e>
 800e444:	18e1      	adds	r1, r4, r3
 800e446:	1c5a      	adds	r2, r3, #1
 800e448:	2030      	movs	r0, #48	; 0x30
 800e44a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e44e:	4422      	add	r2, r4
 800e450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e458:	3302      	adds	r3, #2
 800e45a:	e7c7      	b.n	800e3ec <_printf_common+0x58>
 800e45c:	2301      	movs	r3, #1
 800e45e:	4622      	mov	r2, r4
 800e460:	4649      	mov	r1, r9
 800e462:	4638      	mov	r0, r7
 800e464:	47c0      	blx	r8
 800e466:	3001      	adds	r0, #1
 800e468:	d0e6      	beq.n	800e438 <_printf_common+0xa4>
 800e46a:	3601      	adds	r6, #1
 800e46c:	e7d9      	b.n	800e422 <_printf_common+0x8e>
	...

0800e470 <_printf_i>:
 800e470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e474:	7e0f      	ldrb	r7, [r1, #24]
 800e476:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e478:	2f78      	cmp	r7, #120	; 0x78
 800e47a:	4691      	mov	r9, r2
 800e47c:	4680      	mov	r8, r0
 800e47e:	460c      	mov	r4, r1
 800e480:	469a      	mov	sl, r3
 800e482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e486:	d807      	bhi.n	800e498 <_printf_i+0x28>
 800e488:	2f62      	cmp	r7, #98	; 0x62
 800e48a:	d80a      	bhi.n	800e4a2 <_printf_i+0x32>
 800e48c:	2f00      	cmp	r7, #0
 800e48e:	f000 80d8 	beq.w	800e642 <_printf_i+0x1d2>
 800e492:	2f58      	cmp	r7, #88	; 0x58
 800e494:	f000 80a3 	beq.w	800e5de <_printf_i+0x16e>
 800e498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e49c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e4a0:	e03a      	b.n	800e518 <_printf_i+0xa8>
 800e4a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e4a6:	2b15      	cmp	r3, #21
 800e4a8:	d8f6      	bhi.n	800e498 <_printf_i+0x28>
 800e4aa:	a101      	add	r1, pc, #4	; (adr r1, 800e4b0 <_printf_i+0x40>)
 800e4ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e4b0:	0800e509 	.word	0x0800e509
 800e4b4:	0800e51d 	.word	0x0800e51d
 800e4b8:	0800e499 	.word	0x0800e499
 800e4bc:	0800e499 	.word	0x0800e499
 800e4c0:	0800e499 	.word	0x0800e499
 800e4c4:	0800e499 	.word	0x0800e499
 800e4c8:	0800e51d 	.word	0x0800e51d
 800e4cc:	0800e499 	.word	0x0800e499
 800e4d0:	0800e499 	.word	0x0800e499
 800e4d4:	0800e499 	.word	0x0800e499
 800e4d8:	0800e499 	.word	0x0800e499
 800e4dc:	0800e629 	.word	0x0800e629
 800e4e0:	0800e54d 	.word	0x0800e54d
 800e4e4:	0800e60b 	.word	0x0800e60b
 800e4e8:	0800e499 	.word	0x0800e499
 800e4ec:	0800e499 	.word	0x0800e499
 800e4f0:	0800e64b 	.word	0x0800e64b
 800e4f4:	0800e499 	.word	0x0800e499
 800e4f8:	0800e54d 	.word	0x0800e54d
 800e4fc:	0800e499 	.word	0x0800e499
 800e500:	0800e499 	.word	0x0800e499
 800e504:	0800e613 	.word	0x0800e613
 800e508:	682b      	ldr	r3, [r5, #0]
 800e50a:	1d1a      	adds	r2, r3, #4
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	602a      	str	r2, [r5, #0]
 800e510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e518:	2301      	movs	r3, #1
 800e51a:	e0a3      	b.n	800e664 <_printf_i+0x1f4>
 800e51c:	6820      	ldr	r0, [r4, #0]
 800e51e:	6829      	ldr	r1, [r5, #0]
 800e520:	0606      	lsls	r6, r0, #24
 800e522:	f101 0304 	add.w	r3, r1, #4
 800e526:	d50a      	bpl.n	800e53e <_printf_i+0xce>
 800e528:	680e      	ldr	r6, [r1, #0]
 800e52a:	602b      	str	r3, [r5, #0]
 800e52c:	2e00      	cmp	r6, #0
 800e52e:	da03      	bge.n	800e538 <_printf_i+0xc8>
 800e530:	232d      	movs	r3, #45	; 0x2d
 800e532:	4276      	negs	r6, r6
 800e534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e538:	485e      	ldr	r0, [pc, #376]	; (800e6b4 <_printf_i+0x244>)
 800e53a:	230a      	movs	r3, #10
 800e53c:	e019      	b.n	800e572 <_printf_i+0x102>
 800e53e:	680e      	ldr	r6, [r1, #0]
 800e540:	602b      	str	r3, [r5, #0]
 800e542:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e546:	bf18      	it	ne
 800e548:	b236      	sxthne	r6, r6
 800e54a:	e7ef      	b.n	800e52c <_printf_i+0xbc>
 800e54c:	682b      	ldr	r3, [r5, #0]
 800e54e:	6820      	ldr	r0, [r4, #0]
 800e550:	1d19      	adds	r1, r3, #4
 800e552:	6029      	str	r1, [r5, #0]
 800e554:	0601      	lsls	r1, r0, #24
 800e556:	d501      	bpl.n	800e55c <_printf_i+0xec>
 800e558:	681e      	ldr	r6, [r3, #0]
 800e55a:	e002      	b.n	800e562 <_printf_i+0xf2>
 800e55c:	0646      	lsls	r6, r0, #25
 800e55e:	d5fb      	bpl.n	800e558 <_printf_i+0xe8>
 800e560:	881e      	ldrh	r6, [r3, #0]
 800e562:	4854      	ldr	r0, [pc, #336]	; (800e6b4 <_printf_i+0x244>)
 800e564:	2f6f      	cmp	r7, #111	; 0x6f
 800e566:	bf0c      	ite	eq
 800e568:	2308      	moveq	r3, #8
 800e56a:	230a      	movne	r3, #10
 800e56c:	2100      	movs	r1, #0
 800e56e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e572:	6865      	ldr	r5, [r4, #4]
 800e574:	60a5      	str	r5, [r4, #8]
 800e576:	2d00      	cmp	r5, #0
 800e578:	bfa2      	ittt	ge
 800e57a:	6821      	ldrge	r1, [r4, #0]
 800e57c:	f021 0104 	bicge.w	r1, r1, #4
 800e580:	6021      	strge	r1, [r4, #0]
 800e582:	b90e      	cbnz	r6, 800e588 <_printf_i+0x118>
 800e584:	2d00      	cmp	r5, #0
 800e586:	d04d      	beq.n	800e624 <_printf_i+0x1b4>
 800e588:	4615      	mov	r5, r2
 800e58a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e58e:	fb03 6711 	mls	r7, r3, r1, r6
 800e592:	5dc7      	ldrb	r7, [r0, r7]
 800e594:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e598:	4637      	mov	r7, r6
 800e59a:	42bb      	cmp	r3, r7
 800e59c:	460e      	mov	r6, r1
 800e59e:	d9f4      	bls.n	800e58a <_printf_i+0x11a>
 800e5a0:	2b08      	cmp	r3, #8
 800e5a2:	d10b      	bne.n	800e5bc <_printf_i+0x14c>
 800e5a4:	6823      	ldr	r3, [r4, #0]
 800e5a6:	07de      	lsls	r6, r3, #31
 800e5a8:	d508      	bpl.n	800e5bc <_printf_i+0x14c>
 800e5aa:	6923      	ldr	r3, [r4, #16]
 800e5ac:	6861      	ldr	r1, [r4, #4]
 800e5ae:	4299      	cmp	r1, r3
 800e5b0:	bfde      	ittt	le
 800e5b2:	2330      	movle	r3, #48	; 0x30
 800e5b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e5b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e5bc:	1b52      	subs	r2, r2, r5
 800e5be:	6122      	str	r2, [r4, #16]
 800e5c0:	f8cd a000 	str.w	sl, [sp]
 800e5c4:	464b      	mov	r3, r9
 800e5c6:	aa03      	add	r2, sp, #12
 800e5c8:	4621      	mov	r1, r4
 800e5ca:	4640      	mov	r0, r8
 800e5cc:	f7ff fee2 	bl	800e394 <_printf_common>
 800e5d0:	3001      	adds	r0, #1
 800e5d2:	d14c      	bne.n	800e66e <_printf_i+0x1fe>
 800e5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d8:	b004      	add	sp, #16
 800e5da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5de:	4835      	ldr	r0, [pc, #212]	; (800e6b4 <_printf_i+0x244>)
 800e5e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e5e4:	6829      	ldr	r1, [r5, #0]
 800e5e6:	6823      	ldr	r3, [r4, #0]
 800e5e8:	f851 6b04 	ldr.w	r6, [r1], #4
 800e5ec:	6029      	str	r1, [r5, #0]
 800e5ee:	061d      	lsls	r5, r3, #24
 800e5f0:	d514      	bpl.n	800e61c <_printf_i+0x1ac>
 800e5f2:	07df      	lsls	r7, r3, #31
 800e5f4:	bf44      	itt	mi
 800e5f6:	f043 0320 	orrmi.w	r3, r3, #32
 800e5fa:	6023      	strmi	r3, [r4, #0]
 800e5fc:	b91e      	cbnz	r6, 800e606 <_printf_i+0x196>
 800e5fe:	6823      	ldr	r3, [r4, #0]
 800e600:	f023 0320 	bic.w	r3, r3, #32
 800e604:	6023      	str	r3, [r4, #0]
 800e606:	2310      	movs	r3, #16
 800e608:	e7b0      	b.n	800e56c <_printf_i+0xfc>
 800e60a:	6823      	ldr	r3, [r4, #0]
 800e60c:	f043 0320 	orr.w	r3, r3, #32
 800e610:	6023      	str	r3, [r4, #0]
 800e612:	2378      	movs	r3, #120	; 0x78
 800e614:	4828      	ldr	r0, [pc, #160]	; (800e6b8 <_printf_i+0x248>)
 800e616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e61a:	e7e3      	b.n	800e5e4 <_printf_i+0x174>
 800e61c:	0659      	lsls	r1, r3, #25
 800e61e:	bf48      	it	mi
 800e620:	b2b6      	uxthmi	r6, r6
 800e622:	e7e6      	b.n	800e5f2 <_printf_i+0x182>
 800e624:	4615      	mov	r5, r2
 800e626:	e7bb      	b.n	800e5a0 <_printf_i+0x130>
 800e628:	682b      	ldr	r3, [r5, #0]
 800e62a:	6826      	ldr	r6, [r4, #0]
 800e62c:	6961      	ldr	r1, [r4, #20]
 800e62e:	1d18      	adds	r0, r3, #4
 800e630:	6028      	str	r0, [r5, #0]
 800e632:	0635      	lsls	r5, r6, #24
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	d501      	bpl.n	800e63c <_printf_i+0x1cc>
 800e638:	6019      	str	r1, [r3, #0]
 800e63a:	e002      	b.n	800e642 <_printf_i+0x1d2>
 800e63c:	0670      	lsls	r0, r6, #25
 800e63e:	d5fb      	bpl.n	800e638 <_printf_i+0x1c8>
 800e640:	8019      	strh	r1, [r3, #0]
 800e642:	2300      	movs	r3, #0
 800e644:	6123      	str	r3, [r4, #16]
 800e646:	4615      	mov	r5, r2
 800e648:	e7ba      	b.n	800e5c0 <_printf_i+0x150>
 800e64a:	682b      	ldr	r3, [r5, #0]
 800e64c:	1d1a      	adds	r2, r3, #4
 800e64e:	602a      	str	r2, [r5, #0]
 800e650:	681d      	ldr	r5, [r3, #0]
 800e652:	6862      	ldr	r2, [r4, #4]
 800e654:	2100      	movs	r1, #0
 800e656:	4628      	mov	r0, r5
 800e658:	f7f1 fdca 	bl	80001f0 <memchr>
 800e65c:	b108      	cbz	r0, 800e662 <_printf_i+0x1f2>
 800e65e:	1b40      	subs	r0, r0, r5
 800e660:	6060      	str	r0, [r4, #4]
 800e662:	6863      	ldr	r3, [r4, #4]
 800e664:	6123      	str	r3, [r4, #16]
 800e666:	2300      	movs	r3, #0
 800e668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e66c:	e7a8      	b.n	800e5c0 <_printf_i+0x150>
 800e66e:	6923      	ldr	r3, [r4, #16]
 800e670:	462a      	mov	r2, r5
 800e672:	4649      	mov	r1, r9
 800e674:	4640      	mov	r0, r8
 800e676:	47d0      	blx	sl
 800e678:	3001      	adds	r0, #1
 800e67a:	d0ab      	beq.n	800e5d4 <_printf_i+0x164>
 800e67c:	6823      	ldr	r3, [r4, #0]
 800e67e:	079b      	lsls	r3, r3, #30
 800e680:	d413      	bmi.n	800e6aa <_printf_i+0x23a>
 800e682:	68e0      	ldr	r0, [r4, #12]
 800e684:	9b03      	ldr	r3, [sp, #12]
 800e686:	4298      	cmp	r0, r3
 800e688:	bfb8      	it	lt
 800e68a:	4618      	movlt	r0, r3
 800e68c:	e7a4      	b.n	800e5d8 <_printf_i+0x168>
 800e68e:	2301      	movs	r3, #1
 800e690:	4632      	mov	r2, r6
 800e692:	4649      	mov	r1, r9
 800e694:	4640      	mov	r0, r8
 800e696:	47d0      	blx	sl
 800e698:	3001      	adds	r0, #1
 800e69a:	d09b      	beq.n	800e5d4 <_printf_i+0x164>
 800e69c:	3501      	adds	r5, #1
 800e69e:	68e3      	ldr	r3, [r4, #12]
 800e6a0:	9903      	ldr	r1, [sp, #12]
 800e6a2:	1a5b      	subs	r3, r3, r1
 800e6a4:	42ab      	cmp	r3, r5
 800e6a6:	dcf2      	bgt.n	800e68e <_printf_i+0x21e>
 800e6a8:	e7eb      	b.n	800e682 <_printf_i+0x212>
 800e6aa:	2500      	movs	r5, #0
 800e6ac:	f104 0619 	add.w	r6, r4, #25
 800e6b0:	e7f5      	b.n	800e69e <_printf_i+0x22e>
 800e6b2:	bf00      	nop
 800e6b4:	0800edd9 	.word	0x0800edd9
 800e6b8:	0800edea 	.word	0x0800edea

0800e6bc <__retarget_lock_acquire_recursive>:
 800e6bc:	4770      	bx	lr

0800e6be <__retarget_lock_release_recursive>:
 800e6be:	4770      	bx	lr

0800e6c0 <memmove>:
 800e6c0:	4288      	cmp	r0, r1
 800e6c2:	b510      	push	{r4, lr}
 800e6c4:	eb01 0402 	add.w	r4, r1, r2
 800e6c8:	d902      	bls.n	800e6d0 <memmove+0x10>
 800e6ca:	4284      	cmp	r4, r0
 800e6cc:	4623      	mov	r3, r4
 800e6ce:	d807      	bhi.n	800e6e0 <memmove+0x20>
 800e6d0:	1e43      	subs	r3, r0, #1
 800e6d2:	42a1      	cmp	r1, r4
 800e6d4:	d008      	beq.n	800e6e8 <memmove+0x28>
 800e6d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6de:	e7f8      	b.n	800e6d2 <memmove+0x12>
 800e6e0:	4402      	add	r2, r0
 800e6e2:	4601      	mov	r1, r0
 800e6e4:	428a      	cmp	r2, r1
 800e6e6:	d100      	bne.n	800e6ea <memmove+0x2a>
 800e6e8:	bd10      	pop	{r4, pc}
 800e6ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e6f2:	e7f7      	b.n	800e6e4 <memmove+0x24>

0800e6f4 <_realloc_r>:
 800e6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6f8:	4680      	mov	r8, r0
 800e6fa:	4614      	mov	r4, r2
 800e6fc:	460e      	mov	r6, r1
 800e6fe:	b921      	cbnz	r1, 800e70a <_realloc_r+0x16>
 800e700:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e704:	4611      	mov	r1, r2
 800e706:	f7ff bc1d 	b.w	800df44 <_malloc_r>
 800e70a:	b92a      	cbnz	r2, 800e718 <_realloc_r+0x24>
 800e70c:	f7ff fbae 	bl	800de6c <_free_r>
 800e710:	4625      	mov	r5, r4
 800e712:	4628      	mov	r0, r5
 800e714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e718:	f000 f81b 	bl	800e752 <_malloc_usable_size_r>
 800e71c:	4284      	cmp	r4, r0
 800e71e:	4607      	mov	r7, r0
 800e720:	d802      	bhi.n	800e728 <_realloc_r+0x34>
 800e722:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e726:	d812      	bhi.n	800e74e <_realloc_r+0x5a>
 800e728:	4621      	mov	r1, r4
 800e72a:	4640      	mov	r0, r8
 800e72c:	f7ff fc0a 	bl	800df44 <_malloc_r>
 800e730:	4605      	mov	r5, r0
 800e732:	2800      	cmp	r0, #0
 800e734:	d0ed      	beq.n	800e712 <_realloc_r+0x1e>
 800e736:	42bc      	cmp	r4, r7
 800e738:	4622      	mov	r2, r4
 800e73a:	4631      	mov	r1, r6
 800e73c:	bf28      	it	cs
 800e73e:	463a      	movcs	r2, r7
 800e740:	f7ff fb7e 	bl	800de40 <memcpy>
 800e744:	4631      	mov	r1, r6
 800e746:	4640      	mov	r0, r8
 800e748:	f7ff fb90 	bl	800de6c <_free_r>
 800e74c:	e7e1      	b.n	800e712 <_realloc_r+0x1e>
 800e74e:	4635      	mov	r5, r6
 800e750:	e7df      	b.n	800e712 <_realloc_r+0x1e>

0800e752 <_malloc_usable_size_r>:
 800e752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e756:	1f18      	subs	r0, r3, #4
 800e758:	2b00      	cmp	r3, #0
 800e75a:	bfbc      	itt	lt
 800e75c:	580b      	ldrlt	r3, [r1, r0]
 800e75e:	18c0      	addlt	r0, r0, r3
 800e760:	4770      	bx	lr
	...

0800e764 <_init>:
 800e764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e766:	bf00      	nop
 800e768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76a:	bc08      	pop	{r3}
 800e76c:	469e      	mov	lr, r3
 800e76e:	4770      	bx	lr

0800e770 <_fini>:
 800e770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e772:	bf00      	nop
 800e774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e776:	bc08      	pop	{r3}
 800e778:	469e      	mov	lr, r3
 800e77a:	4770      	bx	lr
