;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
	ADD 210, 60
	SUB @121, 106
	SUB #42, @200
	MOV -1, <-20
	SPL 0, <753
	SLT 210, 30
	SLT 210, 30
	SLT 210, 30
	MOV #12, <0
	ADD <300, 0
	SUB <0, @1
	ADD <300, 90
	SUB <0, @1
	SUB #172, @280
	JMN 12, 10
	SUB <0, @1
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @-10
	SUB 12, @-10
	SUB @-127, 100
	CMP #42, @200
	SUB <0, @1
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <753
	SLT 121, <30
	SUB @-121, 106
	SUB @-121, 106
	SUB @-127, 100
	DJN <-30, 9
	SUB <200, @5
	CMP @121, 106
	MOV -1, <-20
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
	MOV -1, <-20
	SUB #172, @280
	MOV -4, <-20
	MOV -1, <-20
	SUB @121, 106
	ADD #270, <1
