Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Dec  4 05:55:20 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 12363 |     0 |    242400 |  5.10 |
|   LUT as Logic             | 11029 |     0 |    242400 |  4.55 |
|   LUT as Memory            |  1334 |     0 |    112800 |  1.18 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  1302 |     0 |           |       |
| CLB Registers              | 15984 |     0 |    484800 |  3.30 |
|   Register as Flip Flop    | 15984 |     0 |    484800 |  3.30 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   418 |     0 |     30300 |  1.38 |
| F7 Muxes                   |  1187 |     0 |    121200 |  0.98 |
| F8 Muxes                   |    81 |     0 |     60600 |  0.13 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 177   |          Yes |           - |        Reset |
| 50    |          Yes |         Set |            - |
| 15717 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3234 |     0 |     30300 | 10.67 |
|   CLBL                                    |  1574 |     0 |           |       |
|   CLBM                                    |  1660 |     0 |           |       |
| LUT as Logic                              | 11029 |     0 |    242400 |  4.55 |
|   using O5 output only                    |   204 |       |           |       |
|   using O6 output only                    |  9562 |       |           |       |
|   using O5 and O6                         |  1263 |       |           |       |
| LUT as Memory                             |  1334 |     0 |    112800 |  1.18 |
|   LUT as Distributed RAM                  |    32 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
|   LUT as Shift Register                   |  1302 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   294 |       |           |       |
|     using O5 and O6                       |  1008 |       |           |       |
| LUT Flip Flop Pairs                       |  5716 |     0 |    242400 |  2.36 |
|   fully used LUT-FF pairs                 |   616 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  5007 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  4334 |       |           |       |
| Unique Control Sets                       |   539 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 437.5 |     0 |       600 | 72.92 |
|   RAMB36/FIFO*    |   435 |     0 |       600 | 72.50 |
|     RAMB36E2 only |   435 |       |           |       |
|   RAMB18          |     5 |     0 |      1200 |  0.42 |
|     RAMB18E2 only |     5 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |      1920 |  0.21 |
|   DSP48E2 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    5 |     5 |       520 |  0.96 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    3 |     3 |       104 |  2.88 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       480 |  0.63 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 15717 |            Register |
| LUT6       |  6170 |                 CLB |
| LUT3       |  2325 |                 CLB |
| LUT4       |  1610 |                 CLB |
| SRL16E     |  1433 |                 CLB |
| MUXF7      |  1187 |                 CLB |
| LUT5       |  1103 |                 CLB |
| SRLC32E    |   873 |                 CLB |
| LUT2       |   846 |                 CLB |
| RAMB36E2   |   435 |           Block Ram |
| CARRY8     |   418 |                 CLB |
| LUT1       |   238 |                 CLB |
| FDCE       |   177 |            Register |
| MUXF8      |    81 |                 CLB |
| RAMD32     |    56 |                 CLB |
| FDSE       |    50 |            Register |
| FDPE       |    40 |            Register |
| RAMS32     |     8 |                 CLB |
| RAMB18E2   |     5 |           Block Ram |
| SRLC16E    |     4 |                 CLB |
| DSP48E2    |     4 |          Arithmetic |
| IBUFCTRL   |     3 |              Others |
| BUFGCE     |     3 |               Clock |
| INBUF      |     2 |                 I/O |
| OBUF       |     1 |                 I/O |
| MMCME3_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| u_ila_0_CV |    1 |
| dbg_hub_CV |    1 |
+------------+------+


