{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519518770629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519518770629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 18:32:50 2018 " "Processing started: Sat Feb 24 18:32:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519518770629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519518770629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /software/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mp2 mp2 " "Command: quartus_sh -t /software/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mp2 mp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519518770629 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim mp2 mp2 " "Quartus(args): --rtl_sim mp2 mp2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1519518770629 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1519518771207 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1519518771662 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1519518771664 ""}
{ "Warning" "0" "" "Warning: File mp2_run_msim_rtl_verilog.do already exists - backing up current file as mp2_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File mp2_run_msim_rtl_verilog.do already exists - backing up current file as mp2_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1519518771721 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/ketian2/ece411/mp2/simulation/modelsim/mp2_run_msim_rtl_verilog.do" {  } { { "/home/ketian2/ece411/mp2/simulation/modelsim/mp2_run_msim_rtl_verilog.do" "0" { Text "/home/ketian2/ece411/mp2/simulation/modelsim/mp2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/ketian2/ece411/mp2/simulation/modelsim/mp2_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1519518771781 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1519518771784 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1519518771786 ""}
