Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 29EA5BABD5C
	for <lists+qemu-devel@lfdr.de>; Tue, 30 Sep 2025 09:32:34 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v3UoW-0002pt-4V; Tue, 30 Sep 2025 03:30:20 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1v3UoS-0002pc-3n
 for qemu-devel@nongnu.org; Tue, 30 Sep 2025 03:30:16 -0400
Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1v3UoJ-0000Qb-Ie
 for qemu-devel@nongnu.org; Tue, 30 Sep 2025 03:30:15 -0400
Received: by mail-wm1-x335.google.com with SMTP id
 5b1f17b1804b1-46e3ea0445fso21468115e9.1
 for <qemu-devel@nongnu.org>; Tue, 30 Sep 2025 00:30:04 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1759217401; x=1759822201; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=Liroi9WcUhGYQAmYmNDdi1IoVOl5PKEVAA6F6iTtODM=;
 b=D/ic15nIJGmf3Scgqoc+WGSwZeOcphj8LRZS0/HT90yRjpuLMDlVDp34BuVy9YbUo3
 qh+AG62oZjjEpNRDt1gISEWsLsu7KIdzwMmG3LIWKl3eALown5k+MD2RI8+ghwGYaiS5
 pVfgRCoS2CRQcR0r04ZLChFTdyylG2z2sIPsHNI94C7ZC55cjK8bxqhZRqoffDvhm3Cd
 JWvtpcqj67TA2smgLdTm90PBWy1TlOsmQ2xVVAZWiA1npasIJQs6umoB43zZuXhUFYmz
 QPA9D8dvXMFHWsipX8NqVgc//UK8W55cS3qC+TnHd4AEvbhPFjLMoRSp+aQHFkqyvXH+
 Pkew==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1759217402; x=1759822202;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=Liroi9WcUhGYQAmYmNDdi1IoVOl5PKEVAA6F6iTtODM=;
 b=NTG2x6J/rRu/HlLmH1FKBAqU1YnggNNMoHyG9i471RhVUce3dhr8d52WencH1Ca4sw
 M2JQwose3gRxu4N7LDhy7gq60cJ/HZmHghVN5ShRI2w4hOSvWXuuFKvvWoQsBMmb9s1Z
 OPBHm/Cr7BKfAZqNN/kdaGWmzkSfOYGlzek8t6FFO2+ZPMAzr/8fEodqqIuNGSsGTvsE
 TDviu5pMXHGAIi/cxx7d6+rpHs+ZS1Reh+M1n/+sQNVY2+PQ1gD7AMdEBoIFA5uMkmK1
 HELiHl8C2A3354S0VbtkcYryipdv2ad+yzzqc/NGCwF+5bA6riIVgqgxGm5TRAvb2e5e
 wZ/g==
X-Gm-Message-State: AOJu0Yx0iR7YS7kDI3MzIaqsS0ufkDb163PP5LM3LQUJuoSeHmcxdjSQ
 Ng5z8uHvIsjEvHjIgDum+3fJx+UIQA1jpUO+HafTga+RaXQsDSXw4G06jQK1tMiBiuo=
X-Gm-Gg: ASbGncsuahL/i6OtguxFKzRg5hXvDAc8BSdebSDExOed/vFOHo1Ytrrt67T+Uc7iLFm
 PLZUZhi0jsWKVacaqLjbG3xCmoiXyKOxzE8YtTZGb3qJeYC9hphiB/BRzNUAgR97e18MY1H5zou
 VfriMGvJlKfQ9lSNmtkIE+cRUG1sKsOyORW2HvAk4JAmWPxKDiafj2Oi5Ny0hie1GpA8FvM0lu6
 dp3rXYG8PFilpycSeMDahm/FjnmH+UJLtodgLsVIFFa0k3PFpsmPAR8UJ3ZoY6hShy1XC7SX+21
 wv7ArGgY9J44U6w7zg/51HKneCjkyEcPo/PSiIwPyvVAF8zXznVskxz5SZC2vj3q+u7dEF9quOJ
 RB9+WnNu2SkwMOkXYFp3BawKW4BHztvvhcFZQ4xM+AK59LumnyTySZrOJJwHgNiPsweQ9bDZCsI
 UvHgjDNymp+pDdZbJUwijYES7m
X-Google-Smtp-Source: AGHT+IGtXfL0Jmx58YY2GQD+3/N7UII2j2tkr2qjbfMg8pgv1A6WoRS0WqglI5zD67fQhazgeaOExQ==
X-Received: by 2002:a5d:5d07:0:b0:3e5:190b:b04e with SMTP id
 ffacd0b85a97d-40e4ece6421mr14598458f8f.37.1759217401589; 
 Tue, 30 Sep 2025 00:30:01 -0700 (PDT)
Received: from [192.168.69.221] (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-40fc82f2ff6sm21331401f8f.56.2025.09.30.00.30.00
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 30 Sep 2025 00:30:01 -0700 (PDT)
Message-ID: <0f3b1559-1ce2-4201-bd29-3ac131f557cc@linaro.org>
Date: Tue, 30 Sep 2025 09:30:00 +0200
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v6 38/47] hw/arm/xlnx-versal: add the target field in IRQ
 descriptor
Content-Language: en-US
To: Luc Michel <luc.michel@amd.com>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org,
 Peter Maydell <peter.maydell@linaro.org>,
 Francisco Iglesias <francisco.iglesias@amd.com>,
 "Edgar E . Iglesias" <edgar.iglesias@amd.com>,
 Alistair Francis <alistair@alistair23.me>,
 Frederic Konrad <frederic.konrad@amd.com>,
 Sai Pavan Boddu <sai.pavan.boddu@amd.com>
References: <20250926070806.292065-1-luc.michel@amd.com>
 <20250926070806.292065-39-luc.michel@amd.com>
 <70156c9c-5559-496d-8753-99f1ba5f68d1@linaro.org>
 <aNt6vez--_Len36t@XFR-LUMICHEL-L2.amd.com>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
In-Reply-To: <aNt6vez--_Len36t@XFR-LUMICHEL-L2.amd.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::335;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x335.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 30/9/25 08:37, Luc Michel wrote:
> Hi Phil,
> 
> On 12:34 Mon 29 Sep     , Philippe Mathieu-Daudé wrote:
>> On 26/9/25 09:07, Luc Michel wrote:
>>> Add the target field in the IRQ descriptor. This allows to target an IRQ
>>> to another IRQ controller than the GIC(s). Other supported targets are
>>> the PMC PPU1 CPU interrupt controller and the EAM (Error management)
>>> device. Those two devices are currently not implemented so IRQs
>>> targeting those will be left unconnected. This is in preparation for
>>> versal2.
>>>
>>> Signed-off-by: Luc Michel <luc.michel@amd.com>
>>> Reviewed-by: Francisco Iglesias <francisco.iglesias@amd.com>
>>> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
>>> ---
>>>    hw/arm/xlnx-versal.c | 41 +++++++++++++++++++++++++++++++++++++++--
>>>    1 file changed, 39 insertions(+), 2 deletions(-)
>>>
>>> diff --git a/hw/arm/xlnx-versal.c b/hw/arm/xlnx-versal.c
>>> index 3d960ed2636..64744401182 100644
>>> --- a/hw/arm/xlnx-versal.c
>>> +++ b/hw/arm/xlnx-versal.c
>>> @@ -50,18 +50,30 @@
>>>    #include "hw/cpu/cluster.h"
>>>    #include "hw/arm/bsa.h"
>>>
>>>    /*
>>>     * IRQ descriptor to catch the following cases:
>>> + *   - An IRQ can either connect to the GICs, to the PPU1 intc, or the the EAM
>>>     *   - Multiple devices can connect to the same IRQ. They are OR'ed together.
>>>     */
>>>    FIELD(VERSAL_IRQ, IRQ, 0, 16)
>>> +FIELD(VERSAL_IRQ, TARGET, 16, 2)
>>>    FIELD(VERSAL_IRQ, ORED, 18, 1)
>>>    FIELD(VERSAL_IRQ, OR_IDX, 19, 4) /* input index on the IRQ OR gate */
>>>
>>> +typedef enum VersalIrqTarget {
>>> +    IRQ_TARGET_GIC,
>>> +    IRQ_TARGET_PPU1,
>>> +    IRQ_TARGET_EAM,
>>
>> Maybe declare IRQ_TARGET_RSVD here,
> 
> I'm not convinced. In the future we may need more targets, even more
> than 4. In this case we will increase the TARGET field size, probably we
> will then have even more reserved fields. I feel the way it's done here
> is simple enough to catch all the buggy cases thanks to the default case
> in the switch below.

Fine then!


