`timescale 1ns / 1ps
module testbench();
reg [15:0]a;
reg [15:0]b;
wire [31:0]p;

booth_multiplier uut(a,b,p);
initial
begin
a=16'b1110010101111000;b=16'b1010000110100000;
#10
a=16'b0111101010111000;b=16'b0011010101000000;
#10
$finish();
end
endmodule