Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:51:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_route_timing_summary.rpt
| Design       : Absorber
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 338 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.470   -10887.493                   1220                 2223        0.094        0.000                      0                 2223        4.230        0.000                       0                  2271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -12.470   -10887.493                   1220                 2223        0.094        0.000                      0                 2223        4.230        0.000                       0                  2271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1220  Failing Endpoints,  Worst Slack      -12.470ns,  Total Violation   -10887.493ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.470ns  (required time - arrival time)
  Source:                 squareRoot/res__11_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squareRoot/res__15_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        22.456ns  (logic 13.968ns (62.202%)  route 8.488ns (37.798%))
  Logic Levels:           90  (CARRY4=81 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.704     0.704    squareRoot/clock
    SLICE_X42Y62         FDRE                                         r  squareRoot/res__11_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  squareRoot/res__11_q_reg[8]/Q
                         net (fo=7, routed)           0.447     1.544    squareRoot/res__11_q[8]
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.097     1.641 r  squareRoot/op__15_q[63]_i_449/O
                         net (fo=1, routed)           0.000     1.641    squareRoot/op__15_q[63]_i_449_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.036 r  squareRoot/op__15_q_reg[63]_i_413/CO[3]
                         net (fo=1, routed)           0.000     2.036    squareRoot/op__15_q_reg[63]_i_413_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.125 r  squareRoot/op__15_q_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000     2.125    squareRoot/op__15_q_reg[63]_i_412_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.214 r  squareRoot/op__15_q_reg[63]_i_356/CO[3]
                         net (fo=1, routed)           0.000     2.214    squareRoot/op__15_q_reg[63]_i_356_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.303 r  squareRoot/op__15_q_reg[63]_i_355/CO[3]
                         net (fo=1, routed)           0.000     2.303    squareRoot/op__15_q_reg[63]_i_355_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.392 r  squareRoot/op__15_q_reg[63]_i_296/CO[3]
                         net (fo=1, routed)           0.000     2.392    squareRoot/op__15_q_reg[63]_i_296_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.481 r  squareRoot/op__15_q_reg[63]_i_295/CO[3]
                         net (fo=1, routed)           0.000     2.481    squareRoot/op__15_q_reg[63]_i_295_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.570 r  squareRoot/op__15_q_reg[63]_i_246/CO[3]
                         net (fo=1, routed)           0.000     2.570    squareRoot/op__15_q_reg[63]_i_246_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.659 r  squareRoot/op__15_q_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000     2.659    squareRoot/op__15_q_reg[63]_i_245_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.748 r  squareRoot/op__15_q_reg[63]_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.748    squareRoot/op__15_q_reg[63]_i_202_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.837 r  squareRoot/op__15_q_reg[63]_i_201/CO[3]
                         net (fo=1, routed)           0.000     2.837    squareRoot/op__15_q_reg[63]_i_201_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.926 r  squareRoot/op__15_q_reg[63]_i_158/CO[3]
                         net (fo=1, routed)           0.000     2.926    squareRoot/op__15_q_reg[63]_i_158_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.160 r  squareRoot/op__15_q_reg[63]_i_157/O[3]
                         net (fo=2, routed)           0.447     3.608    squareRoot/op__122[55]
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.234     3.842 r  squareRoot/op__15_q[63]_i_107/O
                         net (fo=1, routed)           0.000     3.842    squareRoot/op__15_q[63]_i_107_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.141 r  squareRoot/op__15_q_reg[63]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.141    squareRoot/op__15_q_reg[63]_i_60_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.230 r  squareRoot/op__15_q_reg[63]_i_23/CO[3]
                         net (fo=361, routed)         0.927     5.156    squareRoot/op__121
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.097     5.253 r  squareRoot/res__15_q[3]_i_12/O
                         net (fo=1, routed)           0.000     5.253    squareRoot/res__15_q[3]_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.632 r  squareRoot/res__15_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.632    squareRoot/res__15_q_reg[3]_i_8_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.724 r  squareRoot/res__15_q_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.724    squareRoot/res__15_q_reg[7]_i_8_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.816 r  squareRoot/res__15_q_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.816    squareRoot/res__15_q_reg[11]_i_8_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.908 r  squareRoot/res__15_q_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.908    squareRoot/res__15_q_reg[15]_i_8_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.000 r  squareRoot/res__15_q_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.000    squareRoot/res__15_q_reg[19]_i_8_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.092 r  squareRoot/res__15_q_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.092    squareRoot/res__15_q_reg[23]_i_8_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.184 r  squareRoot/res__15_q_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.184    squareRoot/res__15_q_reg[27]_i_8_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.276 r  squareRoot/res__15_q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.007     6.284    squareRoot/res__15_q_reg[31]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.376 r  squareRoot/res__15_q_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.376    squareRoot/res__15_q_reg[35]_i_8_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.468 r  squareRoot/res__15_q_reg[39]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.468    squareRoot/res__15_q_reg[39]_i_5_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.560 r  squareRoot/res__15_q_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.560    squareRoot/res__15_q_reg[43]_i_4_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.797 r  squareRoot/res__15_q_reg[47]_i_4/O[3]
                         net (fo=7, routed)           0.572     7.368    squareRoot/res__12[47]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     7.889 r  squareRoot/op__15_q_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.889    squareRoot/op__15_q_reg[63]_i_212_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.978 r  squareRoot/op__15_q_reg[63]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.978    squareRoot/op__15_q_reg[63]_i_169_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.067 r  squareRoot/op__15_q_reg[63]_i_168/CO[3]
                         net (fo=1, routed)           0.000     8.067    squareRoot/op__15_q_reg[63]_i_168_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.297 f  squareRoot/op__15_q_reg[63]_i_123/O[1]
                         net (fo=2, routed)           0.419     8.716    squareRoot/op__132[57]
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.225     8.941 r  squareRoot/op__15_q[63]_i_73/O
                         net (fo=1, routed)           0.428     9.370    squareRoot/op__15_q[63]_i_73_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.762 r  squareRoot/op__15_q_reg[63]_i_24/CO[3]
                         net (fo=137, routed)         0.726    10.487    squareRoot/op__15_q_reg[63]_i_24_n_0
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.097    10.584 r  squareRoot/res__15_q[3]_i_10/O
                         net (fo=1, routed)           0.000    10.584    squareRoot/res__15_q[3]_i_10_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.963 r  squareRoot/res__15_q_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.963    squareRoot/res__15_q_reg[3]_i_5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.055 r  squareRoot/res__15_q_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.055    squareRoot/res__15_q_reg[7]_i_5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.147 r  squareRoot/res__15_q_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.147    squareRoot/res__15_q_reg[11]_i_5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.239 r  squareRoot/res__15_q_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.239    squareRoot/res__15_q_reg[15]_i_5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.331 r  squareRoot/res__15_q_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.331    squareRoot/res__15_q_reg[19]_i_5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.423 r  squareRoot/res__15_q_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.423    squareRoot/res__15_q_reg[23]_i_5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.515 r  squareRoot/res__15_q_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.515    squareRoot/res__15_q_reg[27]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.607 r  squareRoot/res__15_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.607    squareRoot/res__15_q_reg[31]_i_5_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.699 r  squareRoot/res__15_q_reg[35]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.699    squareRoot/res__15_q_reg[35]_i_5_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.791 r  squareRoot/res__15_q_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.791    squareRoot/res__15_q_reg[39]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.883 r  squareRoot/res__15_q_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.883    squareRoot/res__15_q_reg[43]_i_3_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.975 r  squareRoot/res__15_q_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.975    squareRoot/res__15_q_reg[47]_i_3_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    12.198 r  squareRoot/res__15_q_reg[51]_i_3/O[1]
                         net (fo=7, routed)           0.630    12.828    squareRoot/res__13[49]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628    13.456 r  squareRoot/op__15_q_reg[63]_i_136/CO[3]
                         net (fo=1, routed)           0.000    13.456    squareRoot/op__15_q_reg[63]_i_136_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.545 r  squareRoot/op__15_q_reg[63]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.545    squareRoot/op__15_q_reg[63]_i_135_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.726 r  squareRoot/op__15_q_reg[63]_i_88/O[2]
                         net (fo=2, routed)           0.686    14.413    squareRoot/op__142[58]
    SLICE_X46Y95         LUT4 (Prop_lut4_I1_O)        0.230    14.643 r  squareRoot/op__15_q[63]_i_32/O
                         net (fo=1, routed)           0.000    14.643    squareRoot/op__15_q[63]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.045 r  squareRoot/op__15_q_reg[63]_i_5/CO[3]
                         net (fo=316, routed)         0.937    15.981    squareRoot/op__15_q_reg[63]_i_5_n_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.097    16.078 r  squareRoot/res__15_q[7]_i_6/O
                         net (fo=1, routed)           0.000    16.078    squareRoot/res__15_q[7]_i_6_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    16.379 r  squareRoot/res__15_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.379    squareRoot/res__15_q_reg[7]_i_2_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.468 r  squareRoot/res__15_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.468    squareRoot/res__15_q_reg[11]_i_2_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.557 r  squareRoot/res__15_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.557    squareRoot/res__15_q_reg[15]_i_2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.646 r  squareRoot/res__15_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.646    squareRoot/res__15_q_reg[19]_i_2_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.735 r  squareRoot/res__15_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.735    squareRoot/res__15_q_reg[23]_i_2_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.824 r  squareRoot/res__15_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.824    squareRoot/res__15_q_reg[27]_i_2_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    16.913 r  squareRoot/res__15_q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.913    squareRoot/res__15_q_reg[31]_i_2_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.002 r  squareRoot/res__15_q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.002    squareRoot/res__15_q_reg[35]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    17.232 r  squareRoot/res__15_q_reg[39]_i_2/O[1]
                         net (fo=6, routed)           0.508    17.741    squareRoot/res__14[37]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627    18.368 r  squareRoot/op__15_q_reg[63]_i_234/CO[3]
                         net (fo=1, routed)           0.001    18.368    squareRoot/op__15_q_reg[63]_i_234_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.460 r  squareRoot/op__15_q_reg[63]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.460    squareRoot/op__15_q_reg[63]_i_191_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.552 r  squareRoot/op__15_q_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.552    squareRoot/op__15_q_reg[63]_i_190_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.644 r  squareRoot/op__15_q_reg[63]_i_147/CO[3]
                         net (fo=1, routed)           0.000    18.644    squareRoot/op__15_q_reg[63]_i_147_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.736 r  squareRoot/op__15_q_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.736    squareRoot/op__15_q_reg[63]_i_146_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.828 r  squareRoot/op__15_q_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    18.828    squareRoot/op__15_q_reg[63]_i_99_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.002 f  squareRoot/op__15_q_reg[63]_i_98/CO[2]
                         net (fo=2, routed)           0.315    19.317    squareRoot/op__15_q_reg[63]_i_98_n_1
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.223    19.540 r  squareRoot/op__15_q[63]_i_35/O
                         net (fo=1, routed)           0.432    19.972    squareRoot/op__15_q[63]_i_35_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.257 r  squareRoot/op__15_q_reg[63]_i_6/CO[3]
                         net (fo=82, routed)          1.005    21.262    squareRoot/op__15_d1
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.097    21.359 r  squareRoot/res__15_q[3]_i_4/O
                         net (fo=1, routed)           0.000    21.359    squareRoot/res__15_q[3]_i_4_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    21.754 r  squareRoot/res__15_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.754    squareRoot/res__15_q_reg[3]_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.843 r  squareRoot/res__15_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.843    squareRoot/res__15_q_reg[7]_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.932 r  squareRoot/res__15_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.932    squareRoot/res__15_q_reg[11]_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.021 r  squareRoot/res__15_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.021    squareRoot/res__15_q_reg[15]_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.110 r  squareRoot/res__15_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.110    squareRoot/res__15_q_reg[19]_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.199 r  squareRoot/res__15_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.199    squareRoot/res__15_q_reg[23]_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.288 r  squareRoot/res__15_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.288    squareRoot/res__15_q_reg[27]_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.377 r  squareRoot/res__15_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.377    squareRoot/res__15_q_reg[31]_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.466 r  squareRoot/res__15_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.001    22.467    squareRoot/res__15_q_reg[35]_i_1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.556 r  squareRoot/res__15_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.556    squareRoot/res__15_q_reg[39]_i_1_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.645 r  squareRoot/res__15_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    squareRoot/res__15_q_reg[43]_i_1_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.734 r  squareRoot/res__15_q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.734    squareRoot/res__15_q_reg[47]_i_1_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.823 r  squareRoot/res__15_q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.823    squareRoot/res__15_q_reg[51]_i_1_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.912 r  squareRoot/res__15_q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.912    squareRoot/res__15_q_reg[55]_i_1_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.001 r  squareRoot/res__15_q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.001    squareRoot/res__15_q_reg[59]_i_1_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    23.160 r  squareRoot/res__15_q_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.160    squareRoot/res__15_q_reg[61]_i_1_n_7
    SLICE_X41Y106        FDRE                                         r  squareRoot/res__15_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2270, unset)         0.669    10.669    squareRoot/clock
    SLICE_X41Y106        FDRE                                         r  squareRoot/res__15_q_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.056    10.689    squareRoot/res__15_q_reg[60]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -23.160    
  -------------------------------------------------------------------
                         slack                                -12.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rADDR_16_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rADDR_17_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.435%)  route 0.051ns (26.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.411     0.411    clock
    SLICE_X33Y50         FDRE                                         r  rADDR_16_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  rADDR_16_reg[12]/Q
                         net (fo=1, routed)           0.051     0.603    rADDR_16[12]
    SLICE_X32Y50         FDRE                                         r  rADDR_17_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.432     0.432    clock
    SLICE_X32Y50         FDRE                                         r  rADDR_17_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.076     0.508    rADDR_17_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X1Y17   dwa_temp0__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X32Y53  photon12/o_y_reg_srl8___photon25_o_x_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X32Y53  photon12/o_y_reg_srl8___photon25_o_x_reg_r/CLK



