{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637893782143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637893782143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 20:29:42 2021 " "Processing started: Thu Nov 25 20:29:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637893782143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637893782143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637893782143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1637893782512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/altera/14.1/procesador/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1637893788974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(49) " "Verilog HDL warning at decoder.sv(49): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/altera/14.1/procesador/decoder.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1637893788975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/altera/14.1/procesador/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/altera/14.1/procesador/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/altera/14.1/procesador/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/altera/14.1/procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/altera/14.1/procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/altera/14.1/procesador/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1637893788983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/altera/14.1/procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/altera/14.1/procesador/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/altera/14.1/procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/altera/14.1/procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/altera/14.1/procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/altera/14.1/procesador/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_arm " "Found entity 1: procesador_arm" {  } { { "procesador_arm.sv" "" { Text "C:/altera/14.1/procesador/procesador_arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/altera/14.1/procesador/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu " "Found entity 1: mux_alu" {  } { { "mux_alu.sv" "" { Text "C:/altera/14.1/procesador/mux_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/altera/14.1/procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_N_bits " "Found entity 1: sumador_N_bits" {  } { { "sumador_N_bits.sv" "" { Text "C:/altera/14.1/procesador/sumador_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_bit " "Found entity 1: sumador_1_bit" {  } { { "sumador_1_bit.sv" "" { Text "C:/altera/14.1/procesador/sumador_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893788998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893788998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_N_bits " "Found entity 1: restador_N_bits" {  } { { "restador_N_bits.sv" "" { Text "C:/altera/14.1/procesador/restador_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negador_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file negador_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_1_bit " "Found entity 1: negador_1_bit" {  } { { "negador_1_bit.sv" "" { Text "C:/altera/14.1/procesador/negador_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negador_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file negador_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negador_N_bits " "Found entity 1: negador_N_bits" {  } { { "negador_N_bits.sv" "" { Text "C:/altera/14.1/procesador/negador_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operador_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operador_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operador_and " "Found entity 1: operador_and" {  } { { "operador_and.sv" "" { Text "C:/altera/14.1/procesador/operador_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operador_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operador_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operador_or " "Found entity 1: operador_or" {  } { { "operador_or.sv" "" { Text "C:/altera/14.1/procesador/operador_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "flag_negativo.sv" "" { Text "C:/altera/14.1/procesador/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "flag_carry.sv" "" { Text "C:/altera/14.1/procesador/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_zero " "Found entity 1: flag_zero" {  } { { "flag_zero.sv" "" { Text "C:/altera/14.1/procesador/flag_zero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "flag_overflow.sv" "" { Text "C:/altera/14.1/procesador/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_N_bits " "Found entity 1: divisor_N_bits" {  } { { "divisor_N_bits.sv" "" { Text "C:/altera/14.1/procesador/divisor_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/altera/14.1/procesador/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/altera/14.1/procesador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_top " "Found entity 1: testbench_top" {  } { { "testbench_top.sv" "" { Text "C:/altera/14.1/procesador/testbench_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "testbench_alu.sv" "" { Text "C:/altera/14.1/procesador/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_decoder " "Found entity 1: testbench_decoder" {  } { { "testbench_decoder.sv" "" { Text "C:/altera/14.1/procesador/testbench_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637893789021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637893789021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_top " "Elaborating entity \"testbench_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637893789055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_tb " "Elaborating entity \"top\" for hierarchy \"top:top_tb\"" {  } { { "testbench_top.sv" "top_tb" { Text "C:/altera/14.1/procesador/testbench_top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_arm top:top_tb\|procesador_arm:arm " "Elaborating entity \"procesador_arm\" for hierarchy \"top:top_tb\|procesador_arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/altera/14.1/procesador/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:top_tb\|procesador_arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:top_tb\|procesador_arm:arm\|controller:c\"" {  } { { "procesador_arm.sv" "c" { Text "C:/altera/14.1/procesador/procesador_arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:top_tb\|procesador_arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:top_tb\|procesador_arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/altera/14.1/procesador/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/altera/14.1/procesador/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/altera/14.1/procesador/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:top_tb\|procesador_arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/altera/14.1/procesador/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:top_tb\|procesador_arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\"" {  } { { "procesador_arm.sv" "dp" { Text "C:/altera/14.1/procesador/procesador_arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:top_tb\|procesador_arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/altera/14.1/procesador/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:top_tb\|procesador_arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/altera/14.1/procesador/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top_tb\|procesador_arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/altera/14.1/procesador/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:top_tb\|procesador_arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/altera/14.1/procesador/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:top_tb\|procesador_arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/altera/14.1/procesador/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:top_tb\|procesador_arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/altera/14.1/procesador/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/altera/14.1/procesador/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_N_bits top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|sumador_N_bits:sum " "Elaborating entity \"sumador_N_bits\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|sumador_N_bits:sum\"" {  } { { "alu.sv" "sum" { Text "C:/altera/14.1/procesador/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1_bit top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|sumador_N_bits:sum\|sumador_1_bit:sum1b2 " "Elaborating entity \"sumador_1_bit\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|sumador_N_bits:sum\|sumador_1_bit:sum1b2\"" {  } { { "sumador_N_bits.sv" "sum1b2" { Text "C:/altera/14.1/procesador/sumador_N_bits.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_N_bits top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest " "Elaborating entity \"restador_N_bits\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest\"" {  } { { "alu.sv" "rest" { Text "C:/altera/14.1/procesador/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_N_bits top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest\|negador_N_bits:neg " "Elaborating entity \"negador_N_bits\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest\|negador_N_bits:neg\"" {  } { { "restador_N_bits.sv" "neg" { Text "C:/altera/14.1/procesador/restador_N_bits.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negador_1_bit top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest\|negador_N_bits:neg\|negador_1_bit:gen_loop\[0\].uut " "Elaborating entity \"negador_1_bit\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|restador_N_bits:rest\|negador_N_bits:neg\|negador_1_bit:gen_loop\[0\].uut\"" {  } { { "negador_N_bits.sv" "gen_loop\[0\].uut" { Text "C:/altera/14.1/procesador/negador_N_bits.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operador_and top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|operador_and:op_and " "Elaborating entity \"operador_and\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|operador_and:op_and\"" {  } { { "alu.sv" "op_and" { Text "C:/altera/14.1/procesador/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operador_or top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|operador_or:op_or " "Elaborating entity \"operador_or\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|operador_or:op_or\"" {  } { { "alu.sv" "op_or" { Text "C:/altera/14.1/procesador/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|mux_alu:Mux_Alu " "Elaborating entity \"mux_alu\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|mux_alu:Mux_Alu\"" {  } { { "alu.sv" "Mux_Alu" { Text "C:/altera/14.1/procesador/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_negativo:flag_N " "Elaborating entity \"flag_negativo\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_negativo:flag_N\"" {  } { { "alu.sv" "flag_N" { Text "C:/altera/14.1/procesador/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_carry:flag_C " "Elaborating entity \"flag_carry\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_carry:flag_C\"" {  } { { "alu.sv" "flag_C" { Text "C:/altera/14.1/procesador/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_zero top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_zero:flag_Z " "Elaborating entity \"flag_zero\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_zero:flag_Z\"" {  } { { "alu.sv" "flag_Z" { Text "C:/altera/14.1/procesador/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_overflow:flag_V " "Elaborating entity \"flag_overflow\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_overflow:flag_V\"" {  } { { "alu.sv" "flag_V" { Text "C:/altera/14.1/procesador/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_N_bits top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_overflow:flag_V\|divisor_N_bits:div " "Elaborating entity \"divisor_N_bits\" for hierarchy \"top:top_tb\|procesador_arm:arm\|datapath:dp\|alu:alu\|flag_overflow:flag_V\|divisor_N_bits:div\"" {  } { { "flag_overflow.sv" "div" { Text "C:/altera/14.1/procesador/flag_overflow.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:top_tb\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:top_tb\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/altera/14.1/procesador/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789170 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "44 0 1023 imem.sv(6) " "Verilog HDL warning at imem.sv(6): number of words (44) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador/imem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1637893789180 "|testbench_top|top:top_tb|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1637893789207 "|testbench_top|top:top_tb|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1637893789207 "|testbench_top|top:top_tb|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1637893789207 "|testbench_top|top:top_tb|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:top_tb\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:top_tb\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/altera/14.1/procesador/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637893789213 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 1023 dmem.sv(6) " "Verilog HDL warning at dmem.sv(6): number of words (18) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "dmem.sv" "" { Text "C:/altera/14.1/procesador/dmem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1637893789218 "|testbench_top|top:top_tb|dmem:dmem"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.1/procesador/output_files/procesador.map.smsg " "Generated suppressed messages file C:/altera/14.1/procesador/output_files/procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1637893789417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637893789427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 20:29:49 2021 " "Processing ended: Thu Nov 25 20:29:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637893789427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637893789427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637893789427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637893789427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637893790818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637893790825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 20:29:50 2021 " "Processing started: Thu Nov 25 20:29:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637893790825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1637893790825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp procesador -c procesador --netlist_type=sgate " "Command: quartus_npp procesador -c procesador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1637893790825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637893790954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 20:29:50 2021 " "Processing ended: Thu Nov 25 20:29:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637893790954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637893790954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637893790954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1637893790954 ""}
