Analysis & Synthesis report for DE2_70_NET
Tue Nov 20 09:59:12 2007
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next
 10. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state
 11. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next
 12. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state
 13. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next
 14. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state
 15. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next
 16. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state
 17. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 18. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 19. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 20. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 21. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 22. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 23. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state
 24. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state
 25. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state
 26. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state
 27. State Machine - |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize
 28. Registers Protected by Synthesis
 29. Logic Cells Representing Combinational Loops
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
 36. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated
 37. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p
 38. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp
 39. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram
 40. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3
 41. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr
 42. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 43. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6
 44. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 45. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9
 46. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
 47. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated
 48. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p
 49. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp
 50. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram
 51. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3
 52. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr
 53. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 54. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6
 55. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 56. Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9
 57. Source assignments for DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated
 58. Source assignments for DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1
 59. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0
 60. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync
 61. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync
 62. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync
 63. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync
 64. Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe
 65. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1
 66. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync
 67. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync
 68. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync
 69. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync
 70. Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe
 71. Source assignments for DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master
 72. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated
 73. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated|altsyncram_k1l1:altsyncram1
 74. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_mge1:auto_generated
 75. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated
 76. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated|altsyncram_abn1:altsyncram1
 77. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated
 78. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated
 79. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lde1:auto_generated
 80. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated
 81. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated|altsyncram_chp1:altsyncram1
 82. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_reb1:auto_generated
 83. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 84. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 85. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 86. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 87. Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
 88. Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart
 89. Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 90. Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 91. Source assignments for DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_3jb1:auto_generated
 92. Source assignments for DE2_70_SOPC:u1|pll:the_pll
 93. Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch
 94. Source assignments for DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
 95. Source assignments for DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
 96. Source assignments for DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
 97. Source assignments for DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
 98. Source assignments for DE2_70_SOPC:u1|sdram_u1:the_sdram_u1
 99. Source assignments for DE2_70_SOPC:u1|sdram_u2:the_sdram_u2
100. Source assignments for DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave
101. Source assignments for DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave
102. Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch
103. Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch
104. Source assignments for sld_hub:sld_hub_inst
105. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
106. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance
107. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance
109. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF
111. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL
112. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0
113. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
115. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
117. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht
119. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
120. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
121. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
122. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
123. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
124. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
125. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
126. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
127. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
128. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
129. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
130. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
131. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
132. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
133. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
134. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
135. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
136. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
137. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
138. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
139. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
140. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
141. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
142. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
143. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
144. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
145. Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
146. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
147. dcfifo Parameter Settings by Entity Instance
148. scfifo Parameter Settings by Entity Instance
149. altmult_add Parameter Settings by Entity Instance
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 20 09:59:12 2007    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; DE2_70_NET                               ;
; Top-level Entity Name              ; DE2_70_NET                               ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 5,883                                    ;
;     Total combinational functions  ; 5,883                                    ;
;     Dedicated logic registers      ; 4,260                                    ;
; Total registers                    ; 4260                                     ;
; Total pins                         ; 540                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 151,488                                  ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                          ; DE2_70_NET         ; DE2_70_NET         ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ;
+------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; DE2_70_NET.v                                         ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v                                          ;
; ip/TERASIC_ISP1362/hdl/ISP1362_IF.v                  ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/TERASIC_ISP1362/hdl/ISP1362_IF.v                   ;
; ip/TERASIC_SEG7/hdl/SEG7_IF.v                        ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/TERASIC_SEG7/hdl/SEG7_IF.v                         ;
; ip/TERASIC_AUDIO/hdl/AUDIO_IF.v                      ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/TERASIC_AUDIO/hdl/AUDIO_IF.v                       ;
; ip/TERASIC_Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/TERASIC_Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v  ;
; ip/TERASIC_DM9000A/hdl/DM9000A_IF.v                  ; yes             ; User Verilog HDL File        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/TERASIC_DM9000A/hdl/DM9000A_IF.v                   ;
; ip/terasic_audio/hdl/AUDIO_ADC.v                     ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_audio/hdl/AUDIO_ADC.v                      ;
; ip/terasic_audio/hdl/AUDIO_DAC.v                     ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_audio/hdl/AUDIO_DAC.v                      ;
; ip/terasic_audio/hdl/audio_fifo.v                    ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_audio/hdl/audio_fifo.v                     ;
; Reset_Delay.v                                        ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v                                         ;
; DE2_70_SOPC.v                                        ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_SOPC.v                                         ;
; AUDIO.v                                              ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/AUDIO.v                                               ;
; dcfifo.tdf                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf                                          ;
; lpm_counter.inc                                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_counter.inc                                     ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;
; altdpram.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altdpram.inc                                        ;
; a_graycounter.inc                                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_graycounter.inc                                   ;
; a_fefifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_fefifo.inc                                        ;
; a_gray2bin.inc                                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_gray2bin.inc                                      ;
; dffpipe.inc                                          ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dffpipe.inc                                         ;
; alt_sync_fifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/alt_sync_fifo.inc                                   ;
; lpm_compare.inc                                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_compare.inc                                     ;
; altsyncram_fifo.inc                                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram_fifo.inc                                 ;
; aglobal72.inc                                        ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc                                       ;
; db/dcfifo_uii1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_uii1.tdf                                    ;
; db/a_graycounter_g86.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf                              ;
; db/a_graycounter_7fc.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_7fc.tdf                              ;
; db/a_graycounter_6fc.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_6fc.tdf                              ;
; db/altsyncram_9ku.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9ku.tdf                                 ;
; db/altsyncram_lg91.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_lg91.tdf                                ;
; db/dffpipe_mcc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_mcc.tdf                                    ;
; db/alt_synch_pipe_nc8.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_nc8.tdf                             ;
; db/dffpipe_hd9.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_hd9.tdf                                    ;
; db/alt_synch_pipe_oc8.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_oc8.tdf                             ;
; db/dffpipe_id9.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_id9.tdf                                    ;
; db/mux_1u7.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mux_1u7.tdf                                        ;
; DM9000A.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DM9000A.v                                             ;
; ISP1362.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ISP1362.v                                             ;
; SEG7.v                                               ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/SEG7.v                                                ;
; VGA.v                                                ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/VGA.v                                                 ;
; VGA_Controller.v                                     ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_binary_vga_controller/hdl/VGA_Controller.v ;
; ip/terasic_binary_vga_controller/hdl/VGA_Param.h     ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_binary_vga_controller/hdl/VGA_Param.h      ;
; VGA_OSD_RAM.v                                        ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_binary_vga_controller/hdl/VGA_OSD_RAM.v    ;
; Img_RAM.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ip/terasic_binary_vga_controller/hdl/Img_RAM.v        ;
; altsyncram.tdf                                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf                                      ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;
; lpm_mux.inc                                          ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mux.inc                                         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.inc                                      ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;
; altrom.inc                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altrom.inc                                          ;
; altram.inc                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altram.inc                                          ;
; altqpram.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altqpram.inc                                        ;
; db/altsyncram_upv1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_upv1.tdf                                ;
; db/altsyncram_p132.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_p132.tdf                                ;
; db/decode_1qa.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/decode_1qa.tdf                                     ;
; db/mux_hkb.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mux_hkb.tdf                                        ;
; db/mux_akb.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mux_akb.tdf                                        ;
; clock_0.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v                                             ;
; clock_1.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v                                             ;
; cpu.v                                                ; yes             ; Encrypted File               ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v                                                 ;
; cpu_test_bench.v                                     ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_test_bench.v                                      ;
; db/altsyncram_cub1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_cub1.tdf                                ;
; db/altsyncram_k1l1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_k1l1.tdf                                ;
; db/altsyncram_mge1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_mge1.tdf                                ;
; db/altsyncram_b4e1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_b4e1.tdf                                ;
; db/altsyncram_abn1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_abn1.tdf                                ;
; db/altsyncram_l6e1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_l6e1.tdf                                ;
; db/altsyncram_m6e1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_m6e1.tdf                                ;
; db/altsyncram_lde1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_lde1.tdf                                ;
; db/altsyncram_uce1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_uce1.tdf                                ;
; db/altsyncram_chp1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_chp1.tdf                                ;
; db/altsyncram_reb1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_reb1.tdf                                ;
; cpu_mult_cell.v                                      ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v                                       ;
; altmult_add.tdf                                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altmult_add.tdf                                     ;
; stratix_mac_mult.inc                                 ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_mac_mult.inc                                ;
; stratix_mac_out.inc                                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_mac_out.inc                                 ;
; db/mult_add_4cr2.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mult_add_4cr2.tdf                                  ;
; db/ded_mult_2o81.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/ded_mult_2o81.tdf                                  ;
; db/dffpipe_93c.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_93c.tdf                                    ;
; db/mult_add_6cr2.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mult_add_6cr2.tdf                                  ;
; db/altsyncram_t072.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_t072.tdf                                ;
; cpu_ociram_default_contents.mif                      ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_ociram_default_contents.mif                       ;
; db/altsyncram_e502.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf                                ;
; cpu_jtag_debug_module_wrapper.v                      ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module_wrapper.v                       ;
; cpu_jtag_debug_module.v                              ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v                               ;
; i2c_sclk.v                                           ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/i2c_sclk.v                                            ;
; i2c_sdat.v                                           ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/i2c_sdat.v                                            ;
; jtag_uart.v                                          ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v                                           ;
; scfifo.tdf                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf                                          ;
; a_regfifo.inc                                        ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_regfifo.inc                                       ;
; a_dpfifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_dpfifo.inc                                        ;
; a_i2fifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_i2fifo.inc                                        ;
; a_fffifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_fffifo.inc                                        ;
; a_f2fifo.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/a_f2fifo.inc                                        ;
; db/scfifo_1n21.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_1n21.tdf                                    ;
; db/a_dpfifo_8t21.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_8t21.tdf                                  ;
; db/a_fefifo_7cf.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_fefifo_7cf.tdf                                   ;
; db/cntr_rj7.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_rj7.tdf                                       ;
; db/dpram_5h21.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dpram_5h21.tdf                                     ;
; db/altsyncram_9tl1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf                                ;
; db/cntr_fjb.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_fjb.tdf                                       ;
; alt_jtag_atlantic.v                                  ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                 ;
; lcd.v                                                ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/lcd.v                                                 ;
; onchip_mem.v                                         ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/onchip_mem.v                                          ;
; db/altsyncram_3jb1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_3jb1.tdf                                ;
; pio_button.v                                         ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_button.v                                          ;
; pio_green_led.v                                      ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_green_led.v                                       ;
; pio_red_led.v                                        ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_red_led.v                                         ;
; pio_switch.v                                         ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_switch.v                                          ;
; pll.v                                                ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v                                                 ;
; altpllpll.v                                          ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v                                           ;
; altpll.tdf                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altpll.tdf                                          ;
; stratix_pll.inc                                      ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratix_pll.inc                                     ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;
; ps2_keyboard.v                                       ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ps2_keyboard.v                                        ;
; Altera_UP_Avalon_PS2.v                               ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v                                ;
; Altera_UP_PS2.v                                      ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v                                       ;
; Altera_UP_PS2_Data_In.v                              ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v                               ;
; Altera_UP_PS2_Command_Out.v                          ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v                           ;
; db/scfifo_tr31.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_tr31.tdf                                    ;
; db/a_dpfifo_gj31.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf                                  ;
; db/altsyncram_rqd1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_rqd1.tdf                                ;
; db/altsyncram_mbj1.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_mbj1.tdf                                ;
; db/cntr_e5b.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_e5b.tdf                                       ;
; db/cntr_r57.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_r57.tdf                                       ;
; db/cntr_f5b.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf                                       ;
; ps2_mouse.v                                          ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ps2_mouse.v                                           ;
; sd_clk.v                                             ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_clk.v                                              ;
; sd_cmd.v                                             ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_cmd.v                                              ;
; sd_dat.v                                             ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_dat.v                                              ;
; sd_dat3.v                                            ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_dat3.v                                             ;
; sdram_u1.v                                           ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v                                            ;
; sdram_u2.v                                           ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v                                            ;
; sysid.v                                              ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sysid.v                                               ;
; timer.v                                              ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v                                               ;
; timer_stamp.v                                        ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v                                         ;
; uart.v                                               ; yes             ; Other                        ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v                                                ;
; sld_hub.vhd                                          ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd                                         ;
; lpm_shiftreg.tdf                                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;
; lpm_constant.inc                                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_constant.inc                                    ;
; dffeea.inc                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/dffeea.inc                                          ;
; lpm_decode.tdf                                       ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;
; declut.inc                                           ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/declut.inc                                          ;
; altshift.inc                                         ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altshift.inc                                        ;
; db/decode_aoi.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/decode_aoi.tdf                                     ;
; sld_dffex.vhd                                        ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd                                       ;
; sld_rom_sr.vhd                                       ; yes             ; Encrypted Megafunction       ; c:/altera/72/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;
+------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,883                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 5883                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 3086                                                                       ;
;     -- 3 input functions                    ; 1785                                                                       ;
;     -- <=2 input functions                  ; 1012                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 5303                                                                       ;
;     -- arithmetic mode                      ; 580                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 4260                                                                       ;
;     -- Dedicated logic registers            ; 4260                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 540                                                                        ;
; Total memory bits                           ; 151488                                                                     ;
; Embedded Multiplier 9-bit elements          ; 4                                                                          ;
; Total PLLs                                  ; 1                                                                          ;
; Maximum fan-out node                        ; DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 4035                                                                       ;
; Total fan-out                               ; 42048                                                                      ;
; Average fan-out                             ; 3.80                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                              ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_70_NET                                                                                                                   ; 5883 (3)          ; 4260 (1)     ; 151488      ; 4            ; 0       ; 2         ; 540  ; 0            ; |DE2_70_NET                                                                                                                                                                                                                                      ; work         ;
;    |DE2_70_SOPC:u1|                                                                                                           ; 5740 (1)          ; 4152 (0)     ; 151488      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1                                                                                                                                                                                                                       ; work         ;
;       |AUDIO:the_AUDIO|                                                                                                       ; 368 (0)           ; 399 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO                                                                                                                                                                                                       ; work         ;
;          |AUDIO_IF:the_AUDIO_IF|                                                                                              ; 368 (44)          ; 399 (69)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF                                                                                                                                                                                 ; work         ;
;             |AUDIO_ADC:ADC_Instance|                                                                                          ; 138 (75)          ; 164 (74)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance                                                                                                                                                          ; work         ;
;                |audio_fifo:adc_fifo|                                                                                          ; 63 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo                                                                                                                                      ; work         ;
;                   |dcfifo:dcfifo_component|                                                                                   ; 63 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component                                                                                                              ; work         ;
;                      |dcfifo_uii1:auto_generated|                                                                             ; 63 (6)            ; 90 (23)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated                                                                                   ; work         ;
;                         |a_graycounter_6fc:wrptr_gp|                                                                          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp                                                        ; work         ;
;                         |a_graycounter_7fc:wrptr_g1p|                                                                         ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p                                                       ; work         ;
;                         |a_graycounter_g86:rdptr_g1p|                                                                         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_g86:rdptr_g1p                                                       ; work         ;
;                         |alt_synch_pipe_nc8:rs_dgwp|                                                                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                        ; work         ;
;                            |dffpipe_hd9:dffpipe6|                                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6                                   ; work         ;
;                         |alt_synch_pipe_oc8:ws_dgrp|                                                                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                        ; work         ;
;                            |dffpipe_id9:dffpipe9|                                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9                                   ; work         ;
;                         |altsyncram_9ku:fifo_ram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram                                                           ; work         ;
;                            |altsyncram_lg91:altsyncram3|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3                               ; work         ;
;                         |dffpipe_mcc:rdaclr|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr                                                                ; work         ;
;                         |mux_1u7:rdemp_eq_comp_lsb_mux|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                     ; work         ;
;                         |mux_1u7:rdemp_eq_comp_msb_mux|                                                                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                     ; work         ;
;                         |mux_1u7:wrfull_eq_comp_lsb_mux|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux                                                    ; work         ;
;                         |mux_1u7:wrfull_eq_comp_msb_mux|                                                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux                                                    ; work         ;
;             |AUDIO_DAC:DAC_Instance|                                                                                          ; 186 (123)         ; 166 (76)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance                                                                                                                                                          ; work         ;
;                |audio_fifo:dac_fifo|                                                                                          ; 63 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo                                                                                                                                      ; work         ;
;                   |dcfifo:dcfifo_component|                                                                                   ; 63 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component                                                                                                              ; work         ;
;                      |dcfifo_uii1:auto_generated|                                                                             ; 63 (6)            ; 90 (23)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated                                                                                   ; work         ;
;                         |a_graycounter_6fc:wrptr_gp|                                                                          ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp                                                        ; work         ;
;                         |a_graycounter_7fc:wrptr_g1p|                                                                         ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p                                                       ; work         ;
;                         |a_graycounter_g86:rdptr_g1p|                                                                         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_g86:rdptr_g1p                                                       ; work         ;
;                         |alt_synch_pipe_nc8:rs_dgwp|                                                                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                        ; work         ;
;                            |dffpipe_hd9:dffpipe6|                                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6                                   ; work         ;
;                         |alt_synch_pipe_oc8:ws_dgrp|                                                                          ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                        ; work         ;
;                            |dffpipe_id9:dffpipe9|                                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9                                   ; work         ;
;                         |altsyncram_9ku:fifo_ram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram                                                           ; work         ;
;                            |altsyncram_lg91:altsyncram3|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3                               ; work         ;
;                         |dffpipe_mcc:rdaclr|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr                                                                ; work         ;
;                         |mux_1u7:rdemp_eq_comp_lsb_mux|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                     ; work         ;
;                         |mux_1u7:rdemp_eq_comp_msb_mux|                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                     ; work         ;
;                         |mux_1u7:wrfull_eq_comp_lsb_mux|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux                                                    ; work         ;
;                         |mux_1u7:wrfull_eq_comp_msb_mux|                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux                                                    ; work         ;
;       |AUDIO_s1_arbitrator:the_AUDIO_s1|                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO_s1_arbitrator:the_AUDIO_s1                                                                                                                                                                                      ; work         ;
;       |DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch                                                                                                                                    ; work         ;
;       |DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch                                                                                                                                    ; work         ;
;       |DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch                                                                                                                      ; work         ;
;       |DM9000A:the_DM9000A|                                                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DM9000A:the_DM9000A                                                                                                                                                                                                   ; work         ;
;          |DM9000A_IF:the_DM9000A_IF|                                                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF                                                                                                                                                                         ; work         ;
;       |DM9000A_s1_arbitrator:the_DM9000A_s1|                                                                                  ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1                                                                                                                                                                                  ; work         ;
;       |ISP1362:the_ISP1362|                                                                                                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362:the_ISP1362                                                                                                                                                                                                   ; work         ;
;          |ISP1362_IF:the_ISP1362_IF|                                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF                                                                                                                                                                         ; work         ;
;       |ISP1362_dc_arbitrator:the_ISP1362_dc|                                                                                  ; 23 (23)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc                                                                                                                                                                                  ; work         ;
;       |ISP1362_hc_arbitrator:the_ISP1362_hc|                                                                                  ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc                                                                                                                                                                                  ; work         ;
;       |SEG7:the_SEG7|                                                                                                         ; 63 (0)            ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7                                                                                                                                                                                                         ; work         ;
;          |SEG7_IF:the_SEG7_IF|                                                                                                ; 63 (63)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF                                                                                                                                                                                     ; work         ;
;       |SEG7_s1_arbitrator:the_SEG7_s1|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7_s1_arbitrator:the_SEG7_s1                                                                                                                                                                                        ; work         ;
;       |VGA:the_VGA|                                                                                                           ; 112 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|VGA:the_VGA                                                                                                                                                                                                           ; work         ;
;          |VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|                                                                                    ; 112 (112)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL                                                                                                                                                                           ; work         ;
;       |VGA_s1_arbitrator:the_VGA_s1|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|VGA_s1_arbitrator:the_VGA_s1                                                                                                                                                                                          ; work         ;
;       |clock_0:the_clock_0|                                                                                                   ; 22 (1)            ; 93 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0                                                                                                                                                                                                   ; work         ;
;          |clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                     ; work         ;
;          |clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                  ; work         ;
;          |clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                    ; work         ;
;          |clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                 ; work         ;
;          |clock_0_master_FSM:master_FSM|                                                                                      ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM                                                                                                                                                                     ; work         ;
;          |clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync                                                                                                                                ; work         ;
;          |clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync                                                                                                                              ; work         ;
;          |clock_0_slave_FSM:slave_FSM|                                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM                                                                                                                                                                       ; work         ;
;          |clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync                                                                                                                            ; work         ;
;          |clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync                                                                                                                          ; work         ;
;       |clock_0_in_arbitrator:the_clock_0_in|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0_in_arbitrator:the_clock_0_in                                                                                                                                                                                  ; work         ;
;       |clock_1:the_clock_1|                                                                                                   ; 24 (1)            ; 90 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1                                                                                                                                                                                                   ; work         ;
;          |clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                     ; work         ;
;          |clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                  ; work         ;
;          |clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                    ; work         ;
;          |clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                 ; work         ;
;          |clock_1_master_FSM:master_FSM|                                                                                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM                                                                                                                                                                     ; work         ;
;          |clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync                                                                                                                                ; work         ;
;          |clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync                                                                                                                              ; work         ;
;          |clock_1_slave_FSM:slave_FSM|                                                                                        ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM                                                                                                                                                                       ; work         ;
;          |clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync                                                                                                                            ; work         ;
;          |clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync                                                                                                                          ; work         ;
;       |clock_1_in_arbitrator:the_clock_1_in|                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1_in_arbitrator:the_clock_1_in                                                                                                                                                                                  ; work         ;
;       |clock_1_out_arbitrator:the_clock_1_out|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1_out_arbitrator:the_clock_1_out                                                                                                                                                                                ; work         ;
;       |cpu:the_cpu|                                                                                                           ; 2196 (1948)       ; 1655 (1471)  ; 64448       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu                                                                                                                                                                                                           ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                    ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                          ; work         ;
;                |altsyncram_b4e1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated                                                                                                                           ; work         ;
;                   |altsyncram_abn1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated|altsyncram_abn1:altsyncram1                                                                                               ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                  ; work         ;
;                |altsyncram_uce1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated                                                                                                                   ; work         ;
;                   |altsyncram_chp1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated|altsyncram_chp1:altsyncram1                                                                                       ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                       ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                    ; work         ;
;                |altsyncram_lde1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lde1:auto_generated                                                                                                                     ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                              ; work         ;
;                |altsyncram_reb1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_reb1:auto_generated                                                                                                               ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                  ; work         ;
;                |altsyncram_cub1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated                                                                                                                   ; work         ;
;                   |altsyncram_k1l1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated|altsyncram_k1l1:altsyncram1                                                                                       ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                    ; work         ;
;                |altsyncram_mge1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_mge1:auto_generated                                                                                                                     ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                           ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                        ; work         ;
;                |mult_add_4cr2:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                           ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                   ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                        ; work         ;
;                |mult_add_6cr2:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                           ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                   ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                    ; 237 (20)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                           ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                 ; 104 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                           ; work         ;
;                |cpu_jtag_debug_module:the_cpu_jtag_debug_module1|                                                             ; 104 (104)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1                                                          ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                   ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                             ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                     ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                               ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                     ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                               ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                           ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                     ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                          ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                ; work         ;
;                      |altsyncram_t072:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                  ; work         ;
;                |altsyncram_l6e1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated                                                                                                   ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                  ; work         ;
;                |altsyncram_m6e1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated                                                                                                   ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                        ; 526 (526)         ; 24 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                        ; work         ;
;          |DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master                                                     ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                          ; 158 (158)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                          ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                            ; 27 (27)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                            ; work         ;
;       |i2c_sclk:the_i2c_sclk|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|i2c_sclk:the_i2c_sclk                                                                                                                                                                                                 ; work         ;
;       |i2c_sclk_s1_arbitrator:the_i2c_sclk_s1|                                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1                                                                                                                                                                                ; work         ;
;       |i2c_sdat:the_i2c_sdat|                                                                                                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|i2c_sdat:the_i2c_sdat                                                                                                                                                                                                 ; work         ;
;       |i2c_sdat_s1_arbitrator:the_i2c_sdat_s1|                                                                                ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1                                                                                                                                                                                ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                               ; 143 (41)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart                                                                                                                                                                                               ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                      ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                 ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                     ; work         ;
;             |scfifo:rfifo|                                                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                     ; work         ;
;             |scfifo:wfifo|                                                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                ; work         ;
;       |lcd:the_lcd|                                                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|lcd:the_lcd                                                                                                                                                                                                           ; work         ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                    ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                    ; work         ;
;       |onchip_mem:the_onchip_mem|                                                                                             ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|onchip_mem:the_onchip_mem                                                                                                                                                                                             ; work         ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;             |altsyncram_3jb1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_3jb1:auto_generated                                                                                                                                    ; work         ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                            ; 33 (33)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                            ; work         ;
;       |pio_button:the_pio_button|                                                                                             ; 14 (14)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_button:the_pio_button                                                                                                                                                                                             ; work         ;
;       |pio_button_s1_arbitrator:the_pio_button_s1|                                                                            ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1                                                                                                                                                                            ; work         ;
;       |pio_green_led:the_pio_green_led|                                                                                       ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_green_led:the_pio_green_led                                                                                                                                                                                       ; work         ;
;       |pio_green_led_s1_arbitrator:the_pio_green_led_s1|                                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1                                                                                                                                                                      ; work         ;
;       |pio_red_led:the_pio_red_led|                                                                                           ; 2 (2)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_red_led:the_pio_red_led                                                                                                                                                                                           ; work         ;
;       |pio_red_led_s1_arbitrator:the_pio_red_led_s1|                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1                                                                                                                                                                          ; work         ;
;       |pio_switch:the_pio_switch|                                                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_switch:the_pio_switch                                                                                                                                                                                             ; work         ;
;       |pio_switch_s1_arbitrator:the_pio_switch_s1|                                                                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1                                                                                                                                                                            ; work         ;
;       |pll:the_pll|                                                                                                           ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pll:the_pll                                                                                                                                                                                                           ; work         ;
;          |altpllpll:the_pll|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                         ; work         ;
;             |altpll:altpll_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                 ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                          ; work         ;
;       |ps2_keyboard:the_ps2_keyboard|                                                                                         ; 308 (0)           ; 175 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                         ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                                      ; 308 (33)          ; 175 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                           ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                   ; 211 (36)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                             ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                    ; 146 (146)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                   ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                            ; 29 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                           ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                                       ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                 ; work         ;
;                |scfifo_tr31:auto_generated|                                                                                   ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated                                                                                      ; work         ;
;                   |a_dpfifo_gj31:dpfifo|                                                                                      ; 64 (38)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo                                                                 ; work         ;
;                      |altsyncram_rqd1:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram                                         ; work         ;
;                         |altsyncram_mbj1:altsyncram1|                                                                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1             ; work         ;
;                      |cntr_e5b:rd_ptr_msb|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb                                             ; work         ;
;                      |cntr_f5b:wr_ptr|                                                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr                                                 ; work         ;
;                      |cntr_r57:usedw_counter|                                                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter                                          ; work         ;
;       |ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|                                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave                                                                                                                                            ; work         ;
;       |ps2_mouse:the_ps2_mouse|                                                                                               ; 295 (0)           ; 175 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse                                                                                                                                                                                               ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                                      ; 295 (31)          ; 175 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                                 ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                   ; 200 (35)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                                   ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                    ; 135 (135)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                         ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                            ; 30 (30)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                 ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                                       ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                       ; work         ;
;                |scfifo_tr31:auto_generated|                                                                                   ; 64 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated                                                                                            ; work         ;
;                   |a_dpfifo_gj31:dpfifo|                                                                                      ; 64 (38)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo                                                                       ; work         ;
;                      |altsyncram_rqd1:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram                                               ; work         ;
;                         |altsyncram_mbj1:altsyncram1|                                                                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1                   ; work         ;
;                      |cntr_e5b:rd_ptr_msb|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb                                                   ; work         ;
;                      |cntr_f5b:wr_ptr|                                                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr                                                       ; work         ;
;                      |cntr_r57:usedw_counter|                                                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter                                                ; work         ;
;       |ps2_mouse_avalon_PS2_slave_arbitrator:the_ps2_mouse_avalon_PS2_slave|                                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse_avalon_PS2_slave_arbitrator:the_ps2_mouse_avalon_PS2_slave                                                                                                                                                  ; work         ;
;       |sd_clk:the_sd_clk|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_clk:the_sd_clk                                                                                                                                                                                                     ; work         ;
;       |sd_clk_s1_arbitrator:the_sd_clk_s1|                                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1                                                                                                                                                                                    ; work         ;
;       |sd_cmd:the_sd_cmd|                                                                                                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_cmd:the_sd_cmd                                                                                                                                                                                                     ; work         ;
;       |sd_cmd_s1_arbitrator:the_sd_cmd_s1|                                                                                    ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1                                                                                                                                                                                    ; work         ;
;       |sd_dat3:the_sd_dat3|                                                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_dat3:the_sd_dat3                                                                                                                                                                                                   ; work         ;
;       |sd_dat3_s1_arbitrator:the_sd_dat3_s1|                                                                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1                                                                                                                                                                                  ; work         ;
;       |sd_dat:the_sd_dat|                                                                                                     ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_dat:the_sd_dat                                                                                                                                                                                                     ; work         ;
;       |sd_dat_s1_arbitrator:the_sd_dat_s1|                                                                                    ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1                                                                                                                                                                                    ; work         ;
;       |sdram_u1:the_sdram_u1|                                                                                                 ; 268 (215)         ; 233 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1                                                                                                                                                                                                 ; work         ;
;          |sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module|                                                        ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module                                                                                                                                     ; work         ;
;       |sdram_u1_s1_arbitrator:the_sdram_u1_s1|                                                                                ; 111 (61)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1                                                                                                                                                                                ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|                     ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1                                                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|       ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1                                                                   ; work         ;
;       |sdram_u2:the_sdram_u2|                                                                                                 ; 215 (162)         ; 226 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2                                                                                                                                                                                                 ; work         ;
;          |sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module|                                                        ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module                                                                                                                                     ; work         ;
;       |sdram_u2_s1_arbitrator:the_sdram_u2_s1|                                                                                ; 115 (66)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1                                                                                                                                                                                ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|                     ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1                                                                                 ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|       ; 16 (16)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1                                                                   ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                ; work         ;
;       |timer:the_timer|                                                                                                       ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|timer:the_timer                                                                                                                                                                                                       ; work         ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                      ; work         ;
;       |timer_stamp:the_timer_stamp|                                                                                           ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|timer_stamp:the_timer_stamp                                                                                                                                                                                           ; work         ;
;       |timer_stamp_s1_arbitrator:the_timer_stamp_s1|                                                                          ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1                                                                                                                                                                          ; work         ;
;       |tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|                                  ; 76 (76)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave                                                                                                                                  ; work         ;
;       |tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|                                  ; 39 (39)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave                                                                                                                                  ; work         ;
;       |uart:the_uart|                                                                                                         ; 123 (0)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart                                                                                                                                                                                                         ; work         ;
;          |uart_regs:the_uart_regs|                                                                                            ; 39 (39)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs                                                                                                                                                                                 ; work         ;
;          |uart_rx:the_uart_rx|                                                                                                ; 47 (47)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx                                                                                                                                                                                     ; work         ;
;          |uart_tx:the_uart_tx|                                                                                                ; 37 (37)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx                                                                                                                                                                                     ; work         ;
;       |uart_s1_arbitrator:the_uart_s1|                                                                                        ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1                                                                                                                                                                                        ; work         ;
;    |Reset_Delay:delay1|                                                                                                       ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|Reset_Delay:delay1                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                     ; 107 (48)          ; 82 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst                                                                                                                                                                                                                 ; work         ;
;       |lpm_decode:instruction_decoder|                                                                                        ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                  ; work         ;
;          |decode_aoi:auto_generated|                                                                                          ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_aoi:auto_generated                                                                                                                                                        ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                   ; work         ;
;       |sld_dffex:BROADCAST|                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                               ; work         ;
;       |sld_dffex:IRSR|                                                                                                        ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                  ; work         ;
;       |sld_dffex:RESET|                                                                                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                              ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                        ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                              ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                        ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                                     ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                               ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                                     ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                               ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                             ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                       ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                               ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                         ; work         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; Name                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3|ALTSYNCRAM                               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                            ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3|ALTSYNCRAM                               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                            ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated|altsyncram_abn1:altsyncram1|ALTSYNCRAM                                                                                               ; AUTO ; True Dual Port   ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                 ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated|altsyncram_chp1:altsyncram1|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                            ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lde1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216  ; cpu_dc_tag_ram.mif              ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_reb1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                            ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated|altsyncram_k1l1:altsyncram1|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                            ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_mge1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; cpu_ic_tag_ram.mif              ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                            ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                            ;
; DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_3jb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; onchip_mem.hex                  ;
; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM             ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                            ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                             ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                          ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                        ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                       ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                    ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+--------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                 ;
+------------------+------------------+------------------+--------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                ;
+------------------+------------------+------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                ;
+-----------------+-----------------+-----------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+--------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                 ;
+------------------+------------------+------------------+--------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                ;
+------------------+------------------+------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                  ;
+-----------------+-----------------+-----------------+--------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                ;
+-----------------+-----------------+-----------------+--------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch|data_out                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_nativeaddress                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch|data_out                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|data_out                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|data_out                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|data_out                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|data_out                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch|data_in_d1                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_nativeaddress_d1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_out                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_out                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch|data_in_d1                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync|data_in_d1                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync|data_in_d1                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync|data_in_d1                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync|data_in_d1                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|pll:the_pll|not_areset                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_in_d1                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_in_d1                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[2]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[3]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[4]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[5]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[6]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[7]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[8]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[9]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[10]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[11]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[12]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[13]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[14]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|master_writedata[15]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[2]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[3]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[4]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[5]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[6]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[7]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[8]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[9]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[10]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[11]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[12]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[13]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[14]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[15]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch|data_out                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_out                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_out                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch|data_in_d1                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1 ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_in_d1                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_in_d1                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_nativeaddress[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[2]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_nativeaddress[2]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_nativeaddress[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_nativeaddress_d1[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[10]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[9]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[8]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[3]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[11]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[4]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[12]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[5]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[13]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[6]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[14]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[7]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|master_writedata[15]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[2]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_nativeaddress_d1[2]                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_nativeaddress_d1[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[10]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[9]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[8]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[3]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[11]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[4]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[12]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[5]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[13]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[6]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[14]                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[7]                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[15]                                                                                                                                   ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[2]~320         ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[25]~322        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[24]~323        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[27]~321        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[20]~327        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[21]~326        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[22]~325        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|Mn_rot_step2[23]~324        ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_rot_step1[27]~353         ;    ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_rot_step1[2]~352          ;    ;
; Number of logic cells representing combinational loops ; 10 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                         ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3..18]                                                                ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[2..9]                                                                 ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[7..9]                                                                 ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[0..1]                                                                 ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0..6]                                                                 ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|readdata[13..15]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|cts_status_bit                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|d1_reasons_to_wait                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[4..5]                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[4..5]                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|pll:the_pll|status_reg_out[0..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[10..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                              ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10..31]                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0..9]                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                  ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0..9]                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                  ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                       ; Lost fanout                                                                                                                                                                           ;
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx2                                                                                     ; Merged with DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx1                                                                                                   ;
; DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1|d1_uart_s1_end_xfer                                                                                           ; Merged with DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                          ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_addend[0]        ; Merged with DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_addend[1]                      ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|d1_tristate_bridge_flash_avalon_slave_end_xfer          ; Merged with DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|d1_reasons_to_wait                                                    ;
; DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1|d1_timer_stamp_s1_end_xfer                                                                      ; Merged with DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1|d1_reasons_to_wait                                                                                            ;
; DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                        ; Merged with DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                        ;
; DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                       ; Merged with DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                  ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[0..3,6..11]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]                                                                                                                           ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[0..3,6..11]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]                                                                                                                           ;
; DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1|d1_sd_dat3_s1_end_xfer                                                                                  ; Merged with DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1|d1_reasons_to_wait                                                                                                    ;
; DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_sd_dat_s1_end_xfer                                                                                     ; Merged with DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_reasons_to_wait                                                                                                      ;
; DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_sd_cmd_s1_end_xfer                                                                                     ; Merged with DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_reasons_to_wait                                                                                                      ;
; DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_sd_clk_s1_end_xfer                                                                                     ; Merged with DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_reasons_to_wait                                                                                                      ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[13,15,28]                                                     ; Merged with DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                          ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[12,14,24..27,29..31]                                          ; Merged with DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]                                                                         ;
; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11..15,24..31]                                          ; Merged with DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                    ;
; DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer                                                                                              ; Merged with DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                                                                            ;
; DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1|d1_pio_switch_s1_end_xfer                                                                         ; Merged with DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1|d1_reasons_to_wait                                                                                              ;
; DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1|d1_pio_red_led_s1_end_xfer                                                                      ; Merged with DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1|d1_reasons_to_wait                                                                                            ;
; DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1|d1_pio_green_led_s1_end_xfer                                                                ; Merged with DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1|d1_reasons_to_wait                                                                                        ;
; DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1|d1_pio_button_s1_end_xfer                                                                         ; Merged with DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1|d1_reasons_to_wait                                                                                              ;
; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                       ; Merged with DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                     ;
; DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                             ; Merged with DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                      ;
; DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1|d1_i2c_sdat_s1_end_xfer                                                                               ; Merged with DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1|d1_reasons_to_wait                                                                                                  ;
; DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1|d1_i2c_sclk_s1_end_xfer                                                                               ; Merged with DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1|d1_reasons_to_wait                                                                                                  ;
; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                 ; Merged with DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                              ;
; DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc|d1_ISP1362_hc_end_xfer                                                                                  ; Merged with DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc|d1_reasons_to_wait                                                                                                    ;
; DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|d1_ISP1362_dc_end_xfer                                                                                  ; Merged with DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|d1_reasons_to_wait                                                                                                    ;
; DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1|d1_DM9000A_s1_end_xfer                                                                                  ; Merged with DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1|d1_reasons_to_wait                                                                                                    ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]                                                           ; Merged with DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                          ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[14]                                                                                                    ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[14]                                                                                                                  ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[13]                                                                                                    ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[13]                                                                                                                  ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[12]                                                                                                    ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[12]                                                                                                                  ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[11]                                                                                                    ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[11]                                                                                                                  ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[10]                                                                                                    ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[10]                                                                                                                  ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[9]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[9]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[8]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[8]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[7]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[7]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[6]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[6]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[5]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[5]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[4]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[4]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[3]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[3]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[2]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[2]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[1]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[1]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[0]                                                                                                     ; Merged with DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[0]                                                                                                                   ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_6 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_6 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_5 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_5 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_4 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_4 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_3 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_3 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_2 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_2 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_1 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_1 ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_0 ; Merged with DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_0 ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_6 ; Merged with DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_6 ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_5 ; Merged with DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_5 ;
; Total Number of Removed Registers = 463                                                                                                                     ;                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                        ; Stuck at GND              ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9],                                                                               ;
;                                                                                                                                                               ; due to stuck port clock   ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1],                                                                               ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                                ; Stuck at GND              ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,                                                       ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break,                                                      ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0,                                                    ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1,                                                    ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                    ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                     ;
; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                                ; Stuck at GND              ; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,                                              ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                                                                ;
;                                                                                                                                                               ;                           ; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                                                 ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                         ; Stuck at GND              ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,                                                      ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                    ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_share_counter[1]   ; Stuck at GND              ; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ssram_s1,         ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_share_counter[0]           ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_slavearbiterlockenable ; Stuck at GND              ; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector[1], ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector[0]  ;
; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                        ; Stuck at GND              ; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1],                                        ;
;                                                                                                                                                               ; due to stuck port data_in ; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                         ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|d1_reasons_to_wait                                        ; Stuck at GND              ; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_reg_firsttransfer              ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]                                                      ; Stuck at GND              ; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                      ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]                                                ; Stuck at GND              ; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                                                ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                  ; Stuck at GND              ; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                             ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                               ; Stuck at GND              ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                  ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1]                                                                  ; Stuck at GND              ; DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]                                                                          ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                          ; Stuck at GND              ; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                     ;
;                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4260  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 441   ;
; Number of registers using Asynchronous Clear ; 3272  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2656  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[0]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[1]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[2]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[3]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[4]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[7]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[9]                                                                                                                              ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[10]                                                                                                                             ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[15]                                                                                                                             ; 3       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|internal_counter[16]                                                                                                                             ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[0]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[1]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[2]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[3]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[4]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[7]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[9]                                                                                                                                          ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[10]                                                                                                                                         ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[15]                                                                                                                                         ; 3       ;
; DE2_70_SOPC:u1|timer:the_timer|internal_counter[16]                                                                                                                                         ; 3       ;
; DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx|txd                                                                                                                                        ; 1       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_cmd[0]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_cmd[0]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_cmd[1]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_cmd[1]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_cmd[2]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_cmd[2]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_cmd[3]                                                                                                                                               ; 1       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_cmd[3]                                                                                                                                               ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|write_n_to_the_cfi_flash                                                                ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|read_n_to_the_cfi_flash                                                                 ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|select_n_to_the_cfi_flash                                                               ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|adsc_n_to_the_ssram                                                                     ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|bw_n_to_the_ssram[0]                                                                    ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|bw_n_to_the_ssram[1]                                                                    ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|bw_n_to_the_ssram[2]                                                                    ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|bw_n_to_the_ssram[3]                                                                    ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|chipenable1_n_to_the_ssram                                                              ; 3       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|outputenable_n_to_the_ssram                                                             ; 1       ;
; DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|bwe_n_to_the_ssram                                                                      ; 1       ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|fifo_contains_ones_n                   ; 15      ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|fifo_contains_ones_n                   ; 5       ;
; DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                    ; 2       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]                                                                                                                                             ; 22      ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[0]                                                                                                                                               ; 3       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[1]                                                                                                                                               ; 2       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[2]                                                                                                                                               ; 3       ;
; DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3]                                                                                                                                               ; 3       ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|fifo_contains_ones_n     ; 5       ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|fifo_contains_ones_n     ; 5       ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|tristate_bridge_flash_avalon_slave_arb_addend[0]                                        ; 6       ;
; DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                               ; 7       ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                       ; 6       ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|sdram_u1_s1_arb_addend[0]                                                                                                             ; 6       ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_arb_addend[0]                                                                                                             ; 6       ;
; DE2_70_SOPC:u1|cpu:the_cpu|hbreak_enabled                                                                                                                                                   ; 12      ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                               ; 11      ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                ; 3       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[14]                                                                                                                                    ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[11]                                                                                                                                    ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[10]                                                                                                                                    ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[9]                                                                                                                                     ; 2       ;
; DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[5]                                                                                                                                     ; 2       ;
; DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|tristate_bridge_flash_avalon_slave_reg_firsttransfer                                    ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush                                                                                                                                                     ; 43      ;
; DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|sdram_u1_s1_reg_firsttransfer                                                                                                         ; 1       ;
; DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_reg_firsttransfer                                                                                                         ; 1       ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; 34      ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|rdemp_eq_comp_msb_aeb                    ; 34      ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                   ; 2       ;
; DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                   ; 6       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[19]                                                                                                                                           ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[20]                                                                                                                                           ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[25]                                                                                                                                           ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[15]                                                                                                                                           ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                           ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                            ; 1       ;
; DE2_70_SOPC:u1|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                              ; 130     ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p|counter_ffa0 ; 3       ;
; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                   ; 10      ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                     ; 2       ;
; DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                     ; 2       ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p|parity_ff    ; 1       ;
; DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx|tx_shift_empty                                                                                                                             ; 2       ;
; DE2_70_SOPC:u1|timer:the_timer|period_l_register[2]                                                                                                                                         ; 2       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|period_l_register[2]                                                                                                                             ; 2       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|period_l_register[10]                                                                                                                            ; 2       ;
; DE2_70_SOPC:u1|timer:the_timer|period_l_register[10]                                                                                                                                        ; 2       ;
; DE2_70_SOPC:u1|timer:the_timer|period_l_register[1]                                                                                                                                         ; 2       ;
; DE2_70_SOPC:u1|timer_stamp:the_timer_stamp|period_l_register[1]                                                                                                                             ; 2       ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; 2       ;
; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|rdemp_eq_comp_msb_aeb                    ; 2       ;
; Total number of inverted registers = 117*                                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
*Too many items, table truncated at 100 items.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[6]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|d_byteenable[1]                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[2]                                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|d_address_tag_field[14]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|bit_index[5]                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[2]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|ic_tag_wraddress[3]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_slow_inst_result[2]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[1]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[8]                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|D_iw[19]                                                                                                                                                             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_inst_result[29]                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_inst_result[1]                                                                                                                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|reg_readdata[16]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|reg_readdata[1]                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|bit_index[3]                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|read_data[7]                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1|DM9000A_s1_wait_counter[1]                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module|entries[0]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module|entries[1]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[2]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[9]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[19]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[24]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[35]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[44]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[63]                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|d_writedata[22]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|reg_fifo_clear_cnt[0]                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_src2[25]                                                                                                                                                           ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_control_rd_data_without_mmu_regs[4]                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[22]                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[8]                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[6]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[8]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|cfi_flash_s1_wait_counter[3]                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[4]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc|ISP1362_hc_wait_counter[0]                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_wait_counter[0]                                                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|M_st_data[29]                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[19]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[4]                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[5]                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ;
; 5:1                ; 21 bits   ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[14]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_src1[7]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_bank[1]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_dqm[0]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|F_pc[10]                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_addr[12]                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_addr[10]                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_addr[5]                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_addr[3]                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_addr[4]                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_addr[0]                                                                                                                                                  ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|active_data[13]                                                                                                                                            ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|active_data[14]                                                                                                                                            ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[7]                                                                                                             ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[1]                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|d_writedata[4]                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_data[7]                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_data[12]                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|M_pipe_flush_waddr[15]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|bit_index~15                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|bit_index~8                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|shift_data_to_dac~62                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|comb~2                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|comb~2                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cfgdout[8]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_share_counter_next_value[0]                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_logic_result[19]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter_next_value[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|F_iw[5]                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|dc_data_rd_port_addr[2]                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|dc_data_wr_port_addr[4]                                                                                                                                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|dc_data_wr_port_data[26]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|updated_one_count~16                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|updated_one_count~15                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|updated_one_count~15         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|updated_one_count~15         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_alu_result[31]                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_alu_result[7]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|D_dst_regnum[3]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|dc_data_wr_port_byte_en[1]                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[6]                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|Selector0                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|Selector3                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_alu_result[29]                                                                                                                                                     ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|E_alu_result[20]                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|D_src2_reg[3]                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_wr_data_unfiltered[26]                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_wr_data_unfiltered[15]                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|A_wr_data_unfiltered[0]                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|Selector35                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|Selector35                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|Selector27                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|Selector27                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37]              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[12]              ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[21]              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[4]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_NET|DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE2_70_NET|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                                                            ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                                                        ;
; POWER_UP_LEVEL                  ; HIGH  ; -               ; rdemp_eq_comp_lsb_aeb                                                                                         ;
; POWER_UP_LEVEL                  ; HIGH  ; -               ; rdemp_eq_comp_msb_aeb                                                                                         ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                                                                      ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                       ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                                                                            ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                                                                        ;
; POWER_UP_LEVEL                  ; HIGH  ; -               ; rdemp_eq_comp_lsb_aeb                                                                                         ;
; POWER_UP_LEVEL                  ; HIGH  ; -               ; rdemp_eq_comp_msb_aeb                                                                                         ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                                                                      ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                                                                       ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0                            ;
+-------------------+-------+---------------------------+------------------------------+
; Assignment        ; Value ; From                      ; To                           ;
+-------------------+-------+---------------------------+------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]          ;
; CUT               ; ON    ; *                         ; slave_readdata[15]           ;
; CUT               ; ON    ; *                         ; slave_readdata[14]           ;
; CUT               ; ON    ; *                         ; slave_readdata[13]           ;
; CUT               ; ON    ; *                         ; slave_readdata[12]           ;
; CUT               ; ON    ; *                         ; slave_readdata[11]           ;
; CUT               ; ON    ; *                         ; slave_readdata[10]           ;
; CUT               ; ON    ; *                         ; slave_readdata[9]            ;
; CUT               ; ON    ; *                         ; slave_readdata[8]            ;
; CUT               ; ON    ; *                         ; slave_readdata[7]            ;
; CUT               ; ON    ; *                         ; slave_readdata[6]            ;
; CUT               ; ON    ; *                         ; slave_readdata[5]            ;
; CUT               ; ON    ; *                         ; slave_readdata[4]            ;
; CUT               ; ON    ; *                         ; slave_readdata[3]            ;
; CUT               ; ON    ; *                         ; slave_readdata[2]            ;
; CUT               ; ON    ; *                         ; slave_readdata[1]            ;
; CUT               ; ON    ; *                         ; slave_readdata[0]            ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0       ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]       ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]       ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]       ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]       ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]       ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]       ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]        ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]        ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]        ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]        ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]        ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]        ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]        ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]        ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]        ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0     ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]          ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]          ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]          ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0       ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0    ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0 ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]       ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0    ;
+-------------------+-------+---------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                             ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                               ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                 ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                     ;
+-------------------+-------+------------+--------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                               ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                          ;
; CUT               ; ON    ; data_in_d1 ; *                                                      ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                             ;
+-------------------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1                      ;
+-------------------+-------+------------------------+---------------------------+
; Assignment        ; Value ; From                   ; To                        ;
+-------------------+-------+------------------------+---------------------------+
; PRESERVE_REGISTER ; ON    ; -                      ; master_address[1]         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address[0]         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_byteenable[1]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_byteenable[0]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[15]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[14]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[13]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[12]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[11]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[10]      ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[9]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[8]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]       ;
; CUT               ; ON    ; *                      ; slave_readdata[15]        ;
; CUT               ; ON    ; *                      ; slave_readdata[14]        ;
; CUT               ; ON    ; *                      ; slave_readdata[13]        ;
; CUT               ; ON    ; *                      ; slave_readdata[12]        ;
; CUT               ; ON    ; *                      ; slave_readdata[11]        ;
; CUT               ; ON    ; *                      ; slave_readdata[10]        ;
; CUT               ; ON    ; *                      ; slave_readdata[9]         ;
; CUT               ; ON    ; *                      ; slave_readdata[8]         ;
; CUT               ; ON    ; *                      ; slave_readdata[7]         ;
; CUT               ; ON    ; *                      ; slave_readdata[6]         ;
; CUT               ; ON    ; *                      ; slave_readdata[5]         ;
; CUT               ; ON    ; *                      ; slave_readdata[4]         ;
; CUT               ; ON    ; *                      ; slave_readdata[3]         ;
; CUT               ; ON    ; *                      ; slave_readdata[2]         ;
; CUT               ; ON    ; *                      ; slave_readdata[1]         ;
; CUT               ; ON    ; *                      ; slave_readdata[0]         ;
; CUT               ; ON    ; *                      ; slave_readdata[15]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[14]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[13]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[12]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[11]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[10]~reg0   ;
; CUT               ; ON    ; *                      ; slave_readdata[9]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[8]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[7]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[6]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[5]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[4]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[3]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[2]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[1]~reg0    ;
; CUT               ; ON    ; *                      ; slave_readdata[0]~reg0    ;
; CUT               ; ON    ; slave_writedata_d1[15] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[15]    ;
; CUT               ; ON    ; slave_writedata_d1[14] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[14]    ;
; CUT               ; ON    ; slave_writedata_d1[13] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[13]    ;
; CUT               ; ON    ; slave_writedata_d1[12] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[12]    ;
; CUT               ; ON    ; slave_writedata_d1[11] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[11]    ;
; CUT               ; ON    ; slave_writedata_d1[10] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[10]    ;
; CUT               ; ON    ; slave_writedata_d1[9]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[9]     ;
; CUT               ; ON    ; slave_writedata_d1[8]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[8]     ;
; CUT               ; ON    ; slave_writedata_d1[7]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[7]     ;
; CUT               ; ON    ; slave_writedata_d1[6]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[6]     ;
; CUT               ; ON    ; slave_writedata_d1[5]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[5]     ;
; CUT               ; ON    ; slave_writedata_d1[4]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[4]     ;
; CUT               ; ON    ; slave_writedata_d1[3]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[3]     ;
; CUT               ; ON    ; slave_writedata_d1[2]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[2]     ;
; CUT               ; ON    ; slave_writedata_d1[1]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[1]     ;
; CUT               ; ON    ; slave_writedata_d1[0]  ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[15]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[14]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[13]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[12]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[11]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[10]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[9]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[8]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]~reg0  ;
; CUT               ; ON    ; slave_address_d1[1]    ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_address_d1[1]       ;
; CUT               ; ON    ; slave_address_d1[0]    ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_address_d1[0]       ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address[1]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address[0]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_byteenable[0]~reg0 ;
; CUT               ; ON    ; slave_nativeaddress_d1 ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_nativeaddress_d1    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress~reg0 ;
; CUT               ; ON    ; slave_byteenable_d1[1] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_byteenable_d1[1]    ;
; CUT               ; ON    ; slave_byteenable_d1[0] ; *                         ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_byteenable_d1[0]    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_byteenable[1]~reg0 ;
+-------------------+-------+------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                             ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                               ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                 ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                     ;
+-------------------+-------+------------+--------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                               ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                          ;
; CUT               ; ON    ; data_in_d1 ; *                                                      ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                             ;
+-------------------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                        ;
; MAX_DELAY         ; 100ns ; -    ; data_in_d1                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated|altsyncram_k1l1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_mge1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated|altsyncram_abn1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lde1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated|altsyncram_chp1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_reb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                             ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[37]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[36]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[35]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[34]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[33]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[32]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[31]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[30]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[29]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[28]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[27]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[26]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[25]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[24]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[23]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[22]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[21]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[20]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[19]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[18]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[17]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[16]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[15]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[14]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[13]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[12]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[11]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[10]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[9]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[8]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[7]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[6]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[5]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[4]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[3]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[2]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[1]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[0]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[4]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[3]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[2]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[1]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; jxdr                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; dr_update2                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]~reg0                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101           ; -    ; in_between_shiftdr_and_updatedr                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]~reg0                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; dr_update1                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; ir[1]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; ir[0]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[0]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[5]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[6]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[7]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[8]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[9]~reg0                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[10]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[11]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[12]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[13]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[14]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[15]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[16]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[17]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[18]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[19]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[20]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[21]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[22]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[23]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[24]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[25]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[26]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[27]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[28]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[29]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[30]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[31]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[32]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[33]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[34]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[35]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[36]~reg0                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[37]~reg0                                                                                                                                   ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart ;
+---------------------------+---------------------+------+------+
; Assignment                ; Value               ; From ; To   ;
+---------------------------+---------------------+------+------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -    ;
+---------------------------+---------------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_3jb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|pll:the_pll ;
+-------------------+-------+------+----------------+
; Assignment        ; Value ; From ; To             ;
+-------------------+-------+------+----------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset     ;
+-------------------+-------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                               ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                                                                  ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|sdram_u1:the_sdram_u1   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|sdram_u2:the_sdram_u2   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                            ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[22]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]~reg0                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[15]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[14]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[13]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[12]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[11]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[10]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[9]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[8]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[7]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[6]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[5]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[4]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[0]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[22]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]~reg0                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                            ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[20]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[19]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[18]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[17]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[16]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[15]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[14]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[13]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[12]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[11]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[10]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[9]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[8]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[7]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[6]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[5]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[4]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[3]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[2]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[1]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[0]                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[31]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[30]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[29]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[28]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[27]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[26]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[25]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[24]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[23]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[22]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[21]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[20]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[19]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[18]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[17]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[16]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[15]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[14]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[13]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[12]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[11]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[10]                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[9]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[8]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[7]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[6]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[5]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[4]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[3]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[2]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[1]                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram~reg0                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[31]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[30]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[29]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[28]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[27]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[26]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[25]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[24]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[23]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[22]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[21]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[20]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[19]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[18]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[17]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[16]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[15]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[14]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[13]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[12]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[11]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[10]~reg0                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[9]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[8]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[7]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[6]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[5]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[4]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[3]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[2]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[1]~reg0                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ssram[0]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[31]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[30]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[29]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[28]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[27]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[26]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[25]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[24]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[23]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[22]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[21]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[20]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[19]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[18]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[17]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[16]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[15]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[14]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[13]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[12]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[11]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[10]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[9]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[8]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[7]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[6]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[5]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[4]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[3]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[2]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ssram[0]                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram~reg0                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram~reg0                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]~reg0                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]~reg0                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]~reg0                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]~reg0                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[20]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[19]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[18]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[17]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[16]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[15]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[14]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[13]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[12]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[11]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[10]~reg0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[9]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[8]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[7]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[6]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[5]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[4]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[3]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[2]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[1]~reg0                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ssram[0]~reg0                                                  ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                 ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                    ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                 ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                    ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_uii1 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_uii1 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; SEG7_NUM       ; 8     ; Signed Integer                                                       ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                       ;
; DEFAULT_ACTIVE ; 1     ; Signed Integer                                                       ;
; LOW_ACTIVE     ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL ;
+----------------+--------+-------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------+
; RAM_SIZE       ; 307200 ; Signed Integer                                                                ;
+----------------+--------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                                                                   ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                                                                   ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                                                                   ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                                                                   ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                                                   ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                                                                   ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                                                                   ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                                                                   ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                                                                   ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                                                   ;
; X_START        ; 148   ; Signed Integer                                                                                   ;
; Y_START        ; 34    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                        ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_upv1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                       ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_cub1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+----------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                           ;
+----------------+--------------------+----------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                         ;
+----------------+--------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_mge1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+-------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                        ;
+----------------+-----------------+-------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                      ;
+----------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 2                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_b4e1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                               ;
+----------------+------------------+------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                             ;
+----------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_l6e1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                               ;
+----------------+------------------+------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                             ;
+----------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_m6e1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+----------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                           ;
+----------------+--------------------+----------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                         ;
+----------------+--------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_lde1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                         ;
+----------------+--------+------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                       ;
+----------------+--------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_uce1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_reb1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                           ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                 ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                        ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                        ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                        ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                        ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                 ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                        ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                        ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                        ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                        ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                        ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                        ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                 ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                 ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                        ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                 ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                        ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                        ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                        ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                           ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                 ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                        ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                        ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                        ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                        ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                 ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                        ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                        ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                        ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                        ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                        ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                        ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                 ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                 ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                        ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                 ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                        ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                        ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                        ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                  ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                        ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                     ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                     ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                     ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                                                                               ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SLD_AUTO_INSTANCE_INDEX ; YES       ; String                                                                                                                                                                             ;
; SLD_NODE_INFO           ; 286279168 ; Signed Integer                                                                                                                                                                     ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                       ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
; INSTANCE_ID       ; 0                                ; Signed Integer                                                             ;
; SLD_NODE_INFO     ; 00001100000000000110111000000000 ; Unsigned Binary                                                            ;
; LOG2_TXFIFO_DEPTH ; 6                                ; Signed Integer                                                             ;
; LOG2_RXFIFO_DEPTH ; 6                                ; Signed Integer                                                             ;
; RESERVED          ; 0                                ; Signed Integer                                                             ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                             ;
; NODE_IR_WIDTH     ; 1                                ; Signed Integer                                                             ;
; SCAN_LENGTH       ; 11                               ; Signed Integer                                                             ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_3jb1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer                                                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 11                ; Signed Integer                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; -1806             ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                      ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                      ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                     ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                     ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                      ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                      ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                     ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_tr31 ; Untyped                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_tr31 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000010001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                       ;
; Entity Instance            ; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                              ;
;     -- LPM_WIDTH           ; 32                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                      ;
; Entity Instance            ; DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                              ;
;     -- LPM_WIDTH           ; 32                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                    ;
; Entity Instance            ; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO       ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                     ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                             ;
; Entity Instance                       ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                             ;
;     -- port_signa                     ; PORT_UNUSED                                                                                   ;
;     -- port_signb                     ; PORT_UNUSED                                                                                   ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                      ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                      ;
;     -- WIDTH_A                        ; 16                                                                                            ;
;     -- WIDTH_B                        ; 16                                                                                            ;
;     -- WIDTH_RESULT                   ; 32                                                                                            ;
; Entity Instance                       ; DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                             ;
;     -- port_signa                     ; PORT_UNUSED                                                                                   ;
;     -- port_signb                     ; PORT_UNUSED                                                                                   ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                      ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                      ;
;     -- WIDTH_A                        ; 16                                                                                            ;
;     -- WIDTH_B                        ; 16                                                                                            ;
;     -- WIDTH_RESULT                   ; 16                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Nov 20 09:57:24 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_NET -c DE2_70_NET
Warning (10229): Verilog HDL Expression warning at DE2_70_NET.v(406): truncated literal to match 32 bits
Warning (10229): Verilog HDL Expression warning at DE2_70_NET.v(407): truncated literal to match 32 bits
Warning (10275): Verilog HDL Module Instantiation warning at DE2_70_NET.v(622): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file DE2_70_NET.v
    Info: Found entity 1: DE2_70_NET
Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_ISP1362/hdl/ISP1362_IF.v
    Info: Found entity 1: ISP1362_IF
Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_SEG7/hdl/SEG7_IF.v
    Info: Found entity 1: SEG7_IF
Warning (10275): Verilog HDL Module Instantiation warning at AUDIO_DAC.v(134): ignored dangling comma in List of Port Connections
Info: Found 4 design units, including 4 entities, in source file ip/TERASIC_AUDIO/hdl/AUDIO_IF.v
    Info: Found entity 1: AUDIO_ADC
    Info: Found entity 2: AUDIO_DAC
    Info: Found entity 3: audio_fifo
    Info: Found entity 4: AUDIO_IF
Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v
    Info: Found entity 1: VGA_NIOS_CTRL
Warning (10238): Verilog Module Declaration warning at DM9000A_IF.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DM9000A_IF"
Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_DM9000A/hdl/DM9000A_IF.v
    Info: Found entity 1: DM9000A_IF
Info: Elaborating entity "DE2_70_NET" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_70_NET.v(416): object "FL_RST_N" assigned a value but never read
Warning (10034): Output port "oIRDA_TXD" at DE2_70_NET.v(266) has no driver
Warning (10034): Output port "oFLASH_A[25]" at DE2_70_NET.v(293) has no driver
Warning (10034): Output port "oFLASH_A[24]" at DE2_70_NET.v(293) has no driver
Warning (10034): Output port "oFLASH_A[23]" at DE2_70_NET.v(293) has no driver
Warning (10034): Output port "oFLASH_A[22]" at DE2_70_NET.v(293) has no driver
Warning (10034): Output port "oSRAM_A[20]" at DE2_70_NET.v(304) has no driver
Warning (10034): Output port "oSRAM_A[19]" at DE2_70_NET.v(304) has no driver
Warning (10034): Output port "oSRAM_A[18]" at DE2_70_NET.v(304) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at DE2_70_NET.v(329) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at DE2_70_NET.v(330) has no driver
Warning (10034): Output port "oVGA_CLOCK" at DE2_70_NET.v(352) has no driver
Warning (10034): Output port "oVGA_HS" at DE2_70_NET.v(353) has no driver
Warning (10034): Output port "oVGA_VS" at DE2_70_NET.v(354) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at DE2_70_NET.v(355) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at DE2_70_NET.v(356) has no driver
Warning (10034): Output port "oVGA_R[9]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[8]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[7]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[6]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[5]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[4]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[3]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[2]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[1]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_R[0]" at DE2_70_NET.v(357) has no driver
Warning (10034): Output port "oVGA_G[9]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[8]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[7]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[6]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[5]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[4]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[3]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[2]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[1]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_G[0]" at DE2_70_NET.v(358) has no driver
Warning (10034): Output port "oVGA_B[9]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[8]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[7]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[6]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[5]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[4]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[3]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[2]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[1]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "oVGA_B[0]" at DE2_70_NET.v(359) has no driver
Warning (10034): Output port "GPIO_CLKOUT_N0" at DE2_70_NET.v(392) has no driver
Warning (10034): Output port "GPIO_CLKOUT_P0" at DE2_70_NET.v(393) has no driver
Warning (10034): Output port "GPIO_CLKOUT_N1" at DE2_70_NET.v(397) has no driver
Warning (10034): Output port "GPIO_CLKOUT_P1" at DE2_70_NET.v(398) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_70_NET.v(372) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning: Using design file Reset_Delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Reset_Delay
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:delay1"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(52)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(331)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(633)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(942)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(1248)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(1532)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(1819)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(2115)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(2306)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(2603)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(2805)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(3489)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(4274)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(4616)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(4883)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(5167)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(5473)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(5784)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(6239)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(6516)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(6779)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(7042)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(7304)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(7589)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(7953)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(8262)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(8529)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(8804)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(9079)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(10068)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(11278)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(11769)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(12027)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(12310)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(12605)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(13320)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at DE2_70_SOPC.v(13906)
Warning: Using design file DE2_70_SOPC.v, which is not specified as a design file for the current project, but contains definitions for 56 design units and 56 entities in project
    Info: Found entity 1: AUDIO_s1_arbitrator
    Info: Found entity 2: DM9000A_s1_arbitrator
    Info: Found entity 3: ISP1362_dc_arbitrator
    Info: Found entity 4: ISP1362_hc_arbitrator
    Info: Found entity 5: SEG7_s1_arbitrator
    Info: Found entity 6: VGA_s1_arbitrator
    Info: Found entity 7: clock_0_in_arbitrator
    Info: Found entity 8: clock_0_out_arbitrator
    Info: Found entity 9: clock_1_in_arbitrator
    Info: Found entity 10: clock_1_out_arbitrator
    Info: Found entity 11: cpu_jtag_debug_module_arbitrator
    Info: Found entity 12: DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 13: cpu_data_master_arbitrator
    Info: Found entity 14: cpu_instruction_master_arbitrator
    Info: Found entity 15: i2c_sclk_s1_arbitrator
    Info: Found entity 16: i2c_sdat_s1_arbitrator
    Info: Found entity 17: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 18: lcd_control_slave_arbitrator
    Info: Found entity 19: onchip_mem_s1_arbitrator
    Info: Found entity 20: pio_button_s1_arbitrator
    Info: Found entity 21: pio_green_led_s1_arbitrator
    Info: Found entity 22: pio_red_led_s1_arbitrator
    Info: Found entity 23: pio_switch_s1_arbitrator
    Info: Found entity 24: pll_s1_arbitrator
    Info: Found entity 25: ps2_keyboard_avalon_PS2_slave_arbitrator
    Info: Found entity 26: DE2_70_SOPC_reset_pll_c0_system_domain_synch_module
    Info: Found entity 27: ps2_mouse_avalon_PS2_slave_arbitrator
    Info: Found entity 28: sd_clk_s1_arbitrator
    Info: Found entity 29: sd_cmd_s1_arbitrator
    Info: Found entity 30: sd_dat_s1_arbitrator
    Info: Found entity 31: sd_dat3_s1_arbitrator
    Info: Found entity 32: rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module
    Info: Found entity 33: rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module
    Info: Found entity 34: sdram_u1_s1_arbitrator
    Info: Found entity 35: rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module
    Info: Found entity 36: rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module
    Info: Found entity 37: sdram_u2_s1_arbitrator
    Info: Found entity 38: sysid_control_slave_arbitrator
    Info: Found entity 39: timer_s1_arbitrator
    Info: Found entity 40: timer_stamp_s1_arbitrator
    Info: Found entity 41: tristate_bridge_flash_avalon_slave_arbitrator
    Info: Found entity 42: tristate_bridge_flash_bridge_arbitrator
    Info: Found entity 43: tristate_bridge_ssram_avalon_slave_arbitrator
    Info: Found entity 44: tristate_bridge_ssram_bridge_arbitrator
    Info: Found entity 45: uart_s1_arbitrator
    Info: Found entity 46: DE2_70_SOPC_reset_clk_25_domain_synch_module
    Info: Found entity 47: DE2_70_SOPC_reset_clk_50_domain_synch_module
    Info: Found entity 48: DE2_70_SOPC
    Info: Found entity 49: cfi_flash_lane0_module
    Info: Found entity 50: cfi_flash_lane1_module
    Info: Found entity 51: cfi_flash
    Info: Found entity 52: ssram_lane0_module
    Info: Found entity 53: ssram_lane1_module
    Info: Found entity 54: ssram_lane2_module
    Info: Found entity 55: ssram_lane3_module
    Info: Found entity 56: ssram
Info: Elaborating entity "DE2_70_SOPC" for hierarchy "DE2_70_SOPC:u1"
Info: Elaborating entity "AUDIO_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|AUDIO_s1_arbitrator:the_AUDIO_s1"
Warning: Using design file AUDIO.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: AUDIO
Info: Elaborating entity "AUDIO" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO"
Info: Elaborating entity "AUDIO_IF" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF"
Info: Elaborating entity "AUDIO_DAC" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance"
Info: Elaborating entity "audio_fifo" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_uii1.tdf
    Info: Found entity 1: dcfifo_uii1
Info: Elaborating entity "dcfifo_uii1" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf
    Info: Found entity 1: a_graycounter_7fc
Info: Elaborating entity "a_graycounter_7fc" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_7fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info: Found entity 1: a_graycounter_6fc
Info: Elaborating entity "a_graycounter_6fc" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|a_graycounter_6fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9ku.tdf
    Info: Found entity 1: altsyncram_9ku
Info: Elaborating entity "altsyncram_9ku" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lg91.tdf
    Info: Found entity 1: altsyncram_lg91
Info: Elaborating entity "altsyncram_lg91" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|altsyncram_9ku:fifo_ram|altsyncram_lg91:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mcc.tdf
    Info: Found entity 1: dffpipe_mcc
Info: Elaborating entity "dffpipe_mcc" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|dffpipe_mcc:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info: Found entity 1: mux_1u7
Info: Elaborating entity "mux_1u7" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_uii1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "AUDIO_ADC" for hierarchy "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance"
Info: Elaborating entity "DM9000A_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1"
Warning: Using design file DM9000A.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DM9000A
Info: Elaborating entity "DM9000A" for hierarchy "DE2_70_SOPC:u1|DM9000A:the_DM9000A"
Info: Elaborating entity "DM9000A_IF" for hierarchy "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF"
Info: Elaborating entity "ISP1362_dc_arbitrator" for hierarchy "DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc"
Info: Elaborating entity "ISP1362_hc_arbitrator" for hierarchy "DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc"
Warning: Using design file ISP1362.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ISP1362
Info: Elaborating entity "ISP1362" for hierarchy "DE2_70_SOPC:u1|ISP1362:the_ISP1362"
Info: Elaborating entity "ISP1362_IF" for hierarchy "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF"
Info: Elaborating entity "SEG7_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|SEG7_s1_arbitrator:the_SEG7_s1"
Warning: Using design file SEG7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: SEG7
Info: Elaborating entity "SEG7" for hierarchy "DE2_70_SOPC:u1|SEG7:the_SEG7"
Info: Elaborating entity "SEG7_IF" for hierarchy "DE2_70_SOPC:u1|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF"
Info: Elaborating entity "VGA_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|VGA_s1_arbitrator:the_VGA_s1"
Warning: Using design file VGA.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: VGA
Info: Elaborating entity "VGA" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA"
Info: Elaborating entity "VGA_NIOS_CTRL" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL"
Warning: Using design file ip/terasic_binary_vga_controller/hdl/VGA_Controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: VGA_Controller
Info: Elaborating entity "VGA_Controller" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Warning: Using design file ip/terasic_binary_vga_controller/hdl/VGA_OSD_RAM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: VGA_OSD_RAM
Info: Elaborating entity "VGA_OSD_RAM" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1"
Warning: Using design file ip/terasic_binary_vga_controller/hdl/Img_RAM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Img_RAM
Info: Elaborating entity "Img_RAM" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_upv1.tdf
    Info: Found entity 1: altsyncram_upv1
Info: Elaborating entity "altsyncram_upv1" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf
    Info: Found entity 1: altsyncram_p132
Info: Elaborating entity "altsyncram_p132" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf
    Info: Found entity 1: decode_1qa
Info: Elaborating entity "decode_1qa" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode3"
Info: Elaborating entity "decode_1qa" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf
    Info: Found entity 1: mux_hkb
Info: Elaborating entity "mux_hkb" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5"
Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info: Found entity 1: mux_akb
Info: Elaborating entity "mux_akb" for hierarchy "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|mux_akb:mux6"
Info: Elaborating entity "clock_0_in_arbitrator" for hierarchy "DE2_70_SOPC:u1|clock_0_in_arbitrator:the_clock_0_in"
Info: Elaborating entity "clock_0_out_arbitrator" for hierarchy "DE2_70_SOPC:u1|clock_0_out_arbitrator:the_clock_0_out"
Warning: Using design file clock_0.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project
    Info: Found entity 1: clock_0_master_read_done_sync_module
    Info: Found entity 2: clock_0_master_write_done_sync_module
    Info: Found entity 3: clock_0_edge_to_pulse
    Info: Found entity 4: clock_0_slave_FSM
    Info: Found entity 5: clock_0_slave_read_request_sync_module
    Info: Found entity 6: clock_0_slave_write_request_sync_module
    Info: Found entity 7: clock_0_master_FSM
    Info: Found entity 8: clock_0_bit_pipe
    Info: Found entity 9: clock_0
Info: Elaborating entity "clock_0" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0"
Info: Elaborating entity "clock_0_master_read_done_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync"
Info: Elaborating entity "clock_0_master_write_done_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync"
Info: Elaborating entity "clock_0_edge_to_pulse" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "clock_0_slave_FSM" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "clock_0_slave_read_request_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync"
Info: Elaborating entity "clock_0_slave_write_request_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync"
Info: Elaborating entity "clock_0_master_FSM" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM"
Info: Elaborating entity "clock_0_bit_pipe" for hierarchy "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "clock_1_in_arbitrator" for hierarchy "DE2_70_SOPC:u1|clock_1_in_arbitrator:the_clock_1_in"
Info: Elaborating entity "clock_1_out_arbitrator" for hierarchy "DE2_70_SOPC:u1|clock_1_out_arbitrator:the_clock_1_out"
Warning: Using design file clock_1.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project
    Info: Found entity 1: clock_1_master_read_done_sync_module
    Info: Found entity 2: clock_1_master_write_done_sync_module
    Info: Found entity 3: clock_1_edge_to_pulse
    Info: Found entity 4: clock_1_slave_FSM
    Info: Found entity 5: clock_1_slave_read_request_sync_module
    Info: Found entity 6: clock_1_slave_write_request_sync_module
    Info: Found entity 7: clock_1_master_FSM
    Info: Found entity 8: clock_1_bit_pipe
    Info: Found entity 9: clock_1
Info: Elaborating entity "clock_1" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1"
Info: Elaborating entity "clock_1_master_read_done_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync"
Info: Elaborating entity "clock_1_master_write_done_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync"
Info: Elaborating entity "clock_1_edge_to_pulse" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "clock_1_slave_FSM" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "clock_1_slave_read_request_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync"
Info: Elaborating entity "clock_1_slave_write_request_sync_module" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync"
Info: Elaborating entity "clock_1_master_FSM" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM"
Info: Elaborating entity "clock_1_bit_pipe" for hierarchy "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 30 design units, including 30 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_match_paired
    Info: Found entity 16: cpu_nios2_oci_match_single
    Info: Found entity 17: cpu_nios2_oci_dbrk
    Info: Found entity 18: cpu_nios2_oci_itrace
    Info: Found entity 19: cpu_nios2_oci_td_mode
    Info: Found entity 20: cpu_nios2_oci_dtrace
    Info: Found entity 21: cpu_nios2_oci_compute_tm_count
    Info: Found entity 22: cpu_nios2_oci_fifowp_inc
    Info: Found entity 23: cpu_nios2_oci_fifocount_inc
    Info: Found entity 24: cpu_nios2_oci_fifo
    Info: Found entity 25: cpu_nios2_oci_pib
    Info: Found entity 26: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 27: cpu_nios2_oci_im
    Info: Found entity 28: cpu_nios2_performance_monitors
    Info: Found entity 29: cpu_nios2_oci
    Info: Found entity 30: cpu
Info: Elaborating entity "cpu" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cub1.tdf
    Info: Found entity 1: altsyncram_cub1
Info: Elaborating entity "altsyncram_cub1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1l1.tdf
    Info: Found entity 1: altsyncram_k1l1
Info: Elaborating entity "altsyncram_k1l1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cub1:auto_generated|altsyncram_k1l1:altsyncram1"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mge1.tdf
    Info: Found entity 1: altsyncram_mge1
Info: Elaborating entity "altsyncram_mge1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_mge1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4e1.tdf
    Info: Found entity 1: altsyncram_b4e1
Info: Elaborating entity "altsyncram_b4e1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_abn1.tdf
    Info: Found entity 1: altsyncram_abn1
Info: Elaborating entity "altsyncram_abn1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_b4e1:auto_generated|altsyncram_abn1:altsyncram1"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l6e1.tdf
    Info: Found entity 1: altsyncram_l6e1
Info: Elaborating entity "altsyncram_l6e1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l6e1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m6e1.tdf
    Info: Found entity 1: altsyncram_m6e1
Info: Elaborating entity "altsyncram_m6e1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m6e1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lde1.tdf
    Info: Found entity 1: altsyncram_lde1
Info: Elaborating entity "altsyncram_lde1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lde1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uce1.tdf
    Info: Found entity 1: altsyncram_uce1
Info: Elaborating entity "altsyncram_uce1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_chp1.tdf
    Info: Found entity 1: altsyncram_chp1
Info: Elaborating entity "altsyncram_chp1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_uce1:auto_generated|altsyncram_chp1:altsyncram1"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_reb1.tdf
    Info: Found entity 1: altsyncram_reb1
Info: Elaborating entity "altsyncram_reb1" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_reb1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altmult_add.tdf
    Info: Found entity 1: altmult_add
Info: Elaborating entity "altmult_add" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module
Info: Elaborating entity "cpu_jtag_debug_module" for hierarchy "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1"
Info: Elaborating entity "i2c_sclk_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1"
Warning: Using design file i2c_sclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: i2c_sclk
Info: Elaborating entity "i2c_sclk" for hierarchy "DE2_70_SOPC:u1|i2c_sclk:the_i2c_sclk"
Info: Elaborating entity "i2c_sdat_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1"
Warning: Using design file i2c_sdat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: i2c_sdat
Info: Elaborating entity "i2c_sdat" for hierarchy "DE2_70_SOPC:u1|i2c_sdat:the_i2c_sdat"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/alt_jtag_atlantic.v
    Info: Found entity 1: alt_jtag_atlantic
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave"
Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcd
Info: Elaborating entity "lcd" for hierarchy "DE2_70_SOPC:u1|lcd:the_lcd"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning: Using design file onchip_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "DE2_70_SOPC:u1|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3jb1.tdf
    Info: Found entity 1: altsyncram_3jb1
Info: Elaborating entity "altsyncram_3jb1" for hierarchy "DE2_70_SOPC:u1|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_3jb1:auto_generated"
Info: Elaborating entity "pio_button_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1"
Warning: Using design file pio_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_button
Info: Elaborating entity "pio_button" for hierarchy "DE2_70_SOPC:u1|pio_button:the_pio_button"
Info: Elaborating entity "pio_green_led_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1"
Warning: Using design file pio_green_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_green_led
Info: Elaborating entity "pio_green_led" for hierarchy "DE2_70_SOPC:u1|pio_green_led:the_pio_green_led"
Info: Elaborating entity "pio_red_led_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1"
Warning: Using design file pio_red_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_red_led
Info: Elaborating entity "pio_red_led" for hierarchy "DE2_70_SOPC:u1|pio_red_led:the_pio_red_led"
Info: Elaborating entity "pio_switch_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1"
Warning: Using design file pio_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_switch
Info: Elaborating entity "pio_switch" for hierarchy "DE2_70_SOPC:u1|pio_switch:the_pio_switch"
Info: Elaborating entity "pll_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1"
Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pll
Info: Elaborating entity "pll" for hierarchy "DE2_70_SOPC:u1|pll:the_pll"
Warning: Using design file altpllpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpllpll
Info: Elaborating entity "altpllpll" for hierarchy "DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"
Info: Elaborating entity "DE2_70_SOPC_reset_pll_c0_system_domain_synch_module" for hierarchy "DE2_70_SOPC:u1|DE2_70_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_SOPC_reset_pll_c0_system_domain_synch"
Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ps2_keyboard
Info: Elaborating entity "ps2_keyboard" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard"
Warning: Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Avalon_PS2
Info: Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2"
Warning: Using design file Altera_UP_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2
Info: Elaborating entity "Altera_UP_PS2" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port"
Warning: Using design file Altera_UP_PS2_Data_In.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Data_In
Info: Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In"
Warning: Using design file Altera_UP_PS2_Command_Out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Command_Out
Info: Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info: Elaborating entity "scfifo" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Elaborated megafunction instantiation "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf
    Info: Found entity 1: scfifo_tr31
Info: Elaborating entity "scfifo_tr31" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf
    Info: Found entity 1: a_dpfifo_gj31
Info: Elaborating entity "a_dpfifo_gj31" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf
    Info: Found entity 1: altsyncram_rqd1
Info: Elaborating entity "altsyncram_rqd1" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf
    Info: Found entity 1: altsyncram_mbj1
Info: Elaborating entity "altsyncram_mbj1" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf
    Info: Found entity 1: cntr_r57
Info: Elaborating entity "cntr_r57" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr"
Info: Elaborating entity "ps2_mouse_avalon_PS2_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|ps2_mouse_avalon_PS2_slave_arbitrator:the_ps2_mouse_avalon_PS2_slave"
Warning: Using design file ps2_mouse.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ps2_mouse
Info: Elaborating entity "ps2_mouse" for hierarchy "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse"
Info: Elaborating entity "sd_clk_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1"
Warning: Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_clk
Info: Elaborating entity "sd_clk" for hierarchy "DE2_70_SOPC:u1|sd_clk:the_sd_clk"
Info: Elaborating entity "sd_cmd_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1"
Warning: Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_cmd
Info: Elaborating entity "sd_cmd" for hierarchy "DE2_70_SOPC:u1|sd_cmd:the_sd_cmd"
Info: Elaborating entity "sd_dat_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1"
Warning: Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_dat
Info: Elaborating entity "sd_dat" for hierarchy "DE2_70_SOPC:u1|sd_dat:the_sd_dat"
Info: Elaborating entity "sd_dat3_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1"
Warning: Using design file sd_dat3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sd_dat3
Info: Elaborating entity "sd_dat3" for hierarchy "DE2_70_SOPC:u1|sd_dat3:the_sd_dat3"
Info: Elaborating entity "sdram_u1_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module" for hierarchy "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module" for hierarchy "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1"
Warning: Using design file sdram_u1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_u1_input_efifo_module
    Info: Found entity 2: sdram_u1
Info: Elaborating entity "sdram_u1" for hierarchy "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1"
Warning (10766): Verilog HDL warning at sdram_u1.v(352): ignoring full_case attribute on case statement with explicit default
Info: Elaborating entity "sdram_u1_input_efifo_module" for hierarchy "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module"
Warning (10766): Verilog HDL warning at sdram_u1.v(67): ignoring full_case attribute on case statement with explicit default
Warning (10766): Verilog HDL warning at sdram_u1.v(93): ignoring full_case attribute on case statement with explicit default
Warning (10766): Verilog HDL warning at sdram_u1.v(129): ignoring full_case attribute on case statement with explicit default
Info: Elaborating entity "sdram_u2_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module" for hierarchy "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module" for hierarchy "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1"
Warning: Using design file sdram_u2.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_u2_input_efifo_module
    Info: Found entity 2: sdram_u2
Info: Elaborating entity "sdram_u2" for hierarchy "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2"
Warning (10766): Verilog HDL warning at sdram_u2.v(352): ignoring full_case attribute on case statement with explicit default
Info: Elaborating entity "sdram_u2_input_efifo_module" for hierarchy "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module"
Warning (10766): Verilog HDL warning at sdram_u2.v(67): ignoring full_case attribute on case statement with explicit default
Warning (10766): Verilog HDL warning at sdram_u2.v(93): ignoring full_case attribute on case statement with explicit default
Warning (10766): Verilog HDL warning at sdram_u2.v(129): ignoring full_case attribute on case statement with explicit default
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "DE2_70_SOPC:u1|sysid:the_sysid"
Info: Elaborating entity "timer_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1"
Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer
Info: Elaborating entity "timer" for hierarchy "DE2_70_SOPC:u1|timer:the_timer"
Info: Elaborating entity "timer_stamp_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1"
Warning: Using design file timer_stamp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timer_stamp
Info: Elaborating entity "timer_stamp" for hierarchy "DE2_70_SOPC:u1|timer_stamp:the_timer_stamp"
Info: Elaborating entity "tristate_bridge_flash_avalon_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave"
Info: Elaborating entity "tristate_bridge_ssram_avalon_slave_arbitrator" for hierarchy "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave"
Info: Elaborating entity "uart_s1_arbitrator" for hierarchy "DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1"
Warning: Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: uart_log_module
    Info: Found entity 2: uart_tx
    Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_rx_stimulus_source
    Info: Found entity 5: uart_rx
    Info: Found entity 6: uart_regs
    Info: Found entity 7: uart
Info: Elaborating entity "uart" for hierarchy "DE2_70_SOPC:u1|uart:the_uart"
Info: Elaborating entity "uart_tx" for hierarchy "DE2_70_SOPC:u1|uart:the_uart|uart_tx:the_uart_tx"
Info: Elaborating entity "uart_rx" for hierarchy "DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx"
Info: Elaborating entity "uart_rx_stimulus_source" for hierarchy "DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source"
Info: Elaborating entity "uart_regs" for hierarchy "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs"
Info: Elaborating entity "DE2_70_SOPC_reset_clk_25_domain_synch_module" for hierarchy "DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_25_domain_synch_module:DE2_70_SOPC_reset_clk_25_domain_synch"
Info: Elaborating entity "DE2_70_SOPC_reset_clk_50_domain_synch_module" for hierarchy "DE2_70_SOPC:u1|DE2_70_SOPC_reset_clk_50_domain_synch_module:DE2_70_SOPC_reset_clk_50_domain_synch"
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic.
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic.
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  Extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit3_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit1_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "iWR_DATA" on the entity instantiation of "u1" is connected to a signal of width 16. The formal width of the signal in the module is 1.  Extra bits will be ignored.
Warning (12030): Port "oAddress" on the entity instantiation of "u0" is connected to a signal of width 19. The formal width of the signal in the module is 20.  Extra bits will be left dangling without any fanout logic.
Warning (12020): Port "avs_s1_address" on the entity instantiation of "the_AUDIO_IF" is connected to a signal of width 5. The formal width of the signal in the module is 4.  Extra bits will be ignored.
Warning (12030): Port "avs_s1_readdata" on the entity instantiation of "the_AUDIO_IF" is connected to a signal of width 33. The formal width of the signal in the module is 32.  Extra bits will be left dangling without any fanout logic.
Warning (12020): Port "avs_s1_writedata" on the entity instantiation of "the_AUDIO_IF" is connected to a signal of width 33. The formal width of the signal in the module is 32.  Extra bits will be ignored.
Warning (12030): Port "address_to_the_ssram" on the entity instantiation of "u1" is connected to a signal of width 20. The formal width of the signal in the module is 21.  Extra bits will be left dangling without any fanout logic.
Warning: Propagated pin attribute from lower-level pin "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|chipenable1_n_to_the_ssram" to top-level pin "oSRAM_CE1_N". Did not propagate pin attribute to the other top-level pins listed below
    Warning: Did not propagate pin attribute from lower-level pin to top level pin "oSRAM_CE3_N"
    Warning: Did not propagate pin attribute from lower-level pin to top level pin "oSRAM_CE2"
Warning (14130): Reduced register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|readdata[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|readdata[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|readdata[13]" with stuck data_in port to stuck value GND
Info: Power-up level of register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|cts_status_bit" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|cts_status_bit" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|d1_reasons_to_wait" with stuck data_in port to stuck value GND
Info: Power-up level of register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[5]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[5]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[4]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[4]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[5]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[5]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[4]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[4]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|pll:the_pll|status_reg_out[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|A_ipending_reg[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch" with stuck data_in port to stuck value GND
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]" with stuck data_in port to stuck value VCC
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]" with stuck clock port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a0"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a1"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a2"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a3"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a4"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a5"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a6"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a7"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a8"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a9"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a10"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a11"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a12"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a13"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a14"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a15"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a16"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a17"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a18"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a19"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a20"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a21"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a22"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a23"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a24"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a25"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a26"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a27"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a28"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a29"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a30"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a31"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a32"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a33"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a34"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a35"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a36"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a37"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a38"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a39"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a40"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a41"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a42"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a43"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a44"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a45"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a46"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a47"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a48"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a49"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a50"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a51"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a52"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a53"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a54"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a55"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a56"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a57"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a58"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a59"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a60"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a61"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a62"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a63"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a64"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a65"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a66"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a67"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a68"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a69"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a70"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a71"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a72"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a73"
        Warning (14320): Synthesized away node "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_upv1:auto_generated|altsyncram_p132:altsyncram1|ram_block2a74"
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|avs_s1_readdata_oDATA[10]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx2" merged to single register "DE2_70_SOPC:u1|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx1"
    Info: Duplicate register "DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1|d1_uart_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_addend[0]" merged to single register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_addend[1]", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|d1_tristate_bridge_flash_avalon_slave_end_xfer" merged to single register "DE2_70_SOPC:u1|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1|d1_timer_stamp_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|timer_stamp_s1_arbitrator:the_timer_stamp_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer" merged to single register "DE2_70_SOPC:u1|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[0]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[1]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[2]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[3]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[6]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[7]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[8]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[9]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[10]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[11]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[0]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[1]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[2]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[3]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[6]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[7]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[8]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[9]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[10]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[11]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1|d1_sd_dat3_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|sd_dat3_s1_arbitrator:the_sd_dat3_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_sd_dat_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_sd_cmd_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_sd_clk_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[28]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[13]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[15]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[29]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[31]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[26]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[25]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[24]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[27]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[12]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[14]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[30]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[24]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[14]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[15]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[13]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[28]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[27]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[31]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[26]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[30]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[29]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[12]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[25]" merged to single register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1|d1_pio_switch_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|pio_switch_s1_arbitrator:the_pio_switch_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1|d1_pio_red_led_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|pio_red_led_s1_arbitrator:the_pio_red_led_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1|d1_pio_green_led_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|pio_green_led_s1_arbitrator:the_pio_green_led_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1|d1_pio_button_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|pio_button_s1_arbitrator:the_pio_button_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]" merged to single register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer" merged to single register "DE2_70_SOPC:u1|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1|d1_i2c_sdat_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1|d1_i2c_sclk_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer" merged to single register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc|d1_ISP1362_hc_end_xfer" merged to single register "DE2_70_SOPC:u1|ISP1362_hc_arbitrator:the_ISP1362_hc|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|d1_ISP1362_dc_end_xfer" merged to single register "DE2_70_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1|d1_DM9000A_s1_end_xfer" merged to single register "DE2_70_SOPC:u1|DM9000A_s1_arbitrator:the_DM9000A_s1|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11]" merged to single register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]"
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[14]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[14]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[13]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[13]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[12]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[11]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[11]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[10]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[10]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[9]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[9]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[8]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[8]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[7]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[7]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[6]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[6]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[5]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[5]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[4]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[4]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[3]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[3]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[2]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[2]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[1]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[1]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|refresh_counter[0]" merged to single register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|refresh_counter[0]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_6" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_6"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_5" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_5"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_4" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_4"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_3" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_3"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_2" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_2"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_1" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_1"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1|full_0" merged to single register "DE2_70_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1|full_0"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_6" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_6"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_5" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_5"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_4" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_4"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_3" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_3"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_2" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_2"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_1" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_1"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1|full_0" merged to single register "DE2_70_SOPC:u1|sdram_u1_s1_arbitrator:the_sdram_u1_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1|full_0"
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|cpu:the_cpu|D_ctrl_jmp_direct" merged to single register "DE2_70_SOPC:u1|cpu:the_cpu|D_ctrl_a_not_src"
    Info: Duplicate register "DE2_70_SOPC:u1|cpu:the_cpu|D_ctrl_b_is_dst" merged to single register "DE2_70_SOPC:u1|cpu:the_cpu|D_ctrl_b_not_src"
Warning (14130): Reduced register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_share_counter[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable" with stuck data_in port to stuck value GND
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next" contains 4 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state" contains 9 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next" contains 4 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state" contains 6 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next" contains 4 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state" contains 9 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next" contains 4 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state" contains 6 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver" contains 5 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter" contains 8 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver" contains 5 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver" contains 5 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter" contains 8 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver" contains 5 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.010000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000010000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000001000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000000001" uses code string "0000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000001000" uses code string "0011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.000010000" uses code string "0101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_next.010000000" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.100000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.010000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.001000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000100000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000010000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000001000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000100"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000001" uses code string "000000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000010" uses code string "000000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000000100" uses code string "000000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000001000" uses code string "000001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000010000" uses code string "000010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.000100000" uses code string "000100001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.001000000" uses code string "001000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.010000000" uses code string "010000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|m_state.100000000" uses code string "100000001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.111"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.101"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.000" uses code string "0000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.010" uses code string "0011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.101" uses code string "0101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_next.111" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.111"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.101"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.011"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.001"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.000" uses code string "000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.001" uses code string "000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.010" uses code string "000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.011" uses code string "001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.101" uses code string "010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_state.111" uses code string "100001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.010000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000010000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000001000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000000001" uses code string "0000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000001000" uses code string "0011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.000010000" uses code string "0101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_next.010000000" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.100000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.010000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.001000000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000100000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000010000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000001000"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000100"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000001" uses code string "000000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000010" uses code string "000000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000000100" uses code string "000000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000001000" uses code string "000001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000010000" uses code string "000010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.000100000" uses code string "000100001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.001000000" uses code string "001000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.010000000" uses code string "010000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|m_state.100000000" uses code string "100000001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.111"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.101"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.000" uses code string "0000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.010" uses code string "0011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.101" uses code string "0101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_next.111" uses code string "1001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.111"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.101"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.011"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.001"
        Info: Encoded state bit "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.000" uses code string "000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.001" uses code string "000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.010" uses code string "000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.011" uses code string "001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.101" uses code string "010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_state.111" uses code string "100001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN" uses code string "00110"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT" uses code string "01010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER" uses code string "10010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE" uses code string "00000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" uses code string "00000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK" uses code string "00000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA" uses code string "00001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT" uses code string "00010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT" uses code string "00100001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT" uses code string "01000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR" uses code string "10000001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA" uses code string "00110"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN" uses code string "01010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN" uses code string "10010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN" uses code string "00110"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT" uses code string "01010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER" uses code string "10010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE" uses code string "00000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" uses code string "00000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK" uses code string "00000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA" uses code string "00001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT" uses code string "00010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT" uses code string "00100001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT" uses code string "01000001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR" uses code string "10000001"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE"
        Info: Encoded state bit "DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE" uses code string "00000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA" uses code string "00110"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN" uses code string "01010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN" uses code string "10010"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_1:the_clock_1|clock_1_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|init_done" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|init_done"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_addr[12]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_addr[12]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_cmd[0]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[0]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_cmd[1]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[1]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_cmd[2]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[2]"
    Info: Duplicate register "DE2_70_SOPC:u1|sdram_u2:the_sdram_u2|i_cmd[3]" merged to single register "DE2_70_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3]"
Info: State machine "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize" contains 6 states
Info: Selected Auto state machine encoding method for state machine "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize"
Info: Encoding result for state machine "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.101"
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.100"
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.011"
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.010"
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.001"
        Info: Encoded state bit "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.000" uses code string "000000"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.001" uses code string "000011"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.010" uses code string "000101"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.011" uses code string "001001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.100" uses code string "010001"
    Info: State "|DE2_70_NET|DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.101" uses code string "100001"
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.001" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|DRsize.011" with stuck data_in port to stuck value GND
Warning: The bidir "SRAM_DPA[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DPA[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DPA[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DPA[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "AUD_DACLRCK" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "AUD_BCLK" has no source; inserted an always disabled tri-state buffer.
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[2]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[2]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[10]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[10]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[1]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[1]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[9]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[9]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[0]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[0]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[8]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[8]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[3]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[3]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[11]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[11]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[4]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[4]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[12]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[12]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[5]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[5]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[13]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[13]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[6]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[6]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[14]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[14]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[7]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[7]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_readdata_oDATA[15]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_dc_readdata_oDATA[15]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[2]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[10]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[1]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[9]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[0]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[8]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[3]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[11]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[4]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[12]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[5]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[13]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[6]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[14]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[7]" that feeds logic to an OR gate
Warning: Converting TRI node "DE2_70_SOPC:u1|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|avs_s1_readdata_oDATA[15]" that feeds logic to an OR gate
Warning: Removed fan-in from always-disabled I/O buffer OTG_FSPEED~5 to tri-state bus OTG_FSPEED~4
Warning: Removed fan-in from always-disabled I/O buffer OTG_LSPEED~6 to tri-state bus OTG_LSPEED~3
Warning: Removed fan-in from always-disabled I/O buffer SD_DAT~4 to tri-state bus SD_DAT~1
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_ADCLRCK" is moved to its source
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|cpu:the_cpu|reset_d1" merged to single register "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1"
    Info: Duplicate register "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_ADC:ADC_Instance|reg_adc_left" merged to single register "DE2_70_SOPC:u1|AUDIO:the_AUDIO|AUDIO_IF:the_AUDIO_IF|AUDIO_DAC:DAC_Instance|dac_is_left"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info: Duplicate register "DE2_70_SOPC:u1|uart:the_uart|uart_regs:the_uart_regs|delayed_unxcts_status_bitxx5" merged to single register "DE2_70_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1", power-up level changed
    Info: Duplicate register "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.010" merged to single register "DE2_70_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_read"
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~2"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "oUART_CTS" stuck at GND
    Warning (13410): Pin "oIRDA_TXD" stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" stuck at VCC
    Warning (13410): Pin "oDRAM1_CKE" stuck at VCC
    Warning (13410): Pin "oFLASH_A[22]" stuck at GND
    Warning (13410): Pin "oFLASH_A[23]" stuck at GND
    Warning (13410): Pin "oFLASH_A[24]" stuck at GND
    Warning (13410): Pin "oFLASH_A[25]" stuck at GND
    Warning (13410): Pin "oFLASH_RST_N" stuck at VCC
    Warning (13410): Pin "oFLASH_WP_N" stuck at VCC
    Warning (13410): Pin "oFLASH_BYTE_N" stuck at VCC
    Warning (13410): Pin "oSRAM_A[18]" stuck at GND
    Warning (13410): Pin "oSRAM_A[19]" stuck at GND
    Warning (13410): Pin "oSRAM_A[20]" stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" stuck at VCC
    Warning (13410): Pin "oSRAM_ADV_N" stuck at VCC
    Warning (13410): Pin "oSRAM_GW_N" stuck at VCC
    Warning (13410): Pin "oOTG_DACK0_N" stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" stuck at GND
    Warning (13410): Pin "oLCD_ON" stuck at VCC
    Warning (13410): Pin "oLCD_BLON" stuck at VCC
    Warning (13410): Pin "oVGA_CLOCK" stuck at GND
    Warning (13410): Pin "oVGA_HS" stuck at GND
    Warning (13410): Pin "oVGA_VS" stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" stuck at GND
    Warning (13410): Pin "oVGA_R[0]" stuck at GND
    Warning (13410): Pin "oVGA_R[1]" stuck at GND
    Warning (13410): Pin "oVGA_R[2]" stuck at GND
    Warning (13410): Pin "oVGA_R[3]" stuck at GND
    Warning (13410): Pin "oVGA_R[4]" stuck at GND
    Warning (13410): Pin "oVGA_R[5]" stuck at GND
    Warning (13410): Pin "oVGA_R[6]" stuck at GND
    Warning (13410): Pin "oVGA_R[7]" stuck at GND
    Warning (13410): Pin "oVGA_R[8]" stuck at GND
    Warning (13410): Pin "oVGA_R[9]" stuck at GND
    Warning (13410): Pin "oVGA_G[0]" stuck at GND
    Warning (13410): Pin "oVGA_G[1]" stuck at GND
    Warning (13410): Pin "oVGA_G[2]" stuck at GND
    Warning (13410): Pin "oVGA_G[3]" stuck at GND
    Warning (13410): Pin "oVGA_G[4]" stuck at GND
    Warning (13410): Pin "oVGA_G[5]" stuck at GND
    Warning (13410): Pin "oVGA_G[6]" stuck at GND
    Warning (13410): Pin "oVGA_G[7]" stuck at GND
    Warning (13410): Pin "oVGA_G[8]" stuck at GND
    Warning (13410): Pin "oVGA_G[9]" stuck at GND
    Warning (13410): Pin "oVGA_B[0]" stuck at GND
    Warning (13410): Pin "oVGA_B[1]" stuck at GND
    Warning (13410): Pin "oVGA_B[2]" stuck at GND
    Warning (13410): Pin "oVGA_B[3]" stuck at GND
    Warning (13410): Pin "oVGA_B[4]" stuck at GND
    Warning (13410): Pin "oVGA_B[5]" stuck at GND
    Warning (13410): Pin "oVGA_B[6]" stuck at GND
    Warning (13410): Pin "oVGA_B[7]" stuck at GND
    Warning (13410): Pin "oVGA_B[8]" stuck at GND
    Warning (13410): Pin "oVGA_B[9]" stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_N0" stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_P0" stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_N1" stuck at GND
    Warning (13410): Pin "GPIO_CLKOUT_P1" stuck at GND
Info: 160 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[18]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[17]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|VGA:the_VGA|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_ssram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|last_cycle_cpu_data_master_granted_slave_ssram_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_70_SOPC:u1|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.map.smsg
Warning: Design contains 36 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
    Warning (15610): No output dependent on input pin "iFLASH_RY_N"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info: Implemented 8883 device resources after synthesis - the final resource count might be different
    Info: Implemented 67 input pins
    Info: Implemented 272 output pins
    Info: Implemented 201 bidirectional pins
    Info: Implemented 7972 logic cells
    Info: Implemented 365 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 659 warnings
    Info: Allocated 260 megabytes of memory during processing
    Info: Processing ended: Tue Nov 20 09:59:13 2007
    Info: Elapsed time: 00:01:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.map.smsg.


