#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 31 20:45:41 2023
# Process ID: 305455
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1
# Command line: vivado -log ebaz4205_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ebaz4205_wrapper.tcl -notrace
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper.vdi
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.664 ; gain = 889.762 ; free physical = 8530 ; free virtual = 15424
Command: link_design -top ebaz4205_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2244.664 ; gain = 0.000 ; free physical = 8155 ; free virtual = 15049
INFO: [Netlist 29-17] Analyzing 1634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_6/ebaz4205_axi_gpio_0_6_board.xdc] for cell 'ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_6/ebaz4205_axi_gpio_0_6_board.xdc] for cell 'ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_5/ebaz4205_axi_gpio_0_5_board.xdc] for cell 'ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_5/ebaz4205_axi_gpio_0_5_board.xdc] for cell 'ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_5/ebaz4205_axi_gpio_0_5.xdc] for cell 'ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_5/ebaz4205_axi_gpio_0_5.xdc] for cell 'ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_4/ebaz4205_axi_gpio_0_4_board.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse_reset/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_4/ebaz4205_axi_gpio_0_4_board.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse_reset/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_4/ebaz4205_axi_gpio_0_4.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse_reset/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_4/ebaz4205_axi_gpio_0_4.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse_reset/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3_board.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3_board.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.xdc] for cell 'ebaz4205_i/PS2/axi_gpio_ps2_mouse/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_6/ebaz4205_axi_gpio_0_6.xdc] for cell 'ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_6/ebaz4205_axi_gpio_0_6.xdc] for cell 'ebaz4205_i/SSB_demodulator/axi_gpio_AM_SSB/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1_board.xdc] for cell 'ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1_board.xdc] for cell 'ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1.xdc] for cell 'ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1.xdc] for cell 'ebaz4205_i/Audio_DMA/clk_wiz_48_24M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_2/ebaz4205_proc_sys_reset_0_2_board.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_2/ebaz4205_proc_sys_reset_0_2_board.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_2/ebaz4205_proc_sys_reset_0_2.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_2/ebaz4205_proc_sys_reset_0_2.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_48M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_audio_formatter_0_0/ebaz4205_audio_formatter_0_0.xdc] for cell 'ebaz4205_i/Audio_DMA/audio_formatter_0/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_audio_formatter_0_0/ebaz4205_audio_formatter_0_0.xdc] for cell 'ebaz4205_i/Audio_DMA/audio_formatter_0/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_3/ebaz4205_proc_sys_reset_0_3_board.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_3/ebaz4205_proc_sys_reset_0_3_board.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_3/ebaz4205_proc_sys_reset_0_3.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_3/ebaz4205_proc_sys_reset_0_3.xdc] for cell 'ebaz4205_i/Audio_DMA/proc_sys_reset_24M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_i2s_receiver_0_0/ebaz4205_i2s_receiver_0_0_board.xdc] for cell 'ebaz4205_i/Audio_DMA/i2s_receiver_0/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_i2s_receiver_0_0/ebaz4205_i2s_receiver_0_0_board.xdc] for cell 'ebaz4205_i/Audio_DMA/i2s_receiver_0/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0.xdc] for cell 'ebaz4205_i/PS/clk_wiz_128M/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0.xdc] for cell 'ebaz4205_i/PS/clk_wiz_128M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_1/ebaz4205_proc_sys_reset_0_1_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_128M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_1/ebaz4205_proc_sys_reset_0_1_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_128M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_1/ebaz4205_proc_sys_reset_0_1.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_128M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_1/ebaz4205_proc_sys_reset_0_1.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_128M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.468750 which will be rounded to 0.469 to ensure it is an integer multiple of 1 picosecond [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206250 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0'. The XDC file /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0'. The XDC file /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0_board.xdc] for cell 'ebaz4205_i/PS/clk_wiz_128M/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0_board.xdc] for cell 'ebaz4205_i/PS/clk_wiz_128M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_IQ_2/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_IQ_2/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1_board.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1_board.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2_board.xdc] for cell 'ebaz4205_i/I2S/clk_wiz_384M/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2_board.xdc] for cell 'ebaz4205_i/I2S/clk_wiz_384M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2.xdc] for cell 'ebaz4205_i/I2S/clk_wiz_384M/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2.xdc] for cell 'ebaz4205_i/I2S/clk_wiz_384M/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_tc_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_tc_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_us_0/ebaz4205_auto_us_0_clocks.xdc] for cell 'ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_us_0/ebaz4205_auto_us_0_clocks.xdc] for cell 'ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 58 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7605 ; free virtual = 14504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 150 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 78 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

19 Infos, 36 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 3465.121 ; gain = 1220.457 ; free physical = 7606 ; free virtual = 14506
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7590 ; free virtual = 14490

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 101d4fbc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7565 ; free virtual = 14464

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_3 into driver instance ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err_i_2, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/PS2/ps2_mouse_0/U0/ps2_transceiver_0/mouse_data[31]_i_2 into driver instance ebaz4205_i/PS2/util_vector_logic_0/Res[0]_INST_0, which resulted in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c2ff075b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7368 ; free virtual = 14264
INFO: [Opt 31-389] Phase Retarget created 316 cells and removed 732 cells
INFO: [Opt 31-1021] In phase Retarget, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 123f33c5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7366 ; free virtual = 14262
INFO: [Opt 31-389] Phase Constant propagation created 94 cells and removed 1318 cells
INFO: [Opt 31-1021] In phase Constant propagation, 439 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a4c1f734

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7363 ; free virtual = 14260
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1955 cells
INFO: [Opt 31-1021] In phase Sweep, 206 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a4c1f734

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7366 ; free virtual = 14264
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a4c1f734

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7365 ; free virtual = 14262
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a862eee7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7364 ; free virtual = 14261
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             316  |             732  |                                            106  |
|  Constant propagation         |              94  |            1318  |                                            439  |
|  Sweep                        |               1  |            1955  |                                            206  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             65  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7365 ; free virtual = 14261
Ending Logic Optimization Task | Checksum: ae8c56f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7366 ; free virtual = 14262

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 43 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 10 Total Ports: 86
Ending PowerOpt Patch Enables Task | Checksum: d4914e4e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7283 ; free virtual = 14179
Ending Power Optimization Task | Checksum: d4914e4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7310 ; free virtual = 14206

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f61ec85c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7317 ; free virtual = 14215
Ending Final Cleanup Task | Checksum: f61ec85c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7316 ; free virtual = 14214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7316 ; free virtual = 14214
Ending Netlist Obfuscation Task | Checksum: f61ec85c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7316 ; free virtual = 14214
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 36 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7316 ; free virtual = 14214
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7282 ; free virtual = 14184
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
Command: report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7244 ; free virtual = 14153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4febdd8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7244 ; free virtual = 14153
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7244 ; free virtual = 14153

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	ENET0_GMII_TX_CLK_0_IBUF_inst (IBUF.O) is locked to IOB_X0Y27
	ENET0_GMII_TX_CLK_0_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y4
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e40649

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7227 ; free virtual = 14136

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11fc305f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7199 ; free virtual = 14106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11fc305f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7199 ; free virtual = 14106
Phase 1 Placer Initialization | Checksum: 11fc305f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7197 ; free virtual = 14104

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bd07fd8d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7152 ; free virtual = 14059

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10109a7d4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7150 ; free virtual = 14058

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e0a506c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7149 ; free virtual = 14057

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d21961a1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7144 ; free virtual = 14051

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 934 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 5, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 409 nets or LUTs. Breaked 5 LUTs, combined 404 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7142 ; free virtual = 14050
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7141 ; free virtual = 14049

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            404  |                   409  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            404  |                   409  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f06b6c2b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7141 ; free virtual = 14049
Phase 2.4 Global Placement Core | Checksum: 85881a85

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7137 ; free virtual = 14047
Phase 2 Global Placement | Checksum: 85881a85

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7146 ; free virtual = 14055

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10959c38b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7154 ; free virtual = 14062

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b317765a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7156 ; free virtual = 14064

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1087b9574

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7155 ; free virtual = 14063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9abedb88

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7156 ; free virtual = 14064

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1098925bc

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7154 ; free virtual = 14064

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d11b5cb4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7136 ; free virtual = 14044

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 120b2022b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7136 ; free virtual = 14045

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20d78c4d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7140 ; free virtual = 14048

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1807dc867

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7140 ; free virtual = 14047
Phase 3 Detail Placement | Checksum: 1807dc867

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7142 ; free virtual = 14049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7dac854

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.122 | TNS=-842.083 |
Phase 1 Physical Synthesis Initialization | Checksum: 15309fc47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7136 ; free virtual = 14046
INFO: [Place 46-33] Processed net ebaz4205_i/FILTER/CIC_IQ_1024/U0/i_synth/decimator.decimation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 112857e50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7135 ; free virtual = 14045
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7dac854

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7138 ; free virtual = 14048

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.961. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ebfb54cb

Time (s): cpu = 00:02:19 ; elapsed = 00:01:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7101 ; free virtual = 14005

Time (s): cpu = 00:02:19 ; elapsed = 00:01:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7101 ; free virtual = 14005
Phase 4.1 Post Commit Optimization | Checksum: ebfb54cb

Time (s): cpu = 00:02:19 ; elapsed = 00:01:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7100 ; free virtual = 14004

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ebfb54cb

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7100 ; free virtual = 14006

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ebfb54cb

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7101 ; free virtual = 14007
Phase 4.3 Placer Reporting | Checksum: ebfb54cb

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7103 ; free virtual = 14009

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7104 ; free virtual = 14010

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7104 ; free virtual = 14010
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eff7e4ff

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7102 ; free virtual = 14008
Ending Placer Task | Checksum: 88de4d16

Time (s): cpu = 00:02:20 ; elapsed = 00:01:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7103 ; free virtual = 14009
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 37 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:25 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7120 ; free virtual = 14026
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7065 ; free virtual = 14011
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ebaz4205_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7085 ; free virtual = 14003
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_wrapper_utilization_placed.rpt -pb ebaz4205_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ebaz4205_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7095 ; free virtual = 14014
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7069 ; free virtual = 13988
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.93s |  WALL: 1.74s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7069 ; free virtual = 13988

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.961 | TNS=-862.058 |
Phase 1 Physical Synthesis Initialization | Checksum: e521bb6a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7067 ; free virtual = 13987
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.961 | TNS=-862.058 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7063 ; free virtual = 13983
Phase 2 DSP Register Optimization | Checksum: e521bb6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7063 ; free virtual = 13983

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.961 | TNS=-862.058 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[6].  Re-placed instance ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.938 | TNS=-861.355 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[12].  Re-placed instance ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.868 | TNS=-860.759 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11].  Re-placed instance ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[11]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.858 | TNS=-860.489 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[10].  Re-placed instance ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.855 | TNS=-860.247 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[9].  Re-placed instance ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.722 | TNS=-860.093 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[5].  Re-placed instance ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.701 | TNS=-859.739 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/P[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[15]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.599 | TNS=-858.107 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[3].  Re-placed instance ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.595 | TNS=-858.043 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[2].  Re-placed instance ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER_FT/axi_gpio_FILTER_FT_GAIN/U0/gpio_core_1/gpio_io_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.584 | TNS=-852.555 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[2].  Re-placed instance ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.456 | TNS=-852.217 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/P[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[0].  Re-placed instance ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.428 | TNS=-851.769 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[14].  Re-placed instance ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-850.233 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2_n_0.  Re-placed instance ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/clk_track_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.933 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[21].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[21]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.305 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[24].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[24]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.592 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[14].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.809 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[23].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[23]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.157 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[11].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.273 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[15].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.369 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[19].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.485 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[8].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.042 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[1]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.444 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd.  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_reg
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.049 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[18].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[18]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.275 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[22].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[22]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.388 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[2].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[2]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.726 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[10].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[10]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-850.567 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[27].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-851.410 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[28].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[28]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-852.231 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[29].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[29]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-853.078 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in was not replicated.
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in.  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_2
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.348 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[11].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[11]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.165 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[15].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[15]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.002 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[19].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[19]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.841 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[8].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[8]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.671 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[0].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[0]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.236 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[10].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[10]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.960 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[12].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[12]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.391 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[27].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[27]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.114 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[28].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[28]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.202 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[29].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[29]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.746 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[4].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[4]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.266 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[5].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index_reg[5]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.658 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[3].  Re-placed instance ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[3]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.736 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[4].  Re-placed instance ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[4]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-849.259 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-848.155 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[13].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[13]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.262 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/clk_wiz_384M/inst/clk_out1_ebaz4205_clk_wiz_0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_5_n_0. Critical path length was reduced through logic transformation on cell ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_5_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/sd_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.511 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[7]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.421 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.196 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[12].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[12]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.166 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.151 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-847.050 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[6]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.322 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[14].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.347 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[2].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[2]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.138 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[3].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[3]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.149 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[6].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[6]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.030 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[7].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[7]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.159 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[13].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[13]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-846.079 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[15]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-845.702 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[1].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[1]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-845.714 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[7]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-845.504 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[4].  Re-placed instance ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right_reg[4]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-845.343 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.643 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[9].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[9]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.643 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.643 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.571 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI.  Re-placed instance ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2
INFO: [Physopt 32-735] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.241 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14].  Re-placed instance ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0_reg[14]
INFO: [Physopt 32-735] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-844.241 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1.  Re-placed instance ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC_FT/DDS_LO_FT_axi_interface/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.726 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/P[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[0].  Re-placed instance ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[0]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.975 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[1].  Re-placed instance ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg_reg[1]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/DivideBy250_1_536M/inst/r_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.662 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/proc_sys_reset_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.662 |
Phase 3 Critical Path Optimization | Checksum: 1ac07a063

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7052 ; free virtual = 13971

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.662 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/P[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in was not replicated.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/proc_sys_reset_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/P[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/gpio_io_o[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/bit_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/proc_sys_reset_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/i2s_transmitter_16_0/inst/data_right[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/clk_wiz_128M/inst/clk_out1_ebaz4205_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/FILTER/axis2c_splitter_FIR/inst/m_axis_tdata0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff2_reg_srl2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_m_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.332 | TNS=-843.662 |
Phase 4 Critical Path Optimization | Checksum: 1ac07a063

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7050 ; free virtual = 13970
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7050 ; free virtual = 13970
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.332 | TNS=-843.662 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.629  |         18.396  |            5  |              0  |                    73  |           0  |           2  |  00:00:10  |
|  Total          |          0.629  |         18.396  |            5  |              0  |                    73  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7048 ; free virtual = 13969
Ending Physical Synthesis Task | Checksum: ecab6943

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7047 ; free virtual = 13968
INFO: [Common 17-83] Releasing license: Implementation
412 Infos, 40 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7058 ; free virtual = 13979
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 7009 ; free virtual = 13969
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 53078b7c ConstDB: 0 ShapeSum: 1972a158 RouteDB: 0
Post Restoration Checksum: NetGraph: 7faff2b9 NumContArr: d3c30e48 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 153730101

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6970 ; free virtual = 13903

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 153730101

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6941 ; free virtual = 13874

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 153730101

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6942 ; free virtual = 13875
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13479174c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6913 ; free virtual = 13846
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.311 | TNS=-825.055| WHS=-0.573 | THS=-552.483|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f4d5d37e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6908 ; free virtual = 13843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.311 | TNS=-814.641| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ae3e310a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6907 ; free virtual = 13840

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0661599 %
  Global Horizontal Routing Utilization  = 0.0399816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30566
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30562
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a405b744

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6904 ; free virtual = 13837

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a405b744

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6904 ; free virtual = 13837
Phase 3 Initial Routing | Checksum: 2311864aa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6878 ; free virtual = 13807
INFO: [Route 35-580] Design has 207 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================+===============================+=====================================================================================================================================================================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                                                                                                                                                                 |
+===============================+===============================+=====================================================================================================================================================================================+
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_fpga_0                    | ebaz4205_i/SSB_demodulator/c_addsub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D |
| clk_out1_ebaz4205_clk_wiz_0_0 | clk_out1_ebaz4205_clk_wiz_0_0 | ebaz4205_i/FILTER/axi_interface_DEC_RATE_IQ/inst/dds_axi_interface_logic_inst/config_tvalid_ack_sync_ff1_reg/D                                                                      |
+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1879
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.429 | TNS=-1907.228| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a0e908d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:51 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6918 ; free virtual = 13853

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.429 | TNS=-1909.713| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 121fb13ed

Time (s): cpu = 00:03:05 ; elapsed = 00:02:20 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6904 ; free virtual = 13840
Phase 4 Rip-up And Reroute | Checksum: 121fb13ed

Time (s): cpu = 00:03:05 ; elapsed = 00:02:20 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6904 ; free virtual = 13840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: aea4ab68

Time (s): cpu = 00:03:08 ; elapsed = 00:02:21 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6906 ; free virtual = 13844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.429 | TNS=-1881.793| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1730acd8e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:22 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6898 ; free virtual = 13836

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1730acd8e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:22 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6898 ; free virtual = 13834
Phase 5 Delay and Skew Optimization | Checksum: 1730acd8e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:22 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6901 ; free virtual = 13837

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1444fc630

Time (s): cpu = 00:03:13 ; elapsed = 00:02:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6898 ; free virtual = 13834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.429 | TNS=-1239.195| WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11fe6df44

Time (s): cpu = 00:03:13 ; elapsed = 00:02:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6896 ; free virtual = 13832
Phase 6 Post Hold Fix | Checksum: 11fe6df44

Time (s): cpu = 00:03:13 ; elapsed = 00:02:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6896 ; free virtual = 13832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.4543 %
  Global Horizontal Routing Utilization  = 23.1137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a103c1fd

Time (s): cpu = 00:03:14 ; elapsed = 00:02:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6895 ; free virtual = 13831

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a103c1fd

Time (s): cpu = 00:03:14 ; elapsed = 00:02:23 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6893 ; free virtual = 13829

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fdf30234

Time (s): cpu = 00:03:15 ; elapsed = 00:02:24 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6886 ; free virtual = 13822

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.429 | TNS=-1239.195| WHS=0.007  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fdf30234

Time (s): cpu = 00:03:18 ; elapsed = 00:02:25 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6886 ; free virtual = 13822
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:18 ; elapsed = 00:02:25 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6981 ; free virtual = 13917

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
432 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:21 ; elapsed = 00:02:26 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6981 ; free virtual = 13917
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.121 ; gain = 0.000 ; free physical = 6935 ; free virtual = 13916
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
Command: report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
Command: report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
444 Infos, 42 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ebaz4205_wrapper_route_status.rpt -pb ebaz4205_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ebaz4205_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ebaz4205_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ebaz4205_wrapper_bus_skew_routed.rpt -pb ebaz4205_wrapper_bus_skew_routed.pb -rpx ebaz4205_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/Audio_DMA/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/Audio_DMA/i2s_receiver_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/Audio_DMA/audio_formatter_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ebaz4205_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp input ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp output ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp output ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp output ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp output ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp multiplier stage ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp multiplier stage ebaz4205_i/FILTER_FT/mult_by_gain/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp multiplier stage ebaz4205_i/SSB_demodulator/mult_gen_I/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp multiplier stage ebaz4205_i/SSB_demodulator/mult_gen_Q/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*A6*A1*A3)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*A4*A5)+((~A1)*(~A4)*A6*(~A2)*A5)+((~A1)*(~A4)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_17) which is driven by a register (ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_17) which is driven by a register (ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_17) which is driven by a register (ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_17) which is driven by a register (ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 65 net(s) have no routable loads. The problem bus(es) and/or net(s) are ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/Audio_DMA/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/n_0_0, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.rd_rst_reg[1:0], ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/Audio_DMA/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 40 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER/FIR_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[1].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[1].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/CIC_FT_IQ_4/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER_FT/FIR_FT_IQ_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings, 49 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ebaz4205_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3617.145 ; gain = 152.023 ; free physical = 7078 ; free virtual = 14041
INFO: [Common 17-206] Exiting Vivado at Wed May 31 20:51:15 2023...
