// Seed: 2746413096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_7;
  assign id_3 = 1;
  assign id_4 = id_3;
  assign id_4 = 1 && id_1;
  uwire id_8;
  assign id_8 = id_4;
  wire id_9;
  assign id_4 = 1 - {id_2, 1, 1 - 1'b0, 1, 1} <-> 1;
  wor id_10 = 1'b0 & id_7 - ~"";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[1'b0] = 1;
  id_10(
      .id_0(~1)
  );
  wire id_11;
  module_0(
      id_2, id_7, id_11, id_11, id_7, id_6
  );
endmodule
