Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 27 17:43:58 2025
| Host         : TinuPC04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   28          
TIMING-20  Warning   Non-clocked latch               22          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: execution/aluCtrl_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ife/q_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ife/q_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ife/q_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ife/q_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ife/q_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.607        0.000                      0                   98        0.171        0.000                      0                   98        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.607        0.000                      0                   98        0.171        0.000                      0                   98        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 3.241ns (60.545%)  route 2.112ns (39.455%))
  Logic Levels:           10  (CARRY4=9 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.106    ife/q_reg[24]_i_2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.220    ife/q_reg[28]_i_2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.554 r  ife/q_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.810    10.364    ife/mux1[30]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.303    10.667 r  ife/q[30]_i_1/O
                         net (fo=1, routed)           0.000    10.667    ife/d[30]
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.598    15.021    ife/CLK
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[30]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.029    15.273    ife/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 3.151ns (59.953%)  route 2.105ns (40.047%))
  Logic Levels:           10  (CARRY4=9 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.106    ife/q_reg[24]_i_2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.220    ife/q_reg[28]_i_2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.442 r  ife/q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.803    10.245    ife/mux1[29]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.325    10.570 r  ife/q[29]_i_1/O
                         net (fo=1, routed)           0.000    10.570    ife/d[29]
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.597    15.020    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[29]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.118    15.361    ife/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 3.171ns (61.053%)  route 2.023ns (38.947%))
  Logic Levels:           10  (CARRY4=9 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.106    ife/q_reg[24]_i_2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  ife/q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.220    ife/q_reg[28]_i_2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.459 r  ife/q_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.721    10.180    ife/mux1[31]
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.328    10.508 r  ife/q[31]_i_2/O
                         net (fo=1, routed)           0.000    10.508    ife/d[31]
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.598    15.021    ife/CLK
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[31]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.075    15.319    ife/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.689ns (53.171%)  route 2.368ns (46.829%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.316 r  ife/plusOp_carry__1/O[0]
                         net (fo=3, routed)           0.612     7.928    ife/q_reg[12]_0[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.759 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.759    ife/q_reg[12]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.998 r  ife/q_reg[16]_i_2/O[2]
                         net (fo=1, routed)           1.071    10.069    ife/mux1[15]
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.302    10.371 r  ife/q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.371    ife/d[15]
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.514    14.937    ife/CLK
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[15]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.077    15.237    ife/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.917ns (58.204%)  route 2.095ns (41.796%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.231 r  ife/q_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.793    10.023    ife/mux1[23]
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.302    10.325 r  ife/q[23]_i_1/O
                         net (fo=1, routed)           0.000    10.325    ife/d[23]
    SLICE_X7Y83          FDCE                                         r  ife/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596    15.019    ife/CLK
    SLICE_X7Y83          FDCE                                         r  ife/q_reg[23]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.031    15.273    ife/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 3.109ns (62.022%)  route 1.904ns (37.978%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  ife/q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.106    ife/q_reg[24]_i_2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.419 r  ife/q_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.602    10.020    ife/mux1[28]
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.306    10.326 r  ife/q[28]_i_1/O
                         net (fo=1, routed)           0.000    10.326    ife/d[28]
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.597    15.020    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[28]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDCE (Setup_fdce_C_D)        0.079    15.322    ife/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.767ns (56.214%)  route 2.155ns (43.786%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.316 r  ife/plusOp_carry__1/O[0]
                         net (fo=3, routed)           0.612     7.928    ife/q_reg[12]_0[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.759 r  ife/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.759    ife/q_reg[12]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.072 r  ife/q_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.858     9.930    ife/mux1[16]
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.306    10.236 r  ife/q[16]_i_1/O
                         net (fo=1, routed)           0.000    10.236    ife/d[16]
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.514    14.937    ife/CLK
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[16]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.081    15.241    ife/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.881ns (58.885%)  route 2.012ns (41.115%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.191 r  ife/q_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.709     9.900    ife/mux1[20]
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.306    10.206 r  ife/q[20]_i_1/O
                         net (fo=1, routed)           0.000    10.206    ife/d[20]
    SLICE_X7Y82          FDCE                                         r  ife/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.595    15.018    ife/CLK
    SLICE_X7Y82          FDCE                                         r  ife/q_reg[20]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.032    15.273    ife/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.783ns (57.053%)  route 2.095ns (42.947%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.100 r  ife/q_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.793     9.893    ife/mux1[17]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.299    10.192 r  ife/q[17]_i_1/O
                         net (fo=1, routed)           0.000    10.192    ife/d[17]
    SLICE_X7Y82          FDCE                                         r  ife/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.595    15.018    ife/CLK
    SLICE_X7Y82          FDCE                                         r  ife/q_reg[17]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.031    15.272    ife/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.995ns (61.591%)  route 1.868ns (38.409%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.685     6.455    ife/Q[2]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.980 r  ife/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.980    ife/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ife/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ife/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ife/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.208    ife/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.430 r  ife/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.617     8.047    ife/q_reg[16]_0[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     8.878 r  ife/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.878    ife/q_reg[16]_i_2_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  ife/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.992    ife/q_reg[20]_i_2_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.305 r  ife/q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.566     9.870    ife/mux1[24]
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.306    10.176 r  ife/q[24]_i_1/O
                         net (fo=1, routed)           0.000    10.176    ife/d[24]
    SLICE_X7Y83          FDCE                                         r  ife/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.596    15.019    ife/CLK
    SLICE_X7Y83          FDCE                                         r  ife/q_reg[24]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.031    15.273    ife/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  5.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mpg10/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.519    mpg10/CLK
    SLICE_X3Y85          FDRE                                         r  mpg10/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpg10/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.777    mpg10/Q1
    SLICE_X3Y87          FDRE                                         r  mpg10/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.873     2.038    mpg10/CLK
    SLICE_X3Y87          FDRE                                         r  mpg10/Q2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    mpg10/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mpg10/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.239%)  route 0.193ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.601     1.520    mpg10/CLK
    SLICE_X3Y87          FDRE                                         r  mpg10/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpg10/Q2_reg/Q
                         net (fo=2, routed)           0.193     1.854    mpg10/Q2
    SLICE_X4Y87          FDRE                                         r  mpg10/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    mpg10/CLK
    SLICE_X4Y87          FDRE                                         r  mpg10/Q3_reg/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.070     1.625    mpg10/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ife/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[5]/Q
                         net (fo=88, routed)          0.179     1.834    ife/Q[3]
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  ife/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.879    ife/d[8]
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.866     2.031    ife/CLK
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[8]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.643    ife/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sevensegm/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.512    sevensegm/CLK
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sevensegm/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    sevensegm/cnt_reg_n_0_[6]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  sevensegm/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    sevensegm/cnt_reg[4]_i_1_n_5
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.027    sevensegm/CLK
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[6]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    sevensegm/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sevensegm/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.512    sevensegm/CLK
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sevensegm/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.791    sevensegm/cnt_reg_n_0_[2]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  sevensegm/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    sevensegm/cnt_reg[0]_i_1_n_5
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.026    sevensegm/CLK
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[2]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    sevensegm/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.507%)  route 0.182ns (49.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.182     1.837    ife/Q[2]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  ife/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    ife/d[7]
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.866     2.031    ife/CLK
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.620    ife/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mpg10/cnt_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg10/cnt_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    mpg10/CLK
    SLICE_X2Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mpg10/cnt_int_reg[14]/Q
                         net (fo=2, routed)           0.125     1.811    mpg10/cnt_int_reg[14]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  mpg10/cnt_int_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    mpg10/cnt_int_reg[12]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    mpg10/CLK
    SLICE_X2Y88          FDRE                                         r  mpg10/cnt_int_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    mpg10/cnt_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sevensegm/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.512    sevensegm/CLK
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sevensegm/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    sevensegm/cnt_reg_n_0_[6]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  sevensegm/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    sevensegm/cnt_reg[4]_i_1_n_4
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.027    sevensegm/CLK
    SLICE_X6Y78          FDRE                                         r  sevensegm/cnt_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    sevensegm/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sevensegm/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevensegm/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.512    sevensegm/CLK
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  sevensegm/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.791    sevensegm/cnt_reg_n_0_[2]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  sevensegm/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    sevensegm/cnt_reg[0]_i_1_n_4
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.026    sevensegm/CLK
    SLICE_X6Y77          FDRE                                         r  sevensegm/cnt_reg[3]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    sevensegm/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ife/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ife/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[2]/Q
                         net (fo=90, routed)          0.204     1.858    ife/Q[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  ife/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.903    ife/d[2]
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.865     2.030    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.604    ife/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     ife/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     ife/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     ife/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     ife/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     ife/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     ife/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     ife/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y82     ife/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     ife/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     ife/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     ife/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81     ife/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81     ife/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y80     ife/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     ife/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     ife/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81     ife/q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y81     ife/q_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.021ns  (logic 6.065ns (40.378%)  route 8.956ns (59.622%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.891     8.210    ife/sel0[2]
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.150     8.360 r  ife/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    11.220    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.801    15.021 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.021    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.738ns  (logic 5.987ns (40.625%)  route 8.751ns (59.375%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.918     8.237    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.120     8.357 r  ife/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.628    10.985    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.738 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.738    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.661ns  (logic 6.032ns (41.143%)  route 8.629ns (58.857%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.088     8.407    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.149     8.556 r  ife/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.336    10.892    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.661 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.661    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.598ns  (logic 5.794ns (39.688%)  route 8.804ns (60.312%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.891     8.210    ife/sel0[2]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     8.334 r  ife/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.708    11.042    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.598 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.598    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.155ns  (logic 5.731ns (40.488%)  route 8.424ns (59.512%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.918     8.237    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.124     8.361 r  ife/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.301    10.662    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.155 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.155    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.146ns  (logic 5.772ns (40.800%)  route 8.374ns (59.200%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.088     8.407    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.531 r  ife/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.081    10.613    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.146 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.146    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.090ns  (logic 5.775ns (40.991%)  route 8.314ns (59.009%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sw_IBUF[1]_inst/O
                         net (fo=10, routed)          2.029     3.523    ife/sw_IBUF[1]
    SLICE_X1Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  ife/cat_OBUF[6]_inst_i_56/O
                         net (fo=9, routed)           0.314     3.961    ife/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     4.085 r  ife/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.090     5.175    ife/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.299 r  ife/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.830     6.129    ife/cat_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     6.253 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943     7.195    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.061     8.380    ife/sel0[2]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     8.504 r  ife/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.048    10.552    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.090 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.090    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.845ns (36.192%)  route 3.253ns (63.808%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/aluCtrl_reg[0]/Q
                         net (fo=28, routed)          1.436     1.995    ife/aluRez1_reg[0]_i_1_0[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  ife/p_2_out_carry__1_i_1/O
                         net (fo=2, routed)           0.652     2.771    execution/aluRez1_reg[12]_i_1[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.156 r  execution/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.156    execution/p_2_out_carry__1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.270 r  execution/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.270    execution/p_2_out_carry__2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.604 r  execution/p_2_out_carry__3/O[1]
                         net (fo=1, routed)           0.783     4.387    ife/p_2_out[17]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.329     4.716 r  ife/aluRez1_reg[17]_i_1/O
                         net (fo=1, routed)           0.382     5.098    execution/D[17]
    SLICE_X2Y83          LDCE                                         r  execution/aluRez1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 1.729ns (34.556%)  route 3.274ns (65.444%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/aluCtrl_reg[0]/Q
                         net (fo=28, routed)          1.436     1.995    ife/aluRez1_reg[0]_i_1_0[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  ife/p_2_out_carry__1_i_1/O
                         net (fo=2, routed)           0.652     2.771    execution/aluRez1_reg[12]_i_1[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.156 r  execution/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.156    execution/p_2_out_carry__1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.490 r  execution/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.804     4.294    ife/p_2_out[13]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.327     4.621 r  ife/aluRez1_reg[13]_i_1/O
                         net (fo=1, routed)           0.382     5.003    execution/D[13]
    SLICE_X2Y82          LDCE                                         r  execution/aluRez1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.994ns  (logic 1.709ns (34.218%)  route 3.285ns (65.782%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  execution/aluCtrl_reg[0]/Q
                         net (fo=28, routed)          1.436     1.995    ife/aluRez1_reg[0]_i_1_0[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.119 r  ife/p_2_out_carry__1_i_1/O
                         net (fo=2, routed)           0.652     2.771    execution/aluRez1_reg[12]_i_1[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.156 r  execution/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.156    execution/p_2_out_carry__1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.469 r  execution/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.815     4.284    ife/p_2_out[15]
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.328     4.612 r  ife/aluRez1_reg[15]_i_1/O
                         net (fo=1, routed)           0.382     4.994    execution/D[15]
    SLICE_X2Y81          LDCE                                         r  execution/aluRez1_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.252ns (34.914%)  route 0.470ns (65.086%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.167     0.673    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.049     0.722 r  ife/aluRez1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.722    execution/D[3]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.249ns (32.305%)  route 0.522ns (67.695%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.219     0.725    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.046     0.771 r  ife/aluRez1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.771    execution/D[0]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.248ns (32.080%)  route 0.525ns (67.920%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.222     0.728    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.045     0.773 r  ife/aluRez1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.773    execution/D[14]
    SLICE_X2Y81          LDCE                                         r  execution/aluRez1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.248ns (29.595%)  route 0.590ns (70.405%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.287     0.793    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.838 r  ife/aluRez1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.838    execution/D[12]
    SLICE_X2Y82          LDCE                                         r  execution/aluRez1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.248ns (29.278%)  route 0.599ns (70.722%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.296     0.802    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.847 r  ife/aluRez1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.847    execution/D[16]
    SLICE_X2Y83          LDCE                                         r  execution/aluRez1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.247ns (28.863%)  route 0.609ns (71.137%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.306     0.812    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.044     0.856 r  ife/aluRez1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.856    execution/D[7]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.248ns (28.219%)  route 0.631ns (71.781%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.167     0.673    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  ife/aluRez1_reg[2]_i_1/O
                         net (fo=1, routed)           0.161     0.879    execution/D[2]
    SLICE_X2Y79          LDCE                                         r  execution/aluRez1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.249ns (27.873%)  route 0.644ns (72.127%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.222     0.728    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.046     0.774 r  ife/aluRez1_reg[15]_i_1/O
                         net (fo=1, routed)           0.119     0.893    execution/D[15]
    SLICE_X2Y81          LDCE                                         r  execution/aluRez1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.246ns (26.804%)  route 0.672ns (73.196%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[1]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  execution/aluCtrl_reg[1]/Q
                         net (fo=2, routed)           0.303     0.461    ife/aluRez1_reg[0]_i_1_0[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.369     0.875    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y81          LUT2 (Prop_lut2_I0_O)        0.043     0.918 r  ife/aluRez1_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.918    execution/D[5]
    SLICE_X1Y81          LDCE                                         r  execution/aluRez1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 execution/aluCtrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            execution/aluRez1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.480ns (51.347%)  route 0.455ns (48.653%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          LDCE                         0.000     0.000 r  execution/aluCtrl_reg[0]/G
    SLICE_X0Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  execution/aluCtrl_reg[0]/Q
                         net (fo=28, routed)          0.198     0.356    execution/Q[0]
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.517 r  execution/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     0.517    execution/p_2_out_carry_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.571 r  execution/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.141     0.712    ife/p_2_out[4]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.107     0.819 r  ife/aluRez1_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     0.935    execution/D[4]
    SLICE_X1Y81          LDCE                                         r  execution/aluRez1_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.777ns  (logic 5.495ns (37.187%)  route 9.282ns (62.813%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.232    10.127    ife/sw[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.326    10.453 r  ife/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.743    11.196    ife/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.320 r  ife/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.003    12.322    ife/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124    12.446 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832    13.278    ife/sel0[1]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.152    13.430 r  ife/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    16.290    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.801    20.091 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.091    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.352ns  (logic 5.221ns (36.381%)  route 9.131ns (63.619%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.232    10.127    ife/sw[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.326    10.453 r  ife/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.743    11.196    ife/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.320 r  ife/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.003    12.322    ife/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124    12.446 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832    13.278    ife/sel0[1]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.402 r  ife/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.708    16.110    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.666 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.666    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.335ns  (logic 5.448ns (38.007%)  route 8.887ns (61.993%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.232    10.127    ife/sw[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.326    10.453 r  ife/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.743    11.196    ife/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.320 r  ife/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.003    12.322    ife/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124    12.446 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.669    13.115    ife/sel0[1]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.153    13.268 r  ife/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.628    15.895    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    19.649 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.649    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.182ns  (logic 5.460ns (38.496%)  route 8.723ns (61.504%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.150    10.045    ife/sw[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.326    10.371 r  ife/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.593    10.964    ife/digits[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.088 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943    12.031    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.088    13.243    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.149    13.392 r  ife/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.336    15.727    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    19.496 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.496    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.719ns  (logic 5.159ns (37.606%)  route 8.560ns (62.394%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.232    10.127    ife/sw[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.326    10.453 r  ife/cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.743    11.196    ife/cat_OBUF[6]_inst_i_53_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.320 r  ife/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.003    12.322    ife/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.124    12.446 r  ife/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.669    13.115    ife/sel0[1]
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.239 r  ife/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.301    15.539    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.032 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.032    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.668ns  (logic 5.200ns (38.042%)  route 8.468ns (61.958%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.150    10.045    ife/sw[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.326    10.371 r  ife/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.593    10.964    ife/digits[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.088 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943    12.031    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.088    13.243    ife/sel0[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124    13.367 r  ife/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.081    15.448    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.981 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.981    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.611ns  (logic 5.203ns (38.228%)  route 8.408ns (61.772%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[6]/Q
                         net (fo=89, routed)          1.911     7.681    ife/Q[4]
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.152     7.833 f  ife/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.702     8.535    ife/led_OBUF[1]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.360     8.895 r  ife/cat_OBUF[6]_inst_i_26/O
                         net (fo=17, routed)          1.150    10.045    ife/sw[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.326    10.371 r  ife/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.593    10.964    ife/digits[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.088 r  ife/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.943    12.031    ife/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  ife/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.061    13.216    ife/sel0[2]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124    13.340 r  ife/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.048    15.388    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    18.925 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.925    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevensegm/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.393ns (43.875%)  route 5.619ns (56.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.712     5.315    sevensegm/CLK
    SLICE_X6Y80          FDRE                                         r  sevensegm/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  sevensegm/cnt_reg[14]/Q
                         net (fo=22, routed)          1.016     6.848    sevensegm/sel[0]
    SLICE_X7Y83          LUT3 (Prop_lut3_I1_O)        0.149     6.997 r  sevensegm/an_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.603    11.601    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.326 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.326    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.368ns (50.289%)  route 4.318ns (49.711%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 f  ife/q_reg[5]/Q
                         net (fo=88, routed)          2.006     7.776    ife/Q[3]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.152     7.928 r  ife/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311    10.239    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760    13.999 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.999    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.132ns (47.746%)  route 4.523ns (52.254%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.314    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  ife/q_reg[5]/Q
                         net (fo=88, routed)          2.006     7.776    ife/Q[3]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.900 r  ife/led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           2.517    10.416    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.969 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.969    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ife/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.578%)  route 0.337ns (64.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[5]/Q
                         net (fo=88, routed)          0.337     1.991    ife/Q[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.045     2.036 r  ife/aluCtrl_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.036    execution/aluRez1_reg[19]_i_2_1[1]
    SLICE_X1Y83          LDCE                                         r  execution/aluCtrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.186ns (29.070%)  route 0.454ns (70.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[3]/Q
                         net (fo=89, routed)          0.318     1.972    ife/Q[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  ife/led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.136     2.153    execution/led_OBUF[2]
    SLICE_X0Y78          LDCE                                         r  execution/aluCtrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.235ns (35.643%)  route 0.424ns (64.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.167     2.124    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.049     2.173 r  ife/aluRez1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.173    execution/D[3]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.232ns (32.754%)  route 0.476ns (67.246%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.219     2.176    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.046     2.222 r  ife/aluRez1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.222    execution/D[0]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.231ns (32.507%)  route 0.480ns (67.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.222     2.179    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.045     2.224 r  ife/aluRez1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.224    execution/D[14]
    SLICE_X2Y81          LDCE                                         r  execution/aluRez1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.231ns (29.786%)  route 0.545ns (70.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.287     2.244    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.045     2.289 r  ife/aluRez1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.289    execution/D[12]
    SLICE_X2Y82          LDCE                                         r  execution/aluRez1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.231ns (29.442%)  route 0.554ns (70.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.296     2.253    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     2.298 r  ife/aluRez1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.298    execution/D[16]
    SLICE_X2Y83          LDCE                                         r  execution/aluRez1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.230ns (28.993%)  route 0.563ns (71.007%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.306     2.263    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.044     2.307 r  ife/aluRez1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.307    execution/D[7]
    SLICE_X1Y79          LDCE                                         r  execution/aluRez1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluCtrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.190ns (23.655%)  route 0.613ns (76.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  ife/q_reg[2]/Q
                         net (fo=90, routed)          0.242     1.896    ife/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.049     1.945 r  ife/aluCtrl_reg[1]_i_1/O
                         net (fo=1, routed)           0.371     2.317    execution/aluRez1_reg[19]_i_2_1[0]
    SLICE_X0Y78          LDCE                                         r  execution/aluCtrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ife/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execution/aluRez1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.231ns (28.296%)  route 0.585ns (71.704%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  ife/q_reg[4]/Q
                         net (fo=86, routed)          0.257     1.912    ife/Q[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  ife/aluRez1_reg[19]_i_3/O
                         net (fo=19, routed)          0.167     2.124    ife/aluRez1_reg[19]_i_3_n_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  ife/aluRez1_reg[2]_i_1/O
                         net (fo=1, routed)           0.161     2.330    execution/D[2]
    SLICE_X2Y79          LDCE                                         r  execution/aluRez1_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 1.486ns (36.230%)  route 2.615ns (63.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.615     4.101    ife/AR[0]
    SLICE_X3Y78          FDCE                                         f  ife/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593     5.016    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[2]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 1.486ns (36.230%)  route 2.615ns (63.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.615     4.101    ife/AR[0]
    SLICE_X3Y78          FDCE                                         f  ife/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593     5.016    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[3]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 1.486ns (36.230%)  route 2.615ns (63.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.615     4.101    ife/AR[0]
    SLICE_X3Y78          FDCE                                         f  ife/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593     5.016    ife/CLK
    SLICE_X3Y78          FDCE                                         r  ife/q_reg[4]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 1.486ns (38.880%)  route 2.336ns (61.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.336     3.821    ife/AR[0]
    SLICE_X3Y79          FDCE                                         f  ife/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.594     5.017    ife/CLK
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[7]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 1.486ns (38.880%)  route 2.336ns (61.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.336     3.821    ife/AR[0]
    SLICE_X3Y79          FDCE                                         f  ife/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.594     5.017    ife/CLK
    SLICE_X3Y79          FDCE                                         r  ife/q_reg[8]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.486ns (40.612%)  route 2.173ns (59.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.173     3.658    ife/AR[0]
    SLICE_X7Y79          FDCE                                         f  ife/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.592     5.015    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[5]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.486ns (40.612%)  route 2.173ns (59.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.173     3.658    ife/AR[0]
    SLICE_X7Y79          FDCE                                         f  ife/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.592     5.015    ife/CLK
    SLICE_X7Y79          FDCE                                         r  ife/q_reg[6]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.639ns  (logic 1.486ns (40.832%)  route 2.153ns (59.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.153     3.639    ife/AR[0]
    SLICE_X3Y81          FDCE                                         f  ife/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.595     5.018    ife/CLK
    SLICE_X3Y81          FDCE                                         r  ife/q_reg[13]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 1.486ns (41.606%)  route 2.085ns (58.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.085     3.571    ife/AR[0]
    SLICE_X8Y81          FDCE                                         f  ife/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.514     4.937    ife/CLK
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[15]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 1.486ns (41.606%)  route 2.085ns (58.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          2.085     3.571    ife/AR[0]
    SLICE_X8Y81          FDCE                                         f  ife/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.514     4.937    ife/CLK
    SLICE_X8Y81          FDCE                                         r  ife/q_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt0
                            (input port)
  Destination:            mpg10/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.244ns (40.574%)  route 0.358ns (59.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  bt0 (IN)
                         net (fo=0)                   0.000     0.000    bt0
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  bt0_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.602    mpg10/bt0_IBUF
    SLICE_X3Y85          FDRE                                         r  mpg10/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    mpg10/CLK
    SLICE_X3Y85          FDRE                                         r  mpg10/Q1_reg/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.254ns (34.079%)  route 0.491ns (65.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.491     0.744    ife/AR[0]
    SLICE_X5Y86          FDCE                                         f  ife/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    ife/CLK
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[30]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.254ns (34.079%)  route 0.491ns (65.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.491     0.744    ife/AR[0]
    SLICE_X5Y86          FDCE                                         f  ife/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    ife/CLK
    SLICE_X5Y86          FDCE                                         r  ife/q_reg[31]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.726%)  route 0.661ns (72.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.661     0.915    ife/AR[0]
    SLICE_X7Y84          FDCE                                         f  ife/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.033    ife/CLK
    SLICE_X7Y84          FDCE                                         r  ife/q_reg[25]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.726%)  route 0.661ns (72.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.661     0.915    ife/AR[0]
    SLICE_X6Y84          FDCE                                         f  ife/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.033    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[26]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.726%)  route 0.661ns (72.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.661     0.915    ife/AR[0]
    SLICE_X6Y84          FDCE                                         f  ife/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.033    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[27]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.726%)  route 0.661ns (72.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.661     0.915    ife/AR[0]
    SLICE_X6Y84          FDCE                                         f  ife/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.033    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[28]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.726%)  route 0.661ns (72.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.661     0.915    ife/AR[0]
    SLICE_X6Y84          FDCE                                         f  ife/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.033    ife/CLK
    SLICE_X6Y84          FDCE                                         r  ife/q_reg[29]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.254ns (26.948%)  route 0.687ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.687     0.941    ife/AR[0]
    SLICE_X7Y83          FDCE                                         f  ife/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.867     2.032    ife/CLK
    SLICE_X7Y83          FDCE                                         r  ife/q_reg[21]/C

Slack:                    inf
  Source:                 bt1
                            (input port)
  Destination:            ife/q_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.254ns (26.948%)  route 0.687ns (73.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  bt1 (IN)
                         net (fo=0)                   0.000     0.000    bt1
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  bt1_IBUF_inst/O
                         net (fo=30, routed)          0.687     0.941    ife/AR[0]
    SLICE_X6Y83          FDCE                                         f  ife/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.867     2.032    ife/CLK
    SLICE_X6Y83          FDCE                                         r  ife/q_reg[22]/C





