/*
 * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2017-2018 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __DT_BINDINGS_CLOCK_S32V234_H
#define __DT_BINDINGS_CLOCK_S32V234_H

#define	S32V234_CLK_DUMMY			0
#define	S32V234_CLK_FXOSC			1
#define	S32V234_CLK_FIRC			2
/* ARM PLL */
#define	S32V234_CLK_ARMPLL_SRC_SEL		3
#define	S32V234_CLK_ARMPLL_VCO			4
#define	S32V234_CLK_ARMPLL_PHI0			5
#define	S32V234_CLK_ARMPLL_PHI1			6
#define	S32V234_CLK_ARMPLL_DFS0			7
#define	S32V234_CLK_ARMPLL_DFS1			8
#define	S32V234_CLK_ARMPLL_DFS2			9
/* PERIPH PLL */
#define	S32V234_CLK_PERIPHPLL_SRC_SEL		10
#define	S32V234_CLK_PERIPHPLL_VCO		11
#define	S32V234_CLK_PERIPHPLL_PHI0		12
#define	S32V234_CLK_PERIPHPLL_PHI0_DIV3		13
#define	S32V234_CLK_PERIPHPLL_PHI0_DIV5		14
#define	S32V234_CLK_PERIPHPLL_PHI1		15
/* ENET PLL */
#define	S32V234_CLK_ENETPLL_SRC_SEL		16
#define	S32V234_CLK_ENETPLL_VCO			17
#define	S32V234_CLK_ENETPLL_PHI0		18
#define	S32V234_CLK_ENETPLL_PHI1		19
#define	S32V234_CLK_ENETPLL_DFS0		20
#define	S32V234_CLK_ENETPLL_DFS1		21
#define	S32V234_CLK_ENETPLL_DFS2		22
#define	S32V234_CLK_ENETPLL_DFS3		23
/* DDR PLL */
#define	S32V234_CLK_DDRPLL_SRC_SEL		24
#define	S32V234_CLK_DDRPLL_VCO			25
#define	S32V234_CLK_DDRPLL_PHI0			26
#define	S32V234_CLK_DDRPLL_PHI1			27
#define	S32V234_CLK_DDRPLL_DFS0			28
#define	S32V234_CLK_DDRPLL_DFS1			29
#define	S32V234_CLK_DDRPLL_DFS2			30
/* VIDEO PLL */
#define	S32V234_CLK_VIDEOPLL_SRC_SEL		31
#define	S32V234_CLK_VIDEOPLL_VCO			32
#define	S32V234_CLK_VIDEOPLL_PHI0		33
/* Cores Clock */
#define	S32V234_CLK_CORES_SEL			34
#define	S32V234_CLK_CORE			35
#define	S32V234_CLK_CORE2			36
#define	S32V234_CLK_COREDBG			37
/* System Clock */
#define	S32V234_CLK_SYS_SEL			38
#define	S32V234_CLK_SYS3			39
#define	S32V234_CLK_SYS6			40
#define	S32V234_CLK_SYS6_DIV2			41
/* GPU Clock */
#define	S32V234_CLK_GPU				42
#define	S32V234_CLK_GPU_SEL			43
#define	S32V234_CLK_GPUSHD_MIPI_SEL		44
#define	S32V234_CLK_GPU_SHD			45
#define	S32V234_CLK_MIPI_LI			46
/* PERI_CLK */
#define	S32V234_CLK_PERI			47
#define	S32V234_CLK_PERI_FRAY_PLL_SEL		48
/* FRAY Clock */
#define	S32V234_CLK_PERI_FRAY_PLL		49
#define	S32V234_CLK_FRAY_PLL			50
#define	S32V234_CLK_FRAY			51
#define	S32V234_CLK_FRAY_SEL			52
/* CAN Clock */
#define	S32V234_CLK_CAN				53
#define	S32V234_CLK_CAN_SEL			54
/* LINFLEX Clock */
#define	S32V234_CLK_LIN				55
#define	S32V234_CLK_LIN_SEL			56
#define	S32V234_CLK_LIN_IPG			57
/* FLEXTIMER0_EXT_CLK */
#define	S32V234_CLK_FLEXTIMER0_EXT_CLK		58
#define	S32V234_CLK_FLEXTIMER0_EXT_CLK_SEL	59
/* FLEXTIMER1_EXT_CLK */
#define	S32V234_CLK_FLEXTIMER1_EXT_CLK		60
#define	S32V234_CLK_FLEXTIMER1_EXT_CLK_SEL	61
/* ENET Clock */
#define	S32V234_CLK_ENET_TIME_DIV		62
#define	S32V234_CLK_ENET_TIME_SEL		63
#define	S32V234_CLK_ENET_DIV			64
#define	S32V234_CLK_ENET_SEL			65
/* H264 Clock */
#define	S32V234_CLK_H264DCD_DIV			66
#define	S32V234_CLK_H264DCD_SEL			67
#define	S32V234_CLK_H264ENC_DIV			68
#define	S32V234_CLK_H264ENC_SEL			69
/* QuadSPI Clock */
#define	S32V234_CLK_QuadSPI			70
#define	S32V234_CLK_QuadSPI_SEL			71
/* SDHC Clock */
#define	S32V234_CLK_SDHC_DIV			72
#define	S32V234_CLK_SDHC_SEL			73
/* DDR Clock */
#define	S32V234_CLK_DDR				74
#define	S32V234_CLK_DDR_SEL			75
#define	S32V234_CLK_DDR4			76
/* APEX_SYS Clock */
#define	S32V234_CLK_APEX_SYS			77
/* ISP Clock */
#define	S32V234_CLK_ISP				78
#define	S32V234_CLK_ISP_SEL			79
/* SEQ Clock */
#define	S32V234_CLK_SEQ				80
#define	S32V234_CLK_SEQ2			81
/* APEX APU Clock */
#define	S32V234_CLK_APEX_APU			82
#define	S32V234_CLK_APEX_APU_SEL		83
/* MJPEG Clock */
#define	S32V234_CLK_MJPEG_DIV			84
#define	S32V234_CLK_MJPEG_SEL			85
/* DCU Clock */
#define	S32V234_CLK_DCU_SEL			86
#define	S32V234_CLK_DCU_AXI_DIV			87
#define	S32V234_CLK_DCU_PIX_DIV			88
#define	S32V234_CLK_DCU_AXI			89
#define	S32V234_CLK_DCU_PIX			90

#define	S32V234_CLK_CAN0			91
#define	S32V234_CLK_CAN1			92
#define	S32V234_CLK_CRC0			93
#define	S32V234_CLK_CRC1			94
#define	S32V234_CLK_CSI0			95
#define	S32V234_CLK_CSI0_CLI			96
#define	S32V234_CLK_CSI0_CUI			97
#define	S32V234_CLK_CSI0_DPHY			99
#define	S32V234_CLK_CSI0_IPS			100
#define	S32V234_CLK_CSI1			101
#define	S32V234_CLK_CSI1_CLI			102
#define	S32V234_CLK_CSI1_CUI			103
#define	S32V234_CLK_CSI1_DPHY			104
#define	S32V234_CLK_CSI1_IPS			105
#define	S32V234_CLK_DEC200_ENC_IPS		106
#define	S32V234_CLK_DEC200_ENC_AHB		107
#define	S32V234_CLK_DMACHMUX0			108
#define	S32V234_CLK_DMACHMUX1			109
#define	S32V234_CLK_ENET			110
#define	S32V234_CLK_ENET_AHB			111
#define	S32V234_CLK_ENET_IPS			112
#define	S32V234_CLK_ENET_TIME			113
#define	S32V234_CLK_FLEXRAY			114
#define	S32V234_CLK_FLEXTIMER0			115
#define	S32V234_CLK_FLEXTIMER1			116
#define	S32V234_CLK_H264DCD			117
#define	S32V234_CLK_H264DCD_IPS			118
#define	S32V234_CLK_H264DCD_SRAM_IPS		119
#define	S32V234_CLK_H264ENC			120
#define	S32V234_CLK_H264ENC_IPS			121
#define	S32V234_CLK_H264ENC_SRAM_IPS		122
#define	S32V234_CLK_HPSMI			123
#define	S32V234_CLK_IIC0			124
#define	S32V234_CLK_IIC1			125
#define	S32V234_CLK_IIC2			126
#define	S32V234_CLK_MJPEG			127
#define	S32V234_CLK_JPEG_IPS			128
#define	S32V234_CLK_JPEG_SRAM_IPS		129
#define	S32V234_CLK_LFAST			130
#define	S32V234_CLK_LIN0			131
#define	S32V234_CLK_LIN0_IPG			132
#define	S32V234_CLK_LIN1			133
#define	S32V234_CLK_LIN1_IPG			134
#define	S32V234_CLK_MBIST			135
#define	S32V234_CLK_MMDC0			136
#define	S32V234_CLK_MMDC1			137
#define	S32V234_CLK_PIT0			138
#define	S32V234_CLK_PIT1			139
#define	S32V234_CLK_QUADSPI0			140
#define	S32V234_CLK_QUADSPI0_AHB		141
#define	S32V234_CLK_SARADC0			142
#define	S32V234_CLK_SDHC			143
#define	S32V234_CLK_SDHC_AHB			144
#define	S32V234_CLK_SDHC_IPS			145
#define	S32V234_CLK_SPI0			146
#define	S32V234_CLK_SPI1			147
#define	S32V234_CLK_SPI2			148
#define	S32V234_CLK_SPI3			149
#define	S32V234_CLK_SIPI			150
#define	S32V234_CLK_TSENS			151
#define	S32V234_CLK_VIU0_AHB			152
#define	S32V234_CLK_VIU0_IPS			153
#define	S32V234_CLK_VIU1_AHB			154
#define	S32V234_CLK_VIU1_IPS			155
#define	S32V234_CLK_VIDEOPLLDIV2		156

#define	S32V234_CLK_END				157
#endif /* __DT_BINDINGS_CLOCK_S32V234_H */
