
Number Of Instructions: 13

----------------------------------------------------------------------------------------------------
Cycle 1:
----------------------------------------------------------------------------------------------------
Fetch     : (I0) MOVC,R0,#0

DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 2:
----------------------------------------------------------------------------------------------------
Fetch     : (I1) MOVC,R1,#1

DRF       : (I0) MOVC,R0,#0

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 3:
----------------------------------------------------------------------------------------------------
Fetch     : (I2) MOVC,R2,#2

DRF       : (I1) MOVC,R1,#1

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I0) MOVC,R0,#0

MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 4:
----------------------------------------------------------------------------------------------------
Fetch     : (I3) MOVC,R3,#3

DRF       : (I2) MOVC,R2,#2

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I1) MOVC,R1,#1

MEM       : (I0) MOVC,R0,#0

WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 5:
----------------------------------------------------------------------------------------------------
Fetch     : (I4) MOVC,R4,#4

DRF       : (I3) MOVC,R3,#3

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I2) MOVC,R2,#2

MEM       : (I1) MOVC,R1,#1

WB        : (I0) MOVC,R0,#0

----------------------------------------------------------------------------------------------------
Cycle 6:
----------------------------------------------------------------------------------------------------
Fetch     : (I5) ADD,R5,R0,R1

DRF       : (I4) MOVC,R4,#4

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I3) MOVC,R3,#3

MEM       : (I2) MOVC,R2,#2

WB        : (I1) MOVC,R1,#1

----------------------------------------------------------------------------------------------------
Cycle 7:
----------------------------------------------------------------------------------------------------
Fetch     : (I6) MUL,R6,R5,R2

DRF       : (I5) ADD,R5,R0,R1

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I4) MOVC,R4,#4

MEM       : (I3) MOVC,R3,#3

WB        : (I2) MOVC,R2,#2

----------------------------------------------------------------------------------------------------
Cycle 8:
----------------------------------------------------------------------------------------------------
Fetch     : (I7) DIV,R7,R6,R3

DRF       : (I6) MUL,R6,R5,R2

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I5) ADD,R5,R0,R1

MEM       : (I4) MOVC,R4,#4

WB        : (I3) MOVC,R3,#3

----------------------------------------------------------------------------------------------------
Cycle 9:
----------------------------------------------------------------------------------------------------
Fetch     : (I8) SUB,R8,R7,R7

DRF       : (I7) DIV,R7,R6,R3

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : (I6) MUL,R6,R5,R2

MUL2      : Empty
INTFU     : Empty
MEM       : (I5) ADD,R5,R0,R1

WB        : (I4) MOVC,R4,#4

----------------------------------------------------------------------------------------------------
Cycle 10:
----------------------------------------------------------------------------------------------------
Fetch     : (I8) SUB,R8,R7,R7
 Stalled
DRF       : (I7) DIV,R7,R6,R3
 Stalled
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : (I6) MUL,R6,R5,R2

INTFU     : Empty
MEM       : Empty
WB        : (I5) ADD,R5,R0,R1

----------------------------------------------------------------------------------------------------
Cycle 11:
----------------------------------------------------------------------------------------------------
Fetch     : (I9) BNZ,#8

DRF       : (I8) SUB,R8,R7,R7

DIV1      : (I7) DIV,R7,R6,R3

DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : (I6) MUL,R6,R5,R2

WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 12:
----------------------------------------------------------------------------------------------------
Fetch     : (I9) BNZ,#8
 Stalled
DRF       : (I8) SUB,R8,R7,R7
 Stalled
DIV1      : Empty
DIV2      : (I7) DIV,R7,R6,R3

DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : (I6) MUL,R6,R5,R2

----------------------------------------------------------------------------------------------------
Cycle 13:
----------------------------------------------------------------------------------------------------
Fetch     : (I9) BNZ,#8
 Stalled
DRF       : (I8) SUB,R8,R7,R7
 Stalled
DIV1      : Empty
DIV2      : Empty
DIV3      : (I7) DIV,R7,R6,R3

DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 14:
----------------------------------------------------------------------------------------------------
Fetch     : (I9) BNZ,#8
 Stalled
DRF       : (I8) SUB,R8,R7,R7
 Stalled
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : (I7) DIV,R7,R6,R3

MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 15:
----------------------------------------------------------------------------------------------------
Fetch     : (I10) DIV,R9,R4,R5

DRF       : (I9) BNZ,#8

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I8) SUB,R8,R7,R7

MEM       : (I7) DIV,R7,R6,R3

WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 16:
----------------------------------------------------------------------------------------------------
Fetch     : (I11) MUL,R10,R4,R5

DRF       : (I10) DIV,R9,R4,R5

DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : (I9) BNZ,#8

MEM       : (I8) SUB,R8,R7,R7

WB        : (I7) DIV,R7,R6,R3

----------------------------------------------------------------------------------------------------
Cycle 17:
----------------------------------------------------------------------------------------------------
Fetch     : (I12) MUL,R11,R3,R4
DRF       : (I11) MUL,R10,R4,R5

DIV1      : (I10) DIV,R9,R4,R5

DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : (I9) BNZ,#8

WB        : (I8) SUB,R8,R7,R7

----------------------------------------------------------------------------------------------------
Cycle 18:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : (I12) MUL,R11,R3,R4
DIV1      : Empty
DIV2      : (I10) DIV,R9,R4,R5

DIV3      : Empty
DIV4      : Empty
MUL1      : (I11) MUL,R10,R4,R5

MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : (I9) BNZ,#8

----------------------------------------------------------------------------------------------------
Cycle 19:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : (I10) DIV,R9,R4,R5

DIV4      : Empty
MUL1      : (I12) MUL,R11,R3,R4
MUL2      : (I11) MUL,R10,R4,R5

INTFU     : Empty
MEM       : Empty
WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 20:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : (I10) DIV,R9,R4,R5

MUL1      : Empty
MUL2      : (I12) MUL,R11,R3,R4
INTFU     : Empty
MEM       : (I11) MUL,R10,R4,R5

WB        : Empty 
----------------------------------------------------------------------------------------------------
Cycle 21:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : (I12) MUL,R11,R3,R4 Stalled
INTFU     : Empty
MEM       : (I10) DIV,R9,R4,R5

WB        : (I11) MUL,R10,R4,R5

----------------------------------------------------------------------------------------------------
Cycle 22:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : (I12) MUL,R11,R3,R4
WB        : (I10) DIV,R9,R4,R5

----------------------------------------------------------------------------------------------------
Cycle 23:
----------------------------------------------------------------------------------------------------
Fetch     : Empty 
DRF       : Empty 
DIV1      : Empty
DIV2      : Empty
DIV3      : Empty
DIV4      : Empty
MUL1      : Empty
MUL2      : Empty
INTFU     : Empty
MEM       : Empty
WB        : (I12) MUL,R11,R3,R4
----------------------------------------------------------------------------------------------------
Register Values are :
----------------------------------------------------------------------------------------------------
Register is R0 its value is 0 and status its is VALID

Register is R1 its value is 1 and status its is VALID

Register is R2 its value is 2 and status its is VALID

Register is R3 its value is 3 and status its is VALID

Register is R4 its value is 4 and status its is VALID

Register is R5 its value is 1 and status its is VALID

Register is R6 its value is 2 and status its is VALID

Register is R7 its value is 0 and status its is VALID

Register is R8 its value is 0 and status its is VALID

Register is R9 its value is 4 and status its is VALID

Register is R10 its value is 4 and status its is VALID

Register is R11 its value is 12 and status its is VALID
----------------------------------------------------------------------------------------------------
Memory Values are :
----------------------------------------------------------------------------------------------------