// Generated by CIRCT unknown git version
module lab9step2(	// file.cleaned.mlir:2:3
  input  Clk,	// file.cleaned.mlir:2:27
         D,	// file.cleaned.mlir:2:41
  output Q,	// file.cleaned.mlir:2:54
         QN	// file.cleaned.mlir:2:66
);

  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:12:10
  wire _GEN;	// file.cleaned.mlir:9:10
  wire _GEN_0 = SYNTHESIZED_WIRE_0 & ~_GEN;	// file.cleaned.mlir:6:10, :9:10, :10:10, :12:10
  assign _GEN = ~_GEN_0 & ~(Clk & D);	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :9:10
  assign SYNTHESIZED_WIRE_0 = ~(~D & Clk);	// file.cleaned.mlir:8:10, :11:10, :12:10
  assign Q = ~_GEN;	// file.cleaned.mlir:9:10, :10:10, :13:5
  assign QN = ~_GEN_0;	// file.cleaned.mlir:6:10, :7:10, :13:5
endmodule

