{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 19.5,
        "exec_time(ms)": 320.8,
        "techmap_time(ms)": 225.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 220,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 220,
        "Total Node": 2685
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 287.3,
        "techmap_time(ms)": 219.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 334.3,
        "techmap_time(ms)": 223.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "input_blif": "ex1BT16_fir_20.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 281.1,
        "techmap_time(ms)": 235,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 119.8,
        "techmap_time(ms)": 75.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 89,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 922
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 109.9,
        "techmap_time(ms)": 73.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 135.2,
        "techmap_time(ms)": 74.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "input_blif": "ex1EP16_fir_6.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 77.1,
        "techmap_time(ms)": 60.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 766.6,
        "techmap_time(ms)": 538.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 391,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 6582
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 711.8,
        "techmap_time(ms)": 556.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 760.5,
        "techmap_time(ms)": 566.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "input_blif": "ex1LS16_fir_41.blif",
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 618.4,
        "techmap_time(ms)": 498.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 546.3,
        "techmap_time(ms)": 370.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 327,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 327,
        "Total Node": 4230
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 388.9,
        "techmap_time(ms)": 311.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 449.3,
        "techmap_time(ms)": 335.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "input_blif": "ex1PM16_fir_28.blif",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 427.1,
        "techmap_time(ms)": 336,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 878.7,
        "techmap_time(ms)": 655.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 364,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 364,
        "Total Node": 6350
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 741.4,
        "techmap_time(ms)": 616.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 877.1,
        "techmap_time(ms)": 677.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "input_blif": "ex2BT16_fir_71.blif",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 772.3,
        "techmap_time(ms)": 635.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 199.1,
        "techmap_time(ms)": 129.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 103,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 103,
        "Total Node": 1326
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 162,
        "techmap_time(ms)": 132.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 164.9,
        "techmap_time(ms)": 116.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "input_blif": "ex2EP16_fir_13.blif",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 155.4,
        "techmap_time(ms)": 128.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 2380.6,
        "techmap_time(ms)": 1727.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 915,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 915,
        "Total Node": 17762
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 73.5,
        "exec_time(ms)": 2181.2,
        "techmap_time(ms)": 1784.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 73.8,
        "exec_time(ms)": 2194.8,
        "techmap_time(ms)": 1763.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "input_blif": "ex2PM16_fir_119.blif",
        "max_rss(MiB)": 72.8,
        "exec_time(ms)": 2106.9,
        "techmap_time(ms)": 1731.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 1423.1,
        "techmap_time(ms)": 1029.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 573,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 573,
        "Total Node": 9798
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 1217,
        "techmap_time(ms)": 1006.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 1186.6,
        "techmap_time(ms)": 962.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "input_blif": "ex3PM16_fir_61.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 1127.5,
        "techmap_time(ms)": 923,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 222.4,
        "techmap_time(ms)": 141.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 143,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 1620
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 181.4,
        "techmap_time(ms)": 145.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 205.5,
        "techmap_time(ms)": 150.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "input_blif": "ex4EP16_fir_10.blif",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 175.7,
        "techmap_time(ms)": 142.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 147.6,
        "exec_time(ms)": 3899.9,
        "techmap_time(ms)": 3181.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1430,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 1430,
        "Total Node": 33049
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 136.7,
        "exec_time(ms)": 3783.2,
        "techmap_time(ms)": 3382.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 137.3,
        "exec_time(ms)": 3097.5,
        "techmap_time(ms)": 2624.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "input_blif": "ex4LS16_fir.blif",
        "max_rss(MiB)": 136.5,
        "exec_time(ms)": 3676.1,
        "techmap_time(ms)": 3283.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 96.9,
        "exec_time(ms)": 2553.9,
        "techmap_time(ms)": 2041.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1262,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 22471
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 90.2,
        "exec_time(ms)": 1895.3,
        "techmap_time(ms)": 1555.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 2523.9,
        "techmap_time(ms)": 2039.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "input_blif": "ex4PM16_fir_152.blif",
        "max_rss(MiB)": 89.7,
        "exec_time(ms)": 1703.7,
        "techmap_time(ms)": 1404.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
