/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module sim(sim_trace, serial_source_valid, serial_source_ready, serial_source_data, serial_sink_valid, serial_sink_ready, serial_sink_data, sys_clk, i2c0_scl, i2c0_sda_out, i2c0_sda_in, gpio_oe, gpio_o, gpio_i);
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:28.14-28.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285.12-285.27" *)
  (* unused_bits = "2" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:33.21-33.27" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:21.14-21.23" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:22.14-22.33" *)
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298.13-298.29" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:23.14-23.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:24.20-24.38" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:25.14-25.31" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:26.14-26.31" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:34.21-34.27" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:27.20-27.36" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:31.14-31.25" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185.6-185.32" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:32.21-32.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:29.14-29.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:30.14-30.26" *)
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293.13-293.28" *)
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293.13-293.28" *)
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298.13-298.29" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:34.21-34.27" *)
  input [31:0] gpio_i;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:31.14-31.25" *)
  input i2c0_sda_in;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:33.21-33.27" *)
  output [31:0] gpio_o;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:32.21-32.28" *)
  output [31:0] gpio_oe;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285.12-285.27" *)
  (* unused_bits = "2" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185.6-185.32" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:27.20-27.36" *)
  input [7:0] serial_sink_data;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:29.14-29.22" *)
  output i2c0_scl;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:26.14-26.31" *)
  output serial_sink_ready;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:25.14-25.31" *)
  input serial_sink_valid;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:24.20-24.38" *)
  output [7:0] serial_source_data;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:23.14-23.33" *)
  input serial_source_ready;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:22.14-22.33" *)
  output serial_source_valid;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:30.14-30.26" *)
  output i2c0_sda_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:21.14-21.23" *)
  output sim_trace;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:28.14-28.21" *)
  input sys_clk;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286499 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286498 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286497 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286496 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286495 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286494 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286493 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286492 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286491 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286490 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286489 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286488 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286487 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286486 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286485 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286484 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286483 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286482 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286481 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286480 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286479 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286478 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286477 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286476 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286475 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286474 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286473 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286472 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286471 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286470 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286469 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286468 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286467 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286466 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286465 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286464 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286463 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286462 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286461 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286460 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286459 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286458 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286457 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286456 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286455 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_valid ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:28.14-28.21" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.sys_clk ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285.12-285.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \$auto$rs_design_edit.cc:850:execute$286501.main__w_storage ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:33.21-33.27" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$286501.gpio_o ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:21.14-21.23" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.sim_trace ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_ready ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_ready ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:22.14-22.33" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.serial_source_valid ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sys_clk ;
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298.13-298.29" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$286501.main_out_storage ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:23.14-23.33" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.serial_source_ready ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:24.20-24.38" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$286501.serial_source_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:25.14-25.31" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_valid ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:26.14-26.31" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_ready ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:34.21-34.27" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$286501.gpio_i ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:27.20-27.36" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:31.14-31.25" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_in ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185.6-185.32" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.main_uart_tx_fifo_readable ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:32.21-32.28" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$286501.gpio_oe ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:29.14-29.22" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.i2c0_scl ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$clkbufmap.cc:298:execute$283247 ;
  wire [31:0] \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_in ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:30.14-30.26" *)
  wire \$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_out ;
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293.13-293.28" *)
  wire [31:0] \$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage ;
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:293.13-293.28" *)
  wire [31:0] main_oe_storage;
  (* init = 32'd0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:298.13-298.29" *)
  wire [31:0] main_out_storage;
  wire \$iopadmap$serial_source_ready ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:34.21-34.27" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:34.21-34.27" *)
  wire [31:0] gpio_i;
  wire \$iopadmap$i2c0_sda_out ;
  wire \$iopadmap$i2c0_sda_in ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:31.14-31.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:31.14-31.25" *)
  wire i2c0_sda_in;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:33.21-33.27" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:33.21-33.27" *)
  wire [31:0] gpio_o;
  wire [7:0] \$iopadmap$serial_source_data ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:32.21-32.28" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:32.21-32.28" *)
  wire [31:0] gpio_oe;
  wire \$auto$clkbufmap.cc:298:execute$283247 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:285.12-285.27" *)
  (* unused_bits = "2" *)
  wire [2:0] main__w_storage;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:185.6-185.32" *)
  wire main_uart_tx_fifo_readable;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:27.20-27.36" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:27.20-27.36" *)
  wire [7:0] serial_sink_data;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:29.14-29.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:29.14-29.22" *)
  wire i2c0_scl;
  wire [7:0] \$iopadmap$serial_sink_data ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:26.14-26.31" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:26.14-26.31" *)
  wire serial_sink_ready;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:25.14-25.31" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:25.14-25.31" *)
  wire serial_sink_valid;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:24.20-24.38" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:24.20-24.38" *)
  wire [7:0] serial_source_data;
  wire \$iopadmap$serial_sink_ready ;
  wire \$iopadmap$serial_sink_valid ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:23.14-23.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:23.14-23.33" *)
  wire serial_source_ready;
  wire [31:0] \$iopadmap$gpio_i ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:22.14-22.33" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:22.14-22.33" *)
  wire serial_source_valid;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:30.14-30.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:30.14-30.26" *)
  wire i2c0_sda_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:21.14-21.23" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:21.14-21.23" *)
  wire sim_trace;
  wire \$iopadmap$sys_clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:28.14-28.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c_gpio_ip_combined_litex/results_dir/.././rtl/sim.v:28.14-28.21" *)
  wire sys_clk;
  wire \$auto$rs_design_edit.cc:572:execute$286455 ;
  wire \$auto$rs_design_edit.cc:572:execute$286456 ;
  wire \$auto$rs_design_edit.cc:572:execute$286457 ;
  wire \$auto$rs_design_edit.cc:572:execute$286458 ;
  wire \$auto$rs_design_edit.cc:572:execute$286459 ;
  wire \$auto$rs_design_edit.cc:572:execute$286460 ;
  wire \$auto$rs_design_edit.cc:572:execute$286461 ;
  wire \$auto$rs_design_edit.cc:572:execute$286462 ;
  wire \$auto$rs_design_edit.cc:572:execute$286463 ;
  wire \$auto$rs_design_edit.cc:572:execute$286464 ;
  wire \$auto$rs_design_edit.cc:572:execute$286465 ;
  wire \$auto$rs_design_edit.cc:572:execute$286466 ;
  wire \$auto$rs_design_edit.cc:572:execute$286467 ;
  wire \$auto$rs_design_edit.cc:572:execute$286468 ;
  wire \$auto$rs_design_edit.cc:572:execute$286469 ;
  wire \$auto$rs_design_edit.cc:572:execute$286470 ;
  wire \$auto$rs_design_edit.cc:572:execute$286471 ;
  wire \$auto$rs_design_edit.cc:572:execute$286472 ;
  wire \$auto$rs_design_edit.cc:572:execute$286473 ;
  wire \$auto$rs_design_edit.cc:572:execute$286474 ;
  wire \$auto$rs_design_edit.cc:572:execute$286475 ;
  wire \$auto$rs_design_edit.cc:572:execute$286476 ;
  wire \$auto$rs_design_edit.cc:572:execute$286477 ;
  wire \$auto$rs_design_edit.cc:572:execute$286478 ;
  wire \$auto$rs_design_edit.cc:572:execute$286479 ;
  wire \$auto$rs_design_edit.cc:572:execute$286480 ;
  wire \$auto$rs_design_edit.cc:572:execute$286481 ;
  wire \$auto$rs_design_edit.cc:572:execute$286482 ;
  wire \$auto$rs_design_edit.cc:572:execute$286483 ;
  wire \$auto$rs_design_edit.cc:572:execute$286484 ;
  wire \$auto$rs_design_edit.cc:572:execute$286485 ;
  wire \$auto$rs_design_edit.cc:572:execute$286486 ;
  wire \$auto$rs_design_edit.cc:572:execute$286487 ;
  wire \$auto$rs_design_edit.cc:572:execute$286488 ;
  wire \$auto$rs_design_edit.cc:572:execute$286489 ;
  wire \$auto$rs_design_edit.cc:572:execute$286490 ;
  wire \$auto$rs_design_edit.cc:572:execute$286491 ;
  wire \$auto$rs_design_edit.cc:572:execute$286492 ;
  wire \$auto$rs_design_edit.cc:572:execute$286493 ;
  wire \$auto$rs_design_edit.cc:572:execute$286494 ;
  wire \$auto$rs_design_edit.cc:572:execute$286495 ;
  wire \$auto$rs_design_edit.cc:572:execute$286496 ;
  wire \$auto$rs_design_edit.cc:572:execute$286497 ;
  wire \$auto$rs_design_edit.cc:572:execute$286498 ;
  wire \$auto$rs_design_edit.cc:572:execute$286499 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286491 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286492 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286493 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286494 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286495 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_ready  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_ready ),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_ready )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_valid  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286496 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_valid ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_data_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_ready  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286497 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_ready ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_ready )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_source_valid  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_uart_tx_fifo_readable ),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.serial_source_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.sim_trace  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286498 ),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.sim_trace )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.sys_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286499 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.sys_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sys_clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$clkbufmap.cc:265:execute$283245  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sys_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$clkbufmap.cc:298:execute$283247 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286455 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286456 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286457 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286458 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286459 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286460 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286461 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286462 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286463 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [16]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286464 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [17]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286465 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [18]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286466 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [19]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286467 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286468 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [20]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286469 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [21]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286470 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [22]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286471 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [23]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286472 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [24]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286473 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [25]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286474 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [26]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286475 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [27]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286476 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [28]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286477 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [29]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286478 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286479 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [30]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286480 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [31]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286481 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286482 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286483 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286484 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286485 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_i_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286486 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.gpio_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_1  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_10  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [10]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_11  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [11]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_12  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [12]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_13  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [13]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_14  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [14]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_15  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [15]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_16  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [16]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_17  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [17]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_18  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [18]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_19  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_2  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_20  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [20]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_21  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [21]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_22  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [22]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_23  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [23]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_24  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [24]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_25  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [25]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_26  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [26]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_27  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [27]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_28  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [28]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_29  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [29]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_3  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_30  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [30]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_31  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [31]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_4  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_5  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_6  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_7  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_8  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [8]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_o_9  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_out_storage [9]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_o [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_1  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_10  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [10]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_11  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [11]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_12  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [12]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_13  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [13]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_14  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [14]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_15  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [15]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_16  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [16]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_17  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [17]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_18  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [18]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_19  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_2  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_20  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [20]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_21  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [21]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_22  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [22]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_23  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [23]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_24  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [24]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_25  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [25]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_26  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [26]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_27  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [27]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_28  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [28]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_29  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [29]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_3  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_30  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [30]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_31  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [31]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_4  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_5  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_6  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_7  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_8  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [8]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.gpio_oe_9  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage [9]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.gpio_oe [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.i2c0_scl  (
    .I(\$auto$rs_design_edit.cc:850:execute$286501.main__w_storage [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.i2c0_scl )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.i2c0_sda_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286487 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_in ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.i2c0_sda_out  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_out ),
    .O(\$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_out )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286488 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286489 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$sim.serial_sink_data_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286490 ),
    .I(\$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data [2])
  );
  fabric_sim \$auto$rs_design_edit.cc:848:execute$286500  (
    .\$auto$rs_design_edit.cc:572:execute$286499 (\$auto$rs_design_edit.cc:572:execute$286499 ),
    .\$auto$rs_design_edit.cc:572:execute$286498 (\$auto$rs_design_edit.cc:572:execute$286498 ),
    .\$auto$rs_design_edit.cc:572:execute$286497 (\$auto$rs_design_edit.cc:572:execute$286497 ),
    .\$auto$rs_design_edit.cc:572:execute$286496 (\$auto$rs_design_edit.cc:572:execute$286496 ),
    .\$auto$rs_design_edit.cc:572:execute$286495 (\$auto$rs_design_edit.cc:572:execute$286495 ),
    .\$auto$rs_design_edit.cc:572:execute$286494 (\$auto$rs_design_edit.cc:572:execute$286494 ),
    .\$auto$rs_design_edit.cc:572:execute$286493 (\$auto$rs_design_edit.cc:572:execute$286493 ),
    .\$auto$rs_design_edit.cc:572:execute$286492 (\$auto$rs_design_edit.cc:572:execute$286492 ),
    .\$auto$rs_design_edit.cc:572:execute$286491 (\$auto$rs_design_edit.cc:572:execute$286491 ),
    .\$auto$rs_design_edit.cc:572:execute$286490 (\$auto$rs_design_edit.cc:572:execute$286490 ),
    .\$auto$rs_design_edit.cc:572:execute$286489 (\$auto$rs_design_edit.cc:572:execute$286489 ),
    .\$auto$rs_design_edit.cc:572:execute$286488 (\$auto$rs_design_edit.cc:572:execute$286488 ),
    .\$auto$rs_design_edit.cc:572:execute$286487 (\$auto$rs_design_edit.cc:572:execute$286487 ),
    .\$auto$rs_design_edit.cc:572:execute$286486 (\$auto$rs_design_edit.cc:572:execute$286486 ),
    .\$auto$rs_design_edit.cc:572:execute$286485 (\$auto$rs_design_edit.cc:572:execute$286485 ),
    .\$auto$rs_design_edit.cc:572:execute$286484 (\$auto$rs_design_edit.cc:572:execute$286484 ),
    .\$auto$rs_design_edit.cc:572:execute$286483 (\$auto$rs_design_edit.cc:572:execute$286483 ),
    .\$auto$rs_design_edit.cc:572:execute$286482 (\$auto$rs_design_edit.cc:572:execute$286482 ),
    .\$auto$rs_design_edit.cc:572:execute$286481 (\$auto$rs_design_edit.cc:572:execute$286481 ),
    .\$auto$rs_design_edit.cc:572:execute$286480 (\$auto$rs_design_edit.cc:572:execute$286480 ),
    .\$auto$rs_design_edit.cc:572:execute$286479 (\$auto$rs_design_edit.cc:572:execute$286479 ),
    .\$auto$rs_design_edit.cc:572:execute$286478 (\$auto$rs_design_edit.cc:572:execute$286478 ),
    .\$auto$rs_design_edit.cc:572:execute$286477 (\$auto$rs_design_edit.cc:572:execute$286477 ),
    .\$auto$rs_design_edit.cc:572:execute$286476 (\$auto$rs_design_edit.cc:572:execute$286476 ),
    .\$auto$rs_design_edit.cc:572:execute$286475 (\$auto$rs_design_edit.cc:572:execute$286475 ),
    .\$auto$rs_design_edit.cc:572:execute$286474 (\$auto$rs_design_edit.cc:572:execute$286474 ),
    .\$auto$rs_design_edit.cc:572:execute$286473 (\$auto$rs_design_edit.cc:572:execute$286473 ),
    .\$auto$rs_design_edit.cc:572:execute$286472 (\$auto$rs_design_edit.cc:572:execute$286472 ),
    .\$auto$rs_design_edit.cc:572:execute$286471 (\$auto$rs_design_edit.cc:572:execute$286471 ),
    .\$auto$rs_design_edit.cc:572:execute$286470 (\$auto$rs_design_edit.cc:572:execute$286470 ),
    .\$auto$rs_design_edit.cc:572:execute$286469 (\$auto$rs_design_edit.cc:572:execute$286469 ),
    .\$auto$rs_design_edit.cc:572:execute$286468 (\$auto$rs_design_edit.cc:572:execute$286468 ),
    .\$auto$rs_design_edit.cc:572:execute$286467 (\$auto$rs_design_edit.cc:572:execute$286467 ),
    .\$auto$rs_design_edit.cc:572:execute$286466 (\$auto$rs_design_edit.cc:572:execute$286466 ),
    .\$auto$rs_design_edit.cc:572:execute$286465 (\$auto$rs_design_edit.cc:572:execute$286465 ),
    .\$auto$rs_design_edit.cc:572:execute$286464 (\$auto$rs_design_edit.cc:572:execute$286464 ),
    .\$auto$rs_design_edit.cc:572:execute$286463 (\$auto$rs_design_edit.cc:572:execute$286463 ),
    .\$auto$rs_design_edit.cc:572:execute$286462 (\$auto$rs_design_edit.cc:572:execute$286462 ),
    .\$auto$rs_design_edit.cc:572:execute$286461 (\$auto$rs_design_edit.cc:572:execute$286461 ),
    .\$auto$rs_design_edit.cc:572:execute$286460 (\$auto$rs_design_edit.cc:572:execute$286460 ),
    .\$auto$rs_design_edit.cc:572:execute$286459 (\$auto$rs_design_edit.cc:572:execute$286459 ),
    .\$auto$rs_design_edit.cc:572:execute$286458 (\$auto$rs_design_edit.cc:572:execute$286458 ),
    .\$auto$rs_design_edit.cc:572:execute$286457 (\$auto$rs_design_edit.cc:572:execute$286457 ),
    .\$auto$rs_design_edit.cc:572:execute$286456 (\$auto$rs_design_edit.cc:572:execute$286456 ),
    .\$auto$rs_design_edit.cc:572:execute$286455 (\$auto$rs_design_edit.cc:572:execute$286455 ),
    .\$auto$clkbufmap.cc:298:execute$283247 (\$auto$clkbufmap.cc:298:execute$283247 ),
    .\$iopadmap$gpio_i (\$iopadmap$gpio_i ),
    .\$iopadmap$i2c0_sda_in (\$iopadmap$i2c0_sda_in ),
    .\$iopadmap$i2c0_sda_out (\$iopadmap$i2c0_sda_out ),
    .\$iopadmap$serial_sink_data (\$iopadmap$serial_sink_data ),
    .\$iopadmap$serial_sink_ready (\$iopadmap$serial_sink_ready ),
    .\$iopadmap$serial_sink_valid (\$iopadmap$serial_sink_valid ),
    .\$iopadmap$serial_source_data (\$iopadmap$serial_source_data ),
    .\$iopadmap$serial_source_ready (\$iopadmap$serial_source_ready ),
    .main__w_storage(main__w_storage),
    .main_oe_storage(main_oe_storage),
    .main_out_storage(main_out_storage),
    .main_uart_tx_fifo_readable(main_uart_tx_fifo_readable)
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286499  = \$auto$rs_design_edit.cc:572:execute$286499 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286498  = \$auto$rs_design_edit.cc:572:execute$286498 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286497  = \$auto$rs_design_edit.cc:572:execute$286497 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286496  = \$auto$rs_design_edit.cc:572:execute$286496 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286495  = \$auto$rs_design_edit.cc:572:execute$286495 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286494  = \$auto$rs_design_edit.cc:572:execute$286494 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286493  = \$auto$rs_design_edit.cc:572:execute$286493 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286492  = \$auto$rs_design_edit.cc:572:execute$286492 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286491  = \$auto$rs_design_edit.cc:572:execute$286491 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286490  = \$auto$rs_design_edit.cc:572:execute$286490 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286489  = \$auto$rs_design_edit.cc:572:execute$286489 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286488  = \$auto$rs_design_edit.cc:572:execute$286488 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286487  = \$auto$rs_design_edit.cc:572:execute$286487 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286486  = \$auto$rs_design_edit.cc:572:execute$286486 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286485  = \$auto$rs_design_edit.cc:572:execute$286485 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286484  = \$auto$rs_design_edit.cc:572:execute$286484 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286483  = \$auto$rs_design_edit.cc:572:execute$286483 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286482  = \$auto$rs_design_edit.cc:572:execute$286482 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286481  = \$auto$rs_design_edit.cc:572:execute$286481 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286480  = \$auto$rs_design_edit.cc:572:execute$286480 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286479  = \$auto$rs_design_edit.cc:572:execute$286479 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286478  = \$auto$rs_design_edit.cc:572:execute$286478 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286477  = \$auto$rs_design_edit.cc:572:execute$286477 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286476  = \$auto$rs_design_edit.cc:572:execute$286476 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286475  = \$auto$rs_design_edit.cc:572:execute$286475 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286474  = \$auto$rs_design_edit.cc:572:execute$286474 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286473  = \$auto$rs_design_edit.cc:572:execute$286473 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286472  = \$auto$rs_design_edit.cc:572:execute$286472 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286471  = \$auto$rs_design_edit.cc:572:execute$286471 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286470  = \$auto$rs_design_edit.cc:572:execute$286470 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286469  = \$auto$rs_design_edit.cc:572:execute$286469 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286468  = \$auto$rs_design_edit.cc:572:execute$286468 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286467  = \$auto$rs_design_edit.cc:572:execute$286467 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286466  = \$auto$rs_design_edit.cc:572:execute$286466 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286465  = \$auto$rs_design_edit.cc:572:execute$286465 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286464  = \$auto$rs_design_edit.cc:572:execute$286464 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286463  = \$auto$rs_design_edit.cc:572:execute$286463 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286462  = \$auto$rs_design_edit.cc:572:execute$286462 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286461  = \$auto$rs_design_edit.cc:572:execute$286461 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286460  = \$auto$rs_design_edit.cc:572:execute$286460 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286459  = \$auto$rs_design_edit.cc:572:execute$286459 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286458  = \$auto$rs_design_edit.cc:572:execute$286458 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286457  = \$auto$rs_design_edit.cc:572:execute$286457 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286456  = \$auto$rs_design_edit.cc:572:execute$286456 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$rs_design_edit.cc:572:execute$286455  = \$auto$rs_design_edit.cc:572:execute$286455 ;
  assign \$auto$clkbufmap.cc:298:execute$283247  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$auto$clkbufmap.cc:298:execute$283247 ;
  assign \$iopadmap$gpio_i  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$gpio_i ;
  assign \$iopadmap$i2c0_sda_in  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_in ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$i2c0_sda_out  = \$iopadmap$i2c0_sda_out ;
  assign \$iopadmap$serial_sink_data  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_data ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_ready  = \$iopadmap$serial_sink_ready ;
  assign \$iopadmap$serial_sink_valid  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_sink_valid ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_data  = \$iopadmap$serial_source_data ;
  assign \$iopadmap$serial_source_ready  = \$flatten$auto$rs_design_edit.cc:850:execute$286501.$iopadmap$serial_source_ready ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.gpio_i  = gpio_i;
  assign gpio_o = \$auto$rs_design_edit.cc:850:execute$286501.gpio_o ;
  assign gpio_oe = \$auto$rs_design_edit.cc:850:execute$286501.gpio_oe ;
  assign i2c0_scl = \$auto$rs_design_edit.cc:850:execute$286501.i2c0_scl ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_in  = i2c0_sda_in;
  assign i2c0_sda_out = \$auto$rs_design_edit.cc:850:execute$286501.i2c0_sda_out ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.main__w_storage  = main__w_storage;
  assign \$auto$rs_design_edit.cc:850:execute$286501.main_oe_storage  = main_oe_storage;
  assign \$auto$rs_design_edit.cc:850:execute$286501.main_out_storage  = main_out_storage;
  assign \$auto$rs_design_edit.cc:850:execute$286501.main_uart_tx_fifo_readable  = main_uart_tx_fifo_readable;
  assign \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_data  = serial_sink_data;
  assign serial_sink_ready = \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_ready ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.serial_sink_valid  = serial_sink_valid;
  assign serial_source_data = \$auto$rs_design_edit.cc:850:execute$286501.serial_source_data ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.serial_source_ready  = serial_source_ready;
  assign serial_source_valid = \$auto$rs_design_edit.cc:850:execute$286501.serial_source_valid ;
  assign sim_trace = \$auto$rs_design_edit.cc:850:execute$286501.sim_trace ;
  assign \$auto$rs_design_edit.cc:850:execute$286501.sys_clk  = sys_clk;
endmodule
