// Seed: 335811085
module module_0 (
    output wand id_0,
    output tri id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
);
  always_latch @(1 or posedge 1) $display(1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    output logic id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    input supply0 id_12
);
  wire id_14, id_15, id_16;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_5,
      id_1,
      id_3,
      id_8
  );
  wor id_17 = id_2 == id_6;
  assign id_7 = 1;
  initial begin : LABEL_0
    id_7 <= 1'b0;
  end
endmodule
